Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Jul 24 01:23:04 2019
| Host         : SHULKER running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -file /home/cdlucas/freedom/builds/e300artydevkit/obj/report/timing.txt -max_paths 10
| Design       : E300ArtyDevKitFPGAChip
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: E300ArtyDevKitPlatform/sys/aon_1/aon/wdog/AsyncResetRegVec_w1_i0_4/reg_0/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ip_reset_sys/U0/PR_OUT_DFF[0].FDRE_PER/Q (HIGH)

 There are 1011 register/latch pins with no clock driven by root clock pin: slow_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2251 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 40 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 8107 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.776        0.000                      0                20260        0.012        0.000                      0                20260        3.000        0.000                       0                  8415  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
CLK100MHZ          {0.000 5.000}        10.000          100.000         
  clk_out1_mmcm    {0.000 59.579}       119.158         8.392           
  clk_out3_mmcm    {0.000 15.391}       30.782          32.487          
  clkfbout_mmcm    {0.000 30.000}       60.000          16.667          
JTCK               {0.000 50.000}       100.000         10.000          
qspi_sck_pin       {0.000 10.000}       20.000          50.000          
sys_clk_pin        {0.000 5.000}        10.000          100.000         
  clk_out1_mmcm_1  {0.000 59.579}       119.158         8.392           
  clk_out3_mmcm_1  {0.000 15.391}       30.782          32.487          
  clkfbout_mmcm_1  {0.000 30.000}       60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_mmcm        115.837        0.000                      0                   55        0.230        0.000                      0                   55       58.599        0.000                       0                    45  
  clk_out3_mmcm         12.776        0.000                      0                19298        0.167        0.000                      0                19298       14.141        0.000                       0                  8064  
  clkfbout_mmcm                                                                                                                                                     40.000        0.000                       0                     3  
JTCK                    44.635        0.000                      0                  646        0.118        0.000                      0                  646       49.500        0.000                       0                   302  
sys_clk_pin                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_mmcm_1      115.844        0.000                      0                   55        0.230        0.000                      0                   55       58.599        0.000                       0                    45  
  clk_out3_mmcm_1       12.778        0.000                      0                19298        0.167        0.000                      0                19298       14.141        0.000                       0                  8064  
  clkfbout_mmcm_1                                                                                                                                                   40.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_mmcm_1  clk_out1_mmcm        115.837        0.000                      0                   55        0.039        0.000                      0                   55  
clk_out3_mmcm_1  clk_out3_mmcm         12.776        0.000                      0                19298        0.012        0.000                      0                19298  
clk_out1_mmcm    clk_out1_mmcm_1      115.837        0.000                      0                   55        0.039        0.000                      0                   55  
clk_out3_mmcm    clk_out3_mmcm_1       12.776        0.000                      0                19298        0.012        0.000                      0                19298  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  JTCK               JTCK                    96.083        0.000                      0                   39        0.737        0.000                      0                   39  
**async_default**  clk_out3_mmcm      clk_out3_mmcm           16.613        0.000                      0                  222        1.522        0.000                      0                  222  
**async_default**  clk_out3_mmcm_1    clk_out3_mmcm           16.613        0.000                      0                  222        1.366        0.000                      0                  222  
**async_default**  clk_out3_mmcm      clk_out3_mmcm_1         16.613        0.000                      0                  222        1.366        0.000                      0                  222  
**async_default**  clk_out3_mmcm_1    clk_out3_mmcm_1         16.615        0.000                      0                  222        1.522        0.000                      0                  222  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack      115.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       58.599ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             115.837ns  (required time - arrival time)
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            slow_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.704ns (22.280%)  route 2.456ns (77.720%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 117.653 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.565    -0.902    ip_mmcm_clk_out1
    SLICE_X35Y42         FDRE                                         r  value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.446 f  value_reg[0]/Q
                         net (fo=7, routed)           1.431     0.986    value_reg[0]
    SLICE_X35Y41         LUT6 (Prop_lut6_I2_O)        0.124     1.110 r  value[7]_i_3/O
                         net (fo=3, routed)           1.025     2.134    value[7]_i_3_n_0
    SLICE_X35Y42         LUT4 (Prop_lut4_I0_O)        0.124     2.258 r  slow_clock_i_1/O
                         net (fo=1, routed)           0.000     2.258    slow_clock_i_1_n_0
    SLICE_X35Y42         FDRE                                         r  slow_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.446   117.653    ip_mmcm_clk_out1
    SLICE_X35Y42         FDRE                                         r  slow_clock_reg/C
                         clock pessimism              0.604   118.257    
                         clock uncertainty           -0.191   118.066    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.029   118.095    slow_clock_reg
  -------------------------------------------------------------------
                         required time                        118.095    
                         arrival time                          -2.258    
  -------------------------------------------------------------------
                         slack                                115.837    

Slack (MET) :             115.855ns  (required time - arrival time)
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.732ns (22.963%)  route 2.456ns (77.037%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 117.653 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.565    -0.902    ip_mmcm_clk_out1
    SLICE_X35Y42         FDRE                                         r  value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.446 f  value_reg[0]/Q
                         net (fo=7, routed)           1.431     0.986    value_reg[0]
    SLICE_X35Y41         LUT6 (Prop_lut6_I2_O)        0.124     1.110 r  value[7]_i_3/O
                         net (fo=3, routed)           1.025     2.134    value[7]_i_3_n_0
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.152     2.286 r  value[7]_i_2/O
                         net (fo=1, routed)           0.000     2.286    _T_105[7]
    SLICE_X35Y42         FDRE                                         r  value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.446   117.653    ip_mmcm_clk_out1
    SLICE_X35Y42         FDRE                                         r  value_reg[7]/C
                         clock pessimism              0.604   118.257    
                         clock uncertainty           -0.191   118.066    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.075   118.141    value_reg[7]
  -------------------------------------------------------------------
                         required time                        118.141    
                         arrival time                          -2.286    
  -------------------------------------------------------------------
                         slack                                115.855    

Slack (MET) :             116.222ns  (required time - arrival time)
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.704ns (25.358%)  route 2.072ns (74.642%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 117.653 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.565    -0.902    ip_mmcm_clk_out1
    SLICE_X35Y42         FDRE                                         r  value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.446 f  value_reg[0]/Q
                         net (fo=7, routed)           1.431     0.986    value_reg[0]
    SLICE_X35Y41         LUT6 (Prop_lut6_I2_O)        0.124     1.110 r  value[7]_i_3/O
                         net (fo=3, routed)           0.641     1.751    value[7]_i_3_n_0
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124     1.875 r  value[6]_i_1/O
                         net (fo=1, routed)           0.000     1.875    _T_105[6]
    SLICE_X35Y42         FDRE                                         r  value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.446   117.653    ip_mmcm_clk_out1
    SLICE_X35Y42         FDRE                                         r  value_reg[6]/C
                         clock pessimism              0.604   118.257    
                         clock uncertainty           -0.191   118.066    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.031   118.097    value_reg[6]
  -------------------------------------------------------------------
                         required time                        118.097    
                         arrival time                          -1.875    
  -------------------------------------------------------------------
                         slack                                116.222    

Slack (MET) :             116.508ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 1.752ns (71.054%)  route 0.714ns (28.946%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 117.729 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.640    -0.827    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X64Y44         SRL16E                                       r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.801 r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.714     1.515    ip_reset_sys/U0/EXT_LPF/Q
    SLICE_X62Y43         LUT4 (Prop_lut4_I3_O)        0.124     1.639 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.639    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.522   117.729    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.578   118.307    
                         clock uncertainty           -0.191   118.116    
    SLICE_X62Y43         FDRE (Setup_fdre_C_D)        0.031   118.147    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                        118.147    
                         arrival time                          -1.639    
  -------------------------------------------------------------------
                         slack                                116.508    

Slack (MET) :             116.825ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.580ns (36.394%)  route 1.014ns (63.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 117.729 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.640    -0.827    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.123    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y43         LUT1 (Prop_lut1_I0_O)        0.124     0.247 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.521     0.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.522   117.729    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.578   118.307    
                         clock uncertainty           -0.191   118.116    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524   117.592    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                        117.592    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                116.825    

Slack (MET) :             116.825ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.580ns (36.394%)  route 1.014ns (63.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 117.729 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.640    -0.827    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.123    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y43         LUT1 (Prop_lut1_I0_O)        0.124     0.247 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.521     0.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.522   117.729    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.578   118.307    
                         clock uncertainty           -0.191   118.116    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524   117.592    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                        117.592    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                116.825    

Slack (MET) :             116.825ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.580ns (36.394%)  route 1.014ns (63.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 117.729 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.640    -0.827    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.123    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y43         LUT1 (Prop_lut1_I0_O)        0.124     0.247 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.521     0.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.522   117.729    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.578   118.307    
                         clock uncertainty           -0.191   118.116    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524   117.592    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                        117.592    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                116.825    

Slack (MET) :             116.825ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.580ns (36.394%)  route 1.014ns (63.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 117.729 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.640    -0.827    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.123    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y43         LUT1 (Prop_lut1_I0_O)        0.124     0.247 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.521     0.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.522   117.729    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.578   118.307    
                         clock uncertainty           -0.191   118.116    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524   117.592    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                        117.592    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                116.825    

Slack (MET) :             116.825ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.580ns (36.394%)  route 1.014ns (63.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 117.729 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.640    -0.827    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.123    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y43         LUT1 (Prop_lut1_I0_O)        0.124     0.247 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.521     0.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.522   117.729    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.578   118.307    
                         clock uncertainty           -0.191   118.116    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524   117.592    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                        117.592    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                116.825    

Slack (MET) :             116.825ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.580ns (36.394%)  route 1.014ns (63.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 117.729 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.640    -0.827    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.123    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y43         LUT1 (Prop_lut1_I0_O)        0.124     0.247 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.521     0.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.522   117.729    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.578   118.307    
                         clock uncertainty           -0.191   118.116    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524   117.592    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                        117.592    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                116.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.551    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X62Y42         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE (Prop_fdre_C_Q)         0.128    -0.423 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.304    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d2
    SLICE_X62Y42         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.867    -0.788    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X62Y42         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.237    -0.551    
    SLICE_X62Y42         FDRE (Hold_fdre_C_D)         0.017    -0.534    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.597    -0.550    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X62Y44         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.422 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.303    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d2
    SLICE_X62Y44         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.868    -0.787    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X62Y44         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.237    -0.550    
    SLICE_X62Y44         FDRE (Hold_fdre_C_D)         0.017    -0.533    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.597    -0.550    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.422 r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.119    -0.303    ip_reset_sys/U0/EXT_LPF/p_2_in
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.868    -0.787    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                         clock pessimism              0.237    -0.550    
    SLICE_X62Y43         FDRE (Hold_fdre_C_D)         0.017    -0.533    ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.551    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y42         FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDSE (Prop_fdse_C_Q)         0.141    -0.410 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.254    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X65Y42         LUT2 (Prop_lut2_I0_O)        0.042    -0.212 r  ip_reset_sys/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000    -0.212    ip_reset_sys/U0/SEQ/from_sys_i_1_n_0
    SLICE_X65Y42         FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.867    -0.788    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y42         FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.237    -0.551    
    SLICE_X65Y42         FDSE (Hold_fdse_C_D)         0.107    -0.444    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.120%)  route 0.101ns (30.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.597    -0.550    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.422 r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.101    -0.321    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X62Y43         LUT5 (Prop_lut5_I4_O)        0.098    -0.223 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.223    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.868    -0.787    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.237    -0.550    
    SLICE_X62Y43         FDRE (Hold_fdre_C_D)         0.092    -0.458    ip_reset_sys/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.509%)  route 0.148ns (41.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.597    -0.550    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.148    -0.238    ip_reset_sys/U0/SEQ/SEQ_COUNTER/Q[5]
    SLICE_X64Y43         LUT6 (Prop_lut6_I5_O)        0.045    -0.193 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.193    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.868    -0.787    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.237    -0.550    
    SLICE_X64Y43         FDRE (Hold_fdre_C_D)         0.121    -0.429    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (48.007%)  route 0.139ns (51.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.597    -0.550    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.422 r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.139    -0.284    ip_reset_sys/U0/EXT_LPF/p_1_in
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.868    -0.787    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.237    -0.550    
    SLICE_X62Y43         FDRE (Hold_fdre_C_D)         0.023    -0.527    ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.933%)  route 0.170ns (48.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.563    -0.584    ip_mmcm_clk_out1
    SLICE_X35Y41         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  value_reg[1]/Q
                         net (fo=6, routed)           0.170    -0.273    value_reg[1]
    SLICE_X35Y41         LUT5 (Prop_lut5_I1_O)        0.043    -0.230 r  value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    _T_105[4]
    SLICE_X35Y41         FDRE                                         r  value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.832    -0.823    ip_mmcm_clk_out1
    SLICE_X35Y41         FDRE                                         r  value_reg[4]/C
                         clock pessimism              0.239    -0.584    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.107    -0.477    value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.210ns (57.012%)  route 0.158ns (42.988%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.597    -0.550    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.158    -0.228    ip_reset_sys/U0/SEQ/seq_cnt[3]
    SLICE_X65Y43         LUT4 (Prop_lut4_I1_O)        0.046    -0.182 r  ip_reset_sys/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    ip_reset_sys/U0/SEQ/p_3_out[0]
    SLICE_X65Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.868    -0.787    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.250    -0.537    
    SLICE_X65Y43         FDRE (Hold_fdre_C_D)         0.107    -0.430    ip_reset_sys/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.563    -0.584    ip_mmcm_clk_out1
    SLICE_X35Y41         FDRE                                         r  value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.128    -0.456 r  value_reg[4]/Q
                         net (fo=3, routed)           0.115    -0.342    value_reg[4]
    SLICE_X35Y41         LUT6 (Prop_lut6_I0_O)        0.098    -0.244 r  value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    _T_105[5]
    SLICE_X35Y41         FDRE                                         r  value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.832    -0.823    ip_mmcm_clk_out1
    SLICE_X35Y41         FDRE                                         r  value_reg[5]/C
                         clock pessimism              0.239    -0.584    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.092    -0.492    value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm
Waveform(ns):       { 0.000 59.579 }
Period(ns):         119.158
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         119.158     117.003    BUFGCTRL_X0Y18   ip_mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         119.158     117.909    MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X62Y42     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X62Y42     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X62Y42     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X62Y42     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X62Y44     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X62Y44     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X62Y44     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X62Y44     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       119.158     94.202     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X64Y44     ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X64Y44     ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X35Y42     slow_clock_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X35Y42     value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X35Y41     value_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X35Y41     value_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X35Y41     value_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X35Y41     value_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X35Y41     value_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X35Y42     value_reg[6]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X64Y44     ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X64Y44     ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X62Y42     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X62Y42     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X62Y42     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X62Y42     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         59.579      59.079     SLICE_X65Y42     ip_reset_sys/U0/SEQ/Core_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         59.579      59.079     SLICE_X65Y42     ip_reset_sys/U0/SEQ/from_sys_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         59.579      59.079     SLICE_X65Y42     ip_reset_sys/U0/SEQ/pr_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X35Y42     slow_clock_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       12.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.776ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.480ns  (logic 3.640ns (20.823%)  route 13.840ns (79.177%))
  Logic Levels:           13  (LUT3=2 LUT4=4 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.267 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           0.761    11.003    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.127 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9/O
                         net (fo=2, routed)           1.275    12.402    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152    12.554 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8/O
                         net (fo=4, routed)           0.620    13.174    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.326    13.500 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_12[7]_i_3/O
                         net (fo=36, routed)          2.211    15.711    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_address_reg[6]_3
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.154    15.865 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_13[2]_i_1/O
                         net (fo=1, routed)           0.714    16.580    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]_0[2]
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.437    29.267    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[2]/C
                         clock pessimism              0.492    29.759    
                         clock uncertainty           -0.155    29.604    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.248    29.356    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[2]
  -------------------------------------------------------------------
                         required time                         29.356    
                         arrival time                         -16.580    
  -------------------------------------------------------------------
                         slack                                 12.776    

Slack (MET) :             12.885ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.366ns  (logic 3.635ns (20.931%)  route 13.731ns (79.069%))
  Logic Levels:           13  (LUT3=2 LUT4=4 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.267 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           0.761    11.003    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.127 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9/O
                         net (fo=2, routed)           1.275    12.402    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152    12.554 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8/O
                         net (fo=4, routed)           0.620    13.174    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.326    13.500 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_12[7]_i_3/O
                         net (fo=36, routed)          2.216    15.716    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_address_reg[6]_3
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.149    15.865 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_13[3]_i_1/O
                         net (fo=1, routed)           0.600    16.466    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]_0[3]
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.437    29.267    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[3]/C
                         clock pessimism              0.492    29.759    
                         clock uncertainty           -0.155    29.604    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.253    29.351    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[3]
  -------------------------------------------------------------------
                         required time                         29.351    
                         arrival time                         -16.466    
  -------------------------------------------------------------------
                         slack                                 12.885    

Slack (MET) :             12.951ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.303ns  (logic 3.638ns (21.026%)  route 13.665ns (78.974%))
  Logic Levels:           13  (LUT3=2 LUT4=4 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.267 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           0.761    11.003    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.127 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9/O
                         net (fo=2, routed)           1.275    12.402    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152    12.554 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8/O
                         net (fo=4, routed)           0.620    13.174    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.326    13.500 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_12[7]_i_3/O
                         net (fo=36, routed)          2.043    15.543    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_address_reg[6]_3
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.152    15.695 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_13[1]_i_1/O
                         net (fo=1, routed)           0.706    16.402    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]_0[1]
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.437    29.267    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[1]/C
                         clock pessimism              0.492    29.759    
                         clock uncertainty           -0.155    29.604    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.251    29.353    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[1]
  -------------------------------------------------------------------
                         required time                         29.353    
                         arrival time                         -16.402    
  -------------------------------------------------------------------
                         slack                                 12.951    

Slack (MET) :             13.025ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.224ns  (logic 3.636ns (21.110%)  route 13.588ns (78.890%))
  Logic Levels:           13  (LUT3=2 LUT4=4 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.267 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           0.761    11.003    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.127 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9/O
                         net (fo=2, routed)           1.275    12.402    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152    12.554 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8/O
                         net (fo=4, routed)           0.620    13.174    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.326    13.500 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_12[7]_i_3/O
                         net (fo=36, routed)          1.962    15.462    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_address_reg[6]_3
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.150    15.612 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_13[0]_i_1/O
                         net (fo=1, routed)           0.712    16.324    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]_0[0]
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.437    29.267    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[0]/C
                         clock pessimism              0.492    29.759    
                         clock uncertainty           -0.155    29.604    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.255    29.349    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[0]
  -------------------------------------------------------------------
                         required time                         29.349    
                         arrival time                         -16.324    
  -------------------------------------------------------------------
                         slack                                 13.025    

Slack (MET) :             13.123ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.173ns  (logic 3.638ns (21.185%)  route 13.535ns (78.815%))
  Logic Levels:           13  (LUT3=2 LUT4=4 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 29.333 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           0.761    11.003    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.127 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9/O
                         net (fo=2, routed)           1.275    12.402    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152    12.554 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8/O
                         net (fo=4, routed)           0.327    12.882    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I0_O)        0.326    13.208 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_0[7]_i_3/O
                         net (fo=36, routed)          2.245    15.453    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[0]_8
    SLICE_X7Y22          LUT4 (Prop_lut4_I1_O)        0.152    15.605 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_1[1]_i_1/O
                         net (fo=1, routed)           0.668    16.272    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[7]_1[1]
    SLICE_X7Y24          FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.503    29.333    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X7Y24          FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[1]/C
                         clock pessimism              0.492    29.825    
                         clock uncertainty           -0.155    29.670    
    SLICE_X7Y24          FDRE (Setup_fdre_C_D)       -0.275    29.395    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[1]
  -------------------------------------------------------------------
                         required time                         29.395    
                         arrival time                         -16.272    
  -------------------------------------------------------------------
                         slack                                 13.123    

Slack (MET) :             13.265ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.018ns  (logic 3.635ns (21.360%)  route 13.383ns (78.640%))
  Logic Levels:           13  (LUT3=2 LUT4=4 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.267 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           0.761    11.003    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.127 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9/O
                         net (fo=2, routed)           1.275    12.402    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152    12.554 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8/O
                         net (fo=4, routed)           0.620    13.174    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.326    13.500 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_12[7]_i_3/O
                         net (fo=36, routed)          1.819    15.319    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_address_reg[6]_3
    SLICE_X11Y24         LUT4 (Prop_lut4_I1_O)        0.149    15.468 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_13[7]_i_2/O
                         net (fo=1, routed)           0.649    16.117    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]_0[7]
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.437    29.267    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]/C
                         clock pessimism              0.492    29.759    
                         clock uncertainty           -0.155    29.604    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.221    29.383    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]
  -------------------------------------------------------------------
                         required time                         29.383    
                         arrival time                         -16.117    
  -------------------------------------------------------------------
                         slack                                 13.265    

Slack (MET) :             13.272ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.400ns  (logic 4.337ns (24.926%)  route 13.063ns (75.074%))
  Logic Levels:           15  (LUT3=2 LUT4=3 LUT5=5 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 29.342 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           1.131    11.373    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT5 (Prop_lut5_I0_O)        0.152    11.525 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/goReg_i_5/O
                         net (fo=1, routed)           1.049    12.574    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/goReg_i_5_n_0
    SLICE_X14Y37         LUT5 (Prop_lut5_I0_O)        0.355    12.929 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/goReg_i_2/O
                         net (fo=5, routed)           0.941    13.869    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_address_reg[7]_1
    SLICE_X6Y34          LUT5 (Prop_lut5_I0_O)        0.324    14.193 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/ctrlStateReg[0]_i_4/O
                         net (fo=1, routed)           0.290    14.483    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/ctrlStateReg[0]_i_4_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I2_O)        0.348    14.831 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/ctrlStateReg[0]_i_2/O
                         net (fo=2, routed)           0.536    15.367    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg[0]
    SLICE_X6Y32          LUT6 (Prop_lut6_I3_O)        0.124    15.491 r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg[1]_i_3/O
                         net (fo=1, routed)           0.858    16.349    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg[1]_i_3_n_0
    SLICE_X6Y32          LUT4 (Prop_lut4_I3_O)        0.150    16.499 r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg[1]_i_1/O
                         net (fo=1, routed)           0.000    16.499    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg[1]_i_1_n_0
    SLICE_X6Y32          FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.512    29.342    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X6Y32          FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg_reg[1]/C
                         clock pessimism              0.492    29.834    
                         clock uncertainty           -0.155    29.679    
    SLICE_X6Y32          FDRE (Setup_fdre_C_D)        0.092    29.771    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg_reg[1]
  -------------------------------------------------------------------
                         required time                         29.771    
                         arrival time                         -16.499    
  -------------------------------------------------------------------
                         slack                                 13.272    

Slack (MET) :             13.375ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        16.866ns  (logic 3.640ns (21.582%)  route 13.226ns (78.418%))
  Logic Levels:           13  (LUT3=2 LUT4=4 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 29.273 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           0.761    11.003    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.127 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9/O
                         net (fo=2, routed)           1.275    12.402    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152    12.554 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8/O
                         net (fo=4, routed)           0.327    12.882    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I0_O)        0.326    13.208 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_0[7]_i_3/O
                         net (fo=36, routed)          1.875    15.083    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[0]_8
    SLICE_X7Y22          LUT4 (Prop_lut4_I1_O)        0.154    15.237 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_1[2]_i_1/O
                         net (fo=1, routed)           0.729    15.965    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[7]_1[2]
    SLICE_X11Y20         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.443    29.273    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X11Y20         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[2]/C
                         clock pessimism              0.492    29.765    
                         clock uncertainty           -0.155    29.610    
    SLICE_X11Y20         FDRE (Setup_fdre_C_D)       -0.270    29.340    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[2]
  -------------------------------------------------------------------
                         required time                         29.340    
                         arrival time                         -15.965    
  -------------------------------------------------------------------
                         slack                                 13.375    

Slack (MET) :             13.388ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        16.923ns  (logic 1.932ns (11.417%)  route 14.991ns (88.583%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 29.278 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.638    -0.829    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X3Y10          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg/Q
                         net (fo=179, routed)         2.954     2.582    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg_0
    SLICE_X30Y7          LUT4 (Prop_lut4_I1_O)        0.124     2.706 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[31]_i_11/O
                         net (fo=16, routed)          1.916     4.622    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[31]_i_11_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124     4.746 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[28]_i_2/O
                         net (fo=97, routed)          1.785     6.530    E300ArtyDevKitPlatform/sys/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[1]
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.152     6.682 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[21]_i_3/O
                         net (fo=9, routed)           1.249     7.931    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[21]_i_3_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I3_O)        0.332     8.263 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=40, routed)          0.968     9.231    E300ArtyDevKitPlatform/sys/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[4]
    SLICE_X11Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_12/O
                         net (fo=1, routed)           1.056    10.411    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_12_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.124    10.535 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_5/O
                         net (fo=5, routed)           1.158    11.693    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_13_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.817 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_27/O
                         net (fo=1, routed)           0.511    12.328    E300ArtyDevKitPlatform/sys/tile/core/csr/ex_ctrl_wxd_reg_7
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.452 r  E300ArtyDevKitPlatform/sys/tile/core/csr/ex_ctrl_wxd_i_5/O
                         net (fo=3, routed)           1.005    13.457    E300ArtyDevKitPlatform/sys/tile/core/csr/reg_wfi_reg_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    13.581 r  E300ArtyDevKitPlatform/sys/tile/core/csr/ex_ctrl_wxd_i_1/O
                         net (fo=44, routed)          0.856    14.437    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_sel_alu2_reg[0]_1
    SLICE_X14Y13         LUT2 (Prop_lut2_I1_O)        0.124    14.561 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_reg_inst[31]_i_1/O
                         net (fo=61, routed)          1.533    16.094    E300ArtyDevKitPlatform/sys/tile/core/_T_922
    SLICE_X31Y3          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.448    29.278    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X31Y3          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[0]/C
                         clock pessimism              0.564    29.842    
                         clock uncertainty           -0.155    29.687    
    SLICE_X31Y3          FDRE (Setup_fdre_C_CE)      -0.205    29.482    E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[0]
  -------------------------------------------------------------------
                         required time                         29.482    
                         arrival time                         -16.094    
  -------------------------------------------------------------------
                         slack                                 13.388    

Slack (MET) :             13.388ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        16.923ns  (logic 1.932ns (11.417%)  route 14.991ns (88.583%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 29.278 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.638    -0.829    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X3Y10          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg/Q
                         net (fo=179, routed)         2.954     2.582    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg_0
    SLICE_X30Y7          LUT4 (Prop_lut4_I1_O)        0.124     2.706 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[31]_i_11/O
                         net (fo=16, routed)          1.916     4.622    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[31]_i_11_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124     4.746 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[28]_i_2/O
                         net (fo=97, routed)          1.785     6.530    E300ArtyDevKitPlatform/sys/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[1]
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.152     6.682 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[21]_i_3/O
                         net (fo=9, routed)           1.249     7.931    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[21]_i_3_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I3_O)        0.332     8.263 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=40, routed)          0.968     9.231    E300ArtyDevKitPlatform/sys/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[4]
    SLICE_X11Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_12/O
                         net (fo=1, routed)           1.056    10.411    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_12_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.124    10.535 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_5/O
                         net (fo=5, routed)           1.158    11.693    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_13_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.817 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_27/O
                         net (fo=1, routed)           0.511    12.328    E300ArtyDevKitPlatform/sys/tile/core/csr/ex_ctrl_wxd_reg_7
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.452 r  E300ArtyDevKitPlatform/sys/tile/core/csr/ex_ctrl_wxd_i_5/O
                         net (fo=3, routed)           1.005    13.457    E300ArtyDevKitPlatform/sys/tile/core/csr/reg_wfi_reg_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    13.581 r  E300ArtyDevKitPlatform/sys/tile/core/csr/ex_ctrl_wxd_i_1/O
                         net (fo=44, routed)          0.856    14.437    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_sel_alu2_reg[0]_1
    SLICE_X14Y13         LUT2 (Prop_lut2_I1_O)        0.124    14.561 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_reg_inst[31]_i_1/O
                         net (fo=61, routed)          1.533    16.094    E300ArtyDevKitPlatform/sys/tile/core/_T_922
    SLICE_X31Y3          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.448    29.278    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X31Y3          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[1]/C
                         clock pessimism              0.564    29.842    
                         clock uncertainty           -0.155    29.687    
    SLICE_X31Y3          FDRE (Setup_fdre_C_CE)      -0.205    29.482    E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[1]
  -------------------------------------------------------------------
                         required time                         29.482    
                         arrival time                         -16.094    
  -------------------------------------------------------------------
                         slack                                 13.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.751%)  route 0.122ns (39.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.569    -0.578    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X11Y2          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[2]/Q
                         net (fo=1, routed)           0.122    -0.315    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[2]
    SLICE_X10Y2          LUT3 (Prop_lut3_I0_O)        0.048    -0.267 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc[2]_i_1_n_0
    SLICE_X10Y2          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.839    -0.816    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X10Y2          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[2]/C
                         clock pessimism              0.251    -0.565    
    SLICE_X10Y2          FDRE (Hold_fdre_C_D)         0.131    -0.434    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.554    -0.593    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/clk_out3
    SLICE_X47Y23         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[29]/Q
                         net (fo=1, routed)           0.122    -0.330    E300ArtyDevKitPlatform/sys/tile/core/s1_req_addr_reg[31][29]
    SLICE_X46Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.285 r  E300ArtyDevKitPlatform/sys/tile/core/s1_req_addr[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[31]_13[29]
    SLICE_X46Y23         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.821    -0.834    E300ArtyDevKitPlatform/sys/tile/dcache/clk_out3
    SLICE_X46Y23         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X46Y23         FDRE (Hold_fdre_C_D)         0.121    -0.459    E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.569    -0.578    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X15Y1          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[4]/Q
                         net (fo=1, routed)           0.122    -0.315    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[4]
    SLICE_X14Y1          LUT3 (Prop_lut3_I0_O)        0.045    -0.270 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[4]_i_1_n_0
    SLICE_X14Y1          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.839    -0.816    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X14Y1          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[4]/C
                         clock pessimism              0.251    -0.565    
    SLICE_X14Y1          FDRE (Hold_fdre_C_D)         0.121    -0.444    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.190ns (58.748%)  route 0.133ns (41.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.595    -0.552    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X1Y11          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[3]/Q
                         net (fo=1, routed)           0.133    -0.278    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data[3]
    SLICE_X2Y10          LUT3 (Prop_lut3_I0_O)        0.049    -0.229 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data[3]_i_1_n_0
    SLICE_X2Y10          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.866    -0.789    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X2Y10          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[3]/C
                         clock pessimism              0.253    -0.536    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.131    -0.405    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.114%)  route 0.145ns (43.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.569    -0.578    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X9Y2           FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[22]/Q
                         net (fo=1, routed)           0.145    -0.292    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data[22]
    SLICE_X10Y3          LUT3 (Prop_lut3_I0_O)        0.045    -0.247 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data[22]_i_1_n_0
    SLICE_X10Y3          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.838    -0.817    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X10Y3          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[22]/C
                         clock pessimism              0.274    -0.543    
    SLICE_X10Y3          FDRE (Hold_fdre_C_D)         0.120    -0.423    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[22]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.847%)  route 0.132ns (41.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.549    -0.598    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X41Y72         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[1]/Q
                         net (fo=1, routed)           0.132    -0.325    E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData[1]
    SLICE_X42Y72         LUT3 (Prop_lut3_I0_O)        0.048    -0.277 r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    E300ArtyDevKitPlatform/sys/i2c_0_1/_GEN_117[1]
    SLICE_X42Y72         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.816    -0.839    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X42Y72         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]/C
                         clock pessimism              0.254    -0.585    
    SLICE_X42Y72         FDRE (Hold_fdre_C_D)         0.131    -0.454    E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.565    -0.582    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X31Y3          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.329    E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause[2]
    SLICE_X30Y4          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.834    -0.821    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X30Y4          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[2]/C
                         clock pessimism              0.255    -0.566    
    SLICE_X30Y4          FDRE (Hold_fdre_C_D)         0.059    -0.507    E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[2]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/atomics/_T_269_0_bits_address_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.037%)  route 0.377ns (66.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.565    -0.582    E300ArtyDevKitPlatform/sys/pbus/atomics/clk_out3
    SLICE_X36Y43         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/atomics/_T_269_0_bits_address_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  E300ArtyDevKitPlatform/sys/pbus/atomics/_T_269_0_bits_address_reg[25]/Q
                         net (fo=1, routed)           0.164    -0.277    E300ArtyDevKitPlatform/sys/pbus/atomics/_T_269_0_bits_address_reg_n_0_[25]
    SLICE_X36Y43         LUT4 (Prop_lut4_I1_O)        0.045    -0.232 r  E300ArtyDevKitPlatform/sys/pbus/atomics/_T_35_address_reg_0_1_24_29_i_1__1/O
                         net (fo=1, routed)           0.213    -0.019    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_24_29/DIA1
    SLICE_X34Y42         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.832    -0.823    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_24_29/WCLK
    SLICE_X34Y42         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_24_29/RAMA_D1/CLK
                         clock pessimism              0.503    -0.320    
    SLICE_X34Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.200    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.397%)  route 0.177ns (55.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.553    -0.594    E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/clk_out3
    SLICE_X49Y70         FDCE                                         r  E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/Q
                         net (fo=1, routed)           0.177    -0.277    E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/auto_int_xing_out_sync_0
    SLICE_X50Y71         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.821    -0.834    E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/clk_out3
    SLICE_X50Y71         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2/CLK
                         clock pessimism              0.274    -0.560    
    SLICE_X50Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.458    E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/_T_35_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.040%)  route 0.271ns (67.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.563    -0.584    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/clk_out3
    SLICE_X13Y51         FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.128    -0.456 r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/value_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.185    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/_T_35_reg_0_7_0_5/ADDRD2
    SLICE_X14Y51         RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/_T_35_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.833    -0.822    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/_T_35_reg_0_7_0_5/WCLK
    SLICE_X14Y51         RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/_T_35_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.254    -0.568    
    SLICE_X14Y51         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.367    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/_T_35_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_mmcm
Waveform(ns):       { 0.000 15.391 }
Period(ns):         30.782
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y5      E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y1      E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y3      E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y2      E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB18_X1Y4      E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         30.782      27.838     RAMB18_X1Y4      E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y4      E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         30.782      28.206     RAMB36_X0Y5      E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         30.782      28.206     RAMB36_X0Y1      E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         30.782      28.206     RAMB36_X0Y3      E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       30.782      182.578    MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y33     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y33     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y33     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y33     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X42Y51     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_opcode_reg_0_1_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X42Y51     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_opcode_reg_0_1_0_2/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X42Y51     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_opcode_reg_0_1_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X42Y51     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_opcode_reg_0_1_0_2/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X42Y51     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_opcode_reg_0_1_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X42Y51     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_opcode_reg_0_1_0_2/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y57     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_30_31/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y57     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_30_31/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y57     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_30_31/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y57     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_30_31/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y57     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_30_31/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y57     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_30_31/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y57     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_30_31/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y57     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_30_31/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y55     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y55     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_6_11/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm
  To Clock:  clkfbout_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y19   ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  JTCK
  To Clock:  JTCK

Setup :            0  Failing Endpoints,  Worst Slack       44.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.635ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        4.780ns  (logic 1.033ns (21.609%)  route 3.748ns (78.391%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 104.873 - 100.000 ) 
    Source Clock Delay      (SCD):    5.171ns = ( 55.171 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.480    51.480 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.967    53.447    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.543 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.628    55.171    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X2Y19          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.484    55.655 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=7, routed)           0.729    56.384    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[4]
    SLICE_X2Y19          LUT5 (Prop_lut5_I1_O)        0.301    56.685 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_0_i_3/O
                         net (fo=3, routed)           0.850    57.535    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_data_reg[0]
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124    57.659 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          0.623    58.282    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.124    58.406 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          1.546    59.952    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_44
    SLICE_X2Y21          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.862   103.272    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.363 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.510   104.873    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X2Y21          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[0]/C
                         clock pessimism              0.273   105.146    
                         clock uncertainty           -0.035   105.111    
    SLICE_X2Y21          FDRE (Setup_fdre_C_R)       -0.524   104.587    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[0]
  -------------------------------------------------------------------
                         required time                        104.587    
                         arrival time                         -59.952    
  -------------------------------------------------------------------
                         slack                                 44.635    

Slack (MET) :             44.635ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        4.780ns  (logic 1.033ns (21.609%)  route 3.748ns (78.391%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 104.873 - 100.000 ) 
    Source Clock Delay      (SCD):    5.171ns = ( 55.171 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.480    51.480 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.967    53.447    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.543 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.628    55.171    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X2Y19          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.484    55.655 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=7, routed)           0.729    56.384    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[4]
    SLICE_X2Y19          LUT5 (Prop_lut5_I1_O)        0.301    56.685 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_0_i_3/O
                         net (fo=3, routed)           0.850    57.535    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_data_reg[0]
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124    57.659 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          0.623    58.282    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.124    58.406 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          1.546    59.952    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_44
    SLICE_X2Y21          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.862   103.272    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.363 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.510   104.873    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X2Y21          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[1]/C
                         clock pessimism              0.273   105.146    
                         clock uncertainty           -0.035   105.111    
    SLICE_X2Y21          FDRE (Setup_fdre_C_R)       -0.524   104.587    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[1]
  -------------------------------------------------------------------
                         required time                        104.587    
                         arrival time                         -59.952    
  -------------------------------------------------------------------
                         slack                                 44.635    

Slack (MET) :             44.635ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        4.780ns  (logic 1.033ns (21.609%)  route 3.748ns (78.391%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 104.873 - 100.000 ) 
    Source Clock Delay      (SCD):    5.171ns = ( 55.171 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.480    51.480 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.967    53.447    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.543 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.628    55.171    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X2Y19          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.484    55.655 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=7, routed)           0.729    56.384    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[4]
    SLICE_X2Y19          LUT5 (Prop_lut5_I1_O)        0.301    56.685 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_0_i_3/O
                         net (fo=3, routed)           0.850    57.535    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_data_reg[0]
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124    57.659 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          0.623    58.282    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.124    58.406 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          1.546    59.952    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_44
    SLICE_X2Y21          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.862   103.272    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.363 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.510   104.873    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X2Y21          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[10]/C
                         clock pessimism              0.273   105.146    
                         clock uncertainty           -0.035   105.111    
    SLICE_X2Y21          FDRE (Setup_fdre_C_R)       -0.524   104.587    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[10]
  -------------------------------------------------------------------
                         required time                        104.587    
                         arrival time                         -59.952    
  -------------------------------------------------------------------
                         slack                                 44.635    

Slack (MET) :             44.635ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_op_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        4.780ns  (logic 1.033ns (21.609%)  route 3.748ns (78.391%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 104.873 - 100.000 ) 
    Source Clock Delay      (SCD):    5.171ns = ( 55.171 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.480    51.480 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.967    53.447    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.543 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.628    55.171    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X2Y19          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.484    55.655 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=7, routed)           0.729    56.384    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[4]
    SLICE_X2Y19          LUT5 (Prop_lut5_I1_O)        0.301    56.685 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_0_i_3/O
                         net (fo=3, routed)           0.850    57.535    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_data_reg[0]
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124    57.659 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          0.623    58.282    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.124    58.406 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          1.546    59.952    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_44
    SLICE_X2Y21          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_op_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.862   103.272    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.363 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.510   104.873    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X2Y21          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_op_reg[0]/C
                         clock pessimism              0.273   105.146    
                         clock uncertainty           -0.035   105.111    
    SLICE_X2Y21          FDRE (Setup_fdre_C_R)       -0.524   104.587    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_op_reg[0]
  -------------------------------------------------------------------
                         required time                        104.587    
                         arrival time                         -59.952    
  -------------------------------------------------------------------
                         slack                                 44.635    

Slack (MET) :             44.635ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_op_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        4.780ns  (logic 1.033ns (21.609%)  route 3.748ns (78.391%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 104.873 - 100.000 ) 
    Source Clock Delay      (SCD):    5.171ns = ( 55.171 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.480    51.480 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.967    53.447    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.543 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.628    55.171    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X2Y19          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.484    55.655 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=7, routed)           0.729    56.384    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[4]
    SLICE_X2Y19          LUT5 (Prop_lut5_I1_O)        0.301    56.685 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_0_i_3/O
                         net (fo=3, routed)           0.850    57.535    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_data_reg[0]
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124    57.659 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          0.623    58.282    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.124    58.406 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          1.546    59.952    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_44
    SLICE_X2Y21          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_op_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.862   103.272    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.363 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.510   104.873    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X2Y21          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_op_reg[1]/C
                         clock pessimism              0.273   105.146    
                         clock uncertainty           -0.035   105.111    
    SLICE_X2Y21          FDRE (Setup_fdre_C_R)       -0.524   104.587    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_op_reg[1]
  -------------------------------------------------------------------
                         required time                        104.587    
                         arrival time                         -59.952    
  -------------------------------------------------------------------
                         slack                                 44.635    

Slack (MET) :             45.000ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        4.495ns  (logic 1.033ns (22.981%)  route 3.462ns (77.019%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 104.871 - 100.000 ) 
    Source Clock Delay      (SCD):    5.171ns = ( 55.171 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.480    51.480 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.967    53.447    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.543 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.628    55.171    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X2Y19          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.484    55.655 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=7, routed)           0.729    56.384    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[4]
    SLICE_X2Y19          LUT5 (Prop_lut5_I1_O)        0.301    56.685 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_0_i_3/O
                         net (fo=3, routed)           0.850    57.535    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_data_reg[0]
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124    57.659 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          0.623    58.282    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.124    58.406 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          1.260    59.666    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_44
    SLICE_X4Y21          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.862   103.272    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.363 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.508   104.871    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X4Y21          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[11]/C
                         clock pessimism              0.259   105.130    
                         clock uncertainty           -0.035   105.095    
    SLICE_X4Y21          FDRE (Setup_fdre_C_R)       -0.429   104.666    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[11]
  -------------------------------------------------------------------
                         required time                        104.666    
                         arrival time                         -59.666    
  -------------------------------------------------------------------
                         slack                                 45.000    

Slack (MET) :             45.000ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        4.495ns  (logic 1.033ns (22.981%)  route 3.462ns (77.019%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 104.871 - 100.000 ) 
    Source Clock Delay      (SCD):    5.171ns = ( 55.171 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.480    51.480 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.967    53.447    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.543 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.628    55.171    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X2Y19          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.484    55.655 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=7, routed)           0.729    56.384    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[4]
    SLICE_X2Y19          LUT5 (Prop_lut5_I1_O)        0.301    56.685 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_0_i_3/O
                         net (fo=3, routed)           0.850    57.535    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_data_reg[0]
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124    57.659 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          0.623    58.282    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.124    58.406 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          1.260    59.666    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_44
    SLICE_X4Y21          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.862   103.272    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.363 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.508   104.871    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X4Y21          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[12]/C
                         clock pessimism              0.259   105.130    
                         clock uncertainty           -0.035   105.095    
    SLICE_X4Y21          FDRE (Setup_fdre_C_R)       -0.429   104.666    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[12]
  -------------------------------------------------------------------
                         required time                        104.666    
                         arrival time                         -59.666    
  -------------------------------------------------------------------
                         slack                                 45.000    

Slack (MET) :             45.000ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        4.495ns  (logic 1.033ns (22.981%)  route 3.462ns (77.019%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 104.871 - 100.000 ) 
    Source Clock Delay      (SCD):    5.171ns = ( 55.171 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.480    51.480 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.967    53.447    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.543 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.628    55.171    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X2Y19          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.484    55.655 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=7, routed)           0.729    56.384    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[4]
    SLICE_X2Y19          LUT5 (Prop_lut5_I1_O)        0.301    56.685 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_0_i_3/O
                         net (fo=3, routed)           0.850    57.535    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_data_reg[0]
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124    57.659 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          0.623    58.282    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.124    58.406 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          1.260    59.666    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_44
    SLICE_X4Y21          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.862   103.272    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.363 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.508   104.871    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X4Y21          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[13]/C
                         clock pessimism              0.259   105.130    
                         clock uncertainty           -0.035   105.095    
    SLICE_X4Y21          FDRE (Setup_fdre_C_R)       -0.429   104.666    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[13]
  -------------------------------------------------------------------
                         required time                        104.666    
                         arrival time                         -59.666    
  -------------------------------------------------------------------
                         slack                                 45.000    

Slack (MET) :             45.000ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        4.495ns  (logic 1.033ns (22.981%)  route 3.462ns (77.019%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 104.871 - 100.000 ) 
    Source Clock Delay      (SCD):    5.171ns = ( 55.171 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.480    51.480 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.967    53.447    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.543 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.628    55.171    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X2Y19          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.484    55.655 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=7, routed)           0.729    56.384    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[4]
    SLICE_X2Y19          LUT5 (Prop_lut5_I1_O)        0.301    56.685 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_0_i_3/O
                         net (fo=3, routed)           0.850    57.535    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_data_reg[0]
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124    57.659 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          0.623    58.282    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.124    58.406 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          1.260    59.666    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_44
    SLICE_X4Y21          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.862   103.272    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.363 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.508   104.871    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X4Y21          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[14]/C
                         clock pessimism              0.259   105.130    
                         clock uncertainty           -0.035   105.095    
    SLICE_X4Y21          FDRE (Setup_fdre_C_R)       -0.429   104.666    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[14]
  -------------------------------------------------------------------
                         required time                        104.666    
                         arrival time                         -59.666    
  -------------------------------------------------------------------
                         slack                                 45.000    

Slack (MET) :             45.000ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        4.495ns  (logic 1.033ns (22.981%)  route 3.462ns (77.019%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 104.871 - 100.000 ) 
    Source Clock Delay      (SCD):    5.171ns = ( 55.171 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.480    51.480 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.967    53.447    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.543 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.628    55.171    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X2Y19          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.484    55.655 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=7, routed)           0.729    56.384    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[4]
    SLICE_X2Y19          LUT5 (Prop_lut5_I1_O)        0.301    56.685 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_0_i_3/O
                         net (fo=3, routed)           0.850    57.535    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_data_reg[0]
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124    57.659 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_3/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          0.623    58.282    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.124    58.406 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          1.260    59.666    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_44
    SLICE_X4Y21          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.862   103.272    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.363 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.508   104.871    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X4Y21          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[15]/C
                         clock pessimism              0.259   105.130    
                         clock uncertainty           -0.035   105.095    
    SLICE_X4Y21          FDRE (Setup_fdre_C_R)       -0.429   104.666    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[15]
  -------------------------------------------------------------------
                         required time                        104.666    
                         arrival time                         -59.666    
  -------------------------------------------------------------------
                         slack                                 45.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_37_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.631     0.879    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.584     1.489    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X3Y24          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[3]/Q
                         net (fo=3, routed)           0.066     1.696    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/Q[3]
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.045     1.741 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_37_i_1/O
                         net (fo=1, routed)           0.000     1.741    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_37_reg_0
    SLICE_X2Y24          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_37_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.685     1.121    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.852     2.001    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X2Y24          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_37_reg/C
                         clock pessimism             -0.499     1.502    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.121     1.623    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_37_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.631     0.879    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.585     1.490    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X4Y21          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[12]/Q
                         net (fo=1, routed)           0.051     1.682    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/Q[12]
    SLICE_X5Y21          FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.685     1.121    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.854     2.003    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/IBUFG_O
    SLICE_X5Y21          FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[12]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.047     1.550    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_36_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.631     0.879    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.584     1.489    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X3Y24          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[2]/Q
                         net (fo=3, routed)           0.103     1.733    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/Q[2]
    SLICE_X2Y24          LUT5 (Prop_lut5_I4_O)        0.045     1.778 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_36_i_1/O
                         net (fo=1, routed)           0.000     1.778    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_36_reg_0
    SLICE_X2Y24          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_36_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.685     1.121    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.852     2.001    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X2Y24          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_36_reg/C
                         clock pessimism             -0.499     1.502    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.121     1.623    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_36_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_37_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.164ns (72.888%)  route 0.061ns (27.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.631     0.879    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.584     1.489    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X2Y24          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_37_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164     1.653 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_37_reg/Q
                         net (fo=2, routed)           0.061     1.714    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_io_update_bits_addr[3]
    SLICE_X3Y24          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.685     1.121    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.852     2.001    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X3Y24          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[3]/C
                         clock pessimism             -0.499     1.502    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.047     1.549    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_31_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_30_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.631     0.879    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.593     1.498    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/IBUFG_O
    SLICE_X3Y13          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_31_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_31_reg/Q
                         net (fo=1, routed)           0.112     1.751    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_31
    SLICE_X3Y12          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_30_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.685     1.121    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.864     2.013    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/IBUFG_O
    SLICE_X3Y12          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_30_reg/C
                         clock pessimism             -0.499     1.514    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.071     1.585    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_30_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.676%)  route 0.127ns (47.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.631     0.879    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.587     1.492    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X1Y28          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[18]/Q
                         net (fo=4, routed)           0.127     1.759    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/Q[18]
    SLICE_X2Y28          FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.685     1.121    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.856     2.005    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/IBUFG_O
    SLICE_X2Y28          FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[18]/C
                         clock pessimism             -0.499     1.506    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.076     1.582    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_16_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_15_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.445%)  route 0.123ns (46.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.631     0.879    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.591     1.496    E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/IBUFG_O
    SLICE_X1Y17          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_16_reg/Q
                         net (fo=2, routed)           0.123     1.760    E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/dtmInfoChain_io_update_bits_dmireset
    SLICE_X0Y17          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.685     1.121    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.860     2.009    E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/IBUFG_O
    SLICE_X0Y17          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_15_reg/C
                         clock pessimism             -0.500     1.509    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.072     1.581    E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_15_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_5_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_4_reg/D
                            (rising edge-triggered cell FDSE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.222%)  route 0.123ns (42.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.631     0.879    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.592     1.497    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/IBUFG_O
    SLICE_X2Y16          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.661 r  E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_5_reg/Q
                         net (fo=1, routed)           0.123     1.783    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_5
    SLICE_X4Y17          FDSE                                         r  E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.685     1.121    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.858     2.007    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/IBUFG_O
    SLICE_X4Y17          FDSE                                         r  E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_4_reg/C
                         clock pessimism             -0.478     1.529    
    SLICE_X4Y17          FDSE (Hold_fdse_C_D)         0.075     1.604    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_4_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_39_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.070%)  route 0.134ns (41.930%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.631     0.879    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.584     1.489    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X3Y24          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[5]/Q
                         net (fo=3, routed)           0.134     1.764    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/Q[5]
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.045     1.809 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_39_i_1/O
                         net (fo=1, routed)           0.000     1.809    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_39_reg_0
    SLICE_X2Y24          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_39_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.685     1.121    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.852     2.001    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X2Y24          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_39_reg/C
                         clock pessimism             -0.499     1.502    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.121     1.623    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_39_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.684%)  route 0.108ns (43.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.631     0.879    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.585     1.490    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X4Y21          FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[11]/Q
                         net (fo=1, routed)           0.108     1.738    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/Q[11]
    SLICE_X5Y21          FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.685     1.121    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.854     2.003    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/IBUFG_O
    SLICE_X5Y21          FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[11]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.047     1.550    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         JTCK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { jd_2 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  IOBUF_6_O_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y29     E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_ackhavereset_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y29     E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y29     E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y31     E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y31     E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y30     E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y31     E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y31     E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y31     E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y21     E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y21     E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y21     E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y27     E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y27     E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y27     E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y27     E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y27     E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y27     E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y27     E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y29     E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_ackhavereset_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y29     E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y29     E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y31     E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y31     E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y31     E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y31     E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y31     E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y31     E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y31     E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_1
  To Clock:  clk_out1_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack      115.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       58.599ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             115.844ns  (required time - arrival time)
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            slow_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.704ns (22.280%)  route 2.456ns (77.720%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 117.653 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.565    -0.902    ip_mmcm_clk_out1
    SLICE_X35Y42         FDRE                                         r  value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.446 f  value_reg[0]/Q
                         net (fo=7, routed)           1.431     0.986    value_reg[0]
    SLICE_X35Y41         LUT6 (Prop_lut6_I2_O)        0.124     1.110 r  value[7]_i_3/O
                         net (fo=3, routed)           1.025     2.134    value[7]_i_3_n_0
    SLICE_X35Y42         LUT4 (Prop_lut4_I0_O)        0.124     2.258 r  slow_clock_i_1/O
                         net (fo=1, routed)           0.000     2.258    slow_clock_i_1_n_0
    SLICE_X35Y42         FDRE                                         r  slow_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.446   117.653    ip_mmcm_clk_out1
    SLICE_X35Y42         FDRE                                         r  slow_clock_reg/C
                         clock pessimism              0.604   118.257    
                         clock uncertainty           -0.184   118.073    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.029   118.102    slow_clock_reg
  -------------------------------------------------------------------
                         required time                        118.102    
                         arrival time                          -2.258    
  -------------------------------------------------------------------
                         slack                                115.844    

Slack (MET) :             115.862ns  (required time - arrival time)
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.732ns (22.963%)  route 2.456ns (77.037%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 117.653 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.565    -0.902    ip_mmcm_clk_out1
    SLICE_X35Y42         FDRE                                         r  value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.446 f  value_reg[0]/Q
                         net (fo=7, routed)           1.431     0.986    value_reg[0]
    SLICE_X35Y41         LUT6 (Prop_lut6_I2_O)        0.124     1.110 r  value[7]_i_3/O
                         net (fo=3, routed)           1.025     2.134    value[7]_i_3_n_0
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.152     2.286 r  value[7]_i_2/O
                         net (fo=1, routed)           0.000     2.286    _T_105[7]
    SLICE_X35Y42         FDRE                                         r  value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.446   117.653    ip_mmcm_clk_out1
    SLICE_X35Y42         FDRE                                         r  value_reg[7]/C
                         clock pessimism              0.604   118.257    
                         clock uncertainty           -0.184   118.073    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.075   118.148    value_reg[7]
  -------------------------------------------------------------------
                         required time                        118.148    
                         arrival time                          -2.286    
  -------------------------------------------------------------------
                         slack                                115.862    

Slack (MET) :             116.229ns  (required time - arrival time)
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.704ns (25.358%)  route 2.072ns (74.642%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 117.653 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.565    -0.902    ip_mmcm_clk_out1
    SLICE_X35Y42         FDRE                                         r  value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.446 f  value_reg[0]/Q
                         net (fo=7, routed)           1.431     0.986    value_reg[0]
    SLICE_X35Y41         LUT6 (Prop_lut6_I2_O)        0.124     1.110 r  value[7]_i_3/O
                         net (fo=3, routed)           0.641     1.751    value[7]_i_3_n_0
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124     1.875 r  value[6]_i_1/O
                         net (fo=1, routed)           0.000     1.875    _T_105[6]
    SLICE_X35Y42         FDRE                                         r  value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.446   117.653    ip_mmcm_clk_out1
    SLICE_X35Y42         FDRE                                         r  value_reg[6]/C
                         clock pessimism              0.604   118.257    
                         clock uncertainty           -0.184   118.073    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.031   118.104    value_reg[6]
  -------------------------------------------------------------------
                         required time                        118.104    
                         arrival time                          -1.875    
  -------------------------------------------------------------------
                         slack                                116.229    

Slack (MET) :             116.515ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 1.752ns (71.054%)  route 0.714ns (28.946%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 117.729 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.640    -0.827    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X64Y44         SRL16E                                       r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.801 r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.714     1.515    ip_reset_sys/U0/EXT_LPF/Q
    SLICE_X62Y43         LUT4 (Prop_lut4_I3_O)        0.124     1.639 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.639    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.522   117.729    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.578   118.307    
                         clock uncertainty           -0.184   118.123    
    SLICE_X62Y43         FDRE (Setup_fdre_C_D)        0.031   118.154    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                        118.154    
                         arrival time                          -1.639    
  -------------------------------------------------------------------
                         slack                                116.515    

Slack (MET) :             116.832ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.580ns (36.394%)  route 1.014ns (63.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 117.729 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.640    -0.827    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.123    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y43         LUT1 (Prop_lut1_I0_O)        0.124     0.247 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.521     0.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.522   117.729    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.578   118.307    
                         clock uncertainty           -0.184   118.123    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524   117.599    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                        117.599    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                116.832    

Slack (MET) :             116.832ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.580ns (36.394%)  route 1.014ns (63.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 117.729 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.640    -0.827    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.123    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y43         LUT1 (Prop_lut1_I0_O)        0.124     0.247 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.521     0.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.522   117.729    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.578   118.307    
                         clock uncertainty           -0.184   118.123    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524   117.599    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                        117.599    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                116.832    

Slack (MET) :             116.832ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.580ns (36.394%)  route 1.014ns (63.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 117.729 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.640    -0.827    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.123    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y43         LUT1 (Prop_lut1_I0_O)        0.124     0.247 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.521     0.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.522   117.729    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.578   118.307    
                         clock uncertainty           -0.184   118.123    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524   117.599    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                        117.599    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                116.832    

Slack (MET) :             116.832ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.580ns (36.394%)  route 1.014ns (63.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 117.729 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.640    -0.827    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.123    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y43         LUT1 (Prop_lut1_I0_O)        0.124     0.247 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.521     0.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.522   117.729    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.578   118.307    
                         clock uncertainty           -0.184   118.123    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524   117.599    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                        117.599    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                116.832    

Slack (MET) :             116.832ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.580ns (36.394%)  route 1.014ns (63.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 117.729 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.640    -0.827    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.123    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y43         LUT1 (Prop_lut1_I0_O)        0.124     0.247 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.521     0.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.522   117.729    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.578   118.307    
                         clock uncertainty           -0.184   118.123    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524   117.599    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                        117.599    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                116.832    

Slack (MET) :             116.832ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.580ns (36.394%)  route 1.014ns (63.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 117.729 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.640    -0.827    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.123    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y43         LUT1 (Prop_lut1_I0_O)        0.124     0.247 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.521     0.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.522   117.729    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.578   118.307    
                         clock uncertainty           -0.184   118.123    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524   117.599    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                        117.599    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                116.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.551    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X62Y42         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE (Prop_fdre_C_Q)         0.128    -0.423 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.304    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d2
    SLICE_X62Y42         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.867    -0.788    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X62Y42         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.237    -0.551    
    SLICE_X62Y42         FDRE (Hold_fdre_C_D)         0.017    -0.534    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.597    -0.550    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X62Y44         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.422 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.303    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d2
    SLICE_X62Y44         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.868    -0.787    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X62Y44         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.237    -0.550    
    SLICE_X62Y44         FDRE (Hold_fdre_C_D)         0.017    -0.533    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.597    -0.550    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.422 r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.119    -0.303    ip_reset_sys/U0/EXT_LPF/p_2_in
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.868    -0.787    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                         clock pessimism              0.237    -0.550    
    SLICE_X62Y43         FDRE (Hold_fdre_C_D)         0.017    -0.533    ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.551    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y42         FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDSE (Prop_fdse_C_Q)         0.141    -0.410 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.254    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X65Y42         LUT2 (Prop_lut2_I0_O)        0.042    -0.212 r  ip_reset_sys/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000    -0.212    ip_reset_sys/U0/SEQ/from_sys_i_1_n_0
    SLICE_X65Y42         FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.867    -0.788    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y42         FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.237    -0.551    
    SLICE_X65Y42         FDSE (Hold_fdse_C_D)         0.107    -0.444    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.120%)  route 0.101ns (30.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.597    -0.550    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.422 r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.101    -0.321    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X62Y43         LUT5 (Prop_lut5_I4_O)        0.098    -0.223 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.223    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.868    -0.787    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.237    -0.550    
    SLICE_X62Y43         FDRE (Hold_fdre_C_D)         0.092    -0.458    ip_reset_sys/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.509%)  route 0.148ns (41.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.597    -0.550    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.148    -0.238    ip_reset_sys/U0/SEQ/SEQ_COUNTER/Q[5]
    SLICE_X64Y43         LUT6 (Prop_lut6_I5_O)        0.045    -0.193 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.193    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.868    -0.787    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.237    -0.550    
    SLICE_X64Y43         FDRE (Hold_fdre_C_D)         0.121    -0.429    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (48.007%)  route 0.139ns (51.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.597    -0.550    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.422 r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.139    -0.284    ip_reset_sys/U0/EXT_LPF/p_1_in
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.868    -0.787    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.237    -0.550    
    SLICE_X62Y43         FDRE (Hold_fdre_C_D)         0.023    -0.527    ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.933%)  route 0.170ns (48.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.563    -0.584    ip_mmcm_clk_out1
    SLICE_X35Y41         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  value_reg[1]/Q
                         net (fo=6, routed)           0.170    -0.273    value_reg[1]
    SLICE_X35Y41         LUT5 (Prop_lut5_I1_O)        0.043    -0.230 r  value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    _T_105[4]
    SLICE_X35Y41         FDRE                                         r  value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.832    -0.823    ip_mmcm_clk_out1
    SLICE_X35Y41         FDRE                                         r  value_reg[4]/C
                         clock pessimism              0.239    -0.584    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.107    -0.477    value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.210ns (57.012%)  route 0.158ns (42.988%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.597    -0.550    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.158    -0.228    ip_reset_sys/U0/SEQ/seq_cnt[3]
    SLICE_X65Y43         LUT4 (Prop_lut4_I1_O)        0.046    -0.182 r  ip_reset_sys/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    ip_reset_sys/U0/SEQ/p_3_out[0]
    SLICE_X65Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.868    -0.787    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.250    -0.537    
    SLICE_X65Y43         FDRE (Hold_fdre_C_D)         0.107    -0.430    ip_reset_sys/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.563    -0.584    ip_mmcm_clk_out1
    SLICE_X35Y41         FDRE                                         r  value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.128    -0.456 r  value_reg[4]/Q
                         net (fo=3, routed)           0.115    -0.342    value_reg[4]
    SLICE_X35Y41         LUT6 (Prop_lut6_I0_O)        0.098    -0.244 r  value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    _T_105[5]
    SLICE_X35Y41         FDRE                                         r  value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.832    -0.823    ip_mmcm_clk_out1
    SLICE_X35Y41         FDRE                                         r  value_reg[5]/C
                         clock pessimism              0.239    -0.584    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.092    -0.492    value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm_1
Waveform(ns):       { 0.000 59.579 }
Period(ns):         119.158
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         119.158     117.003    BUFGCTRL_X0Y18   ip_mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         119.158     117.909    MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X62Y42     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X62Y42     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X62Y42     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X62Y42     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X62Y44     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X62Y44     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X62Y44     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X62Y44     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       119.158     94.202     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X64Y44     ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X64Y44     ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X35Y42     slow_clock_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X35Y42     value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X35Y41     value_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X35Y41     value_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X35Y41     value_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X35Y41     value_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X35Y41     value_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X35Y42     value_reg[6]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X64Y44     ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X64Y44     ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X62Y42     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X62Y42     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X62Y42     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X62Y42     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         59.579      59.079     SLICE_X65Y42     ip_reset_sys/U0/SEQ/Core_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         59.579      59.079     SLICE_X65Y42     ip_reset_sys/U0/SEQ/from_sys_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         59.579      59.079     SLICE_X65Y42     ip_reset_sys/U0/SEQ/pr_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X35Y42     slow_clock_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       12.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.778ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.480ns  (logic 3.640ns (20.823%)  route 13.840ns (79.177%))
  Logic Levels:           13  (LUT3=2 LUT4=4 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.267 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           0.761    11.003    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.127 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9/O
                         net (fo=2, routed)           1.275    12.402    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152    12.554 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8/O
                         net (fo=4, routed)           0.620    13.174    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.326    13.500 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_12[7]_i_3/O
                         net (fo=36, routed)          2.211    15.711    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_address_reg[6]_3
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.154    15.865 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_13[2]_i_1/O
                         net (fo=1, routed)           0.714    16.580    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]_0[2]
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.437    29.267    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[2]/C
                         clock pessimism              0.492    29.759    
                         clock uncertainty           -0.153    29.606    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.248    29.358    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[2]
  -------------------------------------------------------------------
                         required time                         29.358    
                         arrival time                         -16.580    
  -------------------------------------------------------------------
                         slack                                 12.778    

Slack (MET) :             12.887ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.366ns  (logic 3.635ns (20.931%)  route 13.731ns (79.069%))
  Logic Levels:           13  (LUT3=2 LUT4=4 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.267 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           0.761    11.003    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.127 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9/O
                         net (fo=2, routed)           1.275    12.402    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152    12.554 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8/O
                         net (fo=4, routed)           0.620    13.174    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.326    13.500 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_12[7]_i_3/O
                         net (fo=36, routed)          2.216    15.716    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_address_reg[6]_3
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.149    15.865 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_13[3]_i_1/O
                         net (fo=1, routed)           0.600    16.466    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]_0[3]
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.437    29.267    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[3]/C
                         clock pessimism              0.492    29.759    
                         clock uncertainty           -0.153    29.606    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.253    29.353    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[3]
  -------------------------------------------------------------------
                         required time                         29.353    
                         arrival time                         -16.466    
  -------------------------------------------------------------------
                         slack                                 12.887    

Slack (MET) :             12.953ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.303ns  (logic 3.638ns (21.026%)  route 13.665ns (78.974%))
  Logic Levels:           13  (LUT3=2 LUT4=4 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.267 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           0.761    11.003    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.127 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9/O
                         net (fo=2, routed)           1.275    12.402    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152    12.554 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8/O
                         net (fo=4, routed)           0.620    13.174    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.326    13.500 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_12[7]_i_3/O
                         net (fo=36, routed)          2.043    15.543    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_address_reg[6]_3
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.152    15.695 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_13[1]_i_1/O
                         net (fo=1, routed)           0.706    16.402    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]_0[1]
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.437    29.267    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[1]/C
                         clock pessimism              0.492    29.759    
                         clock uncertainty           -0.153    29.606    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.251    29.355    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[1]
  -------------------------------------------------------------------
                         required time                         29.355    
                         arrival time                         -16.402    
  -------------------------------------------------------------------
                         slack                                 12.953    

Slack (MET) :             13.027ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.224ns  (logic 3.636ns (21.110%)  route 13.588ns (78.890%))
  Logic Levels:           13  (LUT3=2 LUT4=4 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.267 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           0.761    11.003    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.127 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9/O
                         net (fo=2, routed)           1.275    12.402    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152    12.554 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8/O
                         net (fo=4, routed)           0.620    13.174    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.326    13.500 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_12[7]_i_3/O
                         net (fo=36, routed)          1.962    15.462    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_address_reg[6]_3
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.150    15.612 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_13[0]_i_1/O
                         net (fo=1, routed)           0.712    16.324    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]_0[0]
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.437    29.267    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[0]/C
                         clock pessimism              0.492    29.759    
                         clock uncertainty           -0.153    29.606    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.255    29.351    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[0]
  -------------------------------------------------------------------
                         required time                         29.351    
                         arrival time                         -16.324    
  -------------------------------------------------------------------
                         slack                                 13.027    

Slack (MET) :             13.124ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.173ns  (logic 3.638ns (21.185%)  route 13.535ns (78.815%))
  Logic Levels:           13  (LUT3=2 LUT4=4 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 29.333 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           0.761    11.003    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.127 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9/O
                         net (fo=2, routed)           1.275    12.402    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152    12.554 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8/O
                         net (fo=4, routed)           0.327    12.882    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I0_O)        0.326    13.208 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_0[7]_i_3/O
                         net (fo=36, routed)          2.245    15.453    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[0]_8
    SLICE_X7Y22          LUT4 (Prop_lut4_I1_O)        0.152    15.605 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_1[1]_i_1/O
                         net (fo=1, routed)           0.668    16.272    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[7]_1[1]
    SLICE_X7Y24          FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.503    29.333    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X7Y24          FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[1]/C
                         clock pessimism              0.492    29.825    
                         clock uncertainty           -0.153    29.672    
    SLICE_X7Y24          FDRE (Setup_fdre_C_D)       -0.275    29.397    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[1]
  -------------------------------------------------------------------
                         required time                         29.397    
                         arrival time                         -16.272    
  -------------------------------------------------------------------
                         slack                                 13.124    

Slack (MET) :             13.267ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.018ns  (logic 3.635ns (21.360%)  route 13.383ns (78.640%))
  Logic Levels:           13  (LUT3=2 LUT4=4 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.267 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           0.761    11.003    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.127 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9/O
                         net (fo=2, routed)           1.275    12.402    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152    12.554 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8/O
                         net (fo=4, routed)           0.620    13.174    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.326    13.500 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_12[7]_i_3/O
                         net (fo=36, routed)          1.819    15.319    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_address_reg[6]_3
    SLICE_X11Y24         LUT4 (Prop_lut4_I1_O)        0.149    15.468 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_13[7]_i_2/O
                         net (fo=1, routed)           0.649    16.117    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]_0[7]
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.437    29.267    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]/C
                         clock pessimism              0.492    29.759    
                         clock uncertainty           -0.153    29.606    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.221    29.385    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]
  -------------------------------------------------------------------
                         required time                         29.385    
                         arrival time                         -16.117    
  -------------------------------------------------------------------
                         slack                                 13.267    

Slack (MET) :             13.274ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.400ns  (logic 4.337ns (24.926%)  route 13.063ns (75.074%))
  Logic Levels:           15  (LUT3=2 LUT4=3 LUT5=5 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 29.342 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           1.131    11.373    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT5 (Prop_lut5_I0_O)        0.152    11.525 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/goReg_i_5/O
                         net (fo=1, routed)           1.049    12.574    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/goReg_i_5_n_0
    SLICE_X14Y37         LUT5 (Prop_lut5_I0_O)        0.355    12.929 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/goReg_i_2/O
                         net (fo=5, routed)           0.941    13.869    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_address_reg[7]_1
    SLICE_X6Y34          LUT5 (Prop_lut5_I0_O)        0.324    14.193 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/ctrlStateReg[0]_i_4/O
                         net (fo=1, routed)           0.290    14.483    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/ctrlStateReg[0]_i_4_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I2_O)        0.348    14.831 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/ctrlStateReg[0]_i_2/O
                         net (fo=2, routed)           0.536    15.367    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg[0]
    SLICE_X6Y32          LUT6 (Prop_lut6_I3_O)        0.124    15.491 r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg[1]_i_3/O
                         net (fo=1, routed)           0.858    16.349    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg[1]_i_3_n_0
    SLICE_X6Y32          LUT4 (Prop_lut4_I3_O)        0.150    16.499 r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg[1]_i_1/O
                         net (fo=1, routed)           0.000    16.499    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg[1]_i_1_n_0
    SLICE_X6Y32          FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.512    29.342    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X6Y32          FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg_reg[1]/C
                         clock pessimism              0.492    29.834    
                         clock uncertainty           -0.153    29.681    
    SLICE_X6Y32          FDRE (Setup_fdre_C_D)        0.092    29.773    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg_reg[1]
  -------------------------------------------------------------------
                         required time                         29.773    
                         arrival time                         -16.499    
  -------------------------------------------------------------------
                         slack                                 13.274    

Slack (MET) :             13.376ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        16.866ns  (logic 3.640ns (21.582%)  route 13.226ns (78.418%))
  Logic Levels:           13  (LUT3=2 LUT4=4 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 29.273 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           0.761    11.003    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.127 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9/O
                         net (fo=2, routed)           1.275    12.402    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152    12.554 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8/O
                         net (fo=4, routed)           0.327    12.882    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I0_O)        0.326    13.208 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_0[7]_i_3/O
                         net (fo=36, routed)          1.875    15.083    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[0]_8
    SLICE_X7Y22          LUT4 (Prop_lut4_I1_O)        0.154    15.237 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_1[2]_i_1/O
                         net (fo=1, routed)           0.729    15.965    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[7]_1[2]
    SLICE_X11Y20         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.443    29.273    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X11Y20         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[2]/C
                         clock pessimism              0.492    29.765    
                         clock uncertainty           -0.153    29.612    
    SLICE_X11Y20         FDRE (Setup_fdre_C_D)       -0.270    29.342    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[2]
  -------------------------------------------------------------------
                         required time                         29.342    
                         arrival time                         -15.965    
  -------------------------------------------------------------------
                         slack                                 13.376    

Slack (MET) :             13.390ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        16.923ns  (logic 1.932ns (11.417%)  route 14.991ns (88.583%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 29.278 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.638    -0.829    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X3Y10          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg/Q
                         net (fo=179, routed)         2.954     2.582    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg_0
    SLICE_X30Y7          LUT4 (Prop_lut4_I1_O)        0.124     2.706 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[31]_i_11/O
                         net (fo=16, routed)          1.916     4.622    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[31]_i_11_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124     4.746 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[28]_i_2/O
                         net (fo=97, routed)          1.785     6.530    E300ArtyDevKitPlatform/sys/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[1]
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.152     6.682 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[21]_i_3/O
                         net (fo=9, routed)           1.249     7.931    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[21]_i_3_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I3_O)        0.332     8.263 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=40, routed)          0.968     9.231    E300ArtyDevKitPlatform/sys/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[4]
    SLICE_X11Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_12/O
                         net (fo=1, routed)           1.056    10.411    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_12_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.124    10.535 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_5/O
                         net (fo=5, routed)           1.158    11.693    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_13_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.817 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_27/O
                         net (fo=1, routed)           0.511    12.328    E300ArtyDevKitPlatform/sys/tile/core/csr/ex_ctrl_wxd_reg_7
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.452 r  E300ArtyDevKitPlatform/sys/tile/core/csr/ex_ctrl_wxd_i_5/O
                         net (fo=3, routed)           1.005    13.457    E300ArtyDevKitPlatform/sys/tile/core/csr/reg_wfi_reg_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    13.581 r  E300ArtyDevKitPlatform/sys/tile/core/csr/ex_ctrl_wxd_i_1/O
                         net (fo=44, routed)          0.856    14.437    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_sel_alu2_reg[0]_1
    SLICE_X14Y13         LUT2 (Prop_lut2_I1_O)        0.124    14.561 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_reg_inst[31]_i_1/O
                         net (fo=61, routed)          1.533    16.094    E300ArtyDevKitPlatform/sys/tile/core/_T_922
    SLICE_X31Y3          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.448    29.278    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X31Y3          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[0]/C
                         clock pessimism              0.564    29.842    
                         clock uncertainty           -0.153    29.689    
    SLICE_X31Y3          FDRE (Setup_fdre_C_CE)      -0.205    29.484    E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[0]
  -------------------------------------------------------------------
                         required time                         29.484    
                         arrival time                         -16.094    
  -------------------------------------------------------------------
                         slack                                 13.390    

Slack (MET) :             13.390ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        16.923ns  (logic 1.932ns (11.417%)  route 14.991ns (88.583%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 29.278 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.638    -0.829    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X3Y10          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg/Q
                         net (fo=179, routed)         2.954     2.582    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg_0
    SLICE_X30Y7          LUT4 (Prop_lut4_I1_O)        0.124     2.706 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[31]_i_11/O
                         net (fo=16, routed)          1.916     4.622    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[31]_i_11_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124     4.746 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[28]_i_2/O
                         net (fo=97, routed)          1.785     6.530    E300ArtyDevKitPlatform/sys/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[1]
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.152     6.682 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[21]_i_3/O
                         net (fo=9, routed)           1.249     7.931    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[21]_i_3_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I3_O)        0.332     8.263 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=40, routed)          0.968     9.231    E300ArtyDevKitPlatform/sys/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[4]
    SLICE_X11Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_12/O
                         net (fo=1, routed)           1.056    10.411    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_12_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.124    10.535 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_5/O
                         net (fo=5, routed)           1.158    11.693    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_13_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.817 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_27/O
                         net (fo=1, routed)           0.511    12.328    E300ArtyDevKitPlatform/sys/tile/core/csr/ex_ctrl_wxd_reg_7
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.452 r  E300ArtyDevKitPlatform/sys/tile/core/csr/ex_ctrl_wxd_i_5/O
                         net (fo=3, routed)           1.005    13.457    E300ArtyDevKitPlatform/sys/tile/core/csr/reg_wfi_reg_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    13.581 r  E300ArtyDevKitPlatform/sys/tile/core/csr/ex_ctrl_wxd_i_1/O
                         net (fo=44, routed)          0.856    14.437    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_sel_alu2_reg[0]_1
    SLICE_X14Y13         LUT2 (Prop_lut2_I1_O)        0.124    14.561 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_reg_inst[31]_i_1/O
                         net (fo=61, routed)          1.533    16.094    E300ArtyDevKitPlatform/sys/tile/core/_T_922
    SLICE_X31Y3          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.448    29.278    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X31Y3          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[1]/C
                         clock pessimism              0.564    29.842    
                         clock uncertainty           -0.153    29.689    
    SLICE_X31Y3          FDRE (Setup_fdre_C_CE)      -0.205    29.484    E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[1]
  -------------------------------------------------------------------
                         required time                         29.484    
                         arrival time                         -16.094    
  -------------------------------------------------------------------
                         slack                                 13.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.751%)  route 0.122ns (39.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.569    -0.578    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X11Y2          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[2]/Q
                         net (fo=1, routed)           0.122    -0.315    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[2]
    SLICE_X10Y2          LUT3 (Prop_lut3_I0_O)        0.048    -0.267 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc[2]_i_1_n_0
    SLICE_X10Y2          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.839    -0.816    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X10Y2          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[2]/C
                         clock pessimism              0.251    -0.565    
    SLICE_X10Y2          FDRE (Hold_fdre_C_D)         0.131    -0.434    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.554    -0.593    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/clk_out3
    SLICE_X47Y23         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[29]/Q
                         net (fo=1, routed)           0.122    -0.330    E300ArtyDevKitPlatform/sys/tile/core/s1_req_addr_reg[31][29]
    SLICE_X46Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.285 r  E300ArtyDevKitPlatform/sys/tile/core/s1_req_addr[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[31]_13[29]
    SLICE_X46Y23         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.821    -0.834    E300ArtyDevKitPlatform/sys/tile/dcache/clk_out3
    SLICE_X46Y23         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X46Y23         FDRE (Hold_fdre_C_D)         0.121    -0.459    E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.569    -0.578    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X15Y1          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[4]/Q
                         net (fo=1, routed)           0.122    -0.315    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[4]
    SLICE_X14Y1          LUT3 (Prop_lut3_I0_O)        0.045    -0.270 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[4]_i_1_n_0
    SLICE_X14Y1          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.839    -0.816    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X14Y1          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[4]/C
                         clock pessimism              0.251    -0.565    
    SLICE_X14Y1          FDRE (Hold_fdre_C_D)         0.121    -0.444    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.190ns (58.748%)  route 0.133ns (41.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.595    -0.552    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X1Y11          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[3]/Q
                         net (fo=1, routed)           0.133    -0.278    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data[3]
    SLICE_X2Y10          LUT3 (Prop_lut3_I0_O)        0.049    -0.229 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data[3]_i_1_n_0
    SLICE_X2Y10          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.866    -0.789    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X2Y10          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[3]/C
                         clock pessimism              0.253    -0.536    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.131    -0.405    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.114%)  route 0.145ns (43.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.569    -0.578    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X9Y2           FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[22]/Q
                         net (fo=1, routed)           0.145    -0.292    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data[22]
    SLICE_X10Y3          LUT3 (Prop_lut3_I0_O)        0.045    -0.247 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data[22]_i_1_n_0
    SLICE_X10Y3          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.838    -0.817    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X10Y3          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[22]/C
                         clock pessimism              0.274    -0.543    
    SLICE_X10Y3          FDRE (Hold_fdre_C_D)         0.120    -0.423    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[22]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.847%)  route 0.132ns (41.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.549    -0.598    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X41Y72         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[1]/Q
                         net (fo=1, routed)           0.132    -0.325    E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData[1]
    SLICE_X42Y72         LUT3 (Prop_lut3_I0_O)        0.048    -0.277 r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    E300ArtyDevKitPlatform/sys/i2c_0_1/_GEN_117[1]
    SLICE_X42Y72         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.816    -0.839    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X42Y72         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]/C
                         clock pessimism              0.254    -0.585    
    SLICE_X42Y72         FDRE (Hold_fdre_C_D)         0.131    -0.454    E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.565    -0.582    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X31Y3          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.329    E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause[2]
    SLICE_X30Y4          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.834    -0.821    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X30Y4          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[2]/C
                         clock pessimism              0.255    -0.566    
    SLICE_X30Y4          FDRE (Hold_fdre_C_D)         0.059    -0.507    E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[2]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/atomics/_T_269_0_bits_address_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.037%)  route 0.377ns (66.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.565    -0.582    E300ArtyDevKitPlatform/sys/pbus/atomics/clk_out3
    SLICE_X36Y43         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/atomics/_T_269_0_bits_address_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  E300ArtyDevKitPlatform/sys/pbus/atomics/_T_269_0_bits_address_reg[25]/Q
                         net (fo=1, routed)           0.164    -0.277    E300ArtyDevKitPlatform/sys/pbus/atomics/_T_269_0_bits_address_reg_n_0_[25]
    SLICE_X36Y43         LUT4 (Prop_lut4_I1_O)        0.045    -0.232 r  E300ArtyDevKitPlatform/sys/pbus/atomics/_T_35_address_reg_0_1_24_29_i_1__1/O
                         net (fo=1, routed)           0.213    -0.019    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_24_29/DIA1
    SLICE_X34Y42         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.832    -0.823    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_24_29/WCLK
    SLICE_X34Y42         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_24_29/RAMA_D1/CLK
                         clock pessimism              0.503    -0.320    
    SLICE_X34Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.200    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.397%)  route 0.177ns (55.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.553    -0.594    E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/clk_out3
    SLICE_X49Y70         FDCE                                         r  E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/Q
                         net (fo=1, routed)           0.177    -0.277    E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/auto_int_xing_out_sync_0
    SLICE_X50Y71         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.821    -0.834    E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/clk_out3
    SLICE_X50Y71         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2/CLK
                         clock pessimism              0.274    -0.560    
    SLICE_X50Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.458    E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/_T_35_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.040%)  route 0.271ns (67.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.563    -0.584    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/clk_out3
    SLICE_X13Y51         FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.128    -0.456 r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/value_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.185    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/_T_35_reg_0_7_0_5/ADDRD2
    SLICE_X14Y51         RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/_T_35_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.833    -0.822    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/_T_35_reg_0_7_0_5/WCLK
    SLICE_X14Y51         RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/_T_35_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.254    -0.568    
    SLICE_X14Y51         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.367    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/_T_35_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_mmcm_1
Waveform(ns):       { 0.000 15.391 }
Period(ns):         30.782
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y5      E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y1      E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y3      E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y2      E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB18_X1Y4      E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         30.782      27.838     RAMB18_X1Y4      E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y4      E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         30.782      28.206     RAMB36_X0Y5      E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         30.782      28.206     RAMB36_X0Y1      E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         30.782      28.206     RAMB36_X0Y3      E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       30.782      182.578    MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y33     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y33     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y33     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y33     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X42Y51     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_opcode_reg_0_1_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X42Y51     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_opcode_reg_0_1_0_2/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X42Y51     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_opcode_reg_0_1_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X42Y51     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_opcode_reg_0_1_0_2/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X42Y51     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_opcode_reg_0_1_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X42Y51     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_opcode_reg_0_1_0_2/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y57     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_30_31/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y57     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_30_31/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y57     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_30_31/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y57     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_30_31/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y57     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_30_31/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y57     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_30_31/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y57     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_30_31/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y57     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_30_31/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y55     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X30Y55     E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_6_11/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_1
  To Clock:  clkfbout_mmcm_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y19   ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_1
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack      115.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             115.837ns  (required time - arrival time)
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            slow_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.704ns (22.280%)  route 2.456ns (77.720%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 117.653 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.565    -0.902    ip_mmcm_clk_out1
    SLICE_X35Y42         FDRE                                         r  value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.446 f  value_reg[0]/Q
                         net (fo=7, routed)           1.431     0.986    value_reg[0]
    SLICE_X35Y41         LUT6 (Prop_lut6_I2_O)        0.124     1.110 r  value[7]_i_3/O
                         net (fo=3, routed)           1.025     2.134    value[7]_i_3_n_0
    SLICE_X35Y42         LUT4 (Prop_lut4_I0_O)        0.124     2.258 r  slow_clock_i_1/O
                         net (fo=1, routed)           0.000     2.258    slow_clock_i_1_n_0
    SLICE_X35Y42         FDRE                                         r  slow_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.446   117.653    ip_mmcm_clk_out1
    SLICE_X35Y42         FDRE                                         r  slow_clock_reg/C
                         clock pessimism              0.604   118.257    
                         clock uncertainty           -0.191   118.066    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.029   118.095    slow_clock_reg
  -------------------------------------------------------------------
                         required time                        118.095    
                         arrival time                          -2.258    
  -------------------------------------------------------------------
                         slack                                115.837    

Slack (MET) :             115.855ns  (required time - arrival time)
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.732ns (22.963%)  route 2.456ns (77.037%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 117.653 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.565    -0.902    ip_mmcm_clk_out1
    SLICE_X35Y42         FDRE                                         r  value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.446 f  value_reg[0]/Q
                         net (fo=7, routed)           1.431     0.986    value_reg[0]
    SLICE_X35Y41         LUT6 (Prop_lut6_I2_O)        0.124     1.110 r  value[7]_i_3/O
                         net (fo=3, routed)           1.025     2.134    value[7]_i_3_n_0
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.152     2.286 r  value[7]_i_2/O
                         net (fo=1, routed)           0.000     2.286    _T_105[7]
    SLICE_X35Y42         FDRE                                         r  value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.446   117.653    ip_mmcm_clk_out1
    SLICE_X35Y42         FDRE                                         r  value_reg[7]/C
                         clock pessimism              0.604   118.257    
                         clock uncertainty           -0.191   118.066    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.075   118.141    value_reg[7]
  -------------------------------------------------------------------
                         required time                        118.141    
                         arrival time                          -2.286    
  -------------------------------------------------------------------
                         slack                                115.855    

Slack (MET) :             116.222ns  (required time - arrival time)
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.704ns (25.358%)  route 2.072ns (74.642%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 117.653 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.565    -0.902    ip_mmcm_clk_out1
    SLICE_X35Y42         FDRE                                         r  value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.446 f  value_reg[0]/Q
                         net (fo=7, routed)           1.431     0.986    value_reg[0]
    SLICE_X35Y41         LUT6 (Prop_lut6_I2_O)        0.124     1.110 r  value[7]_i_3/O
                         net (fo=3, routed)           0.641     1.751    value[7]_i_3_n_0
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124     1.875 r  value[6]_i_1/O
                         net (fo=1, routed)           0.000     1.875    _T_105[6]
    SLICE_X35Y42         FDRE                                         r  value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.446   117.653    ip_mmcm_clk_out1
    SLICE_X35Y42         FDRE                                         r  value_reg[6]/C
                         clock pessimism              0.604   118.257    
                         clock uncertainty           -0.191   118.066    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.031   118.097    value_reg[6]
  -------------------------------------------------------------------
                         required time                        118.097    
                         arrival time                          -1.875    
  -------------------------------------------------------------------
                         slack                                116.222    

Slack (MET) :             116.508ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 1.752ns (71.054%)  route 0.714ns (28.946%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 117.729 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.640    -0.827    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X64Y44         SRL16E                                       r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.801 r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.714     1.515    ip_reset_sys/U0/EXT_LPF/Q
    SLICE_X62Y43         LUT4 (Prop_lut4_I3_O)        0.124     1.639 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.639    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.522   117.729    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.578   118.307    
                         clock uncertainty           -0.191   118.116    
    SLICE_X62Y43         FDRE (Setup_fdre_C_D)        0.031   118.147    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                        118.147    
                         arrival time                          -1.639    
  -------------------------------------------------------------------
                         slack                                116.508    

Slack (MET) :             116.825ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.580ns (36.394%)  route 1.014ns (63.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 117.729 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.640    -0.827    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.123    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y43         LUT1 (Prop_lut1_I0_O)        0.124     0.247 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.521     0.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.522   117.729    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.578   118.307    
                         clock uncertainty           -0.191   118.116    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524   117.592    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                        117.592    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                116.825    

Slack (MET) :             116.825ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.580ns (36.394%)  route 1.014ns (63.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 117.729 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.640    -0.827    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.123    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y43         LUT1 (Prop_lut1_I0_O)        0.124     0.247 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.521     0.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.522   117.729    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.578   118.307    
                         clock uncertainty           -0.191   118.116    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524   117.592    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                        117.592    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                116.825    

Slack (MET) :             116.825ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.580ns (36.394%)  route 1.014ns (63.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 117.729 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.640    -0.827    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.123    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y43         LUT1 (Prop_lut1_I0_O)        0.124     0.247 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.521     0.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.522   117.729    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.578   118.307    
                         clock uncertainty           -0.191   118.116    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524   117.592    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                        117.592    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                116.825    

Slack (MET) :             116.825ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.580ns (36.394%)  route 1.014ns (63.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 117.729 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.640    -0.827    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.123    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y43         LUT1 (Prop_lut1_I0_O)        0.124     0.247 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.521     0.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.522   117.729    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.578   118.307    
                         clock uncertainty           -0.191   118.116    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524   117.592    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                        117.592    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                116.825    

Slack (MET) :             116.825ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.580ns (36.394%)  route 1.014ns (63.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 117.729 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.640    -0.827    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.123    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y43         LUT1 (Prop_lut1_I0_O)        0.124     0.247 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.521     0.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.522   117.729    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.578   118.307    
                         clock uncertainty           -0.191   118.116    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524   117.592    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                        117.592    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                116.825    

Slack (MET) :             116.825ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.580ns (36.394%)  route 1.014ns (63.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 117.729 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.640    -0.827    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.123    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y43         LUT1 (Prop_lut1_I0_O)        0.124     0.247 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.521     0.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.522   117.729    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.578   118.307    
                         clock uncertainty           -0.191   118.116    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524   117.592    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                        117.592    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                116.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.551    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X62Y42         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE (Prop_fdre_C_Q)         0.128    -0.423 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.304    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d2
    SLICE_X62Y42         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.867    -0.788    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X62Y42         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.237    -0.551    
                         clock uncertainty            0.191    -0.360    
    SLICE_X62Y42         FDRE (Hold_fdre_C_D)         0.017    -0.343    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.597    -0.550    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X62Y44         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.422 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.303    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d2
    SLICE_X62Y44         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.868    -0.787    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X62Y44         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.237    -0.550    
                         clock uncertainty            0.191    -0.359    
    SLICE_X62Y44         FDRE (Hold_fdre_C_D)         0.017    -0.342    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.597    -0.550    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.422 r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.119    -0.303    ip_reset_sys/U0/EXT_LPF/p_2_in
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.868    -0.787    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                         clock pessimism              0.237    -0.550    
                         clock uncertainty            0.191    -0.359    
    SLICE_X62Y43         FDRE (Hold_fdre_C_D)         0.017    -0.342    ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.551    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y42         FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDSE (Prop_fdse_C_Q)         0.141    -0.410 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.254    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X65Y42         LUT2 (Prop_lut2_I0_O)        0.042    -0.212 r  ip_reset_sys/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000    -0.212    ip_reset_sys/U0/SEQ/from_sys_i_1_n_0
    SLICE_X65Y42         FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.867    -0.788    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y42         FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.237    -0.551    
                         clock uncertainty            0.191    -0.360    
    SLICE_X65Y42         FDSE (Hold_fdse_C_D)         0.107    -0.253    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.120%)  route 0.101ns (30.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.597    -0.550    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.422 r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.101    -0.321    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X62Y43         LUT5 (Prop_lut5_I4_O)        0.098    -0.223 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.223    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.868    -0.787    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.237    -0.550    
                         clock uncertainty            0.191    -0.359    
    SLICE_X62Y43         FDRE (Hold_fdre_C_D)         0.092    -0.267    ip_reset_sys/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.509%)  route 0.148ns (41.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.597    -0.550    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.148    -0.238    ip_reset_sys/U0/SEQ/SEQ_COUNTER/Q[5]
    SLICE_X64Y43         LUT6 (Prop_lut6_I5_O)        0.045    -0.193 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.193    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.868    -0.787    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.237    -0.550    
                         clock uncertainty            0.191    -0.359    
    SLICE_X64Y43         FDRE (Hold_fdre_C_D)         0.121    -0.238    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (48.007%)  route 0.139ns (51.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.597    -0.550    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.422 r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.139    -0.284    ip_reset_sys/U0/EXT_LPF/p_1_in
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.868    -0.787    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.237    -0.550    
                         clock uncertainty            0.191    -0.359    
    SLICE_X62Y43         FDRE (Hold_fdre_C_D)         0.023    -0.336    ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.933%)  route 0.170ns (48.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.563    -0.584    ip_mmcm_clk_out1
    SLICE_X35Y41         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  value_reg[1]/Q
                         net (fo=6, routed)           0.170    -0.273    value_reg[1]
    SLICE_X35Y41         LUT5 (Prop_lut5_I1_O)        0.043    -0.230 r  value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    _T_105[4]
    SLICE_X35Y41         FDRE                                         r  value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.832    -0.823    ip_mmcm_clk_out1
    SLICE_X35Y41         FDRE                                         r  value_reg[4]/C
                         clock pessimism              0.239    -0.584    
                         clock uncertainty            0.191    -0.393    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.107    -0.286    value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.210ns (57.012%)  route 0.158ns (42.988%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.597    -0.550    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.158    -0.228    ip_reset_sys/U0/SEQ/seq_cnt[3]
    SLICE_X65Y43         LUT4 (Prop_lut4_I1_O)        0.046    -0.182 r  ip_reset_sys/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    ip_reset_sys/U0/SEQ/p_3_out[0]
    SLICE_X65Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.868    -0.787    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.250    -0.537    
                         clock uncertainty            0.191    -0.346    
    SLICE_X65Y43         FDRE (Hold_fdre_C_D)         0.107    -0.239    ip_reset_sys/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.563    -0.584    ip_mmcm_clk_out1
    SLICE_X35Y41         FDRE                                         r  value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.128    -0.456 r  value_reg[4]/Q
                         net (fo=3, routed)           0.115    -0.342    value_reg[4]
    SLICE_X35Y41         LUT6 (Prop_lut6_I0_O)        0.098    -0.244 r  value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    _T_105[5]
    SLICE_X35Y41         FDRE                                         r  value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.832    -0.823    ip_mmcm_clk_out1
    SLICE_X35Y41         FDRE                                         r  value_reg[5]/C
                         clock pessimism              0.239    -0.584    
                         clock uncertainty            0.191    -0.393    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.092    -0.301    value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.058    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       12.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.776ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.480ns  (logic 3.640ns (20.823%)  route 13.840ns (79.177%))
  Logic Levels:           13  (LUT3=2 LUT4=4 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.267 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           0.761    11.003    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.127 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9/O
                         net (fo=2, routed)           1.275    12.402    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152    12.554 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8/O
                         net (fo=4, routed)           0.620    13.174    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.326    13.500 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_12[7]_i_3/O
                         net (fo=36, routed)          2.211    15.711    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_address_reg[6]_3
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.154    15.865 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_13[2]_i_1/O
                         net (fo=1, routed)           0.714    16.580    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]_0[2]
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.437    29.267    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[2]/C
                         clock pessimism              0.492    29.759    
                         clock uncertainty           -0.155    29.604    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.248    29.356    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[2]
  -------------------------------------------------------------------
                         required time                         29.356    
                         arrival time                         -16.580    
  -------------------------------------------------------------------
                         slack                                 12.776    

Slack (MET) :             12.885ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.366ns  (logic 3.635ns (20.931%)  route 13.731ns (79.069%))
  Logic Levels:           13  (LUT3=2 LUT4=4 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.267 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           0.761    11.003    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.127 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9/O
                         net (fo=2, routed)           1.275    12.402    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152    12.554 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8/O
                         net (fo=4, routed)           0.620    13.174    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.326    13.500 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_12[7]_i_3/O
                         net (fo=36, routed)          2.216    15.716    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_address_reg[6]_3
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.149    15.865 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_13[3]_i_1/O
                         net (fo=1, routed)           0.600    16.466    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]_0[3]
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.437    29.267    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[3]/C
                         clock pessimism              0.492    29.759    
                         clock uncertainty           -0.155    29.604    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.253    29.351    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[3]
  -------------------------------------------------------------------
                         required time                         29.351    
                         arrival time                         -16.466    
  -------------------------------------------------------------------
                         slack                                 12.885    

Slack (MET) :             12.951ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.303ns  (logic 3.638ns (21.026%)  route 13.665ns (78.974%))
  Logic Levels:           13  (LUT3=2 LUT4=4 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.267 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           0.761    11.003    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.127 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9/O
                         net (fo=2, routed)           1.275    12.402    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152    12.554 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8/O
                         net (fo=4, routed)           0.620    13.174    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.326    13.500 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_12[7]_i_3/O
                         net (fo=36, routed)          2.043    15.543    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_address_reg[6]_3
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.152    15.695 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_13[1]_i_1/O
                         net (fo=1, routed)           0.706    16.402    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]_0[1]
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.437    29.267    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[1]/C
                         clock pessimism              0.492    29.759    
                         clock uncertainty           -0.155    29.604    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.251    29.353    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[1]
  -------------------------------------------------------------------
                         required time                         29.353    
                         arrival time                         -16.402    
  -------------------------------------------------------------------
                         slack                                 12.951    

Slack (MET) :             13.025ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.224ns  (logic 3.636ns (21.110%)  route 13.588ns (78.890%))
  Logic Levels:           13  (LUT3=2 LUT4=4 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.267 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           0.761    11.003    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.127 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9/O
                         net (fo=2, routed)           1.275    12.402    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152    12.554 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8/O
                         net (fo=4, routed)           0.620    13.174    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.326    13.500 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_12[7]_i_3/O
                         net (fo=36, routed)          1.962    15.462    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_address_reg[6]_3
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.150    15.612 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_13[0]_i_1/O
                         net (fo=1, routed)           0.712    16.324    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]_0[0]
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.437    29.267    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[0]/C
                         clock pessimism              0.492    29.759    
                         clock uncertainty           -0.155    29.604    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.255    29.349    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[0]
  -------------------------------------------------------------------
                         required time                         29.349    
                         arrival time                         -16.324    
  -------------------------------------------------------------------
                         slack                                 13.025    

Slack (MET) :             13.123ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.173ns  (logic 3.638ns (21.185%)  route 13.535ns (78.815%))
  Logic Levels:           13  (LUT3=2 LUT4=4 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 29.333 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           0.761    11.003    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.127 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9/O
                         net (fo=2, routed)           1.275    12.402    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152    12.554 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8/O
                         net (fo=4, routed)           0.327    12.882    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I0_O)        0.326    13.208 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_0[7]_i_3/O
                         net (fo=36, routed)          2.245    15.453    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[0]_8
    SLICE_X7Y22          LUT4 (Prop_lut4_I1_O)        0.152    15.605 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_1[1]_i_1/O
                         net (fo=1, routed)           0.668    16.272    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[7]_1[1]
    SLICE_X7Y24          FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.503    29.333    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X7Y24          FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[1]/C
                         clock pessimism              0.492    29.825    
                         clock uncertainty           -0.155    29.670    
    SLICE_X7Y24          FDRE (Setup_fdre_C_D)       -0.275    29.395    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[1]
  -------------------------------------------------------------------
                         required time                         29.395    
                         arrival time                         -16.272    
  -------------------------------------------------------------------
                         slack                                 13.123    

Slack (MET) :             13.265ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.018ns  (logic 3.635ns (21.360%)  route 13.383ns (78.640%))
  Logic Levels:           13  (LUT3=2 LUT4=4 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.267 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           0.761    11.003    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.127 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9/O
                         net (fo=2, routed)           1.275    12.402    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152    12.554 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8/O
                         net (fo=4, routed)           0.620    13.174    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.326    13.500 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_12[7]_i_3/O
                         net (fo=36, routed)          1.819    15.319    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_address_reg[6]_3
    SLICE_X11Y24         LUT4 (Prop_lut4_I1_O)        0.149    15.468 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_13[7]_i_2/O
                         net (fo=1, routed)           0.649    16.117    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]_0[7]
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.437    29.267    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]/C
                         clock pessimism              0.492    29.759    
                         clock uncertainty           -0.155    29.604    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.221    29.383    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]
  -------------------------------------------------------------------
                         required time                         29.383    
                         arrival time                         -16.117    
  -------------------------------------------------------------------
                         slack                                 13.265    

Slack (MET) :             13.272ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.400ns  (logic 4.337ns (24.926%)  route 13.063ns (75.074%))
  Logic Levels:           15  (LUT3=2 LUT4=3 LUT5=5 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 29.342 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           1.131    11.373    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT5 (Prop_lut5_I0_O)        0.152    11.525 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/goReg_i_5/O
                         net (fo=1, routed)           1.049    12.574    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/goReg_i_5_n_0
    SLICE_X14Y37         LUT5 (Prop_lut5_I0_O)        0.355    12.929 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/goReg_i_2/O
                         net (fo=5, routed)           0.941    13.869    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_address_reg[7]_1
    SLICE_X6Y34          LUT5 (Prop_lut5_I0_O)        0.324    14.193 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/ctrlStateReg[0]_i_4/O
                         net (fo=1, routed)           0.290    14.483    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/ctrlStateReg[0]_i_4_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I2_O)        0.348    14.831 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/ctrlStateReg[0]_i_2/O
                         net (fo=2, routed)           0.536    15.367    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg[0]
    SLICE_X6Y32          LUT6 (Prop_lut6_I3_O)        0.124    15.491 r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg[1]_i_3/O
                         net (fo=1, routed)           0.858    16.349    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg[1]_i_3_n_0
    SLICE_X6Y32          LUT4 (Prop_lut4_I3_O)        0.150    16.499 r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg[1]_i_1/O
                         net (fo=1, routed)           0.000    16.499    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg[1]_i_1_n_0
    SLICE_X6Y32          FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.512    29.342    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X6Y32          FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg_reg[1]/C
                         clock pessimism              0.492    29.834    
                         clock uncertainty           -0.155    29.679    
    SLICE_X6Y32          FDRE (Setup_fdre_C_D)        0.092    29.771    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg_reg[1]
  -------------------------------------------------------------------
                         required time                         29.771    
                         arrival time                         -16.499    
  -------------------------------------------------------------------
                         slack                                 13.272    

Slack (MET) :             13.375ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        16.866ns  (logic 3.640ns (21.582%)  route 13.226ns (78.418%))
  Logic Levels:           13  (LUT3=2 LUT4=4 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 29.273 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           0.761    11.003    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.127 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9/O
                         net (fo=2, routed)           1.275    12.402    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152    12.554 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8/O
                         net (fo=4, routed)           0.327    12.882    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I0_O)        0.326    13.208 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_0[7]_i_3/O
                         net (fo=36, routed)          1.875    15.083    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[0]_8
    SLICE_X7Y22          LUT4 (Prop_lut4_I1_O)        0.154    15.237 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_1[2]_i_1/O
                         net (fo=1, routed)           0.729    15.965    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[7]_1[2]
    SLICE_X11Y20         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.443    29.273    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X11Y20         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[2]/C
                         clock pessimism              0.492    29.765    
                         clock uncertainty           -0.155    29.610    
    SLICE_X11Y20         FDRE (Setup_fdre_C_D)       -0.270    29.340    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[2]
  -------------------------------------------------------------------
                         required time                         29.340    
                         arrival time                         -15.965    
  -------------------------------------------------------------------
                         slack                                 13.375    

Slack (MET) :             13.388ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        16.923ns  (logic 1.932ns (11.417%)  route 14.991ns (88.583%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 29.278 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.638    -0.829    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X3Y10          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg/Q
                         net (fo=179, routed)         2.954     2.582    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg_0
    SLICE_X30Y7          LUT4 (Prop_lut4_I1_O)        0.124     2.706 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[31]_i_11/O
                         net (fo=16, routed)          1.916     4.622    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[31]_i_11_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124     4.746 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[28]_i_2/O
                         net (fo=97, routed)          1.785     6.530    E300ArtyDevKitPlatform/sys/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[1]
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.152     6.682 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[21]_i_3/O
                         net (fo=9, routed)           1.249     7.931    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[21]_i_3_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I3_O)        0.332     8.263 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=40, routed)          0.968     9.231    E300ArtyDevKitPlatform/sys/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[4]
    SLICE_X11Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_12/O
                         net (fo=1, routed)           1.056    10.411    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_12_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.124    10.535 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_5/O
                         net (fo=5, routed)           1.158    11.693    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_13_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.817 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_27/O
                         net (fo=1, routed)           0.511    12.328    E300ArtyDevKitPlatform/sys/tile/core/csr/ex_ctrl_wxd_reg_7
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.452 r  E300ArtyDevKitPlatform/sys/tile/core/csr/ex_ctrl_wxd_i_5/O
                         net (fo=3, routed)           1.005    13.457    E300ArtyDevKitPlatform/sys/tile/core/csr/reg_wfi_reg_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    13.581 r  E300ArtyDevKitPlatform/sys/tile/core/csr/ex_ctrl_wxd_i_1/O
                         net (fo=44, routed)          0.856    14.437    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_sel_alu2_reg[0]_1
    SLICE_X14Y13         LUT2 (Prop_lut2_I1_O)        0.124    14.561 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_reg_inst[31]_i_1/O
                         net (fo=61, routed)          1.533    16.094    E300ArtyDevKitPlatform/sys/tile/core/_T_922
    SLICE_X31Y3          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.448    29.278    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X31Y3          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[0]/C
                         clock pessimism              0.564    29.842    
                         clock uncertainty           -0.155    29.687    
    SLICE_X31Y3          FDRE (Setup_fdre_C_CE)      -0.205    29.482    E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[0]
  -------------------------------------------------------------------
                         required time                         29.482    
                         arrival time                         -16.094    
  -------------------------------------------------------------------
                         slack                                 13.388    

Slack (MET) :             13.388ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        16.923ns  (logic 1.932ns (11.417%)  route 14.991ns (88.583%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 29.278 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.638    -0.829    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X3Y10          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg/Q
                         net (fo=179, routed)         2.954     2.582    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg_0
    SLICE_X30Y7          LUT4 (Prop_lut4_I1_O)        0.124     2.706 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[31]_i_11/O
                         net (fo=16, routed)          1.916     4.622    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[31]_i_11_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124     4.746 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[28]_i_2/O
                         net (fo=97, routed)          1.785     6.530    E300ArtyDevKitPlatform/sys/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[1]
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.152     6.682 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[21]_i_3/O
                         net (fo=9, routed)           1.249     7.931    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[21]_i_3_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I3_O)        0.332     8.263 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=40, routed)          0.968     9.231    E300ArtyDevKitPlatform/sys/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[4]
    SLICE_X11Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_12/O
                         net (fo=1, routed)           1.056    10.411    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_12_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.124    10.535 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_5/O
                         net (fo=5, routed)           1.158    11.693    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_13_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.817 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_27/O
                         net (fo=1, routed)           0.511    12.328    E300ArtyDevKitPlatform/sys/tile/core/csr/ex_ctrl_wxd_reg_7
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.452 r  E300ArtyDevKitPlatform/sys/tile/core/csr/ex_ctrl_wxd_i_5/O
                         net (fo=3, routed)           1.005    13.457    E300ArtyDevKitPlatform/sys/tile/core/csr/reg_wfi_reg_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    13.581 r  E300ArtyDevKitPlatform/sys/tile/core/csr/ex_ctrl_wxd_i_1/O
                         net (fo=44, routed)          0.856    14.437    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_sel_alu2_reg[0]_1
    SLICE_X14Y13         LUT2 (Prop_lut2_I1_O)        0.124    14.561 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_reg_inst[31]_i_1/O
                         net (fo=61, routed)          1.533    16.094    E300ArtyDevKitPlatform/sys/tile/core/_T_922
    SLICE_X31Y3          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.448    29.278    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X31Y3          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[1]/C
                         clock pessimism              0.564    29.842    
                         clock uncertainty           -0.155    29.687    
    SLICE_X31Y3          FDRE (Setup_fdre_C_CE)      -0.205    29.482    E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[1]
  -------------------------------------------------------------------
                         required time                         29.482    
                         arrival time                         -16.094    
  -------------------------------------------------------------------
                         slack                                 13.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.751%)  route 0.122ns (39.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.569    -0.578    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X11Y2          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[2]/Q
                         net (fo=1, routed)           0.122    -0.315    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[2]
    SLICE_X10Y2          LUT3 (Prop_lut3_I0_O)        0.048    -0.267 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc[2]_i_1_n_0
    SLICE_X10Y2          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.839    -0.816    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X10Y2          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[2]/C
                         clock pessimism              0.251    -0.565    
                         clock uncertainty            0.155    -0.410    
    SLICE_X10Y2          FDRE (Hold_fdre_C_D)         0.131    -0.279    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.554    -0.593    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/clk_out3
    SLICE_X47Y23         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[29]/Q
                         net (fo=1, routed)           0.122    -0.330    E300ArtyDevKitPlatform/sys/tile/core/s1_req_addr_reg[31][29]
    SLICE_X46Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.285 r  E300ArtyDevKitPlatform/sys/tile/core/s1_req_addr[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[31]_13[29]
    SLICE_X46Y23         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.821    -0.834    E300ArtyDevKitPlatform/sys/tile/dcache/clk_out3
    SLICE_X46Y23         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.155    -0.425    
    SLICE_X46Y23         FDRE (Hold_fdre_C_D)         0.121    -0.304    E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.569    -0.578    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X15Y1          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[4]/Q
                         net (fo=1, routed)           0.122    -0.315    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[4]
    SLICE_X14Y1          LUT3 (Prop_lut3_I0_O)        0.045    -0.270 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[4]_i_1_n_0
    SLICE_X14Y1          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.839    -0.816    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X14Y1          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[4]/C
                         clock pessimism              0.251    -0.565    
                         clock uncertainty            0.155    -0.410    
    SLICE_X14Y1          FDRE (Hold_fdre_C_D)         0.121    -0.289    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.190ns (58.748%)  route 0.133ns (41.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.595    -0.552    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X1Y11          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[3]/Q
                         net (fo=1, routed)           0.133    -0.278    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data[3]
    SLICE_X2Y10          LUT3 (Prop_lut3_I0_O)        0.049    -0.229 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data[3]_i_1_n_0
    SLICE_X2Y10          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.866    -0.789    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X2Y10          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[3]/C
                         clock pessimism              0.253    -0.536    
                         clock uncertainty            0.155    -0.381    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.131    -0.250    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.114%)  route 0.145ns (43.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.569    -0.578    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X9Y2           FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[22]/Q
                         net (fo=1, routed)           0.145    -0.292    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data[22]
    SLICE_X10Y3          LUT3 (Prop_lut3_I0_O)        0.045    -0.247 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data[22]_i_1_n_0
    SLICE_X10Y3          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.838    -0.817    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X10Y3          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[22]/C
                         clock pessimism              0.274    -0.543    
                         clock uncertainty            0.155    -0.388    
    SLICE_X10Y3          FDRE (Hold_fdre_C_D)         0.120    -0.268    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[22]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.847%)  route 0.132ns (41.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.549    -0.598    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X41Y72         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[1]/Q
                         net (fo=1, routed)           0.132    -0.325    E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData[1]
    SLICE_X42Y72         LUT3 (Prop_lut3_I0_O)        0.048    -0.277 r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    E300ArtyDevKitPlatform/sys/i2c_0_1/_GEN_117[1]
    SLICE_X42Y72         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.816    -0.839    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X42Y72         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]/C
                         clock pessimism              0.254    -0.585    
                         clock uncertainty            0.155    -0.430    
    SLICE_X42Y72         FDRE (Hold_fdre_C_D)         0.131    -0.299    E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.565    -0.582    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X31Y3          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.329    E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause[2]
    SLICE_X30Y4          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.834    -0.821    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X30Y4          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[2]/C
                         clock pessimism              0.255    -0.566    
                         clock uncertainty            0.155    -0.411    
    SLICE_X30Y4          FDRE (Hold_fdre_C_D)         0.059    -0.352    E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[2]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/atomics/_T_269_0_bits_address_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.037%)  route 0.377ns (66.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.565    -0.582    E300ArtyDevKitPlatform/sys/pbus/atomics/clk_out3
    SLICE_X36Y43         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/atomics/_T_269_0_bits_address_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  E300ArtyDevKitPlatform/sys/pbus/atomics/_T_269_0_bits_address_reg[25]/Q
                         net (fo=1, routed)           0.164    -0.277    E300ArtyDevKitPlatform/sys/pbus/atomics/_T_269_0_bits_address_reg_n_0_[25]
    SLICE_X36Y43         LUT4 (Prop_lut4_I1_O)        0.045    -0.232 r  E300ArtyDevKitPlatform/sys/pbus/atomics/_T_35_address_reg_0_1_24_29_i_1__1/O
                         net (fo=1, routed)           0.213    -0.019    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_24_29/DIA1
    SLICE_X34Y42         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.832    -0.823    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_24_29/WCLK
    SLICE_X34Y42         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_24_29/RAMA_D1/CLK
                         clock pessimism              0.503    -0.320    
                         clock uncertainty            0.155    -0.165    
    SLICE_X34Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.045    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.397%)  route 0.177ns (55.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.553    -0.594    E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/clk_out3
    SLICE_X49Y70         FDCE                                         r  E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/Q
                         net (fo=1, routed)           0.177    -0.277    E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/auto_int_xing_out_sync_0
    SLICE_X50Y71         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.821    -0.834    E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/clk_out3
    SLICE_X50Y71         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2/CLK
                         clock pessimism              0.274    -0.560    
                         clock uncertainty            0.155    -0.405    
    SLICE_X50Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.303    E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/_T_35_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.040%)  route 0.271ns (67.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.563    -0.584    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/clk_out3
    SLICE_X13Y51         FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.128    -0.456 r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/value_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.185    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/_T_35_reg_0_7_0_5/ADDRD2
    SLICE_X14Y51         RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/_T_35_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.833    -0.822    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/_T_35_reg_0_7_0_5/WCLK
    SLICE_X14Y51         RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/_T_35_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.254    -0.568    
                         clock uncertainty            0.155    -0.413    
    SLICE_X14Y51         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.212    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/_T_35_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.027    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack      115.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             115.837ns  (required time - arrival time)
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            slow_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.704ns (22.280%)  route 2.456ns (77.720%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 117.653 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.565    -0.902    ip_mmcm_clk_out1
    SLICE_X35Y42         FDRE                                         r  value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.446 f  value_reg[0]/Q
                         net (fo=7, routed)           1.431     0.986    value_reg[0]
    SLICE_X35Y41         LUT6 (Prop_lut6_I2_O)        0.124     1.110 r  value[7]_i_3/O
                         net (fo=3, routed)           1.025     2.134    value[7]_i_3_n_0
    SLICE_X35Y42         LUT4 (Prop_lut4_I0_O)        0.124     2.258 r  slow_clock_i_1/O
                         net (fo=1, routed)           0.000     2.258    slow_clock_i_1_n_0
    SLICE_X35Y42         FDRE                                         r  slow_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.446   117.653    ip_mmcm_clk_out1
    SLICE_X35Y42         FDRE                                         r  slow_clock_reg/C
                         clock pessimism              0.604   118.257    
                         clock uncertainty           -0.191   118.066    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.029   118.095    slow_clock_reg
  -------------------------------------------------------------------
                         required time                        118.095    
                         arrival time                          -2.258    
  -------------------------------------------------------------------
                         slack                                115.837    

Slack (MET) :             115.855ns  (required time - arrival time)
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.732ns (22.963%)  route 2.456ns (77.037%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 117.653 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.565    -0.902    ip_mmcm_clk_out1
    SLICE_X35Y42         FDRE                                         r  value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.446 f  value_reg[0]/Q
                         net (fo=7, routed)           1.431     0.986    value_reg[0]
    SLICE_X35Y41         LUT6 (Prop_lut6_I2_O)        0.124     1.110 r  value[7]_i_3/O
                         net (fo=3, routed)           1.025     2.134    value[7]_i_3_n_0
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.152     2.286 r  value[7]_i_2/O
                         net (fo=1, routed)           0.000     2.286    _T_105[7]
    SLICE_X35Y42         FDRE                                         r  value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.446   117.653    ip_mmcm_clk_out1
    SLICE_X35Y42         FDRE                                         r  value_reg[7]/C
                         clock pessimism              0.604   118.257    
                         clock uncertainty           -0.191   118.066    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.075   118.141    value_reg[7]
  -------------------------------------------------------------------
                         required time                        118.141    
                         arrival time                          -2.286    
  -------------------------------------------------------------------
                         slack                                115.855    

Slack (MET) :             116.222ns  (required time - arrival time)
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.704ns (25.358%)  route 2.072ns (74.642%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 117.653 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.565    -0.902    ip_mmcm_clk_out1
    SLICE_X35Y42         FDRE                                         r  value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.446 f  value_reg[0]/Q
                         net (fo=7, routed)           1.431     0.986    value_reg[0]
    SLICE_X35Y41         LUT6 (Prop_lut6_I2_O)        0.124     1.110 r  value[7]_i_3/O
                         net (fo=3, routed)           0.641     1.751    value[7]_i_3_n_0
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124     1.875 r  value[6]_i_1/O
                         net (fo=1, routed)           0.000     1.875    _T_105[6]
    SLICE_X35Y42         FDRE                                         r  value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.446   117.653    ip_mmcm_clk_out1
    SLICE_X35Y42         FDRE                                         r  value_reg[6]/C
                         clock pessimism              0.604   118.257    
                         clock uncertainty           -0.191   118.066    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.031   118.097    value_reg[6]
  -------------------------------------------------------------------
                         required time                        118.097    
                         arrival time                          -1.875    
  -------------------------------------------------------------------
                         slack                                116.222    

Slack (MET) :             116.508ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 1.752ns (71.054%)  route 0.714ns (28.946%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 117.729 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.640    -0.827    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X64Y44         SRL16E                                       r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.801 r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.714     1.515    ip_reset_sys/U0/EXT_LPF/Q
    SLICE_X62Y43         LUT4 (Prop_lut4_I3_O)        0.124     1.639 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.639    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.522   117.729    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.578   118.307    
                         clock uncertainty           -0.191   118.116    
    SLICE_X62Y43         FDRE (Setup_fdre_C_D)        0.031   118.147    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                        118.147    
                         arrival time                          -1.639    
  -------------------------------------------------------------------
                         slack                                116.508    

Slack (MET) :             116.825ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.580ns (36.394%)  route 1.014ns (63.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 117.729 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.640    -0.827    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.123    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y43         LUT1 (Prop_lut1_I0_O)        0.124     0.247 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.521     0.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.522   117.729    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.578   118.307    
                         clock uncertainty           -0.191   118.116    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524   117.592    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                        117.592    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                116.825    

Slack (MET) :             116.825ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.580ns (36.394%)  route 1.014ns (63.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 117.729 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.640    -0.827    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.123    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y43         LUT1 (Prop_lut1_I0_O)        0.124     0.247 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.521     0.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.522   117.729    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.578   118.307    
                         clock uncertainty           -0.191   118.116    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524   117.592    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                        117.592    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                116.825    

Slack (MET) :             116.825ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.580ns (36.394%)  route 1.014ns (63.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 117.729 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.640    -0.827    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.123    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y43         LUT1 (Prop_lut1_I0_O)        0.124     0.247 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.521     0.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.522   117.729    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.578   118.307    
                         clock uncertainty           -0.191   118.116    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524   117.592    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                        117.592    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                116.825    

Slack (MET) :             116.825ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.580ns (36.394%)  route 1.014ns (63.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 117.729 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.640    -0.827    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.123    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y43         LUT1 (Prop_lut1_I0_O)        0.124     0.247 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.521     0.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.522   117.729    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.578   118.307    
                         clock uncertainty           -0.191   118.116    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524   117.592    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                        117.592    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                116.825    

Slack (MET) :             116.825ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.580ns (36.394%)  route 1.014ns (63.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 117.729 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.640    -0.827    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.123    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y43         LUT1 (Prop_lut1_I0_O)        0.124     0.247 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.521     0.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.522   117.729    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.578   118.307    
                         clock uncertainty           -0.191   118.116    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524   117.592    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                        117.592    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                116.825    

Slack (MET) :             116.825ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.580ns (36.394%)  route 1.014ns (63.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 117.729 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.640    -0.827    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X63Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.123    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X63Y43         LUT1 (Prop_lut1_I0_O)        0.124     0.247 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.521     0.767    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.577 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.739    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.535 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.116    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.207 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.522   117.729    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.578   118.307    
                         clock uncertainty           -0.191   118.116    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524   117.592    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                        117.592    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                116.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.551    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X62Y42         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE (Prop_fdre_C_Q)         0.128    -0.423 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.304    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d2
    SLICE_X62Y42         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.867    -0.788    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X62Y42         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.237    -0.551    
                         clock uncertainty            0.191    -0.360    
    SLICE_X62Y42         FDRE (Hold_fdre_C_D)         0.017    -0.343    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.597    -0.550    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X62Y44         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.422 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.303    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d2
    SLICE_X62Y44         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.868    -0.787    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X62Y44         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.237    -0.550    
                         clock uncertainty            0.191    -0.359    
    SLICE_X62Y44         FDRE (Hold_fdre_C_D)         0.017    -0.342    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.597    -0.550    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.422 r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.119    -0.303    ip_reset_sys/U0/EXT_LPF/p_2_in
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.868    -0.787    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                         clock pessimism              0.237    -0.550    
                         clock uncertainty            0.191    -0.359    
    SLICE_X62Y43         FDRE (Hold_fdre_C_D)         0.017    -0.342    ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.551    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y42         FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDSE (Prop_fdse_C_Q)         0.141    -0.410 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.254    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X65Y42         LUT2 (Prop_lut2_I0_O)        0.042    -0.212 r  ip_reset_sys/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000    -0.212    ip_reset_sys/U0/SEQ/from_sys_i_1_n_0
    SLICE_X65Y42         FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.867    -0.788    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y42         FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.237    -0.551    
                         clock uncertainty            0.191    -0.360    
    SLICE_X65Y42         FDSE (Hold_fdse_C_D)         0.107    -0.253    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.120%)  route 0.101ns (30.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.597    -0.550    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.422 r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.101    -0.321    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X62Y43         LUT5 (Prop_lut5_I4_O)        0.098    -0.223 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.223    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.868    -0.787    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.237    -0.550    
                         clock uncertainty            0.191    -0.359    
    SLICE_X62Y43         FDRE (Hold_fdre_C_D)         0.092    -0.267    ip_reset_sys/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.509%)  route 0.148ns (41.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.597    -0.550    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.148    -0.238    ip_reset_sys/U0/SEQ/SEQ_COUNTER/Q[5]
    SLICE_X64Y43         LUT6 (Prop_lut6_I5_O)        0.045    -0.193 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.193    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.868    -0.787    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.237    -0.550    
                         clock uncertainty            0.191    -0.359    
    SLICE_X64Y43         FDRE (Hold_fdre_C_D)         0.121    -0.238    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (48.007%)  route 0.139ns (51.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.597    -0.550    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.422 r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.139    -0.284    ip_reset_sys/U0/EXT_LPF/p_1_in
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.868    -0.787    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y43         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.237    -0.550    
                         clock uncertainty            0.191    -0.359    
    SLICE_X62Y43         FDRE (Hold_fdre_C_D)         0.023    -0.336    ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.933%)  route 0.170ns (48.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.563    -0.584    ip_mmcm_clk_out1
    SLICE_X35Y41         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  value_reg[1]/Q
                         net (fo=6, routed)           0.170    -0.273    value_reg[1]
    SLICE_X35Y41         LUT5 (Prop_lut5_I1_O)        0.043    -0.230 r  value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    _T_105[4]
    SLICE_X35Y41         FDRE                                         r  value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.832    -0.823    ip_mmcm_clk_out1
    SLICE_X35Y41         FDRE                                         r  value_reg[4]/C
                         clock pessimism              0.239    -0.584    
                         clock uncertainty            0.191    -0.393    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.107    -0.286    value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.210ns (57.012%)  route 0.158ns (42.988%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.597    -0.550    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.158    -0.228    ip_reset_sys/U0/SEQ/seq_cnt[3]
    SLICE_X65Y43         LUT4 (Prop_lut4_I1_O)        0.046    -0.182 r  ip_reset_sys/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    ip_reset_sys/U0/SEQ/p_3_out[0]
    SLICE_X65Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.868    -0.787    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y43         FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.250    -0.537    
                         clock uncertainty            0.191    -0.346    
    SLICE_X65Y43         FDRE (Hold_fdre_C_D)         0.107    -0.239    ip_reset_sys/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.563    -0.584    ip_mmcm_clk_out1
    SLICE_X35Y41         FDRE                                         r  value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.128    -0.456 r  value_reg[4]/Q
                         net (fo=3, routed)           0.115    -0.342    value_reg[4]
    SLICE_X35Y41         LUT6 (Prop_lut6_I0_O)        0.098    -0.244 r  value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    _T_105[5]
    SLICE_X35Y41         FDRE                                         r  value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.832    -0.823    ip_mmcm_clk_out1
    SLICE_X35Y41         FDRE                                         r  value_reg[5]/C
                         clock pessimism              0.239    -0.584    
                         clock uncertainty            0.191    -0.393    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.092    -0.301    value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.058    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       12.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.776ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.480ns  (logic 3.640ns (20.823%)  route 13.840ns (79.177%))
  Logic Levels:           13  (LUT3=2 LUT4=4 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.267 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           0.761    11.003    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.127 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9/O
                         net (fo=2, routed)           1.275    12.402    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152    12.554 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8/O
                         net (fo=4, routed)           0.620    13.174    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.326    13.500 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_12[7]_i_3/O
                         net (fo=36, routed)          2.211    15.711    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_address_reg[6]_3
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.154    15.865 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_13[2]_i_1/O
                         net (fo=1, routed)           0.714    16.580    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]_0[2]
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.437    29.267    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[2]/C
                         clock pessimism              0.492    29.759    
                         clock uncertainty           -0.155    29.604    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.248    29.356    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[2]
  -------------------------------------------------------------------
                         required time                         29.356    
                         arrival time                         -16.580    
  -------------------------------------------------------------------
                         slack                                 12.776    

Slack (MET) :             12.885ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.366ns  (logic 3.635ns (20.931%)  route 13.731ns (79.069%))
  Logic Levels:           13  (LUT3=2 LUT4=4 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.267 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           0.761    11.003    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.127 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9/O
                         net (fo=2, routed)           1.275    12.402    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152    12.554 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8/O
                         net (fo=4, routed)           0.620    13.174    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.326    13.500 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_12[7]_i_3/O
                         net (fo=36, routed)          2.216    15.716    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_address_reg[6]_3
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.149    15.865 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_13[3]_i_1/O
                         net (fo=1, routed)           0.600    16.466    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]_0[3]
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.437    29.267    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[3]/C
                         clock pessimism              0.492    29.759    
                         clock uncertainty           -0.155    29.604    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.253    29.351    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[3]
  -------------------------------------------------------------------
                         required time                         29.351    
                         arrival time                         -16.466    
  -------------------------------------------------------------------
                         slack                                 12.885    

Slack (MET) :             12.951ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.303ns  (logic 3.638ns (21.026%)  route 13.665ns (78.974%))
  Logic Levels:           13  (LUT3=2 LUT4=4 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.267 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           0.761    11.003    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.127 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9/O
                         net (fo=2, routed)           1.275    12.402    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152    12.554 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8/O
                         net (fo=4, routed)           0.620    13.174    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.326    13.500 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_12[7]_i_3/O
                         net (fo=36, routed)          2.043    15.543    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_address_reg[6]_3
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.152    15.695 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_13[1]_i_1/O
                         net (fo=1, routed)           0.706    16.402    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]_0[1]
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.437    29.267    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[1]/C
                         clock pessimism              0.492    29.759    
                         clock uncertainty           -0.155    29.604    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.251    29.353    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[1]
  -------------------------------------------------------------------
                         required time                         29.353    
                         arrival time                         -16.402    
  -------------------------------------------------------------------
                         slack                                 12.951    

Slack (MET) :             13.025ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.224ns  (logic 3.636ns (21.110%)  route 13.588ns (78.890%))
  Logic Levels:           13  (LUT3=2 LUT4=4 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.267 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           0.761    11.003    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.127 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9/O
                         net (fo=2, routed)           1.275    12.402    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152    12.554 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8/O
                         net (fo=4, routed)           0.620    13.174    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.326    13.500 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_12[7]_i_3/O
                         net (fo=36, routed)          1.962    15.462    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_address_reg[6]_3
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.150    15.612 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_13[0]_i_1/O
                         net (fo=1, routed)           0.712    16.324    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]_0[0]
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.437    29.267    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[0]/C
                         clock pessimism              0.492    29.759    
                         clock uncertainty           -0.155    29.604    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.255    29.349    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[0]
  -------------------------------------------------------------------
                         required time                         29.349    
                         arrival time                         -16.324    
  -------------------------------------------------------------------
                         slack                                 13.025    

Slack (MET) :             13.123ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.173ns  (logic 3.638ns (21.185%)  route 13.535ns (78.815%))
  Logic Levels:           13  (LUT3=2 LUT4=4 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 29.333 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           0.761    11.003    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.127 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9/O
                         net (fo=2, routed)           1.275    12.402    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152    12.554 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8/O
                         net (fo=4, routed)           0.327    12.882    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I0_O)        0.326    13.208 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_0[7]_i_3/O
                         net (fo=36, routed)          2.245    15.453    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[0]_8
    SLICE_X7Y22          LUT4 (Prop_lut4_I1_O)        0.152    15.605 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_1[1]_i_1/O
                         net (fo=1, routed)           0.668    16.272    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[7]_1[1]
    SLICE_X7Y24          FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.503    29.333    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X7Y24          FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[1]/C
                         clock pessimism              0.492    29.825    
                         clock uncertainty           -0.155    29.670    
    SLICE_X7Y24          FDRE (Setup_fdre_C_D)       -0.275    29.395    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[1]
  -------------------------------------------------------------------
                         required time                         29.395    
                         arrival time                         -16.272    
  -------------------------------------------------------------------
                         slack                                 13.123    

Slack (MET) :             13.265ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.018ns  (logic 3.635ns (21.360%)  route 13.383ns (78.640%))
  Logic Levels:           13  (LUT3=2 LUT4=4 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 29.267 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           0.761    11.003    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.127 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9/O
                         net (fo=2, routed)           1.275    12.402    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152    12.554 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8/O
                         net (fo=4, routed)           0.620    13.174    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.326    13.500 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_12[7]_i_3/O
                         net (fo=36, routed)          1.819    15.319    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_address_reg[6]_3
    SLICE_X11Y24         LUT4 (Prop_lut4_I1_O)        0.149    15.468 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_13[7]_i_2/O
                         net (fo=1, routed)           0.649    16.117    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]_0[7]
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.437    29.267    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X10Y24         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]/C
                         clock pessimism              0.492    29.759    
                         clock uncertainty           -0.155    29.604    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.221    29.383    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_13_reg[7]
  -------------------------------------------------------------------
                         required time                         29.383    
                         arrival time                         -16.117    
  -------------------------------------------------------------------
                         slack                                 13.265    

Slack (MET) :             13.272ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.400ns  (logic 4.337ns (24.926%)  route 13.063ns (75.074%))
  Logic Levels:           15  (LUT3=2 LUT4=3 LUT5=5 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 29.342 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           1.131    11.373    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT5 (Prop_lut5_I0_O)        0.152    11.525 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/goReg_i_5/O
                         net (fo=1, routed)           1.049    12.574    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/goReg_i_5_n_0
    SLICE_X14Y37         LUT5 (Prop_lut5_I0_O)        0.355    12.929 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/goReg_i_2/O
                         net (fo=5, routed)           0.941    13.869    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_address_reg[7]_1
    SLICE_X6Y34          LUT5 (Prop_lut5_I0_O)        0.324    14.193 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/ctrlStateReg[0]_i_4/O
                         net (fo=1, routed)           0.290    14.483    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/ctrlStateReg[0]_i_4_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I2_O)        0.348    14.831 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/ctrlStateReg[0]_i_2/O
                         net (fo=2, routed)           0.536    15.367    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg[0]
    SLICE_X6Y32          LUT6 (Prop_lut6_I3_O)        0.124    15.491 r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg[1]_i_3/O
                         net (fo=1, routed)           0.858    16.349    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg[1]_i_3_n_0
    SLICE_X6Y32          LUT4 (Prop_lut4_I3_O)        0.150    16.499 r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg[1]_i_1/O
                         net (fo=1, routed)           0.000    16.499    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg[1]_i_1_n_0
    SLICE_X6Y32          FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.512    29.342    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X6Y32          FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg_reg[1]/C
                         clock pessimism              0.492    29.834    
                         clock uncertainty           -0.155    29.679    
    SLICE_X6Y32          FDRE (Setup_fdre_C_D)        0.092    29.771    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/ctrlStateReg_reg[1]
  -------------------------------------------------------------------
                         required time                         29.771    
                         arrival time                         -16.499    
  -------------------------------------------------------------------
                         slack                                 13.272    

Slack (MET) :             13.375ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        16.866ns  (logic 3.640ns (21.582%)  route 13.226ns (78.418%))
  Logic Levels:           13  (LUT3=2 LUT4=4 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 29.273 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.566    -0.901    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/clk_out3
    SLICE_X43Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/value_1_reg/Q
                         net (fo=110, routed)         1.991     1.510    E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRB0
    SLICE_X56Y31         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     1.837 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMB/O
                         net (fo=17, routed)          1.518     3.355    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_size_reg[2]_0[2]
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.376     3.731 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1/O
                         net (fo=10, routed)          0.632     4.363    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[3]_i_2__1_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.689 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0/O
                         net (fo=4, routed)           0.429     5.118    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_2__0_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.242 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344[2]_i_1__0/O
                         net (fo=5, routed)           0.840     6.082    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]_1
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.152     6.234 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/saved_opcode[2]_i_5__0/O
                         net (fo=3, routed)           1.176     7.410    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[1]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.354     7.764 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2313[6]_i_7/O
                         net (fo=6, routed)           0.472     8.236    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2488_1_reg_2
    SLICE_X40Y43         LUT4 (Prop_lut4_I2_O)        0.326     8.562 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10/O
                         net (fo=3, routed)           0.631     9.194    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_10_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I0_O)        0.153     9.347 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313[5]_i_9/O
                         net (fo=2, routed)           0.568     9.915    E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_2313_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.327    10.242 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/out_xbar/_T_244[3]_i_3__12/O
                         net (fo=8, routed)           0.761    11.003    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_246_reg[2]_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.127 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9/O
                         net (fo=2, routed)           1.275    12.402    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_9_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152    12.554 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8/O
                         net (fo=4, routed)           0.327    12.882    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/abstractDataMem_0[7]_i_8_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I0_O)        0.326    13.208 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_0[7]_i_3/O
                         net (fo=36, routed)          1.875    15.083    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_344_reg[0]_8
    SLICE_X7Y22          LUT4 (Prop_lut4_I1_O)        0.154    15.237 r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_1[2]_i_1/O
                         net (fo=1, routed)           0.729    15.965    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[7]_1[2]
    SLICE_X11Y20         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.443    29.273    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/clk_out3
    SLICE_X11Y20         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[2]/C
                         clock pessimism              0.492    29.765    
                         clock uncertainty           -0.155    29.610    
    SLICE_X11Y20         FDRE (Setup_fdre_C_D)       -0.270    29.340    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_1_reg[2]
  -------------------------------------------------------------------
                         required time                         29.340    
                         arrival time                         -15.965    
  -------------------------------------------------------------------
                         slack                                 13.375    

Slack (MET) :             13.388ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        16.923ns  (logic 1.932ns (11.417%)  route 14.991ns (88.583%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 29.278 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.638    -0.829    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X3Y10          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg/Q
                         net (fo=179, routed)         2.954     2.582    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg_0
    SLICE_X30Y7          LUT4 (Prop_lut4_I1_O)        0.124     2.706 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[31]_i_11/O
                         net (fo=16, routed)          1.916     4.622    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[31]_i_11_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124     4.746 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[28]_i_2/O
                         net (fo=97, routed)          1.785     6.530    E300ArtyDevKitPlatform/sys/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[1]
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.152     6.682 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[21]_i_3/O
                         net (fo=9, routed)           1.249     7.931    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[21]_i_3_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I3_O)        0.332     8.263 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=40, routed)          0.968     9.231    E300ArtyDevKitPlatform/sys/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[4]
    SLICE_X11Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_12/O
                         net (fo=1, routed)           1.056    10.411    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_12_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.124    10.535 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_5/O
                         net (fo=5, routed)           1.158    11.693    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_13_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.817 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_27/O
                         net (fo=1, routed)           0.511    12.328    E300ArtyDevKitPlatform/sys/tile/core/csr/ex_ctrl_wxd_reg_7
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.452 r  E300ArtyDevKitPlatform/sys/tile/core/csr/ex_ctrl_wxd_i_5/O
                         net (fo=3, routed)           1.005    13.457    E300ArtyDevKitPlatform/sys/tile/core/csr/reg_wfi_reg_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    13.581 r  E300ArtyDevKitPlatform/sys/tile/core/csr/ex_ctrl_wxd_i_1/O
                         net (fo=44, routed)          0.856    14.437    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_sel_alu2_reg[0]_1
    SLICE_X14Y13         LUT2 (Prop_lut2_I1_O)        0.124    14.561 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_reg_inst[31]_i_1/O
                         net (fo=61, routed)          1.533    16.094    E300ArtyDevKitPlatform/sys/tile/core/_T_922
    SLICE_X31Y3          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.448    29.278    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X31Y3          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[0]/C
                         clock pessimism              0.564    29.842    
                         clock uncertainty           -0.155    29.687    
    SLICE_X31Y3          FDRE (Setup_fdre_C_CE)      -0.205    29.482    E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[0]
  -------------------------------------------------------------------
                         required time                         29.482    
                         arrival time                         -16.094    
  -------------------------------------------------------------------
                         slack                                 13.388    

Slack (MET) :             13.388ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        16.923ns  (logic 1.932ns (11.417%)  route 14.991ns (88.583%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 29.278 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.638    -0.829    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X3Y10          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg/Q
                         net (fo=179, routed)         2.954     2.582    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg_0
    SLICE_X30Y7          LUT4 (Prop_lut4_I1_O)        0.124     2.706 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[31]_i_11/O
                         net (fo=16, routed)          1.916     4.622    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[31]_i_11_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124     4.746 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[28]_i_2/O
                         net (fo=97, routed)          1.785     6.530    E300ArtyDevKitPlatform/sys/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[1]
    SLICE_X13Y6          LUT4 (Prop_lut4_I2_O)        0.152     6.682 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[21]_i_3/O
                         net (fo=9, routed)           1.249     7.931    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_inst[21]_i_3_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I3_O)        0.332     8.263 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_11/O
                         net (fo=40, routed)          0.968     9.231    E300ArtyDevKitPlatform/sys/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[4]
    SLICE_X11Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_12/O
                         net (fo=1, routed)           1.056    10.411    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_12_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.124    10.535 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_5/O
                         net (fo=5, routed)           1.158    11.693    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_load_use_i_13_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.817 f  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_ctrl_wxd_i_27/O
                         net (fo=1, routed)           0.511    12.328    E300ArtyDevKitPlatform/sys/tile/core/csr/ex_ctrl_wxd_reg_7
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.452 r  E300ArtyDevKitPlatform/sys/tile/core/csr/ex_ctrl_wxd_i_5/O
                         net (fo=3, routed)           1.005    13.457    E300ArtyDevKitPlatform/sys/tile/core/csr/reg_wfi_reg_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    13.581 r  E300ArtyDevKitPlatform/sys/tile/core/csr/ex_ctrl_wxd_i_1/O
                         net (fo=44, routed)          0.856    14.437    E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_ctrl_sel_alu2_reg[0]_1
    SLICE_X14Y13         LUT2 (Prop_lut2_I1_O)        0.124    14.561 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ex_reg_inst[31]_i_1/O
                         net (fo=61, routed)          1.533    16.094    E300ArtyDevKitPlatform/sys/tile/core/_T_922
    SLICE_X31Y3          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.448    29.278    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X31Y3          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[1]/C
                         clock pessimism              0.564    29.842    
                         clock uncertainty           -0.155    29.687    
    SLICE_X31Y3          FDRE (Setup_fdre_C_CE)      -0.205    29.482    E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[1]
  -------------------------------------------------------------------
                         required time                         29.482    
                         arrival time                         -16.094    
  -------------------------------------------------------------------
                         slack                                 13.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.751%)  route 0.122ns (39.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.569    -0.578    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X11Y2          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[2]/Q
                         net (fo=1, routed)           0.122    -0.315    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[2]
    SLICE_X10Y2          LUT3 (Prop_lut3_I0_O)        0.048    -0.267 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc[2]_i_1_n_0
    SLICE_X10Y2          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.839    -0.816    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X10Y2          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[2]/C
                         clock pessimism              0.251    -0.565    
                         clock uncertainty            0.155    -0.410    
    SLICE_X10Y2          FDRE (Hold_fdre_C_D)         0.131    -0.279    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_pc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.554    -0.593    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/clk_out3
    SLICE_X47Y23         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_address_reg[29]/Q
                         net (fo=1, routed)           0.122    -0.330    E300ArtyDevKitPlatform/sys/tile/core/s1_req_addr_reg[31][29]
    SLICE_X46Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.285 r  E300ArtyDevKitPlatform/sys/tile/core/s1_req_addr[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[31]_13[29]
    SLICE_X46Y23         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.821    -0.834    E300ArtyDevKitPlatform/sys/tile/dcache/clk_out3
    SLICE_X46Y23         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.155    -0.425    
    SLICE_X46Y23         FDRE (Hold_fdre_C_D)         0.121    -0.304    E300ArtyDevKitPlatform/sys/tile/dcache/s1_req_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.569    -0.578    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X15Y1          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[4]/Q
                         net (fo=1, routed)           0.122    -0.315    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[4]
    SLICE_X14Y1          LUT3 (Prop_lut3_I0_O)        0.045    -0.270 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[4]_i_1_n_0
    SLICE_X14Y1          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.839    -0.816    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X14Y1          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[4]/C
                         clock pessimism              0.251    -0.565    
                         clock uncertainty            0.155    -0.410    
    SLICE_X14Y1          FDRE (Hold_fdre_C_D)         0.121    -0.289    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.190ns (58.748%)  route 0.133ns (41.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.595    -0.552    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X1Y11          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[3]/Q
                         net (fo=1, routed)           0.133    -0.278    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data[3]
    SLICE_X2Y10          LUT3 (Prop_lut3_I0_O)        0.049    -0.229 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data[3]_i_1_n_0
    SLICE_X2Y10          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.866    -0.789    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X2Y10          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[3]/C
                         clock pessimism              0.253    -0.536    
                         clock uncertainty            0.155    -0.381    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.131    -0.250    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.114%)  route 0.145ns (43.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.569    -0.578    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X9Y2           FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[22]/Q
                         net (fo=1, routed)           0.145    -0.292    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data[22]
    SLICE_X10Y3          LUT3 (Prop_lut3_I0_O)        0.045    -0.247 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data[22]_i_1_n_0
    SLICE_X10Y3          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.838    -0.817    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X10Y3          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[22]/C
                         clock pessimism              0.274    -0.543    
                         clock uncertainty            0.155    -0.388    
    SLICE_X10Y3          FDRE (Hold_fdre_C_D)         0.120    -0.268    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[22]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.847%)  route 0.132ns (41.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.549    -0.598    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X41Y72         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData_reg[1]/Q
                         net (fo=1, routed)           0.132    -0.325    E300ArtyDevKitPlatform/sys/i2c_0_1/transmitData[1]
    SLICE_X42Y72         LUT3 (Prop_lut3_I0_O)        0.048    -0.277 r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    E300ArtyDevKitPlatform/sys/i2c_0_1/_GEN_117[1]
    SLICE_X42Y72         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.816    -0.839    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X42Y72         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]/C
                         clock pessimism              0.254    -0.585    
                         clock uncertainty            0.155    -0.430    
    SLICE_X42Y72         FDRE (Hold_fdre_C_D)         0.131    -0.299    E300ArtyDevKitPlatform/sys/i2c_0_1/receivedData_reg[1]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.565    -0.582    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X31Y3          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.329    E300ArtyDevKitPlatform/sys/tile/core/ex_reg_cause[2]
    SLICE_X30Y4          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.834    -0.821    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X30Y4          FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[2]/C
                         clock pessimism              0.255    -0.566    
                         clock uncertainty            0.155    -0.411    
    SLICE_X30Y4          FDRE (Hold_fdre_C_D)         0.059    -0.352    E300ArtyDevKitPlatform/sys/tile/core/mem_reg_cause_reg[2]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/atomics/_T_269_0_bits_address_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.037%)  route 0.377ns (66.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.565    -0.582    E300ArtyDevKitPlatform/sys/pbus/atomics/clk_out3
    SLICE_X36Y43         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/atomics/_T_269_0_bits_address_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  E300ArtyDevKitPlatform/sys/pbus/atomics/_T_269_0_bits_address_reg[25]/Q
                         net (fo=1, routed)           0.164    -0.277    E300ArtyDevKitPlatform/sys/pbus/atomics/_T_269_0_bits_address_reg_n_0_[25]
    SLICE_X36Y43         LUT4 (Prop_lut4_I1_O)        0.045    -0.232 r  E300ArtyDevKitPlatform/sys/pbus/atomics/_T_35_address_reg_0_1_24_29_i_1__1/O
                         net (fo=1, routed)           0.213    -0.019    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_24_29/DIA1
    SLICE_X34Y42         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.832    -0.823    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_24_29/WCLK
    SLICE_X34Y42         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_24_29/RAMA_D1/CLK
                         clock pessimism              0.503    -0.320    
                         clock uncertainty            0.155    -0.165    
    SLICE_X34Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.045    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.397%)  route 0.177ns (55.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.553    -0.594    E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/clk_out3
    SLICE_X49Y70         FDCE                                         r  E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/Q
                         net (fo=1, routed)           0.177    -0.277    E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/auto_int_xing_out_sync_0
    SLICE_X50Y71         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.821    -0.834    E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/clk_out3
    SLICE_X50Y71         SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2/CLK
                         clock pessimism              0.274    -0.560    
                         clock uncertainty            0.155    -0.405    
    SLICE_X50Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.303    E300ArtyDevKitPlatform/sys/asyncXing_6/SynchronizerShiftReg_w4_d3/sync_1_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/_T_35_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.040%)  route 0.271ns (67.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.563    -0.584    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/clk_out3
    SLICE_X13Y51         FDRE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.128    -0.456 r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/value_reg[2]/Q
                         net (fo=19, routed)          0.271    -0.185    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/_T_35_reg_0_7_0_5/ADDRD2
    SLICE_X14Y51         RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/_T_35_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.833    -0.822    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/_T_35_reg_0_7_0_5/WCLK
    SLICE_X14Y51         RAMD32                                       r  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/_T_35_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.254    -0.568    
                         clock uncertainty            0.155    -0.413    
    SLICE_X14Y51         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.212    E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/_T_35_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.027    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  JTCK
  To Clock:  JTCK

Setup :            0  Failing Endpoints,  Worst Slack       96.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.737ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.083ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.773ns (22.475%)  route 2.666ns (77.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 104.874 - 100.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.967     3.447    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.627     5.170    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X2Y20          FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.478     5.648 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.642     6.290    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT1 (Prop_lut1_I0_O)        0.295     6.585 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__3/O
                         net (fo=34, routed)          2.024     8.609    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/debug_1_io_dmi_dmiReset
    SLICE_X1Y29          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.862   103.272    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.363 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.511   104.874    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/IBUFG_O
    SLICE_X1Y29          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/q_reg/C
                         clock pessimism              0.259   105.133    
                         clock uncertainty           -0.035   105.098    
    SLICE_X1Y29          FDCE (Recov_fdce_C_CLR)     -0.405   104.693    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/q_reg
  -------------------------------------------------------------------
                         required time                        104.693    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                 96.083    

Slack (MET) :             96.083ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_19/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.773ns (22.475%)  route 2.666ns (77.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 104.874 - 100.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.967     3.447    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.627     5.170    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X2Y20          FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.478     5.648 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.642     6.290    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT1 (Prop_lut1_I0_O)        0.295     6.585 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__3/O
                         net (fo=34, routed)          2.024     8.609    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_19/debug_1_io_dmi_dmiReset
    SLICE_X1Y29          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_19/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.862   103.272    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.363 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.511   104.874    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_19/IBUFG_O
    SLICE_X1Y29          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_19/q_reg/C
                         clock pessimism              0.259   105.133    
                         clock uncertainty           -0.035   105.098    
    SLICE_X1Y29          FDCE (Recov_fdce_C_CLR)     -0.405   104.693    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_19/q_reg
  -------------------------------------------------------------------
                         required time                        104.693    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                 96.083    

Slack (MET) :             96.083ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.773ns (22.475%)  route 2.666ns (77.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 104.874 - 100.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.967     3.447    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.627     5.170    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X2Y20          FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.478     5.648 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.642     6.290    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT1 (Prop_lut1_I0_O)        0.295     6.585 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__3/O
                         net (fo=34, routed)          2.024     8.609    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/debug_1_io_dmi_dmiReset
    SLICE_X1Y29          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.862   103.272    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.363 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.511   104.874    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/IBUFG_O
    SLICE_X1Y29          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/q_reg/C
                         clock pessimism              0.259   105.133    
                         clock uncertainty           -0.035   105.098    
    SLICE_X1Y29          FDCE (Recov_fdce_C_CLR)     -0.405   104.693    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/q_reg
  -------------------------------------------------------------------
                         required time                        104.693    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                 96.083    

Slack (MET) :             96.084ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 0.773ns (22.508%)  route 2.661ns (77.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 104.870 - 100.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.967     3.447    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.627     5.170    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X2Y20          FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.478     5.648 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.642     6.290    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT1 (Prop_lut1_I0_O)        0.295     6.585 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__3/O
                         net (fo=34, routed)          2.019     8.604    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/debug_1_io_dmi_dmiReset
    SLICE_X3Y26          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.862   103.272    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.363 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.507   104.870    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/IBUFG_O
    SLICE_X3Y26          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/q_reg/C
                         clock pessimism              0.259   105.129    
                         clock uncertainty           -0.035   105.094    
    SLICE_X3Y26          FDCE (Recov_fdce_C_CLR)     -0.405   104.689    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/q_reg
  -------------------------------------------------------------------
                         required time                        104.689    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                 96.084    

Slack (MET) :             96.084ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 0.773ns (22.508%)  route 2.661ns (77.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 104.870 - 100.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.967     3.447    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.627     5.170    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X2Y20          FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.478     5.648 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.642     6.290    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT1 (Prop_lut1_I0_O)        0.295     6.585 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__3/O
                         net (fo=34, routed)          2.019     8.604    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/debug_1_io_dmi_dmiReset
    SLICE_X3Y26          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.862   103.272    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.363 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.507   104.870    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/IBUFG_O
    SLICE_X3Y26          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/q_reg/C
                         clock pessimism              0.259   105.129    
                         clock uncertainty           -0.035   105.094    
    SLICE_X3Y26          FDCE (Recov_fdce_C_CLR)     -0.405   104.689    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/q_reg
  -------------------------------------------------------------------
                         required time                        104.689    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                 96.084    

Slack (MET) :             96.364ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.773ns (24.496%)  route 2.383ns (75.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 104.871 - 100.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.967     3.447    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.627     5.170    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X2Y20          FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.478     5.648 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.642     6.290    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT1 (Prop_lut1_I0_O)        0.295     6.585 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__3/O
                         net (fo=34, routed)          1.741     8.326    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/debug_1_io_dmi_dmiReset
    SLICE_X1Y27          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.862   103.272    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.363 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.508   104.871    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/IBUFG_O
    SLICE_X1Y27          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/q_reg/C
                         clock pessimism              0.259   105.130    
                         clock uncertainty           -0.035   105.095    
    SLICE_X1Y27          FDCE (Recov_fdce_C_CLR)     -0.405   104.690    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/q_reg
  -------------------------------------------------------------------
                         required time                        104.690    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                 96.364    

Slack (MET) :             96.364ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.773ns (24.496%)  route 2.383ns (75.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 104.871 - 100.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.967     3.447    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.627     5.170    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X2Y20          FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.478     5.648 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.642     6.290    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT1 (Prop_lut1_I0_O)        0.295     6.585 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__3/O
                         net (fo=34, routed)          1.741     8.326    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/debug_1_io_dmi_dmiReset
    SLICE_X1Y27          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.862   103.272    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.363 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.508   104.871    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/IBUFG_O
    SLICE_X1Y27          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q_reg/C
                         clock pessimism              0.259   105.130    
                         clock uncertainty           -0.035   105.095    
    SLICE_X1Y27          FDCE (Recov_fdce_C_CLR)     -0.405   104.690    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q_reg
  -------------------------------------------------------------------
                         required time                        104.690    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                 96.364    

Slack (MET) :             96.364ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.773ns (24.496%)  route 2.383ns (75.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 104.871 - 100.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.967     3.447    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.627     5.170    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X2Y20          FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.478     5.648 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.642     6.290    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT1 (Prop_lut1_I0_O)        0.295     6.585 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__3/O
                         net (fo=34, routed)          1.741     8.326    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/debug_1_io_dmi_dmiReset
    SLICE_X1Y27          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.862   103.272    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.363 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.508   104.871    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/IBUFG_O
    SLICE_X1Y27          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/q_reg/C
                         clock pessimism              0.259   105.130    
                         clock uncertainty           -0.035   105.095    
    SLICE_X1Y27          FDCE (Recov_fdce_C_CLR)     -0.405   104.690    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/q_reg
  -------------------------------------------------------------------
                         required time                        104.690    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                 96.364    

Slack (MET) :             96.364ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_28/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.773ns (24.496%)  route 2.383ns (75.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 104.871 - 100.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.967     3.447    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.627     5.170    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X2Y20          FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.478     5.648 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.642     6.290    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT1 (Prop_lut1_I0_O)        0.295     6.585 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__3/O
                         net (fo=34, routed)          1.741     8.326    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_28/debug_1_io_dmi_dmiReset
    SLICE_X1Y27          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_28/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.862   103.272    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.363 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.508   104.871    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_28/IBUFG_O
    SLICE_X1Y27          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_28/q_reg/C
                         clock pessimism              0.259   105.130    
                         clock uncertainty           -0.035   105.095    
    SLICE_X1Y27          FDCE (Recov_fdce_C_CLR)     -0.405   104.690    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_28/q_reg
  -------------------------------------------------------------------
                         required time                        104.690    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                 96.364    

Slack (MET) :             96.799ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.773ns (28.447%)  route 1.944ns (71.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 104.868 - 100.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.967     3.447    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.543 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.627     5.170    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X2Y20          FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.478     5.648 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.642     6.290    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT1 (Prop_lut1_I0_O)        0.295     6.585 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__3/O
                         net (fo=34, routed)          1.302     7.887    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_1/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X1Y25          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.862   103.272    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.363 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.505   104.868    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_1/reg_0/IBUFG_O
    SLICE_X1Y25          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/C
                         clock pessimism              0.259   105.127    
                         clock uncertainty           -0.035   105.092    
    SLICE_X1Y25          FDCE (Recov_fdce_C_CLR)     -0.405   104.687    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.687    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                 96.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.246ns (37.436%)  route 0.411ns (62.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.631     0.879    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.588     1.493    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X2Y20          FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.148     1.641 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.213     1.854    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT1 (Prop_lut1_I0_O)        0.098     1.952 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__3/O
                         net (fo=34, routed)          0.198     2.150    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X3Y22          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.685     1.121    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.855     2.004    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/IBUFG_O
    SLICE_X3Y22          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/C
                         clock pessimism             -0.499     1.505    
    SLICE_X3Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.413    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.246ns (37.436%)  route 0.411ns (62.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.631     0.879    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.588     1.493    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X2Y20          FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.148     1.641 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.213     1.854    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT1 (Prop_lut1_I0_O)        0.098     1.952 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__3/O
                         net (fo=34, routed)          0.198     2.150    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X3Y22          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.685     1.121    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.855     2.004    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/IBUFG_O
    SLICE_X3Y22          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/C
                         clock pessimism             -0.499     1.505    
    SLICE_X3Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.413    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.246ns (37.436%)  route 0.411ns (62.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.631     0.879    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.588     1.493    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X2Y20          FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.148     1.641 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.213     1.854    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT1 (Prop_lut1_I0_O)        0.098     1.952 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__3/O
                         net (fo=34, routed)          0.198     2.150    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X3Y22          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.685     1.121    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.855     2.004    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/IBUFG_O
    SLICE_X3Y22          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/C
                         clock pessimism             -0.499     1.505    
    SLICE_X3Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.413    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.246ns (37.436%)  route 0.411ns (62.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.631     0.879    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.588     1.493    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X2Y20          FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.148     1.641 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.213     1.854    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT1 (Prop_lut1_I0_O)        0.098     1.952 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__3/O
                         net (fo=34, routed)          0.198     2.150    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X3Y22          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.685     1.121    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.855     2.004    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/IBUFG_O
    SLICE_X3Y22          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/C
                         clock pessimism             -0.499     1.505    
    SLICE_X3Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.413    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.246ns (37.131%)  route 0.417ns (62.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.631     0.879    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.588     1.493    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X2Y20          FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.148     1.641 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.213     1.854    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT1 (Prop_lut1_I0_O)        0.098     1.952 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__3/O
                         net (fo=34, routed)          0.204     2.155    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X3Y21          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.685     1.121    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.856     2.005    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/IBUFG_O
    SLICE_X3Y21          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/C
                         clock pessimism             -0.499     1.506    
    SLICE_X3Y21          FDCE (Remov_fdce_C_CLR)     -0.092     1.414    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.246ns (37.131%)  route 0.417ns (62.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.631     0.879    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.588     1.493    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X2Y20          FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.148     1.641 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.213     1.854    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT1 (Prop_lut1_I0_O)        0.098     1.952 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__3/O
                         net (fo=34, routed)          0.204     2.155    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X3Y21          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.685     1.121    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.856     2.005    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/IBUFG_O
    SLICE_X3Y21          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/C
                         clock pessimism             -0.499     1.506    
    SLICE_X3Y21          FDCE (Remov_fdce_C_CLR)     -0.092     1.414    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.246ns (37.131%)  route 0.417ns (62.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.631     0.879    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.588     1.493    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X2Y20          FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.148     1.641 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.213     1.854    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT1 (Prop_lut1_I0_O)        0.098     1.952 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__3/O
                         net (fo=34, routed)          0.204     2.155    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X3Y21          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.685     1.121    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.856     2.005    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/IBUFG_O
    SLICE_X3Y21          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/C
                         clock pessimism             -0.499     1.506    
    SLICE_X3Y21          FDCE (Remov_fdce_C_CLR)     -0.092     1.414    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.246ns (37.131%)  route 0.417ns (62.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.631     0.879    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.588     1.493    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X2Y20          FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.148     1.641 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.213     1.854    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT1 (Prop_lut1_I0_O)        0.098     1.952 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__3/O
                         net (fo=34, routed)          0.204     2.155    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X3Y21          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.685     1.121    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.856     2.005    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/IBUFG_O
    SLICE_X3Y21          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/C
                         clock pessimism             -0.499     1.506    
    SLICE_X3Y21          FDCE (Remov_fdce_C_CLR)     -0.092     1.414    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ready_reg/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.246ns (37.131%)  route 0.417ns (62.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.631     0.879    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.588     1.493    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X2Y20          FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.148     1.641 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.213     1.854    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT1 (Prop_lut1_I0_O)        0.098     1.952 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__3/O
                         net (fo=34, routed)          0.204     2.155    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ready_reg/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X3Y21          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ready_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.685     1.121    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.856     2.005    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ready_reg/reg_0/IBUFG_O
    SLICE_X3Y21          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ready_reg/reg_0/q_reg/C
                         clock pessimism             -0.499     1.506    
    SLICE_X3Y21          FDCE (Remov_fdce_C_CLR)     -0.092     1.414    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ready_reg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/widx_bin/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.246ns (37.131%)  route 0.417ns (62.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.631     0.879    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.588     1.493    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X2Y20          FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.148     1.641 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.213     1.854    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT1 (Prop_lut1_I0_O)        0.098     1.952 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__3/O
                         net (fo=34, routed)          0.204     2.155    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/widx_bin/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X3Y21          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/widx_bin/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.685     1.121    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.856     2.005    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/widx_bin/reg_0/IBUFG_O
    SLICE_X3Y21          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/widx_bin/reg_0/q_reg/C
                         clock pessimism             -0.499     1.506    
    SLICE_X3Y21          FDCE (Remov_fdce_C_CLR)     -0.092     1.414    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/widx_bin/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.742    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       16.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.522ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.613ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.441ns  (logic 0.606ns (4.509%)  route 12.835ns (95.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 29.340 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        8.136    12.542    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_0/reg_0/sys_reset
    SLICE_X6Y18          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.510    29.340    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_0/reg_0/clk_out3
    SLICE_X6Y18          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/C
                         clock pessimism              0.492    29.832    
                         clock uncertainty           -0.155    29.677    
    SLICE_X6Y18          FDCE (Recov_fdce_C_CLR)     -0.521    29.156    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.156    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                 16.613    

Slack (MET) :             16.613ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.441ns  (logic 0.606ns (4.509%)  route 12.835ns (95.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 29.340 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        8.136    12.542    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_1/reg_0/sys_reset
    SLICE_X6Y18          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.510    29.340    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_1/reg_0/clk_out3
    SLICE_X6Y18          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/C
                         clock pessimism              0.492    29.832    
                         clock uncertainty           -0.155    29.677    
    SLICE_X6Y18          FDCE (Recov_fdce_C_CLR)     -0.521    29.156    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.156    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                 16.613    

Slack (MET) :             16.613ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.441ns  (logic 0.606ns (4.509%)  route 12.835ns (95.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 29.340 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        8.136    12.542    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_2/reg_0/sys_reset
    SLICE_X6Y18          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.510    29.340    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_2/reg_0/clk_out3
    SLICE_X6Y18          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/C
                         clock pessimism              0.492    29.832    
                         clock uncertainty           -0.155    29.677    
    SLICE_X6Y18          FDCE (Recov_fdce_C_CLR)     -0.521    29.156    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.156    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                 16.613    

Slack (MET) :             18.932ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        10.948ns  (logic 0.606ns (5.535%)  route 10.342ns (94.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 29.260 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        5.643    10.050    E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X31Y59         FDCE                                         f  E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.430    29.260    E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X31Y59         FDCE                                         r  E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.485    29.744    
                         clock uncertainty           -0.155    29.589    
    SLICE_X31Y59         FDCE (Recov_fdce_C_CLR)     -0.607    28.982    E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.982    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                 18.932    

Slack (MET) :             19.144ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        10.768ns  (logic 0.606ns (5.628%)  route 10.162ns (94.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 29.284 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        5.463     9.869    E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X13Y48         FDCE                                         f  E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.454    29.284    E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X13Y48         FDCE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.492    29.776    
                         clock uncertainty           -0.155    29.621    
    SLICE_X13Y48         FDCE (Recov_fdce_C_CLR)     -0.607    29.014    E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.014    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                 19.144    

Slack (MET) :             19.426ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_11/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        10.444ns  (logic 0.606ns (5.802%)  route 9.838ns (94.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.250 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        5.140     9.546    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_11/sys_reset
    SLICE_X40Y72         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_11/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.420    29.250    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_11/clk_out3
    SLICE_X40Y72         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_11/q_reg/C
                         clock pessimism              0.485    29.734    
                         clock uncertainty           -0.155    29.579    
    SLICE_X40Y72         FDCE (Recov_fdce_C_CLR)     -0.607    28.972    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_11/q_reg
  -------------------------------------------------------------------
                         required time                         28.972    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                 19.426    

Slack (MET) :             19.426ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_13/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        10.444ns  (logic 0.606ns (5.802%)  route 9.838ns (94.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.250 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        5.140     9.546    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_13/sys_reset
    SLICE_X40Y72         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_13/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.420    29.250    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_13/clk_out3
    SLICE_X40Y72         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_13/q_reg/C
                         clock pessimism              0.485    29.734    
                         clock uncertainty           -0.155    29.579    
    SLICE_X40Y72         FDCE (Recov_fdce_C_CLR)     -0.607    28.972    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_13/q_reg
  -------------------------------------------------------------------
                         required time                         28.972    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                 19.426    

Slack (MET) :             19.426ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        10.444ns  (logic 0.606ns (5.802%)  route 9.838ns (94.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.250 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        5.140     9.546    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/sys_reset
    SLICE_X40Y72         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.420    29.250    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/clk_out3
    SLICE_X40Y72         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg/C
                         clock pessimism              0.485    29.734    
                         clock uncertainty           -0.155    29.579    
    SLICE_X40Y72         FDCE (Recov_fdce_C_CLR)     -0.607    28.972    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg
  -------------------------------------------------------------------
                         required time                         28.972    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                 19.426    

Slack (MET) :             19.656ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/uart_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        10.231ns  (logic 0.606ns (5.923%)  route 9.625ns (94.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 29.266 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        4.926     9.332    E300ArtyDevKitPlatform/sys/uart_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X9Y58          FDCE                                         f  E300ArtyDevKitPlatform/sys/uart_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.436    29.266    E300ArtyDevKitPlatform/sys/uart_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X9Y58          FDCE                                         r  E300ArtyDevKitPlatform/sys/uart_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.485    29.750    
                         clock uncertainty           -0.155    29.595    
    SLICE_X9Y58          FDCE (Recov_fdce_C_CLR)     -0.607    28.988    E300ArtyDevKitPlatform/sys/uart_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.988    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                 19.656    

Slack (MET) :             19.893ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/ieReg/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        9.978ns  (logic 0.606ns (6.074%)  route 9.372ns (93.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.250 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        4.673     9.079    E300ArtyDevKitPlatform/sys/gpio_0_1/ieReg/reg_0/sys_reset
    SLICE_X36Y71         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/ieReg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.420    29.250    E300ArtyDevKitPlatform/sys/gpio_0_1/ieReg/reg_0/clk_out3
    SLICE_X36Y71         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/ieReg/reg_0/q_reg/C
                         clock pessimism              0.485    29.734    
                         clock uncertainty           -0.155    29.579    
    SLICE_X36Y71         FDCE (Recov_fdce_C_CLR)     -0.607    28.972    E300ArtyDevKitPlatform/sys/gpio_0_1/ieReg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.972    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                 19.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.522ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.186ns (12.232%)  route 1.335ns (87.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.123     0.683    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.728 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.212     0.939    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset_0
    SLICE_X60Y44         FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.866    -0.789    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X60Y44         FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.274    -0.515    
    SLICE_X60Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.582    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.522ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.186ns (12.232%)  route 1.335ns (87.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.123     0.683    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.728 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.212     0.939    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset_0
    SLICE_X60Y44         FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.866    -0.789    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X60Y44         FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.274    -0.515    
    SLICE_X60Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.582    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.522ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.186ns (12.232%)  route 1.335ns (87.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.123     0.683    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.728 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.212     0.939    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset_0
    SLICE_X60Y44         FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.866    -0.789    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X60Y44         FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.274    -0.515    
    SLICE_X60Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.582    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.522ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.186ns (12.232%)  route 1.335ns (87.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.123     0.683    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.728 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.212     0.939    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset_0
    SLICE_X60Y44         FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.866    -0.789    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X60Y44         FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.274    -0.515    
    SLICE_X60Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.582    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.547ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.186ns (12.232%)  route 1.335ns (87.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.123     0.683    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.728 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.212     0.939    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset_0
    SLICE_X61Y44         FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.866    -0.789    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X61Y44         FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.274    -0.515    
    SLICE_X61Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.607    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             2.035ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.185ns (8.557%)  route 1.977ns (91.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.792     1.352    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.044     1.396 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.185     1.581    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X0Y21          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X0Y21          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.503    -0.296    
    SLICE_X0Y21          FDCE (Remov_fdce_C_CLR)     -0.158    -0.454    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.035ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.185ns (8.557%)  route 1.977ns (91.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.792     1.352    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.044     1.396 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.185     1.581    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset
    SLICE_X0Y21          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X0Y21          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.503    -0.296    
    SLICE_X0Y21          FDCE (Remov_fdce_C_CLR)     -0.158    -0.454    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.035ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.185ns (8.557%)  route 1.977ns (91.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.792     1.352    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.044     1.396 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.185     1.581    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset
    SLICE_X0Y21          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X0Y21          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.503    -0.296    
    SLICE_X0Y21          FDCE (Remov_fdce_C_CLR)     -0.158    -0.454    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.035ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.185ns (8.557%)  route 1.977ns (91.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.792     1.352    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.044     1.396 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.185     1.581    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset
    SLICE_X0Y21          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X0Y21          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.503    -0.296    
    SLICE_X0Y21          FDCE (Remov_fdce_C_CLR)     -0.158    -0.454    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.035ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.185ns (8.557%)  route 1.977ns (91.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.792     1.352    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.044     1.396 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.185     1.581    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X0Y21          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X0Y21          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.503    -0.296    
    SLICE_X0Y21          FDCE (Remov_fdce_C_CLR)     -0.158    -0.454    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  2.035    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       16.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.366ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.613ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.441ns  (logic 0.606ns (4.509%)  route 12.835ns (95.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 29.340 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        8.136    12.542    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_0/reg_0/sys_reset
    SLICE_X6Y18          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.510    29.340    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_0/reg_0/clk_out3
    SLICE_X6Y18          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/C
                         clock pessimism              0.492    29.832    
                         clock uncertainty           -0.155    29.677    
    SLICE_X6Y18          FDCE (Recov_fdce_C_CLR)     -0.521    29.156    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.156    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                 16.613    

Slack (MET) :             16.613ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.441ns  (logic 0.606ns (4.509%)  route 12.835ns (95.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 29.340 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        8.136    12.542    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_1/reg_0/sys_reset
    SLICE_X6Y18          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.510    29.340    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_1/reg_0/clk_out3
    SLICE_X6Y18          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/C
                         clock pessimism              0.492    29.832    
                         clock uncertainty           -0.155    29.677    
    SLICE_X6Y18          FDCE (Recov_fdce_C_CLR)     -0.521    29.156    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.156    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                 16.613    

Slack (MET) :             16.613ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.441ns  (logic 0.606ns (4.509%)  route 12.835ns (95.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 29.340 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        8.136    12.542    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_2/reg_0/sys_reset
    SLICE_X6Y18          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.510    29.340    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_2/reg_0/clk_out3
    SLICE_X6Y18          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/C
                         clock pessimism              0.492    29.832    
                         clock uncertainty           -0.155    29.677    
    SLICE_X6Y18          FDCE (Recov_fdce_C_CLR)     -0.521    29.156    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.156    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                 16.613    

Slack (MET) :             18.932ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.948ns  (logic 0.606ns (5.535%)  route 10.342ns (94.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 29.260 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        5.643    10.050    E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X31Y59         FDCE                                         f  E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.430    29.260    E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X31Y59         FDCE                                         r  E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.485    29.744    
                         clock uncertainty           -0.155    29.589    
    SLICE_X31Y59         FDCE (Recov_fdce_C_CLR)     -0.607    28.982    E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.982    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                 18.932    

Slack (MET) :             19.144ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.768ns  (logic 0.606ns (5.628%)  route 10.162ns (94.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 29.284 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        5.463     9.869    E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X13Y48         FDCE                                         f  E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.454    29.284    E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X13Y48         FDCE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.492    29.776    
                         clock uncertainty           -0.155    29.621    
    SLICE_X13Y48         FDCE (Recov_fdce_C_CLR)     -0.607    29.014    E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.014    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                 19.144    

Slack (MET) :             19.426ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_11/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.444ns  (logic 0.606ns (5.802%)  route 9.838ns (94.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.250 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        5.140     9.546    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_11/sys_reset
    SLICE_X40Y72         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_11/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.420    29.250    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_11/clk_out3
    SLICE_X40Y72         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_11/q_reg/C
                         clock pessimism              0.485    29.734    
                         clock uncertainty           -0.155    29.579    
    SLICE_X40Y72         FDCE (Recov_fdce_C_CLR)     -0.607    28.972    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_11/q_reg
  -------------------------------------------------------------------
                         required time                         28.972    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                 19.426    

Slack (MET) :             19.426ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_13/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.444ns  (logic 0.606ns (5.802%)  route 9.838ns (94.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.250 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        5.140     9.546    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_13/sys_reset
    SLICE_X40Y72         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_13/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.420    29.250    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_13/clk_out3
    SLICE_X40Y72         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_13/q_reg/C
                         clock pessimism              0.485    29.734    
                         clock uncertainty           -0.155    29.579    
    SLICE_X40Y72         FDCE (Recov_fdce_C_CLR)     -0.607    28.972    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_13/q_reg
  -------------------------------------------------------------------
                         required time                         28.972    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                 19.426    

Slack (MET) :             19.426ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.444ns  (logic 0.606ns (5.802%)  route 9.838ns (94.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.250 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        5.140     9.546    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/sys_reset
    SLICE_X40Y72         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.420    29.250    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/clk_out3
    SLICE_X40Y72         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg/C
                         clock pessimism              0.485    29.734    
                         clock uncertainty           -0.155    29.579    
    SLICE_X40Y72         FDCE (Recov_fdce_C_CLR)     -0.607    28.972    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg
  -------------------------------------------------------------------
                         required time                         28.972    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                 19.426    

Slack (MET) :             19.656ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/uart_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.231ns  (logic 0.606ns (5.923%)  route 9.625ns (94.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 29.266 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        4.926     9.332    E300ArtyDevKitPlatform/sys/uart_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X9Y58          FDCE                                         f  E300ArtyDevKitPlatform/sys/uart_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.436    29.266    E300ArtyDevKitPlatform/sys/uart_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X9Y58          FDCE                                         r  E300ArtyDevKitPlatform/sys/uart_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.485    29.750    
                         clock uncertainty           -0.155    29.595    
    SLICE_X9Y58          FDCE (Recov_fdce_C_CLR)     -0.607    28.988    E300ArtyDevKitPlatform/sys/uart_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.988    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                 19.656    

Slack (MET) :             19.893ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/ieReg/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        9.978ns  (logic 0.606ns (6.074%)  route 9.372ns (93.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.250 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        4.673     9.079    E300ArtyDevKitPlatform/sys/gpio_0_1/ieReg/reg_0/sys_reset
    SLICE_X36Y71         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/ieReg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.420    29.250    E300ArtyDevKitPlatform/sys/gpio_0_1/ieReg/reg_0/clk_out3
    SLICE_X36Y71         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/ieReg/reg_0/q_reg/C
                         clock pessimism              0.485    29.734    
                         clock uncertainty           -0.155    29.579    
    SLICE_X36Y71         FDCE (Recov_fdce_C_CLR)     -0.607    28.972    E300ArtyDevKitPlatform/sys/gpio_0_1/ieReg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.972    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                 19.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.366ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.186ns (12.232%)  route 1.335ns (87.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.123     0.683    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.728 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.212     0.939    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset_0
    SLICE_X60Y44         FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.866    -0.789    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X60Y44         FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.274    -0.515    
                         clock uncertainty            0.155    -0.360    
    SLICE_X60Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.427    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.366ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.186ns (12.232%)  route 1.335ns (87.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.123     0.683    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.728 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.212     0.939    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset_0
    SLICE_X60Y44         FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.866    -0.789    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X60Y44         FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.274    -0.515    
                         clock uncertainty            0.155    -0.360    
    SLICE_X60Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.427    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.366ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.186ns (12.232%)  route 1.335ns (87.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.123     0.683    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.728 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.212     0.939    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset_0
    SLICE_X60Y44         FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.866    -0.789    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X60Y44         FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.274    -0.515    
                         clock uncertainty            0.155    -0.360    
    SLICE_X60Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.427    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.366ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.186ns (12.232%)  route 1.335ns (87.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.123     0.683    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.728 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.212     0.939    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset_0
    SLICE_X60Y44         FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.866    -0.789    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X60Y44         FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.274    -0.515    
                         clock uncertainty            0.155    -0.360    
    SLICE_X60Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.427    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.391ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.186ns (12.232%)  route 1.335ns (87.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.123     0.683    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.728 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.212     0.939    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset_0
    SLICE_X61Y44         FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.866    -0.789    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X61Y44         FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.274    -0.515    
                         clock uncertainty            0.155    -0.360    
    SLICE_X61Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.391    

Slack (MET) :             1.880ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.185ns (8.557%)  route 1.977ns (91.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.792     1.352    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.044     1.396 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.185     1.581    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X0Y21          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X0Y21          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.503    -0.296    
                         clock uncertainty            0.155    -0.141    
    SLICE_X0Y21          FDCE (Remov_fdce_C_CLR)     -0.158    -0.299    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.880ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.185ns (8.557%)  route 1.977ns (91.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.792     1.352    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.044     1.396 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.185     1.581    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset
    SLICE_X0Y21          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X0Y21          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.503    -0.296    
                         clock uncertainty            0.155    -0.141    
    SLICE_X0Y21          FDCE (Remov_fdce_C_CLR)     -0.158    -0.299    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.880ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.185ns (8.557%)  route 1.977ns (91.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.792     1.352    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.044     1.396 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.185     1.581    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset
    SLICE_X0Y21          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X0Y21          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.503    -0.296    
                         clock uncertainty            0.155    -0.141    
    SLICE_X0Y21          FDCE (Remov_fdce_C_CLR)     -0.158    -0.299    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.880ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.185ns (8.557%)  route 1.977ns (91.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.792     1.352    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.044     1.396 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.185     1.581    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset
    SLICE_X0Y21          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X0Y21          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.503    -0.296    
                         clock uncertainty            0.155    -0.141    
    SLICE_X0Y21          FDCE (Remov_fdce_C_CLR)     -0.158    -0.299    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.880ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.185ns (8.557%)  route 1.977ns (91.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.792     1.352    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.044     1.396 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.185     1.581    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X0Y21          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X0Y21          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.503    -0.296    
                         clock uncertainty            0.155    -0.141    
    SLICE_X0Y21          FDCE (Remov_fdce_C_CLR)     -0.158    -0.299    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  1.880    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       16.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.366ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.613ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.441ns  (logic 0.606ns (4.509%)  route 12.835ns (95.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 29.340 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        8.136    12.542    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_0/reg_0/sys_reset
    SLICE_X6Y18          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.510    29.340    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_0/reg_0/clk_out3
    SLICE_X6Y18          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/C
                         clock pessimism              0.492    29.832    
                         clock uncertainty           -0.155    29.677    
    SLICE_X6Y18          FDCE (Recov_fdce_C_CLR)     -0.521    29.156    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.156    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                 16.613    

Slack (MET) :             16.613ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.441ns  (logic 0.606ns (4.509%)  route 12.835ns (95.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 29.340 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        8.136    12.542    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_1/reg_0/sys_reset
    SLICE_X6Y18          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.510    29.340    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_1/reg_0/clk_out3
    SLICE_X6Y18          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/C
                         clock pessimism              0.492    29.832    
                         clock uncertainty           -0.155    29.677    
    SLICE_X6Y18          FDCE (Recov_fdce_C_CLR)     -0.521    29.156    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.156    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                 16.613    

Slack (MET) :             16.613ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.441ns  (logic 0.606ns (4.509%)  route 12.835ns (95.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 29.340 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        8.136    12.542    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_2/reg_0/sys_reset
    SLICE_X6Y18          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.510    29.340    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_2/reg_0/clk_out3
    SLICE_X6Y18          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/C
                         clock pessimism              0.492    29.832    
                         clock uncertainty           -0.155    29.677    
    SLICE_X6Y18          FDCE (Recov_fdce_C_CLR)     -0.521    29.156    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.156    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                 16.613    

Slack (MET) :             18.932ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        10.948ns  (logic 0.606ns (5.535%)  route 10.342ns (94.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 29.260 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        5.643    10.050    E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X31Y59         FDCE                                         f  E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.430    29.260    E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X31Y59         FDCE                                         r  E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.485    29.744    
                         clock uncertainty           -0.155    29.589    
    SLICE_X31Y59         FDCE (Recov_fdce_C_CLR)     -0.607    28.982    E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.982    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                 18.932    

Slack (MET) :             19.144ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        10.768ns  (logic 0.606ns (5.628%)  route 10.162ns (94.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 29.284 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        5.463     9.869    E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X13Y48         FDCE                                         f  E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.454    29.284    E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X13Y48         FDCE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.492    29.776    
                         clock uncertainty           -0.155    29.621    
    SLICE_X13Y48         FDCE (Recov_fdce_C_CLR)     -0.607    29.014    E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.014    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                 19.144    

Slack (MET) :             19.426ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_11/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        10.444ns  (logic 0.606ns (5.802%)  route 9.838ns (94.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.250 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        5.140     9.546    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_11/sys_reset
    SLICE_X40Y72         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_11/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.420    29.250    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_11/clk_out3
    SLICE_X40Y72         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_11/q_reg/C
                         clock pessimism              0.485    29.734    
                         clock uncertainty           -0.155    29.579    
    SLICE_X40Y72         FDCE (Recov_fdce_C_CLR)     -0.607    28.972    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_11/q_reg
  -------------------------------------------------------------------
                         required time                         28.972    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                 19.426    

Slack (MET) :             19.426ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_13/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        10.444ns  (logic 0.606ns (5.802%)  route 9.838ns (94.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.250 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        5.140     9.546    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_13/sys_reset
    SLICE_X40Y72         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_13/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.420    29.250    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_13/clk_out3
    SLICE_X40Y72         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_13/q_reg/C
                         clock pessimism              0.485    29.734    
                         clock uncertainty           -0.155    29.579    
    SLICE_X40Y72         FDCE (Recov_fdce_C_CLR)     -0.607    28.972    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_13/q_reg
  -------------------------------------------------------------------
                         required time                         28.972    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                 19.426    

Slack (MET) :             19.426ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        10.444ns  (logic 0.606ns (5.802%)  route 9.838ns (94.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.250 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        5.140     9.546    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/sys_reset
    SLICE_X40Y72         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.420    29.250    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/clk_out3
    SLICE_X40Y72         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg/C
                         clock pessimism              0.485    29.734    
                         clock uncertainty           -0.155    29.579    
    SLICE_X40Y72         FDCE (Recov_fdce_C_CLR)     -0.607    28.972    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg
  -------------------------------------------------------------------
                         required time                         28.972    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                 19.426    

Slack (MET) :             19.656ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/uart_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        10.231ns  (logic 0.606ns (5.923%)  route 9.625ns (94.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 29.266 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        4.926     9.332    E300ArtyDevKitPlatform/sys/uart_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X9Y58          FDCE                                         f  E300ArtyDevKitPlatform/sys/uart_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.436    29.266    E300ArtyDevKitPlatform/sys/uart_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X9Y58          FDCE                                         r  E300ArtyDevKitPlatform/sys/uart_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.485    29.750    
                         clock uncertainty           -0.155    29.595    
    SLICE_X9Y58          FDCE (Recov_fdce_C_CLR)     -0.607    28.988    E300ArtyDevKitPlatform/sys/uart_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.988    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                 19.656    

Slack (MET) :             19.893ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/ieReg/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        9.978ns  (logic 0.606ns (6.074%)  route 9.372ns (93.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.250 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        4.673     9.079    E300ArtyDevKitPlatform/sys/gpio_0_1/ieReg/reg_0/sys_reset
    SLICE_X36Y71         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/ieReg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.420    29.250    E300ArtyDevKitPlatform/sys/gpio_0_1/ieReg/reg_0/clk_out3
    SLICE_X36Y71         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/ieReg/reg_0/q_reg/C
                         clock pessimism              0.485    29.734    
                         clock uncertainty           -0.155    29.579    
    SLICE_X36Y71         FDCE (Recov_fdce_C_CLR)     -0.607    28.972    E300ArtyDevKitPlatform/sys/gpio_0_1/ieReg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.972    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                 19.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.366ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.186ns (12.232%)  route 1.335ns (87.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.123     0.683    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.728 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.212     0.939    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset_0
    SLICE_X60Y44         FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.866    -0.789    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X60Y44         FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.274    -0.515    
                         clock uncertainty            0.155    -0.360    
    SLICE_X60Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.427    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.366ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.186ns (12.232%)  route 1.335ns (87.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.123     0.683    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.728 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.212     0.939    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset_0
    SLICE_X60Y44         FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.866    -0.789    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X60Y44         FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.274    -0.515    
                         clock uncertainty            0.155    -0.360    
    SLICE_X60Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.427    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.366ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.186ns (12.232%)  route 1.335ns (87.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.123     0.683    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.728 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.212     0.939    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset_0
    SLICE_X60Y44         FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.866    -0.789    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X60Y44         FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.274    -0.515    
                         clock uncertainty            0.155    -0.360    
    SLICE_X60Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.427    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.366ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.186ns (12.232%)  route 1.335ns (87.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.123     0.683    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.728 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.212     0.939    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset_0
    SLICE_X60Y44         FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.866    -0.789    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X60Y44         FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.274    -0.515    
                         clock uncertainty            0.155    -0.360    
    SLICE_X60Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.427    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.391ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.186ns (12.232%)  route 1.335ns (87.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.123     0.683    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.728 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.212     0.939    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset_0
    SLICE_X61Y44         FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.866    -0.789    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X61Y44         FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.274    -0.515    
                         clock uncertainty            0.155    -0.360    
    SLICE_X61Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.391    

Slack (MET) :             1.880ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.185ns (8.557%)  route 1.977ns (91.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.792     1.352    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.044     1.396 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.185     1.581    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X0Y21          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X0Y21          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.503    -0.296    
                         clock uncertainty            0.155    -0.141    
    SLICE_X0Y21          FDCE (Remov_fdce_C_CLR)     -0.158    -0.299    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.880ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.185ns (8.557%)  route 1.977ns (91.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.792     1.352    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.044     1.396 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.185     1.581    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset
    SLICE_X0Y21          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X0Y21          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.503    -0.296    
                         clock uncertainty            0.155    -0.141    
    SLICE_X0Y21          FDCE (Remov_fdce_C_CLR)     -0.158    -0.299    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.880ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.185ns (8.557%)  route 1.977ns (91.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.792     1.352    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.044     1.396 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.185     1.581    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset
    SLICE_X0Y21          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X0Y21          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.503    -0.296    
                         clock uncertainty            0.155    -0.141    
    SLICE_X0Y21          FDCE (Remov_fdce_C_CLR)     -0.158    -0.299    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.880ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.185ns (8.557%)  route 1.977ns (91.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.792     1.352    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.044     1.396 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.185     1.581    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset
    SLICE_X0Y21          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X0Y21          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.503    -0.296    
                         clock uncertainty            0.155    -0.141    
    SLICE_X0Y21          FDCE (Remov_fdce_C_CLR)     -0.158    -0.299    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.880ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.185ns (8.557%)  route 1.977ns (91.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.792     1.352    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.044     1.396 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.185     1.581    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X0Y21          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X0Y21          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.503    -0.296    
                         clock uncertainty            0.155    -0.141    
    SLICE_X0Y21          FDCE (Remov_fdce_C_CLR)     -0.158    -0.299    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  1.880    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       16.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.522ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.615ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.441ns  (logic 0.606ns (4.509%)  route 12.835ns (95.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 29.340 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        8.136    12.542    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_0/reg_0/sys_reset
    SLICE_X6Y18          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.510    29.340    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_0/reg_0/clk_out3
    SLICE_X6Y18          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/C
                         clock pessimism              0.492    29.832    
                         clock uncertainty           -0.153    29.679    
    SLICE_X6Y18          FDCE (Recov_fdce_C_CLR)     -0.521    29.158    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.158    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                 16.615    

Slack (MET) :             16.615ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.441ns  (logic 0.606ns (4.509%)  route 12.835ns (95.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 29.340 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        8.136    12.542    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_1/reg_0/sys_reset
    SLICE_X6Y18          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.510    29.340    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_1/reg_0/clk_out3
    SLICE_X6Y18          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/C
                         clock pessimism              0.492    29.832    
                         clock uncertainty           -0.153    29.679    
    SLICE_X6Y18          FDCE (Recov_fdce_C_CLR)     -0.521    29.158    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.158    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                 16.615    

Slack (MET) :             16.615ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.441ns  (logic 0.606ns (4.509%)  route 12.835ns (95.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 29.340 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        8.136    12.542    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_2/reg_0/sys_reset
    SLICE_X6Y18          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.510    29.340    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_2/reg_0/clk_out3
    SLICE_X6Y18          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/C
                         clock pessimism              0.492    29.832    
                         clock uncertainty           -0.153    29.679    
    SLICE_X6Y18          FDCE (Recov_fdce_C_CLR)     -0.521    29.158    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.158    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                 16.615    

Slack (MET) :             18.934ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.948ns  (logic 0.606ns (5.535%)  route 10.342ns (94.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 29.260 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        5.643    10.050    E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X31Y59         FDCE                                         f  E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.430    29.260    E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X31Y59         FDCE                                         r  E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.485    29.744    
                         clock uncertainty           -0.153    29.591    
    SLICE_X31Y59         FDCE (Recov_fdce_C_CLR)     -0.607    28.984    E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.984    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                 18.934    

Slack (MET) :             19.146ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.768ns  (logic 0.606ns (5.628%)  route 10.162ns (94.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 29.284 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        5.463     9.869    E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X13Y48         FDCE                                         f  E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.454    29.284    E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X13Y48         FDCE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.492    29.776    
                         clock uncertainty           -0.153    29.623    
    SLICE_X13Y48         FDCE (Recov_fdce_C_CLR)     -0.607    29.016    E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.016    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                 19.146    

Slack (MET) :             19.428ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_11/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.444ns  (logic 0.606ns (5.802%)  route 9.838ns (94.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.250 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        5.140     9.546    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_11/sys_reset
    SLICE_X40Y72         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_11/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.420    29.250    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_11/clk_out3
    SLICE_X40Y72         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_11/q_reg/C
                         clock pessimism              0.485    29.734    
                         clock uncertainty           -0.153    29.581    
    SLICE_X40Y72         FDCE (Recov_fdce_C_CLR)     -0.607    28.974    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_11/q_reg
  -------------------------------------------------------------------
                         required time                         28.974    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                 19.428    

Slack (MET) :             19.428ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_13/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.444ns  (logic 0.606ns (5.802%)  route 9.838ns (94.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.250 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        5.140     9.546    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_13/sys_reset
    SLICE_X40Y72         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_13/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.420    29.250    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_13/clk_out3
    SLICE_X40Y72         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_13/q_reg/C
                         clock pessimism              0.485    29.734    
                         clock uncertainty           -0.153    29.581    
    SLICE_X40Y72         FDCE (Recov_fdce_C_CLR)     -0.607    28.974    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_13/q_reg
  -------------------------------------------------------------------
                         required time                         28.974    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                 19.428    

Slack (MET) :             19.428ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.444ns  (logic 0.606ns (5.802%)  route 9.838ns (94.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.250 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        5.140     9.546    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/sys_reset
    SLICE_X40Y72         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.420    29.250    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/clk_out3
    SLICE_X40Y72         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg/C
                         clock pessimism              0.485    29.734    
                         clock uncertainty           -0.153    29.581    
    SLICE_X40Y72         FDCE (Recov_fdce_C_CLR)     -0.607    28.974    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg
  -------------------------------------------------------------------
                         required time                         28.974    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                 19.428    

Slack (MET) :             19.658ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/uart_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.231ns  (logic 0.606ns (5.923%)  route 9.625ns (94.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 29.266 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        4.926     9.332    E300ArtyDevKitPlatform/sys/uart_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X9Y58          FDCE                                         f  E300ArtyDevKitPlatform/sys/uart_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.436    29.266    E300ArtyDevKitPlatform/sys/uart_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X9Y58          FDCE                                         r  E300ArtyDevKitPlatform/sys/uart_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.485    29.750    
                         clock uncertainty           -0.153    29.597    
    SLICE_X9Y58          FDCE (Recov_fdce_C_CLR)     -0.607    28.990    E300ArtyDevKitPlatform/sys/uart_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.990    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                 19.658    

Slack (MET) :             19.895ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/ieReg/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        9.978ns  (logic 0.606ns (6.074%)  route 9.372ns (93.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.250 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.568    -0.899    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.699     4.256    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.150     4.406 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/_T_1026[1]_i_1/O
                         net (fo=1994, routed)        4.673     9.079    E300ArtyDevKitPlatform/sys/gpio_0_1/ieReg/reg_0/sys_reset
    SLICE_X36Y71         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/ieReg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        1.420    29.250    E300ArtyDevKitPlatform/sys/gpio_0_1/ieReg/reg_0/clk_out3
    SLICE_X36Y71         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/ieReg/reg_0/q_reg/C
                         clock pessimism              0.485    29.734    
                         clock uncertainty           -0.153    29.581    
    SLICE_X36Y71         FDCE (Recov_fdce_C_CLR)     -0.607    28.974    E300ArtyDevKitPlatform/sys/gpio_0_1/ieReg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.974    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                 19.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.522ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.186ns (12.232%)  route 1.335ns (87.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.123     0.683    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.728 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.212     0.939    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset_0
    SLICE_X60Y44         FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.866    -0.789    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X60Y44         FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.274    -0.515    
    SLICE_X60Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.582    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.522ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.186ns (12.232%)  route 1.335ns (87.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.123     0.683    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.728 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.212     0.939    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset_0
    SLICE_X60Y44         FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.866    -0.789    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X60Y44         FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.274    -0.515    
    SLICE_X60Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.582    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.522ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.186ns (12.232%)  route 1.335ns (87.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.123     0.683    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.728 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.212     0.939    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset_0
    SLICE_X60Y44         FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.866    -0.789    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X60Y44         FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.274    -0.515    
    SLICE_X60Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.582    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.522ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.186ns (12.232%)  route 1.335ns (87.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.123     0.683    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.728 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.212     0.939    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset_0
    SLICE_X60Y44         FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.866    -0.789    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X60Y44         FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.274    -0.515    
    SLICE_X60Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.582    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.547ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.186ns (12.232%)  route 1.335ns (87.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.123     0.683    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.728 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=5, routed)           0.212     0.939    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset_0
    SLICE_X61Y44         FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.866    -0.789    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X61Y44         FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.274    -0.515    
    SLICE_X61Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.607    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             2.035ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.185ns (8.557%)  route 1.977ns (91.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.792     1.352    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.044     1.396 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.185     1.581    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X0Y21          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X0Y21          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.503    -0.296    
    SLICE_X0Y21          FDCE (Remov_fdce_C_CLR)     -0.158    -0.454    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.035ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.185ns (8.557%)  route 1.977ns (91.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.792     1.352    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.044     1.396 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.185     1.581    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset
    SLICE_X0Y21          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X0Y21          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.503    -0.296    
    SLICE_X0Y21          FDCE (Remov_fdce_C_CLR)     -0.158    -0.454    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.035ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.185ns (8.557%)  route 1.977ns (91.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.792     1.352    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.044     1.396 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.185     1.581    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset
    SLICE_X0Y21          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X0Y21          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.503    -0.296    
    SLICE_X0Y21          FDCE (Remov_fdce_C_CLR)     -0.158    -0.454    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.035ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.185ns (8.557%)  route 1.977ns (91.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.792     1.352    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.044     1.396 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.185     1.581    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset
    SLICE_X0Y21          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X0Y21          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.503    -0.296    
    SLICE_X0Y21          FDCE (Remov_fdce_C_CLR)     -0.158    -0.454    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.035ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.185ns (8.557%)  route 1.977ns (91.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.566    -0.581    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X36Y49         FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.792     1.352    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.044     1.396 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=10, routed)          0.185     1.581    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X0Y21          FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=8064, routed)        0.856    -0.799    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X0Y21          FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.503    -0.296    
    SLICE_X0Y21          FDCE (Remov_fdce_C_CLR)     -0.158    -0.454    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  2.035    





