#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Jan  5 05:43:44 2023
# Process ID: 38356
# Current directory: C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.runs/design_1_hdc_maxi_0_0_synth_1
# Command line: vivado.exe -log design_1_hdc_maxi_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_hdc_maxi_0_0.tcl
# Log file: C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.runs/design_1_hdc_maxi_0_0_synth_1/design_1_hdc_maxi_0_0.vds
# Journal file: C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.runs/design_1_hdc_maxi_0_0_synth_1\vivado.jou
# Running On: DESKTOP-B6S694L, OS: Windows, CPU Frequency: 3408 MHz, CPU Physical cores: 4, Host memory: 34224 MB
#-----------------------------------------------------------
source design_1_hdc_maxi_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1637.633 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.runs/design_1_hdc_maxi_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_hdc_maxi_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31132
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1637.633 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_hdc_maxi_0_0' [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ip/design_1_hdc_maxi_0_0/synth/design_1_hdc_maxi_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'hdc_maxi' [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi.v:10]
INFO: [Synth 8-6157] synthesizing module 'hdc_maxi_AM_RAM_AUTO_1R1W' [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_AM_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'hdc_maxi_AM_RAM_AUTO_1R1W' (0#1) [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_AM_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'hdc_maxi_ngram_RAM_AUTO_1R1W' [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_ngram_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'hdc_maxi_ngram_RAM_AUTO_1R1W' (0#1) [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_ngram_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'hdc_maxi_test_data_d_RAM_AUTO_1R1W' [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_test_data_d_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'hdc_maxi_test_data_d_RAM_AUTO_1R1W' (0#1) [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_test_data_d_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_15_1' [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_15_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'hdc_maxi_mux_42_8192_1_1' [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_mux_42_8192_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hdc_maxi_mux_42_8192_1_1' (0#1) [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_mux_42_8192_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'hdc_maxi_flow_control_loop_pipe_sequential_init' [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hdc_maxi_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_15_1' (0#1) [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_15_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1' [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1_DSP48_0' [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1_DSP48_0' (0#1) [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1' (0#1) [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1.v:47]
INFO: [Synth 8-6155] done synthesizing module 'hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3' (0#1) [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_40_5' [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_40_5.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_40_5' (0#1) [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_40_5.v:10]
INFO: [Synth 8-6157] synthesizing module 'hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10' [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10.v:10]
INFO: [Synth 8-6157] synthesizing module 'hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1' [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1_DSP48_1' [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1_DSP48_1' (0#1) [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1' (0#1) [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1.v:47]
INFO: [Synth 8-6155] done synthesizing module 'hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10' (0#1) [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10.v:10]
INFO: [Synth 8-6157] synthesizing module 'hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_51_8' [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_51_8.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_51_8' (0#1) [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_51_8.v:10]
INFO: [Synth 8-6157] synthesizing module 'hdc_maxi_control_s_axi' [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_control_s_axi.v:193]
INFO: [Synth 8-6155] done synthesizing module 'hdc_maxi_control_s_axi' (0#1) [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'hdc_maxi_regslice_both' [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hdc_maxi_regslice_both' (0#1) [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'hdc_maxi_regslice_both__parameterized0' [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hdc_maxi_regslice_both__parameterized0' (0#1) [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'hdc_maxi_regslice_both__parameterized1' [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hdc_maxi_regslice_both__parameterized1' (0#1) [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hdc_maxi' (0#1) [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_hdc_maxi_0_0' (0#1) [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ip/design_1_hdc_maxi_0_0/synth/design_1_hdc_maxi_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_control_s_axi.v:250]
WARNING: [Synth 8-7129] Port WDATA[31] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AM_out_TKEEP[3] in module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AM_out_TKEEP[2] in module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AM_out_TKEEP[1] in module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AM_out_TKEEP[0] in module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AM_out_TSTRB[3] in module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AM_out_TSTRB[2] in module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AM_out_TSTRB[1] in module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AM_out_TSTRB[0] in module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AM_out_TUSER[0] in module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AM_out_TLAST[0] in module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AM_out_TID[0] in module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AM_out_TDEST[0] in module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port IM_TKEEP[3] in module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_15_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port IM_TKEEP[2] in module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_15_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port IM_TKEEP[1] in module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_15_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port IM_TKEEP[0] in module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_15_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port IM_TSTRB[3] in module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_15_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port IM_TSTRB[2] in module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_15_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port IM_TSTRB[1] in module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_15_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port IM_TSTRB[0] in module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_15_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port IM_TUSER[0] in module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_15_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port IM_TLAST[0] in module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_15_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port IM_TID[0] in module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_15_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port IM_TDEST[0] in module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_15_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hdc_maxi_test_data_d_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hdc_maxi_ngram_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hdc_maxi_AM_RAM_AUTO_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1770.004 ; gain = 132.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1770.004 ; gain = 132.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1770.004 ; gain = 132.371
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1785.094 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ip/design_1_hdc_maxi_0_0/constraints/hdc_maxi_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ip/design_1_hdc_maxi_0_0/constraints/hdc_maxi_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.runs/design_1_hdc_maxi_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.runs/design_1_hdc_maxi_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2259.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2286.637 ; gain = 27.383
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:03 ; elapsed = 00:01:14 . Memory (MB): peak = 2286.637 ; gain = 649.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:03 ; elapsed = 00:01:14 . Memory (MB): peak = 2286.637 ; gain = 649.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.runs/design_1_hdc_maxi_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:14 . Memory (MB): peak = 2286.637 ; gain = 649.004
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'hdc_maxi_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'hdc_maxi_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "hdc_maxi_ngram_RAM_AUTO_1R1W:/genblk2[1].ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'hdc_maxi_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'hdc_maxi_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:11 ; elapsed = 00:01:24 . Memory (MB): peak = 2286.637 ; gain = 649.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input   32 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 6     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input   8192 Bit         XORs := 1     
+---Registers : 
	             8192 Bit    Registers := 4     
	              512 Bit    Registers := 3     
	              128 Bit    Registers := 10    
	               66 Bit    Registers := 1     
	               32 Bit    Registers := 18    
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 21    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 41    
	                1 Bit    Registers := 170   
+---RAMs : 
	             156K Bit	(1250 X 128 bit)          RAMs := 1     
	              11K Bit	(95 X 128 bit)          RAMs := 1     
	              10K Bit	(20 X 512 bit)          RAMs := 1     
+---Muxes : 
	   2 Input 8192 Bit        Muxes := 5     
	   2 Input  512 Bit        Muxes := 127   
	  16 Input  512 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 94    
	   2 Input   66 Bit        Muxes := 2     
	   3 Input   66 Bit        Muxes := 1     
	  67 Input   66 Bit        Muxes := 1     
	   2 Input   65 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 3     
	   2 Input   63 Bit        Muxes := 1     
	   2 Input   59 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 10    
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 12    
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 29    
	   4 Input    2 Bit        Muxes := 28    
	   2 Input    1 Bit        Muxes := 86    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln56_reg_429_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln56_reg_429_pp0_iter1_reg_reg[0] )
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3ns_8ns_8ns_11_4_1_U12/hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '11' bits. [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3ns_8ns_8ns_11_4_1_U12/hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '11' bits. [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3ns_8ns_8ns_11_4_1_U12/hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '11' bits. [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1.v:31]
DSP Report: Generating DSP mac_muladd_3ns_8ns_8ns_11_4_1_U12/hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0xfa)')')'.
DSP Report: register mac_muladd_3ns_8ns_8ns_11_4_1_U12/hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_3ns_8ns_8ns_11_4_1_U12/hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_3ns_8ns_8ns_11_4_1_U12/hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_3ns_8ns_8ns_11_4_1_U12/hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_3ns_8ns_8ns_11_4_1_U12/hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_3ns_8ns_8ns_11_4_1_U12/hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_3ns_8ns_8ns_11_4_1_U12/hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_3ns_8ns_8ns_11_4_1_U12/hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_3ns_8ns_8ns_11_4_1_U12/hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_3ns_8ns_8ns_11_4_1_U12/hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_3ns_8ns_8ns_11_4_1_U12/hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_3ns_8ns_8ns_11_4_1_U12/hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_3ns_8ns_8ns_11_4_1_U12/hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_3ns_8ns_8ns_11_4_1_U12/hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3ns_8ns_7ns_11_4_1_U42/hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '11' bits. [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3ns_8ns_7ns_11_4_1_U42/hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '11' bits. [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3ns_8ns_7ns_11_4_1_U42/hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '11' bits. [c:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.gen/sources_1/bd/design_1/ipshared/aa10/hdl/verilog/hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1.v:31]
DSP Report: Generating DSP mac_muladd_3ns_8ns_7ns_11_4_1_U42/hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0xfa)')')'.
DSP Report: register mac_muladd_3ns_8ns_7ns_11_4_1_U42/hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_3ns_8ns_7ns_11_4_1_U42/hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_3ns_8ns_7ns_11_4_1_U42/hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_3ns_8ns_7ns_11_4_1_U42/hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_3ns_8ns_7ns_11_4_1_U42/hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_3ns_8ns_7ns_11_4_1_U42/hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_3ns_8ns_7ns_11_4_1_U42/hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_3ns_8ns_7ns_11_4_1_U42/hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_3ns_8ns_7ns_11_4_1_U42/hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_3ns_8ns_7ns_11_4_1_U42/hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_3ns_8ns_7ns_11_4_1_U42/hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_3ns_8ns_7ns_11_4_1_U42/hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_3ns_8ns_7ns_11_4_1_U42/hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_3ns_8ns_7ns_11_4_1_U42/hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1_DSP48_1_U/p_reg_reg.
WARNING: [Synth 8-7129] Port WDATA[31] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module hdc_maxi_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AM_out_TKEEP[3] in module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AM_out_TKEEP[2] in module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AM_out_TKEEP[1] in module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AM_out_TKEEP[0] in module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AM_out_TSTRB[3] in module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AM_out_TSTRB[2] in module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AM_out_TSTRB[1] in module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "ngram_U/genblk1[1].ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'shl_ln6_reg_2037_reg[0]' (FD) to 'shl_ln6_reg_2037_reg[1]'
INFO: [Synth 8-3886] merging instance 'shl_ln6_reg_2037_reg[1]' (FD) to 'shl_ln6_reg_2037_reg[2]'
INFO: [Synth 8-3886] merging instance 'shl_ln6_reg_2037_reg[2]' (FD) to 'shl_ln6_reg_2037_reg[3]'
INFO: [Synth 8-3886] merging instance 'shl_ln6_reg_2037_reg[3]' (FD) to 'shl_ln6_reg_2037_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shl_ln6_reg_2037_reg[4] )
INFO: [Synth 8-3886] merging instance 'shl_ln6_reg_2037_reg[5]' (FDE) to 'trunc_ln61_reg_2032_reg[0]'
INFO: [Synth 8-3886] merging instance 'shl_ln6_reg_2037_reg[6]' (FDE) to 'trunc_ln61_reg_2032_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/shl_ln3_reg_476_reg[4]' (FD) to 'grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/shl_ln3_reg_476_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/shl_ln3_reg_476_reg[3]' (FD) to 'grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/shl_ln3_reg_476_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/shl_ln3_reg_476_reg[2]' (FD) to 'grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/shl_ln3_reg_476_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/shl_ln3_reg_476_reg[1]' (FD) to 'grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/shl_ln3_reg_476_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/\shl_ln3_reg_476_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'control_s_axi_U/rdata_reg[4]' (FDE) to 'control_s_axi_U/rdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'control_s_axi_U/rdata_reg[5]' (FDE) to 'control_s_axi_U/rdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'control_s_axi_U/rdata_reg[6]' (FDE) to 'control_s_axi_U/rdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'control_s_axi_U/rdata_reg[8]' (FDE) to 'control_s_axi_U/rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'control_s_axi_U/rdata_reg[10]' (FDE) to 'control_s_axi_U/rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'control_s_axi_U/rdata_reg[11]' (FDE) to 'control_s_axi_U/rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'control_s_axi_U/rdata_reg[12]' (FDE) to 'control_s_axi_U/rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'control_s_axi_U/rdata_reg[13]' (FDE) to 'control_s_axi_U/rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'control_s_axi_U/rdata_reg[14]' (FDE) to 'control_s_axi_U/rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'control_s_axi_U/rdata_reg[15]' (FDE) to 'control_s_axi_U/rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'control_s_axi_U/rdata_reg[16]' (FDE) to 'control_s_axi_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'control_s_axi_U/rdata_reg[17]' (FDE) to 'control_s_axi_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'control_s_axi_U/rdata_reg[18]' (FDE) to 'control_s_axi_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'control_s_axi_U/rdata_reg[19]' (FDE) to 'control_s_axi_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'control_s_axi_U/rdata_reg[20]' (FDE) to 'control_s_axi_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'control_s_axi_U/rdata_reg[21]' (FDE) to 'control_s_axi_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'control_s_axi_U/rdata_reg[22]' (FDE) to 'control_s_axi_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'control_s_axi_U/rdata_reg[23]' (FDE) to 'control_s_axi_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'control_s_axi_U/rdata_reg[24]' (FDE) to 'control_s_axi_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'control_s_axi_U/rdata_reg[25]' (FDE) to 'control_s_axi_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'control_s_axi_U/rdata_reg[26]' (FDE) to 'control_s_axi_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'control_s_axi_U/rdata_reg[27]' (FDE) to 'control_s_axi_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'control_s_axi_U/rdata_reg[28]' (FDE) to 'control_s_axi_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'control_s_axi_U/rdata_reg[29]' (FDE) to 'control_s_axi_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'control_s_axi_U/rdata_reg[30]' (FDE) to 'control_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (control_s_axi_U/\rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module hdc_maxi_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module hdc_maxi_control_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:02:44 . Memory (MB): peak = 2286.637 ; gain = 649.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                             | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|hdc_maxi_test_data_d_RAM_AUTO_1R1W__GB0 | genblk1[1].ram_reg      | 20 x 512(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
|hdc_maxi__GC0                           | AM_U/genblk1[1].ram_reg | 1 K x 128(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|ngram_U                                 | genblk1[1].ram_reg      | 95 x 128(READ_FIRST)   | W | R | 95 x 128(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
+----------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                    | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1_DSP48_0 | (C'+(A2*(B:0xfa)')')' | 11     | 11     | 9      | -      | 11     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1_DSP48_1 | (C'+(A2*(B:0xfa)')')' | 11     | 11     | 8      | -      | 11     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
+-----------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:13 ; elapsed = 00:02:59 . Memory (MB): peak = 2286.637 ; gain = 649.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:48 ; elapsed = 00:06:36 . Memory (MB): peak = 2286.637 ; gain = 649.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                             | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|hdc_maxi_test_data_d_RAM_AUTO_1R1W__GB0 | genblk1[1].ram_reg      | 20 x 512(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
|hdc_maxi__GC0                           | AM_U/genblk1[1].ram_reg | 1 K x 128(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|ngram_U                                 | genblk1[1].ram_reg      | 95 x 128(READ_FIRST)   | W | R | 95 x 128(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
+----------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/test_data_d_Ui_2_1/genblk1[1].ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/test_data_d_Ui_2_1/genblk1[1].ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/test_data_d_Ui_2_1/genblk1[1].ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/test_data_d_Ui_2_1/genblk1[1].ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/test_data_d_Ui_2_1/genblk1[1].ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/test_data_d_Ui_2_1/genblk1[1].ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/test_data_d_Ui_2_1/genblk1[1].ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/test_data_d_Ui_2_1/genblk1[1].ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/test_data_d_Ui_2_1/genblk1[1].ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/test_data_d_Ui_2_1/genblk1[1].ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/test_data_d_Ui_2_1/genblk1[1].ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/test_data_d_Ui_2_1/genblk1[1].ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/test_data_d_Ui_2_1/genblk1[1].ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/test_data_d_Ui_2_1/genblk1[1].ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/test_data_d_Ui_2_1/genblk1[1].ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/test_data_d_Ui_2_1/genblk1[1].ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:09 ; elapsed = 00:07:19 . Memory (MB): peak = 2286.637 ; gain = 649.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:27 ; elapsed = 00:07:37 . Memory (MB): peak = 2286.637 ; gain = 649.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:28 ; elapsed = 00:07:37 . Memory (MB): peak = 2286.637 ; gain = 649.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:35 ; elapsed = 00:07:45 . Memory (MB): peak = 2286.637 ; gain = 649.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:36 ; elapsed = 00:07:45 . Memory (MB): peak = 2286.637 ; gain = 649.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:38 ; elapsed = 00:07:48 . Memory (MB): peak = 2286.637 ; gain = 649.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:38 ; elapsed = 00:07:48 . Memory (MB): peak = 2286.637 ; gain = 649.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|hdc_maxi    | grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/icmp_ln70_reg_433_pp0_iter4_reg_reg[0]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hdc_maxi    | grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/icmp_ln68_reg_429_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hdc_maxi    | grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/trunc_ln74_reg_445_pp0_iter3_reg_reg[1] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|hdc_maxi    | grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/c_1_reg_424_pp0_iter4_reg_reg[2]        | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|hdc_maxi    | grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/ap_loop_exit_ready_pp0_iter5_reg_reg    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hdc_maxi    | grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/ap_loop_exit_ready_pp0_iter3_reg_reg                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                    | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1_DSP48_0 | (C'+(A'*B)')' | 3      | 8      | 8      | -      | 11     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1_DSP48_1 | (C'+(A'*B)')' | 3      | 8      | 7      | -      | 11     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
+-----------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    46|
|2     |DSP48E1  |     2|
|3     |LUT1     |     7|
|4     |LUT2     |   271|
|5     |LUT3     |   403|
|6     |LUT4     |   185|
|7     |LUT5     |   343|
|8     |LUT6     | 27452|
|9     |MUXF7    |  4416|
|10    |MUXF8    |  2056|
|11    |RAMB36E1 |    20|
|13    |SRL16E   |     9|
|14    |FDRE     | 35020|
|15    |FDSE     |    65|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:38 ; elapsed = 00:07:48 . Memory (MB): peak = 2286.637 ; gain = 649.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:46 ; elapsed = 00:07:13 . Memory (MB): peak = 2286.637 ; gain = 132.371
Synthesis Optimization Complete : Time (s): cpu = 00:06:38 ; elapsed = 00:07:49 . Memory (MB): peak = 2286.637 ; gain = 649.004
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2286.637 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6540 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2286.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 415d7d4
INFO: [Common 17-83] Releasing license: Synthesis
133 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:59 ; elapsed = 00:08:12 . Memory (MB): peak = 2286.637 ; gain = 649.004
INFO: [Common 17-1381] The checkpoint 'C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.runs/design_1_hdc_maxi_0_0_synth_1/design_1_hdc_maxi_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2286.637 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2286.637 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_hdc_maxi_0_0, cache-ID = dcc58c66f0d8ad07
INFO: [Coretcl 2-1174] Renamed 36 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/project_8/project_8.runs/design_1_hdc_maxi_0_0_synth_1/design_1_hdc_maxi_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2286.637 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_hdc_maxi_0_0_utilization_synth.rpt -pb design_1_hdc_maxi_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2286.637 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jan  5 05:53:09 2023...
