ARM GAS  /tmp/ccHYRCSr.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"eth.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.MX_ETH_Init,"ax",%progbits
  17              		.align	1
  18              		.global	MX_ETH_Init
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	MX_ETH_Init:
  26              	.LFB144:
  27              		.file 1 "Core/Src/eth.c"
   1:Core/Src/eth.c **** /**
   2:Core/Src/eth.c ****   ******************************************************************************
   3:Core/Src/eth.c ****   * @file    eth.c
   4:Core/Src/eth.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/eth.c ****   *          of the ETH instances.
   6:Core/Src/eth.c ****   ******************************************************************************
   7:Core/Src/eth.c ****   * @attention
   8:Core/Src/eth.c ****   *
   9:Core/Src/eth.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/eth.c ****   * All rights reserved.</center></h2>
  11:Core/Src/eth.c ****   *
  12:Core/Src/eth.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/eth.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/eth.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/eth.c ****   *                             www.st.com/SLA0044
  16:Core/Src/eth.c ****   *
  17:Core/Src/eth.c ****   ******************************************************************************
  18:Core/Src/eth.c ****   */
  19:Core/Src/eth.c **** 
  20:Core/Src/eth.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/eth.c **** #include "eth.h"
  22:Core/Src/eth.c **** 
  23:Core/Src/eth.c **** #if defined ( __ICCARM__ ) /*!< IAR Compiler */
  24:Core/Src/eth.c **** 
  25:Core/Src/eth.c **** #pragma location=0x30040000
  26:Core/Src/eth.c **** ETH_DMADescTypeDef  DMARxDscrTab[ETH_RX_DESC_CNT]; /* Ethernet Rx DMA Descriptors */
  27:Core/Src/eth.c **** #pragma location=0x30040060
  28:Core/Src/eth.c **** ETH_DMADescTypeDef  DMATxDscrTab[ETH_TX_DESC_CNT]; /* Ethernet Tx DMA Descriptors */
  29:Core/Src/eth.c **** #pragma location=0x30040200
  30:Core/Src/eth.c **** uint8_t Rx_Buff[ETH_RX_DESC_CNT][ETH_MAX_PACKET_SIZE]; /* Ethernet Receive Buffers */
  31:Core/Src/eth.c **** 
ARM GAS  /tmp/ccHYRCSr.s 			page 2


  32:Core/Src/eth.c **** #elif defined ( __CC_ARM )  /* MDK ARM Compiler */
  33:Core/Src/eth.c **** 
  34:Core/Src/eth.c **** __attribute__((at(0x30040000))) ETH_DMADescTypeDef  DMARxDscrTab[ETH_RX_DESC_CNT]; /* Ethernet Rx D
  35:Core/Src/eth.c **** __attribute__((at(0x30040060))) ETH_DMADescTypeDef  DMATxDscrTab[ETH_TX_DESC_CNT]; /* Ethernet Tx D
  36:Core/Src/eth.c **** __attribute__((at(0x30040200))) uint8_t Rx_Buff[ETH_RX_DESC_CNT][ETH_MAX_PACKET_SIZE]; /* Ethernet 
  37:Core/Src/eth.c **** 
  38:Core/Src/eth.c **** #elif defined ( __GNUC__ ) /* GNU Compiler */
  39:Core/Src/eth.c **** 
  40:Core/Src/eth.c **** ETH_DMADescTypeDef DMARxDscrTab[ETH_RX_DESC_CNT] __attribute__((section(".RxDecripSection"))); /* E
  41:Core/Src/eth.c **** ETH_DMADescTypeDef DMATxDscrTab[ETH_TX_DESC_CNT] __attribute__((section(".TxDecripSection")));   /*
  42:Core/Src/eth.c **** uint8_t Rx_Buff[ETH_RX_DESC_CNT][ETH_MAX_PACKET_SIZE] __attribute__((section(".RxArraySection"))); 
  43:Core/Src/eth.c **** 
  44:Core/Src/eth.c **** #endif
  45:Core/Src/eth.c **** 
  46:Core/Src/eth.c **** ETH_TxPacketConfig TxConfig;
  47:Core/Src/eth.c **** 
  48:Core/Src/eth.c **** /* USER CODE BEGIN 0 */
  49:Core/Src/eth.c **** 
  50:Core/Src/eth.c **** /* USER CODE END 0 */
  51:Core/Src/eth.c **** 
  52:Core/Src/eth.c **** ETH_HandleTypeDef heth;
  53:Core/Src/eth.c **** 
  54:Core/Src/eth.c **** /* ETH init function */
  55:Core/Src/eth.c **** void MX_ETH_Init(void)
  56:Core/Src/eth.c **** {
  28              		.loc 1 56 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 10B5     		push	{r4, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 4, -8
  36              		.cfi_offset 14, -4
  57:Core/Src/eth.c **** 
  58:Core/Src/eth.c ****   /* USER CODE BEGIN ETH_Init 0 */
  59:Core/Src/eth.c **** 
  60:Core/Src/eth.c ****   /* USER CODE END ETH_Init 0 */
  61:Core/Src/eth.c **** 
  62:Core/Src/eth.c ****    static uint8_t MACAddr[6];
  37              		.loc 1 62 4 view .LVU1
  63:Core/Src/eth.c **** 
  64:Core/Src/eth.c ****   /* USER CODE BEGIN ETH_Init 1 */
  65:Core/Src/eth.c **** 
  66:Core/Src/eth.c ****   /* USER CODE END ETH_Init 1 */
  67:Core/Src/eth.c ****   heth.Instance = ETH;
  38              		.loc 1 67 3 view .LVU2
  39              		.loc 1 67 17 is_stmt 0 view .LVU3
  40 0002 1548     		ldr	r0, .L5
  41 0004 154B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
  68:Core/Src/eth.c ****   MACAddr[0] = 0x00;
  43              		.loc 1 68 3 is_stmt 1 view .LVU4
  44              		.loc 1 68 14 is_stmt 0 view .LVU5
  45 0008 154B     		ldr	r3, .L5+8
  46 000a 0022     		movs	r2, #0
  47 000c 1A70     		strb	r2, [r3]
ARM GAS  /tmp/ccHYRCSr.s 			page 3


  69:Core/Src/eth.c ****   MACAddr[1] = 0x80;
  48              		.loc 1 69 3 is_stmt 1 view .LVU6
  49              		.loc 1 69 14 is_stmt 0 view .LVU7
  50 000e 8021     		movs	r1, #128
  51 0010 5970     		strb	r1, [r3, #1]
  70:Core/Src/eth.c ****   MACAddr[2] = 0xE1;
  52              		.loc 1 70 3 is_stmt 1 view .LVU8
  53              		.loc 1 70 14 is_stmt 0 view .LVU9
  54 0012 E121     		movs	r1, #225
  55 0014 9970     		strb	r1, [r3, #2]
  71:Core/Src/eth.c ****   MACAddr[3] = 0x00;
  56              		.loc 1 71 3 is_stmt 1 view .LVU10
  57              		.loc 1 71 14 is_stmt 0 view .LVU11
  58 0016 DA70     		strb	r2, [r3, #3]
  72:Core/Src/eth.c ****   MACAddr[4] = 0x00;
  59              		.loc 1 72 3 is_stmt 1 view .LVU12
  60              		.loc 1 72 14 is_stmt 0 view .LVU13
  61 0018 1A71     		strb	r2, [r3, #4]
  73:Core/Src/eth.c ****   MACAddr[5] = 0x00;
  62              		.loc 1 73 3 is_stmt 1 view .LVU14
  63              		.loc 1 73 14 is_stmt 0 view .LVU15
  64 001a 5A71     		strb	r2, [r3, #5]
  74:Core/Src/eth.c ****   heth.Init.MACAddr = &MACAddr[0];
  65              		.loc 1 74 3 is_stmt 1 view .LVU16
  66              		.loc 1 74 21 is_stmt 0 view .LVU17
  67 001c 4360     		str	r3, [r0, #4]
  75:Core/Src/eth.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
  68              		.loc 1 75 3 is_stmt 1 view .LVU18
  69              		.loc 1 75 28 is_stmt 0 view .LVU19
  70 001e 0123     		movs	r3, #1
  71 0020 0372     		strb	r3, [r0, #8]
  76:Core/Src/eth.c ****   heth.Init.TxDesc = DMATxDscrTab;
  72              		.loc 1 76 3 is_stmt 1 view .LVU20
  73              		.loc 1 76 20 is_stmt 0 view .LVU21
  74 0022 104B     		ldr	r3, .L5+12
  75 0024 C360     		str	r3, [r0, #12]
  77:Core/Src/eth.c ****   heth.Init.RxDesc = DMARxDscrTab;
  76              		.loc 1 77 3 is_stmt 1 view .LVU22
  77              		.loc 1 77 20 is_stmt 0 view .LVU23
  78 0026 104B     		ldr	r3, .L5+16
  79 0028 0361     		str	r3, [r0, #16]
  78:Core/Src/eth.c ****   heth.Init.RxBuffLen = 1524;
  80              		.loc 1 78 3 is_stmt 1 view .LVU24
  81              		.loc 1 78 23 is_stmt 0 view .LVU25
  82 002a 40F2F453 		movw	r3, #1524
  83 002e 4361     		str	r3, [r0, #20]
  79:Core/Src/eth.c **** 
  80:Core/Src/eth.c ****   /* USER CODE BEGIN MACADDRESS */
  81:Core/Src/eth.c **** 
  82:Core/Src/eth.c ****   /* USER CODE END MACADDRESS */
  83:Core/Src/eth.c **** 
  84:Core/Src/eth.c ****   if (HAL_ETH_Init(&heth) != HAL_OK)
  84              		.loc 1 84 3 is_stmt 1 view .LVU26
  85              		.loc 1 84 7 is_stmt 0 view .LVU27
  86 0030 FFF7FEFF 		bl	HAL_ETH_Init
  87              	.LVL0:
  88              		.loc 1 84 6 view .LVU28
ARM GAS  /tmp/ccHYRCSr.s 			page 4


  89 0034 60B9     		cbnz	r0, .L4
  90              	.L2:
  85:Core/Src/eth.c ****   {
  86:Core/Src/eth.c ****     Error_Handler();
  87:Core/Src/eth.c ****   }
  88:Core/Src/eth.c **** 
  89:Core/Src/eth.c ****   memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
  91              		.loc 1 89 3 is_stmt 1 view .LVU29
  92 0036 0D4C     		ldr	r4, .L5+20
  93 0038 3022     		movs	r2, #48
  94 003a 0021     		movs	r1, #0
  95 003c 2046     		mov	r0, r4
  96 003e FFF7FEFF 		bl	memset
  97              	.LVL1:
  90:Core/Src/eth.c ****   TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
  98              		.loc 1 90 3 view .LVU30
  99              		.loc 1 90 23 is_stmt 0 view .LVU31
 100 0042 2123     		movs	r3, #33
 101 0044 44F8043C 		str	r3, [r4, #-4]
  91:Core/Src/eth.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 102              		.loc 1 91 3 is_stmt 1 view .LVU32
 103              		.loc 1 91 25 is_stmt 0 view .LVU33
 104 0048 4FF44033 		mov	r3, #196608
 105 004c 2361     		str	r3, [r4, #16]
  92:Core/Src/eth.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 106              		.loc 1 92 3 is_stmt 1 view .LVU34
  93:Core/Src/eth.c ****   /* USER CODE BEGIN ETH_Init 2 */
  94:Core/Src/eth.c **** 
  95:Core/Src/eth.c ****   /* USER CODE END ETH_Init 2 */
  96:Core/Src/eth.c **** 
  97:Core/Src/eth.c **** }
 107              		.loc 1 97 1 is_stmt 0 view .LVU35
 108 004e 10BD     		pop	{r4, pc}
 109              	.L4:
  86:Core/Src/eth.c ****   }
 110              		.loc 1 86 5 is_stmt 1 view .LVU36
 111 0050 FFF7FEFF 		bl	Error_Handler
 112              	.LVL2:
 113 0054 EFE7     		b	.L2
 114              	.L6:
 115 0056 00BF     		.align	2
 116              	.L5:
 117 0058 00000000 		.word	heth
 118 005c 00800240 		.word	1073905664
 119 0060 00000000 		.word	.LANCHOR0
 120 0064 00000000 		.word	.LANCHOR1
 121 0068 00000000 		.word	.LANCHOR2
 122 006c 04000000 		.word	TxConfig+4
 123              		.cfi_endproc
 124              	.LFE144:
 126              		.section	.text.HAL_ETH_MspInit,"ax",%progbits
 127              		.align	1
 128              		.global	HAL_ETH_MspInit
 129              		.syntax unified
 130              		.thumb
 131              		.thumb_func
 132              		.fpu fpv5-d16
ARM GAS  /tmp/ccHYRCSr.s 			page 5


 134              	HAL_ETH_MspInit:
 135              	.LVL3:
 136              	.LFB145:
  98:Core/Src/eth.c **** 
  99:Core/Src/eth.c **** void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
 100:Core/Src/eth.c **** {
 137              		.loc 1 100 1 view -0
 138              		.cfi_startproc
 139              		@ args = 0, pretend = 0, frame = 48
 140              		@ frame_needed = 0, uses_anonymous_args = 0
 141              		.loc 1 100 1 is_stmt 0 view .LVU38
 142 0000 70B5     		push	{r4, r5, r6, lr}
 143              	.LCFI1:
 144              		.cfi_def_cfa_offset 16
 145              		.cfi_offset 4, -16
 146              		.cfi_offset 5, -12
 147              		.cfi_offset 6, -8
 148              		.cfi_offset 14, -4
 149 0002 8CB0     		sub	sp, sp, #48
 150              	.LCFI2:
 151              		.cfi_def_cfa_offset 64
 101:Core/Src/eth.c **** 
 102:Core/Src/eth.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 152              		.loc 1 102 3 is_stmt 1 view .LVU39
 153              		.loc 1 102 20 is_stmt 0 view .LVU40
 154 0004 0023     		movs	r3, #0
 155 0006 0793     		str	r3, [sp, #28]
 156 0008 0893     		str	r3, [sp, #32]
 157 000a 0993     		str	r3, [sp, #36]
 158 000c 0A93     		str	r3, [sp, #40]
 159 000e 0B93     		str	r3, [sp, #44]
 103:Core/Src/eth.c ****   if(ethHandle->Instance==ETH)
 160              		.loc 1 103 3 is_stmt 1 view .LVU41
 161              		.loc 1 103 15 is_stmt 0 view .LVU42
 162 0010 0268     		ldr	r2, [r0]
 163              		.loc 1 103 5 view .LVU43
 164 0012 444B     		ldr	r3, .L11
 165 0014 9A42     		cmp	r2, r3
 166 0016 01D0     		beq	.L10
 167              	.LVL4:
 168              	.L7:
 104:Core/Src/eth.c ****   {
 105:Core/Src/eth.c ****   /* USER CODE BEGIN ETH_MspInit 0 */
 106:Core/Src/eth.c **** 
 107:Core/Src/eth.c ****   /* USER CODE END ETH_MspInit 0 */
 108:Core/Src/eth.c ****     /* ETH clock enable */
 109:Core/Src/eth.c ****     __HAL_RCC_ETH1MAC_CLK_ENABLE();
 110:Core/Src/eth.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 111:Core/Src/eth.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 112:Core/Src/eth.c **** 
 113:Core/Src/eth.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 114:Core/Src/eth.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 115:Core/Src/eth.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 116:Core/Src/eth.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 117:Core/Src/eth.c ****     /**ETH GPIO Configuration
 118:Core/Src/eth.c ****     PC1     ------> ETH_MDC
 119:Core/Src/eth.c ****     PA1     ------> ETH_REF_CLK
ARM GAS  /tmp/ccHYRCSr.s 			page 6


 120:Core/Src/eth.c ****     PA2     ------> ETH_MDIO
 121:Core/Src/eth.c ****     PA7     ------> ETH_CRS_DV
 122:Core/Src/eth.c ****     PC4     ------> ETH_RXD0
 123:Core/Src/eth.c ****     PC5     ------> ETH_RXD1
 124:Core/Src/eth.c ****     PB13     ------> ETH_TXD1
 125:Core/Src/eth.c ****     PG11     ------> ETH_TX_EN
 126:Core/Src/eth.c ****     PG13     ------> ETH_TXD0
 127:Core/Src/eth.c ****     */
 128:Core/Src/eth.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 129:Core/Src/eth.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 130:Core/Src/eth.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 131:Core/Src/eth.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 132:Core/Src/eth.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 133:Core/Src/eth.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 134:Core/Src/eth.c **** 
 135:Core/Src/eth.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 136:Core/Src/eth.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 137:Core/Src/eth.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 138:Core/Src/eth.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 139:Core/Src/eth.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 140:Core/Src/eth.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 141:Core/Src/eth.c **** 
 142:Core/Src/eth.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13;
 143:Core/Src/eth.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 144:Core/Src/eth.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 145:Core/Src/eth.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 146:Core/Src/eth.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 147:Core/Src/eth.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 148:Core/Src/eth.c **** 
 149:Core/Src/eth.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 150:Core/Src/eth.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 151:Core/Src/eth.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 152:Core/Src/eth.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 153:Core/Src/eth.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 154:Core/Src/eth.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 155:Core/Src/eth.c **** 
 156:Core/Src/eth.c ****   /* USER CODE BEGIN ETH_MspInit 1 */
 157:Core/Src/eth.c **** 
 158:Core/Src/eth.c ****   /* USER CODE END ETH_MspInit 1 */
 159:Core/Src/eth.c ****   }
 160:Core/Src/eth.c **** }
 169              		.loc 1 160 1 view .LVU44
 170 0018 0CB0     		add	sp, sp, #48
 171              	.LCFI3:
 172              		.cfi_remember_state
 173              		.cfi_def_cfa_offset 16
 174              		@ sp needed
 175 001a 70BD     		pop	{r4, r5, r6, pc}
 176              	.LVL5:
 177              	.L10:
 178              	.LCFI4:
 179              		.cfi_restore_state
 109:Core/Src/eth.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 180              		.loc 1 109 5 is_stmt 1 view .LVU45
 181              	.LBB2:
 109:Core/Src/eth.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 182              		.loc 1 109 5 view .LVU46
ARM GAS  /tmp/ccHYRCSr.s 			page 7


 109:Core/Src/eth.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 183              		.loc 1 109 5 view .LVU47
 184 001c 424B     		ldr	r3, .L11+4
 185 001e D3F8D820 		ldr	r2, [r3, #216]
 186 0022 42F40042 		orr	r2, r2, #32768
 187 0026 C3F8D820 		str	r2, [r3, #216]
 109:Core/Src/eth.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 188              		.loc 1 109 5 view .LVU48
 189 002a D3F8D820 		ldr	r2, [r3, #216]
 190 002e 02F40042 		and	r2, r2, #32768
 191 0032 0092     		str	r2, [sp]
 109:Core/Src/eth.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 192              		.loc 1 109 5 view .LVU49
 193 0034 009A     		ldr	r2, [sp]
 194              	.LBE2:
 109:Core/Src/eth.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 195              		.loc 1 109 5 view .LVU50
 110:Core/Src/eth.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 196              		.loc 1 110 5 view .LVU51
 197              	.LBB3:
 110:Core/Src/eth.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 198              		.loc 1 110 5 view .LVU52
 110:Core/Src/eth.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 199              		.loc 1 110 5 view .LVU53
 200 0036 D3F8D820 		ldr	r2, [r3, #216]
 201 003a 42F48032 		orr	r2, r2, #65536
 202 003e C3F8D820 		str	r2, [r3, #216]
 110:Core/Src/eth.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 203              		.loc 1 110 5 view .LVU54
 204 0042 D3F8D820 		ldr	r2, [r3, #216]
 205 0046 02F48032 		and	r2, r2, #65536
 206 004a 0192     		str	r2, [sp, #4]
 110:Core/Src/eth.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 207              		.loc 1 110 5 view .LVU55
 208 004c 019A     		ldr	r2, [sp, #4]
 209              	.LBE3:
 110:Core/Src/eth.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 210              		.loc 1 110 5 view .LVU56
 111:Core/Src/eth.c **** 
 211              		.loc 1 111 5 view .LVU57
 212              	.LBB4:
 111:Core/Src/eth.c **** 
 213              		.loc 1 111 5 view .LVU58
 111:Core/Src/eth.c **** 
 214              		.loc 1 111 5 view .LVU59
 215 004e D3F8D820 		ldr	r2, [r3, #216]
 216 0052 42F40032 		orr	r2, r2, #131072
 217 0056 C3F8D820 		str	r2, [r3, #216]
 111:Core/Src/eth.c **** 
 218              		.loc 1 111 5 view .LVU60
 219 005a D3F8D820 		ldr	r2, [r3, #216]
 220 005e 02F40032 		and	r2, r2, #131072
 221 0062 0292     		str	r2, [sp, #8]
 111:Core/Src/eth.c **** 
 222              		.loc 1 111 5 view .LVU61
 223 0064 029A     		ldr	r2, [sp, #8]
 224              	.LBE4:
ARM GAS  /tmp/ccHYRCSr.s 			page 8


 111:Core/Src/eth.c **** 
 225              		.loc 1 111 5 view .LVU62
 113:Core/Src/eth.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 226              		.loc 1 113 5 view .LVU63
 227              	.LBB5:
 113:Core/Src/eth.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 228              		.loc 1 113 5 view .LVU64
 113:Core/Src/eth.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 229              		.loc 1 113 5 view .LVU65
 230 0066 D3F8E020 		ldr	r2, [r3, #224]
 231 006a 42F00402 		orr	r2, r2, #4
 232 006e C3F8E020 		str	r2, [r3, #224]
 113:Core/Src/eth.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 233              		.loc 1 113 5 view .LVU66
 234 0072 D3F8E020 		ldr	r2, [r3, #224]
 235 0076 02F00402 		and	r2, r2, #4
 236 007a 0392     		str	r2, [sp, #12]
 113:Core/Src/eth.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 237              		.loc 1 113 5 view .LVU67
 238 007c 039A     		ldr	r2, [sp, #12]
 239              	.LBE5:
 113:Core/Src/eth.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 240              		.loc 1 113 5 view .LVU68
 114:Core/Src/eth.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 241              		.loc 1 114 5 view .LVU69
 242              	.LBB6:
 114:Core/Src/eth.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 243              		.loc 1 114 5 view .LVU70
 114:Core/Src/eth.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 244              		.loc 1 114 5 view .LVU71
 245 007e D3F8E020 		ldr	r2, [r3, #224]
 246 0082 42F00102 		orr	r2, r2, #1
 247 0086 C3F8E020 		str	r2, [r3, #224]
 114:Core/Src/eth.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 248              		.loc 1 114 5 view .LVU72
 249 008a D3F8E020 		ldr	r2, [r3, #224]
 250 008e 02F00102 		and	r2, r2, #1
 251 0092 0492     		str	r2, [sp, #16]
 114:Core/Src/eth.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 252              		.loc 1 114 5 view .LVU73
 253 0094 049A     		ldr	r2, [sp, #16]
 254              	.LBE6:
 114:Core/Src/eth.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 255              		.loc 1 114 5 view .LVU74
 115:Core/Src/eth.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 256              		.loc 1 115 5 view .LVU75
 257              	.LBB7:
 115:Core/Src/eth.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 258              		.loc 1 115 5 view .LVU76
 115:Core/Src/eth.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 259              		.loc 1 115 5 view .LVU77
 260 0096 D3F8E020 		ldr	r2, [r3, #224]
 261 009a 42F00202 		orr	r2, r2, #2
 262 009e C3F8E020 		str	r2, [r3, #224]
 115:Core/Src/eth.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 263              		.loc 1 115 5 view .LVU78
 264 00a2 D3F8E020 		ldr	r2, [r3, #224]
ARM GAS  /tmp/ccHYRCSr.s 			page 9


 265 00a6 02F00202 		and	r2, r2, #2
 266 00aa 0592     		str	r2, [sp, #20]
 115:Core/Src/eth.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 267              		.loc 1 115 5 view .LVU79
 268 00ac 059A     		ldr	r2, [sp, #20]
 269              	.LBE7:
 115:Core/Src/eth.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 270              		.loc 1 115 5 view .LVU80
 116:Core/Src/eth.c ****     /**ETH GPIO Configuration
 271              		.loc 1 116 5 view .LVU81
 272              	.LBB8:
 116:Core/Src/eth.c ****     /**ETH GPIO Configuration
 273              		.loc 1 116 5 view .LVU82
 116:Core/Src/eth.c ****     /**ETH GPIO Configuration
 274              		.loc 1 116 5 view .LVU83
 275 00ae D3F8E020 		ldr	r2, [r3, #224]
 276 00b2 42F04002 		orr	r2, r2, #64
 277 00b6 C3F8E020 		str	r2, [r3, #224]
 116:Core/Src/eth.c ****     /**ETH GPIO Configuration
 278              		.loc 1 116 5 view .LVU84
 279 00ba D3F8E030 		ldr	r3, [r3, #224]
 280 00be 03F04003 		and	r3, r3, #64
 281 00c2 0693     		str	r3, [sp, #24]
 116:Core/Src/eth.c ****     /**ETH GPIO Configuration
 282              		.loc 1 116 5 view .LVU85
 283 00c4 069B     		ldr	r3, [sp, #24]
 284              	.LBE8:
 116:Core/Src/eth.c ****     /**ETH GPIO Configuration
 285              		.loc 1 116 5 view .LVU86
 128:Core/Src/eth.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 286              		.loc 1 128 5 view .LVU87
 128:Core/Src/eth.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 287              		.loc 1 128 25 is_stmt 0 view .LVU88
 288 00c6 3223     		movs	r3, #50
 289 00c8 0793     		str	r3, [sp, #28]
 129:Core/Src/eth.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 290              		.loc 1 129 5 is_stmt 1 view .LVU89
 129:Core/Src/eth.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 291              		.loc 1 129 26 is_stmt 0 view .LVU90
 292 00ca 0226     		movs	r6, #2
 293 00cc 0896     		str	r6, [sp, #32]
 130:Core/Src/eth.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 294              		.loc 1 130 5 is_stmt 1 view .LVU91
 130:Core/Src/eth.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 295              		.loc 1 130 26 is_stmt 0 view .LVU92
 296 00ce 0024     		movs	r4, #0
 297 00d0 0994     		str	r4, [sp, #36]
 131:Core/Src/eth.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 298              		.loc 1 131 5 is_stmt 1 view .LVU93
 131:Core/Src/eth.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 299              		.loc 1 131 27 is_stmt 0 view .LVU94
 300 00d2 0A94     		str	r4, [sp, #40]
 132:Core/Src/eth.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 301              		.loc 1 132 5 is_stmt 1 view .LVU95
 132:Core/Src/eth.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 302              		.loc 1 132 31 is_stmt 0 view .LVU96
 303 00d4 0B25     		movs	r5, #11
ARM GAS  /tmp/ccHYRCSr.s 			page 10


 304 00d6 0B95     		str	r5, [sp, #44]
 133:Core/Src/eth.c **** 
 305              		.loc 1 133 5 is_stmt 1 view .LVU97
 306 00d8 07A9     		add	r1, sp, #28
 307 00da 1448     		ldr	r0, .L11+8
 308              	.LVL6:
 133:Core/Src/eth.c **** 
 309              		.loc 1 133 5 is_stmt 0 view .LVU98
 310 00dc FFF7FEFF 		bl	HAL_GPIO_Init
 311              	.LVL7:
 135:Core/Src/eth.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 312              		.loc 1 135 5 is_stmt 1 view .LVU99
 135:Core/Src/eth.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 313              		.loc 1 135 25 is_stmt 0 view .LVU100
 314 00e0 8623     		movs	r3, #134
 315 00e2 0793     		str	r3, [sp, #28]
 136:Core/Src/eth.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 316              		.loc 1 136 5 is_stmt 1 view .LVU101
 136:Core/Src/eth.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 317              		.loc 1 136 26 is_stmt 0 view .LVU102
 318 00e4 0896     		str	r6, [sp, #32]
 137:Core/Src/eth.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 319              		.loc 1 137 5 is_stmt 1 view .LVU103
 137:Core/Src/eth.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 320              		.loc 1 137 26 is_stmt 0 view .LVU104
 321 00e6 0994     		str	r4, [sp, #36]
 138:Core/Src/eth.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 322              		.loc 1 138 5 is_stmt 1 view .LVU105
 138:Core/Src/eth.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 323              		.loc 1 138 27 is_stmt 0 view .LVU106
 324 00e8 0A94     		str	r4, [sp, #40]
 139:Core/Src/eth.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 325              		.loc 1 139 5 is_stmt 1 view .LVU107
 139:Core/Src/eth.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 326              		.loc 1 139 31 is_stmt 0 view .LVU108
 327 00ea 0B95     		str	r5, [sp, #44]
 140:Core/Src/eth.c **** 
 328              		.loc 1 140 5 is_stmt 1 view .LVU109
 329 00ec 07A9     		add	r1, sp, #28
 330 00ee 1048     		ldr	r0, .L11+12
 331 00f0 FFF7FEFF 		bl	HAL_GPIO_Init
 332              	.LVL8:
 142:Core/Src/eth.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 333              		.loc 1 142 5 view .LVU110
 142:Core/Src/eth.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 334              		.loc 1 142 25 is_stmt 0 view .LVU111
 335 00f4 4FF40053 		mov	r3, #8192
 336 00f8 0793     		str	r3, [sp, #28]
 143:Core/Src/eth.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 337              		.loc 1 143 5 is_stmt 1 view .LVU112
 143:Core/Src/eth.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 338              		.loc 1 143 26 is_stmt 0 view .LVU113
 339 00fa 0896     		str	r6, [sp, #32]
 144:Core/Src/eth.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 340              		.loc 1 144 5 is_stmt 1 view .LVU114
 144:Core/Src/eth.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 341              		.loc 1 144 26 is_stmt 0 view .LVU115
ARM GAS  /tmp/ccHYRCSr.s 			page 11


 342 00fc 0994     		str	r4, [sp, #36]
 145:Core/Src/eth.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 343              		.loc 1 145 5 is_stmt 1 view .LVU116
 145:Core/Src/eth.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 344              		.loc 1 145 27 is_stmt 0 view .LVU117
 345 00fe 0A94     		str	r4, [sp, #40]
 146:Core/Src/eth.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 346              		.loc 1 146 5 is_stmt 1 view .LVU118
 146:Core/Src/eth.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 347              		.loc 1 146 31 is_stmt 0 view .LVU119
 348 0100 0B95     		str	r5, [sp, #44]
 147:Core/Src/eth.c **** 
 349              		.loc 1 147 5 is_stmt 1 view .LVU120
 350 0102 07A9     		add	r1, sp, #28
 351 0104 0B48     		ldr	r0, .L11+16
 352 0106 FFF7FEFF 		bl	HAL_GPIO_Init
 353              	.LVL9:
 149:Core/Src/eth.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 354              		.loc 1 149 5 view .LVU121
 149:Core/Src/eth.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 355              		.loc 1 149 25 is_stmt 0 view .LVU122
 356 010a 4FF42053 		mov	r3, #10240
 357 010e 0793     		str	r3, [sp, #28]
 150:Core/Src/eth.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 358              		.loc 1 150 5 is_stmt 1 view .LVU123
 150:Core/Src/eth.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 359              		.loc 1 150 26 is_stmt 0 view .LVU124
 360 0110 0896     		str	r6, [sp, #32]
 151:Core/Src/eth.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 361              		.loc 1 151 5 is_stmt 1 view .LVU125
 151:Core/Src/eth.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 362              		.loc 1 151 26 is_stmt 0 view .LVU126
 363 0112 0994     		str	r4, [sp, #36]
 152:Core/Src/eth.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 364              		.loc 1 152 5 is_stmt 1 view .LVU127
 152:Core/Src/eth.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 365              		.loc 1 152 27 is_stmt 0 view .LVU128
 366 0114 0A94     		str	r4, [sp, #40]
 153:Core/Src/eth.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 367              		.loc 1 153 5 is_stmt 1 view .LVU129
 153:Core/Src/eth.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 368              		.loc 1 153 31 is_stmt 0 view .LVU130
 369 0116 0B95     		str	r5, [sp, #44]
 154:Core/Src/eth.c **** 
 370              		.loc 1 154 5 is_stmt 1 view .LVU131
 371 0118 07A9     		add	r1, sp, #28
 372 011a 0748     		ldr	r0, .L11+20
 373 011c FFF7FEFF 		bl	HAL_GPIO_Init
 374              	.LVL10:
 375              		.loc 1 160 1 is_stmt 0 view .LVU132
 376 0120 7AE7     		b	.L7
 377              	.L12:
 378 0122 00BF     		.align	2
 379              	.L11:
 380 0124 00800240 		.word	1073905664
 381 0128 00440258 		.word	1476543488
 382 012c 00080258 		.word	1476528128
ARM GAS  /tmp/ccHYRCSr.s 			page 12


 383 0130 00000258 		.word	1476526080
 384 0134 00040258 		.word	1476527104
 385 0138 00180258 		.word	1476532224
 386              		.cfi_endproc
 387              	.LFE145:
 389              		.section	.text.HAL_ETH_MspDeInit,"ax",%progbits
 390              		.align	1
 391              		.global	HAL_ETH_MspDeInit
 392              		.syntax unified
 393              		.thumb
 394              		.thumb_func
 395              		.fpu fpv5-d16
 397              	HAL_ETH_MspDeInit:
 398              	.LVL11:
 399              	.LFB146:
 161:Core/Src/eth.c **** 
 162:Core/Src/eth.c **** void HAL_ETH_MspDeInit(ETH_HandleTypeDef* ethHandle)
 163:Core/Src/eth.c **** {
 400              		.loc 1 163 1 is_stmt 1 view -0
 401              		.cfi_startproc
 402              		@ args = 0, pretend = 0, frame = 0
 403              		@ frame_needed = 0, uses_anonymous_args = 0
 404              		.loc 1 163 1 is_stmt 0 view .LVU134
 405 0000 08B5     		push	{r3, lr}
 406              	.LCFI5:
 407              		.cfi_def_cfa_offset 8
 408              		.cfi_offset 3, -8
 409              		.cfi_offset 14, -4
 164:Core/Src/eth.c **** 
 165:Core/Src/eth.c ****   if(ethHandle->Instance==ETH)
 410              		.loc 1 165 3 is_stmt 1 view .LVU135
 411              		.loc 1 165 15 is_stmt 0 view .LVU136
 412 0002 0268     		ldr	r2, [r0]
 413              		.loc 1 165 5 view .LVU137
 414 0004 144B     		ldr	r3, .L17
 415 0006 9A42     		cmp	r2, r3
 416 0008 00D0     		beq	.L16
 417              	.LVL12:
 418              	.L13:
 166:Core/Src/eth.c ****   {
 167:Core/Src/eth.c ****   /* USER CODE BEGIN ETH_MspDeInit 0 */
 168:Core/Src/eth.c **** 
 169:Core/Src/eth.c ****   /* USER CODE END ETH_MspDeInit 0 */
 170:Core/Src/eth.c ****     /* Peripheral clock disable */
 171:Core/Src/eth.c ****     __HAL_RCC_ETH1MAC_CLK_DISABLE();
 172:Core/Src/eth.c ****     __HAL_RCC_ETH1TX_CLK_DISABLE();
 173:Core/Src/eth.c ****     __HAL_RCC_ETH1RX_CLK_DISABLE();
 174:Core/Src/eth.c **** 
 175:Core/Src/eth.c ****     /**ETH GPIO Configuration
 176:Core/Src/eth.c ****     PC1     ------> ETH_MDC
 177:Core/Src/eth.c ****     PA1     ------> ETH_REF_CLK
 178:Core/Src/eth.c ****     PA2     ------> ETH_MDIO
 179:Core/Src/eth.c ****     PA7     ------> ETH_CRS_DV
 180:Core/Src/eth.c ****     PC4     ------> ETH_RXD0
 181:Core/Src/eth.c ****     PC5     ------> ETH_RXD1
 182:Core/Src/eth.c ****     PB13     ------> ETH_TXD1
 183:Core/Src/eth.c ****     PG11     ------> ETH_TX_EN
ARM GAS  /tmp/ccHYRCSr.s 			page 13


 184:Core/Src/eth.c ****     PG13     ------> ETH_TXD0
 185:Core/Src/eth.c ****     */
 186:Core/Src/eth.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5);
 187:Core/Src/eth.c **** 
 188:Core/Src/eth.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7);
 189:Core/Src/eth.c **** 
 190:Core/Src/eth.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13);
 191:Core/Src/eth.c **** 
 192:Core/Src/eth.c ****     HAL_GPIO_DeInit(GPIOG, GPIO_PIN_11|GPIO_PIN_13);
 193:Core/Src/eth.c **** 
 194:Core/Src/eth.c ****   /* USER CODE BEGIN ETH_MspDeInit 1 */
 195:Core/Src/eth.c **** 
 196:Core/Src/eth.c ****   /* USER CODE END ETH_MspDeInit 1 */
 197:Core/Src/eth.c ****   }
 198:Core/Src/eth.c **** }
 419              		.loc 1 198 1 view .LVU138
 420 000a 08BD     		pop	{r3, pc}
 421              	.LVL13:
 422              	.L16:
 171:Core/Src/eth.c ****     __HAL_RCC_ETH1TX_CLK_DISABLE();
 423              		.loc 1 171 5 is_stmt 1 view .LVU139
 424 000c 134B     		ldr	r3, .L17+4
 425 000e D3F8D820 		ldr	r2, [r3, #216]
 426 0012 22F40042 		bic	r2, r2, #32768
 427 0016 C3F8D820 		str	r2, [r3, #216]
 172:Core/Src/eth.c ****     __HAL_RCC_ETH1RX_CLK_DISABLE();
 428              		.loc 1 172 5 view .LVU140
 429 001a D3F8D820 		ldr	r2, [r3, #216]
 430 001e 22F48032 		bic	r2, r2, #65536
 431 0022 C3F8D820 		str	r2, [r3, #216]
 173:Core/Src/eth.c **** 
 432              		.loc 1 173 5 view .LVU141
 433 0026 D3F8D820 		ldr	r2, [r3, #216]
 434 002a 22F40032 		bic	r2, r2, #131072
 435 002e C3F8D820 		str	r2, [r3, #216]
 186:Core/Src/eth.c **** 
 436              		.loc 1 186 5 view .LVU142
 437 0032 3221     		movs	r1, #50
 438 0034 0A48     		ldr	r0, .L17+8
 439              	.LVL14:
 186:Core/Src/eth.c **** 
 440              		.loc 1 186 5 is_stmt 0 view .LVU143
 441 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 442              	.LVL15:
 188:Core/Src/eth.c **** 
 443              		.loc 1 188 5 is_stmt 1 view .LVU144
 444 003a 8621     		movs	r1, #134
 445 003c 0948     		ldr	r0, .L17+12
 446 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 447              	.LVL16:
 190:Core/Src/eth.c **** 
 448              		.loc 1 190 5 view .LVU145
 449 0042 4FF40051 		mov	r1, #8192
 450 0046 0848     		ldr	r0, .L17+16
 451 0048 FFF7FEFF 		bl	HAL_GPIO_DeInit
 452              	.LVL17:
 192:Core/Src/eth.c **** 
ARM GAS  /tmp/ccHYRCSr.s 			page 14


 453              		.loc 1 192 5 view .LVU146
 454 004c 4FF42051 		mov	r1, #10240
 455 0050 0648     		ldr	r0, .L17+20
 456 0052 FFF7FEFF 		bl	HAL_GPIO_DeInit
 457              	.LVL18:
 458              		.loc 1 198 1 is_stmt 0 view .LVU147
 459 0056 D8E7     		b	.L13
 460              	.L18:
 461              		.align	2
 462              	.L17:
 463 0058 00800240 		.word	1073905664
 464 005c 00440258 		.word	1476543488
 465 0060 00080258 		.word	1476528128
 466 0064 00000258 		.word	1476526080
 467 0068 00040258 		.word	1476527104
 468 006c 00180258 		.word	1476532224
 469              		.cfi_endproc
 470              	.LFE146:
 472              		.comm	heth,136,4
 473              		.comm	TxConfig,52,4
 474              		.global	Rx_Buff
 475              		.global	DMATxDscrTab
 476              		.global	DMARxDscrTab
 477              		.section	.RxArraySection,"aw"
 478              		.align	2
 481              	Rx_Buff:
 482 0000 00000000 		.space	6112
 482      00000000 
 482      00000000 
 482      00000000 
 482      00000000 
 483              		.section	.RxDecripSection,"aw"
 484              		.align	2
 485              		.set	.LANCHOR2,. + 0
 488              	DMARxDscrTab:
 489 0000 00000000 		.space	96
 489      00000000 
 489      00000000 
 489      00000000 
 489      00000000 
 490              		.section	.TxDecripSection,"aw"
 491              		.align	2
 492              		.set	.LANCHOR1,. + 0
 495              	DMATxDscrTab:
 496 0000 00000000 		.space	96
 496      00000000 
 496      00000000 
 496      00000000 
 496      00000000 
 497              		.section	.bss.MACAddr.12212,"aw",%nobits
 498              		.align	2
 499              		.set	.LANCHOR0,. + 0
 502              	MACAddr.12212:
 503 0000 00000000 		.space	6
 503      0000
 504              		.text
 505              	.Letext0:
ARM GAS  /tmp/ccHYRCSr.s 			page 15


 506              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 507              		.file 3 "Drivers/CMSIS/Include/core_cm7.h"
 508              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 509              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 510              		.file 6 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 511              		.file 7 "/usr/include/newlib/sys/_types.h"
 512              		.file 8 "/usr/include/newlib/sys/reent.h"
 513              		.file 9 "/usr/include/newlib/sys/lock.h"
 514              		.file 10 "/usr/include/newlib/math.h"
 515              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 516              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 517              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_eth.h"
 518              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h"
 519              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 520              		.file 16 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 521              		.file 17 "Core/Inc/eth.h"
 522              		.file 18 "Core/Inc/main.h"
 523              		.file 19 "<built-in>"
ARM GAS  /tmp/ccHYRCSr.s 			page 16


DEFINED SYMBOLS
                            *ABS*:0000000000000000 eth.c
     /tmp/ccHYRCSr.s:17     .text.MX_ETH_Init:0000000000000000 $t
     /tmp/ccHYRCSr.s:25     .text.MX_ETH_Init:0000000000000000 MX_ETH_Init
     /tmp/ccHYRCSr.s:117    .text.MX_ETH_Init:0000000000000058 $d
                            *COM*:0000000000000088 heth
                            *COM*:0000000000000034 TxConfig
     /tmp/ccHYRCSr.s:127    .text.HAL_ETH_MspInit:0000000000000000 $t
     /tmp/ccHYRCSr.s:134    .text.HAL_ETH_MspInit:0000000000000000 HAL_ETH_MspInit
     /tmp/ccHYRCSr.s:380    .text.HAL_ETH_MspInit:0000000000000124 $d
     /tmp/ccHYRCSr.s:390    .text.HAL_ETH_MspDeInit:0000000000000000 $t
     /tmp/ccHYRCSr.s:397    .text.HAL_ETH_MspDeInit:0000000000000000 HAL_ETH_MspDeInit
     /tmp/ccHYRCSr.s:463    .text.HAL_ETH_MspDeInit:0000000000000058 $d
     /tmp/ccHYRCSr.s:481    .RxArraySection:0000000000000000 Rx_Buff
     /tmp/ccHYRCSr.s:495    .TxDecripSection:0000000000000000 DMATxDscrTab
     /tmp/ccHYRCSr.s:488    .RxDecripSection:0000000000000000 DMARxDscrTab
     /tmp/ccHYRCSr.s:478    .RxArraySection:0000000000000000 $d
     /tmp/ccHYRCSr.s:484    .RxDecripSection:0000000000000000 $d
     /tmp/ccHYRCSr.s:491    .TxDecripSection:0000000000000000 $d
     /tmp/ccHYRCSr.s:498    .bss.MACAddr.12212:0000000000000000 $d
     /tmp/ccHYRCSr.s:502    .bss.MACAddr.12212:0000000000000000 MACAddr.12212

UNDEFINED SYMBOLS
HAL_ETH_Init
memset
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
