<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:////opt/Xilinx/14.7/ISE_DS/ISE/xbr/data/xmlReportxbr.dtd">
<document><ascFile>glib_cpld.rpt</ascFile><devFile>/opt/Xilinx/14.7/ISE_DS/ISE/xbr/data/xc2c128.chp</devFile><mfdFile>glib_cpld.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm"/><header date="10- 7-2015" design="glib_cpld" device="XC2C128" eqnType="1" pkg="VQ100" speed="-7" status="1" statusStr="Successful" swVersion="P.20131013" time=" 12:31PM" version="1.0"/><inputs id="cpld_a21_in" userloc="P43"/><inputs id="fmc_prsnt_m2c_l2_SPECSIG"/><inputs id="fmc_pg_m2c2_SPECSIG"/><inputs id="fmc_prsnt_m2c_l1_SPECSIG"/><inputs id="fmc_pg_m2c1_SPECSIG"/><inputs id="pgood_3v3" userloc="P29"/><inputs id="pgood_2v5" userloc="P28"/><inputs id="pgood_1v5" userloc="P32"/><inputs id="pgood_1v0" userloc="P30"/><inputs id="cpld_a22_in" userloc="P44"/><inputs id="fpga_program_bPIN_SPECSIG"/><inputs id="fpga_init_b" userloc="P60"/><inputs id="fpga_done" userloc="P59"/><inputs id="sw2_SPECSIG"/><inputs id="sw1_SPECSIG"/><inputs id="jtag_header_tck" userloc="P89"/><inputs id="jtag_header_tdo" userloc="P87"/><inputs id="fpga_tdo" userloc="P17"/><inputs id="jtag_header_tms" userloc="P90"/><inputs id="sram2_tdo" userloc="P50"/><inputs id="gbe_tdo" userloc="P18"/><inputs id="rtm_12v_en" userloc="P1"/><inputs id="rtm_3v3_en" userloc="P97"/><inputs id="rtm_i2c_en" userloc="P96"/><inputs id="rtm_ps" userloc="P3"/><inputs id="sram1_tdo" userloc="P55"/><inputs id="v6_cpld5_SPECSIG"/><global_inputs id="xtal_cpld" use="GCK"/><global_inputs id="mmc_low_voltage_pokGLB_SPECSIG" pinnum="GTS3" use="GTS"/><pin id="FB1_MC1_PIN13" pinnum="13" signal="timer22_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC3_PIN12" pinnum="12" signal="timer21_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC4_PIN11" pinnum="11" signal="error_check_enable" use="b_SPECSIG"/><pin id="FB1_MC5_PIN10" pinnum="10" signal="timer28_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC6_PIN9" pinnum="9" signal="timer27_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC11_PIN8" iostd="LVCMOS33" iostyle="PU" pinnum="8" signal="cpld_led1_SPECSIG" use="O"/><pin id="FB1_MC12_PIN7" pinnum="7" signal="timer26_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC13_PIN6" pinnum="6" signal="timer215_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC15_PIN4" pinnum="4" signal="fpga_init_b_r" use="b_SPECSIG"/><pin id="FB1_MC16_PIN3" iostd="LVCMOS33" iostyle="PU" pinnum="3" signal="rtm_ps" use="I"/><pin id="FB2_MC2_PIN14" iostd="LVCMOS25" iostyle="PU" pinnum="14" signal="fpga_tms" use="O"/><pin id="FB2_MC3_PIN15" iostd="LVCMOS25" iostyle="PU" pinnum="15" signal="fpga_tck" use="O"/><pin id="FB2_MC4_PIN16" iostd="LVCMOS25" iostyle="PU" pinnum="16" signal="fpga_tdi" use="O"/><pin id="FB2_MC5_PIN17" iostd="LVCMOS25" iostyle="PU" pinnum="17" signal="fpga_tdo" use="I"/><pin id="FB2_MC6_PIN18" iostd="LVCMOS25" iostyle="PU" pinnum="18" signal="gbe_tdo" use="I"/><pin id="FB2_MC11_PIN19" iostd="LVCMOS25" iostyle="PU" pinnum="19" signal="gbe_tms" use="O"/><pin id="FB2_MC13_PIN22" pinnum="22" signal="timer23_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC14_PIN23" iostd="LVCMOS25" iostyle="PU" pinnum="23" signal="gbe_tck" use="O"/><pin id="FB2_MC15_PIN24" iostd="LVCMOS25" iostyle="PU" pinnum="24" signal="gbe_tdi" use="O"/><pin id="FB2_MC16_PIN27" iostd="LVCMOS25" iostyle="PU" pinnum="27" signal="xtal_cpld" use="GCK"/><pin id="FB3_MC2_PIN2" iostd="LVCMOS33" pinnum="2" signal="mmc_low_voltage_pok" use="O"/><pin id="FB3_MC3_PIN1" iostd="LVCMOS33" iostyle="PU" pinnum="1" signal="rtm_12v_en" use="I"/><pin id="FB3_MC4_PIN99" pinnum="99"/><pin id="FB3_MC5_PIN97" iostd="LVCMOS33" iostyle="PU" pinnum="97" signal="rtm_3v3_en" use="I"/><pin id="FB3_MC6_PIN96" iostd="LVCMOS33" iostyle="PU" pinnum="96" signal="rtm_i2c_en" use="I"/><pin id="FB3_MC7_PIN95" pinnum="95"/><pin id="FB3_MC11_PIN94" pinnum="94"/><pin id="FB3_MC13_PIN93" pinnum="93"/><pin id="FB3_MC14_PIN92" pinnum="92"/><pin id="FB3_MC15_PIN91" pinnum="91"/><pin id="FB3_MC16_PIN90" iostd="LVCMOS33" iostyle="PU" pinnum="90" signal="jtag_header_tms" use="I"/><pin id="FB4_MC1_PIN28" iostd="LVCMOS25" iostyle="PU" pinnum="28" signal="pgood_2v5" use="I"/><pin id="FB4_MC4_PIN29" iostd="LVCMOS25" iostyle="PU" pinnum="29" signal="pgood_3v3" use="I"/><pin id="FB4_MC5_PIN30" iostd="LVCMOS25" iostyle="PU" pinnum="30" signal="pgood_1v0" use="I"/><pin id="FB4_MC6_PIN32" iostd="LVCMOS25" iostyle="PU" pinnum="32" signal="pgood_1v5" use="I"/><pin id="FB4_MC7_PIN33" pinnum="33"/><pin id="FB4_MC11_PIN34" iostd="LVCMOS25" iostyle="PU" pinnum="34" signal="v6_cpld3_SPECSIG" use="O"/><pin id="FB4_MC12_PIN35" iostd="LVCMOS25" iostyle="PU" pinnum="35" signal="v6_cpld5_SPECSIG" use="I"/><pin id="FB4_MC13_PIN36" pinnum="36"/><pin id="FB4_MC14_PIN37" iostd="LVCMOS25" iostyle="PU" pinnum="37" signal="v6_cpld0_SPECSIG" use="O"/><pin id="FB4_MC15_PIN39" iostd="LVCMOS25" iostyle="PU" pinnum="39" signal="v6_cpld1_SPECSIG" use="O"/><pin id="FB4_MC16_PIN40" iostd="LVCMOS25" iostyle="PU" pinnum="40" signal="v6_cpld2_SPECSIG" use="O"/><pin id="FB5_MC1_PIN65" iostd="LVCMOS33" pinnum="65" signal="fmcx_pg_c2m" use="O"/><pin id="FB5_MC2_PIN66" iostd="LVCMOS33" iostyle="PU" pinnum="66" signal="fmc_pg_m2c1_SPECSIG" use="I"/><pin id="FB5_MC3_PIN67" pinnum="67"/><pin id="FB5_MC5_PIN68" pinnum="68"/><pin id="FB5_MC7_PIN70" pinnum="70"/><pin id="FB5_MC11_PIN71" pinnum="71"/><pin id="FB5_MC12_PIN72" pinnum="72"/><pin id="FB5_MC13_PIN73" iostd="LVCMOS33" iostyle="PU" pinnum="73" signal="cpld_led2_SPECSIG" use="O"/><pin id="FB5_MC14_PIN74" pinnum="74"/><pin id="FB5_MC15_PIN76" iostd="LVCMOS33" iostyle="PU" pinnum="76" signal="cpld_led3_SPECSIG" use="O"/><pin id="FB6_MC1_PIN64" iostd="LVCMOS25" iostyle="PU" pinnum="64" signal="fmc_prsnt_m2c_l1_SPECSIG" use="I"/><pin id="FB6_MC2_PIN63" iostd="LVCMOS25" iostyle="PU" pinnum="63" signal="fmc_prsnt_m2c_l2_SPECSIG" use="I"/><pin id="FB6_MC3_PIN61" iostd="LVCMOS25" iostyle="PUOD_SPECSIG" pinnum="61" signal="fpga_program_b" use="IO_SPECSIG"/><pin id="FB6_MC4_PIN60" iostd="LVCMOS25" iostyle="PU" pinnum="60" signal="fpga_init_b" use="I"/><pin id="FB6_MC5_PIN59" iostd="LVCMOS25" iostyle="PU" pinnum="59" signal="fpga_done" use="I"/><pin id="FB6_MC6_PIN58" iostd="LVCMOS25" iostyle="PU" pinnum="58" signal="sram1_tdi" use="O"/><pin id="FB6_MC12_PIN56" iostd="LVCMOS25" iostyle="PU" pinnum="56" signal="sram1_tms" use="O"/><pin id="FB6_MC14_PIN55" iostd="LVCMOS25" iostyle="PU" pinnum="55" signal="sram1_tdo" use="I"/><pin id="FB6_MC16_PIN54" iostd="LVCMOS25" iostyle="PU" pinnum="54" signal="sram1_tck" use="O"/><pin id="FB7_MC1_PIN77" pinnum="77"/><pin id="FB7_MC2_PIN78" iostd="LVCMOS33" iostyle="PU" pinnum="78" signal="sw1_SPECSIG" use="I"/><pin id="FB7_MC4_PIN79" iostd="LVCMOS33" iostyle="PU" pinnum="79" signal="sw2_SPECSIG" use="I"/><pin id="FB7_MC5_PIN80" pinnum="80"/><pin id="FB7_MC6_PIN81" pinnum="81"/><pin id="FB7_MC11_PIN82" iostd="LVCMOS33" iostyle="PU" pinnum="82" signal="fmc_pg_m2c2_SPECSIG" use="I"/><pin id="FB7_MC13_PIN85" pinnum="85"/><pin id="FB7_MC14_PIN86" iostd="LVCMOS33" iostyle="PU" pinnum="86" signal="jtag_header_tdi" use="O"/><pin id="FB7_MC15_PIN87" iostd="LVCMOS33" iostyle="PU" pinnum="87" signal="jtag_header_tdo" use="I"/><pin id="FB7_MC16_PIN89" iostd="LVCMOS33" iostyle="PU" pinnum="89" signal="jtag_header_tck" use="I"/><pin id="FB8_MC2_PIN53" iostd="LVCMOS25" iostyle="PU" pinnum="53" signal="sram2_tdi" use="O"/><pin id="FB8_MC3_PIN52" iostd="LVCMOS25" iostyle="PU" pinnum="52" signal="sram2_tms" use="O"/><pin id="FB8_MC4_PIN50" iostd="LVCMOS25" iostyle="PU" pinnum="50" signal="sram2_tdo" use="I"/><pin id="FB8_MC6_PIN49" iostd="LVCMOS25" iostyle="PU" pinnum="49" signal="sram2_tck" use="O"/><pin id="FB8_MC12_PIN46" pinnum="46"/><pin id="FB8_MC13_PIN44" iostd="LVCMOS25" iostyle="PU" pinnum="44" signal="cpld_a22_in" use="I"/><pin id="FB8_MC14_PIN43" iostd="LVCMOS25" iostyle="PU" pinnum="43" signal="cpld_a21_in" use="I"/><pin id="FB8_MC15_PIN42" iostd="LVCMOS25" iostyle="PU" pinnum="42" signal="cpld_a22_out" use="O"/><pin id="FB8_MC16_PIN41" iostd="LVCMOS25" iostyle="PU" pinnum="41" signal="cpld_a21_out" use="O"/><pin id="FB_PIN5" pinnum="5" use="VCCAUX"/><pin id="FB_PIN20" pinnum="20" use="VCCIO-2.5"/><pin id="FB_PIN26" pinnum="26" use="VCC"/><pin id="FB_PIN38" pinnum="38" use="VCCIO-2.5"/><pin id="FB_PIN51" pinnum="51" use="VCCIO-2.5"/><pin id="FB_PIN57" pinnum="57" use="VCC"/><pin id="FB_PIN88" pinnum="88" use="VCCIO-3.3"/><pin id="FB_PIN98" pinnum="98" use="VCCIO-3.3"/><fblock id="FB1" pinUse="2"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN13" sigUse="16" signal="timer22_SPECSIG"><eq_pterm ptindx="FB1_20"/><eq_pterm ptindx="FB1_21"/><eq_pterm ptindx="FB1_22"/><eq_pterm ptindx="FB1_8"/></macrocell><macrocell id="FB1_MC2" sigUse="7" signal="timer15_SPECSIG"><eq_pterm ptindx="FB1_2"/><eq_pterm ptindx="FB1_3"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN12" sigUse="15" signal="timer21_SPECSIG"><eq_pterm ptindx="FB1_19"/><eq_pterm ptindx="FB1_18"/><eq_pterm ptindx="FB1_8"/></macrocell><macrocell id="FB1_MC4" pin="FB1_MC4_PIN11" sigUse="14" signal="error_check_enable"><eq_pterm ptindx="FB1_17"/><eq_pterm ptindx="FB1_8"/></macrocell><macrocell id="FB1_MC5" pin="FB1_MC5_PIN10" sigUse="13" signal="timer28_SPECSIG"><eq_pterm ptindx="FB1_13"/><eq_pterm ptindx="FB1_16"/><eq_pterm ptindx="FB1_14"/><eq_pterm ptindx="FB1_15"/><eq_pterm ptindx="FB1_8"/></macrocell><macrocell id="FB1_MC6" pin="FB1_MC6_PIN9" sigUse="13" signal="timer27_SPECSIG"><eq_pterm ptindx="FB1_10"/><eq_pterm ptindx="FB1_12"/><eq_pterm ptindx="FB1_11"/><eq_pterm ptindx="FB1_8"/></macrocell><macrocell id="FB1_MC7" sigUse="7" signal="timer13_SPECSIG"><eq_pterm ptindx="FB1_31"/><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_1"/></macrocell><macrocell id="FB1_MC8" sigUse="5" signal="timer14_SPECSIG"><eq_pterm ptindx="FB1_31"/></macrocell><macrocell id="FB1_MC9" sigUse="3" signal="timer12_SPECSIG"><eq_pterm ptindx="FB1_34"/></macrocell><macrocell id="FB1_MC10" sigUse="2" signal="timer11_SPECSIG"><eq_pterm ptindx="FB1_37"/></macrocell><macrocell id="FB1_MC11" pin="FB1_MC11_PIN8" sigUse="1" signal="cpld_led1_SPECSIG"><eq_pterm ptindx="FB1_40"/></macrocell><macrocell id="FB1_MC12" pin="FB1_MC12_PIN7" sigUse="13" signal="timer26_SPECSIG"><eq_pterm ptindx="FB1_9"/><eq_pterm ptindx="FB1_7"/><eq_pterm ptindx="FB1_8"/></macrocell><macrocell id="FB1_MC13" pin="FB1_MC13_PIN6" sigUse="13" signal="timer215_SPECSIG"><eq_pterm ptindx="FB1_5"/><eq_pterm ptindx="FB1_6"/></macrocell><macrocell id="FB1_MC14" sigUse="1" signal="timer10_SPECSIG"><eq_pterm ptindx="FB1_49"/></macrocell><macrocell id="FB1_MC15" pin="FB1_MC15_PIN4" sigUse="3" signal="fpga_init_b_r"><eq_pterm ptindx="FB1_52"/></macrocell><macrocell id="FB1_MC16" pin="FB1_MC16_PIN3" sigUse="8" signal="state0_SPECSIG"><eq_pterm ptindx="FB1_4"/><eq_pterm ptindx="FB1_3"/></macrocell><fbinput id="FB1_I1" signal="N_PZ_216"/><fbinput id="FB1_I2" signal="error_check_enable"/><fbinput id="FB1_I3" signal="fmcx_pg_c2m"/><fbinput id="FB1_I4" signal="fpga_init_b"/><fbinput id="FB1_I5" signal="fpga_program_b_trigger"/><fbinput id="FB1_I6" signal="state0_SPECSIG"/><fbinput id="FB1_I7" signal="sw1_SPECSIG"/><fbinput id="FB1_I8" signal="timer10_SPECSIG"/><fbinput id="FB1_I9" signal="timer11_SPECSIG"/><fbinput id="FB1_I10" signal="timer12_SPECSIG"/><fbinput id="FB1_I11" signal="timer13_SPECSIG"/><fbinput id="FB1_I12" signal="timer14_SPECSIG"/><fbinput id="FB1_I13" signal="timer15_SPECSIG"/><fbinput id="FB1_I14" signal="timer20_SPECSIG"/><fbinput id="FB1_I15" signal="timer210_SPECSIG"/><fbinput id="FB1_I16" signal="timer211_SPECSIG"/><fbinput id="FB1_I17" signal="timer212_SPECSIG"/><fbinput id="FB1_I18" signal="timer213_SPECSIG"/><fbinput id="FB1_I19" signal="timer214_SPECSIG"/><fbinput id="FB1_I20" signal="timer215_SPECSIG"/><fbinput id="FB1_I21" signal="timer21_SPECSIG"/><fbinput id="FB1_I22" signal="timer22_SPECSIG"/><fbinput id="FB1_I23" signal="timer26_SPECSIG"/><fbinput id="FB1_I24" signal="timer27_SPECSIG"/><fbinput id="FB1_I25" signal="timer28_SPECSIG"/><fbinput id="FB1_I26" signal="timer29_SPECSIG"/><PAL><pterm id="FB1_0"><signal id="state0_SPECSIG"/><signal id="timer10_SPECSIG"/><signal id="timer11_SPECSIG"/><signal id="timer12_SPECSIG"/><signal id="timer14_SPECSIG"/></pterm><pterm id="FB1_1"><signal id="state0_SPECSIG"/><signal id="timer10_SPECSIG"/><signal id="timer11_SPECSIG"/><signal id="timer12_SPECSIG"/><signal id="timer15_SPECSIG" negated="ON"/></pterm><pterm id="FB1_2"><signal id="state0_SPECSIG"/><signal id="timer10_SPECSIG"/><signal id="timer11_SPECSIG"/><signal id="timer12_SPECSIG"/><signal id="timer13_SPECSIG"/><signal id="timer14_SPECSIG"/></pterm><pterm id="FB1_3"><signal id="state0_SPECSIG"/><signal id="timer10_SPECSIG"/><signal id="timer11_SPECSIG"/><signal id="timer12_SPECSIG"/><signal id="timer13_SPECSIG" negated="ON"/><signal id="timer14_SPECSIG" negated="ON"/><signal id="timer15_SPECSIG"/></pterm><pterm id="FB1_4"><signal id="fpga_program_b_trigger"/><signal id="state0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_5"><signal id="fmcx_pg_c2m"/><signal id="fpga_program_b_trigger"/><signal id="timer215_SPECSIG"/></pterm><pterm id="FB1_6"><signal id="fmcx_pg_c2m"/><signal id="fpga_program_b_trigger"/><signal id="timer210_SPECSIG"/><signal id="timer26_SPECSIG"/><signal id="N_PZ_216"/><signal id="timer211_SPECSIG"/><signal id="timer27_SPECSIG"/><signal id="timer212_SPECSIG"/><signal id="timer28_SPECSIG"/><signal id="timer213_SPECSIG"/><signal id="timer29_SPECSIG"/><signal id="timer214_SPECSIG"/></pterm><pterm id="FB1_7"><signal id="fmcx_pg_c2m"/><signal id="fpga_program_b_trigger"/><signal id="timer26_SPECSIG" negated="ON"/><signal id="N_PZ_216"/></pterm><pterm id="FB1_8"><signal id="fmcx_pg_c2m"/><signal id="fpga_program_b_trigger"/><signal id="timer210_SPECSIG"/><signal id="timer26_SPECSIG"/><signal id="N_PZ_216"/><signal id="timer211_SPECSIG"/><signal id="timer27_SPECSIG"/><signal id="timer212_SPECSIG"/><signal id="timer28_SPECSIG"/><signal id="timer213_SPECSIG"/><signal id="timer29_SPECSIG"/><signal id="timer214_SPECSIG"/><signal id="timer215_SPECSIG"/></pterm><pterm id="FB1_9"><signal id="fmcx_pg_c2m"/><signal id="fpga_program_b_trigger"/><signal id="timer26_SPECSIG"/><signal id="N_PZ_216" negated="ON"/></pterm><pterm id="FB1_10"><signal id="fmcx_pg_c2m"/><signal id="fpga_program_b_trigger"/><signal id="timer26_SPECSIG" negated="ON"/><signal id="timer27_SPECSIG"/></pterm><pterm id="FB1_11"><signal id="fmcx_pg_c2m"/><signal id="fpga_program_b_trigger"/><signal id="timer26_SPECSIG"/><signal id="N_PZ_216"/><signal id="timer27_SPECSIG" negated="ON"/></pterm><pterm id="FB1_12"><signal id="fmcx_pg_c2m"/><signal id="fpga_program_b_trigger"/><signal id="N_PZ_216" negated="ON"/><signal id="timer27_SPECSIG"/></pterm><pterm id="FB1_13"><signal id="fmcx_pg_c2m"/><signal id="fpga_program_b_trigger"/><signal id="timer26_SPECSIG" negated="ON"/><signal id="timer28_SPECSIG"/></pterm><pterm id="FB1_14"><signal id="fmcx_pg_c2m"/><signal id="fpga_program_b_trigger"/><signal id="timer27_SPECSIG" negated="ON"/><signal id="timer28_SPECSIG"/></pterm><pterm id="FB1_15"><signal id="fmcx_pg_c2m"/><signal id="fpga_program_b_trigger"/><signal id="timer26_SPECSIG"/><signal id="N_PZ_216"/><signal id="timer27_SPECSIG"/><signal id="timer28_SPECSIG" negated="ON"/></pterm><pterm id="FB1_16"><signal id="fmcx_pg_c2m"/><signal id="fpga_program_b_trigger"/><signal id="N_PZ_216" negated="ON"/><signal id="timer28_SPECSIG"/></pterm><pterm id="FB1_17"><signal id="fmcx_pg_c2m"/><signal id="error_check_enable"/><signal id="fpga_program_b_trigger"/></pterm><pterm id="FB1_18"><signal id="fmcx_pg_c2m"/><signal id="fpga_program_b_trigger"/><signal id="timer20_SPECSIG" negated="ON"/><signal id="timer21_SPECSIG"/></pterm><pterm id="FB1_19"><signal id="fmcx_pg_c2m"/><signal id="fpga_program_b_trigger"/><signal id="timer20_SPECSIG"/><signal id="timer21_SPECSIG" negated="ON"/></pterm><pterm id="FB1_20"><signal id="fmcx_pg_c2m"/><signal id="fpga_program_b_trigger"/><signal id="timer20_SPECSIG" negated="ON"/><signal id="timer22_SPECSIG"/></pterm><pterm id="FB1_21"><signal id="fmcx_pg_c2m"/><signal id="fpga_program_b_trigger"/><signal id="timer21_SPECSIG" negated="ON"/><signal id="timer22_SPECSIG"/></pterm><pterm id="FB1_22"><signal id="fmcx_pg_c2m"/><signal id="fpga_program_b_trigger"/><signal id="timer20_SPECSIG"/><signal id="timer21_SPECSIG"/><signal id="timer22_SPECSIG" negated="ON"/></pterm><pterm id="FB1_31"><signal id="state0_SPECSIG"/><signal id="timer10_SPECSIG"/><signal id="timer11_SPECSIG"/><signal id="timer12_SPECSIG"/><signal id="timer13_SPECSIG"/></pterm><pterm id="FB1_34"><signal id="state0_SPECSIG"/><signal id="timer10_SPECSIG"/><signal id="timer11_SPECSIG"/></pterm><pterm id="FB1_37"><signal id="state0_SPECSIG"/><signal id="timer10_SPECSIG"/></pterm><pterm id="FB1_40"><signal id="sw1_SPECSIG"/></pterm><pterm id="FB1_49"><signal id="state0_SPECSIG"/></pterm><pterm id="FB1_52"><signal id="fmcx_pg_c2m"/><signal id="fpga_init_b"/><signal id="fpga_program_b_trigger"/></pterm></PAL><equation id="timer22_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB1_20"/><eq_pterm ptindx="FB1_21"/><eq_pterm ptindx="FB1_22"/><eq_pterm ptindx="FB1_8"/></d2><clk><fastsig signal="xtal_cpld"/></clk><prld ptindx="GND"/></equation><equation id="timer15_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB1_2"/><eq_pterm ptindx="FB1_3"/></d2><clk><fastsig signal="xtal_cpld"/></clk><prld ptindx="GND"/></equation><equation id="timer21_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB1_19"/><eq_pterm ptindx="FB1_18"/><eq_pterm ptindx="FB1_8"/></d2><clk><fastsig signal="xtal_cpld"/></clk><prld ptindx="GND"/></equation><equation id="error_check_enable" regUse="DFF"><d2><eq_pterm ptindx="FB1_17"/><eq_pterm ptindx="FB1_8"/></d2><clk><fastsig signal="xtal_cpld"/></clk><prld ptindx="GND"/></equation><equation id="timer28_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB1_13"/><eq_pterm ptindx="FB1_16"/><eq_pterm ptindx="FB1_14"/><eq_pterm ptindx="FB1_15"/><eq_pterm ptindx="FB1_8"/></d2><clk><fastsig signal="xtal_cpld"/></clk><prld ptindx="GND"/></equation><equation id="timer27_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB1_10"/><eq_pterm ptindx="FB1_12"/><eq_pterm ptindx="FB1_11"/><eq_pterm ptindx="FB1_8"/></d2><clk><fastsig signal="xtal_cpld"/></clk><prld ptindx="GND"/></equation><equation id="timer13_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB1_31"/><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_1"/></d2><clk><fastsig signal="xtal_cpld"/></clk><prld ptindx="GND"/></equation><equation id="timer14_SPECSIG" regUse="TFF"><d1><eq_pterm ptindx="FB1_31"/></d1><clk><fastsig signal="xtal_cpld"/></clk><prld ptindx="GND"/></equation><equation id="timer12_SPECSIG" regUse="TFF"><d1><eq_pterm ptindx="FB1_34"/></d1><clk><fastsig signal="xtal_cpld"/></clk><prld ptindx="GND"/></equation><equation id="timer11_SPECSIG" regUse="TFF"><d1><eq_pterm ptindx="FB1_37"/></d1><clk><fastsig signal="xtal_cpld"/></clk><prld ptindx="GND"/></equation><equation id="cpld_led1_SPECSIG"><d1><eq_pterm ptindx="FB1_40"/></d1><oe><fastsig signal="mmc_low_voltage_pokGLB_SPECSIG"/></oe></equation><equation id="timer26_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB1_9"/><eq_pterm ptindx="FB1_7"/><eq_pterm ptindx="FB1_8"/></d2><clk><fastsig signal="xtal_cpld"/></clk><prld ptindx="GND"/></equation><equation id="timer215_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB1_5"/><eq_pterm ptindx="FB1_6"/></d2><clk><fastsig signal="xtal_cpld"/></clk><prld ptindx="GND"/></equation><equation id="timer10_SPECSIG" regUse="TFF"><d1><eq_pterm ptindx="FB1_49"/></d1><clk><fastsig signal="xtal_cpld"/></clk><prld ptindx="GND"/></equation><equation id="fpga_init_b_r" regUse="DFF"><d1><eq_pterm ptindx="FB1_52"/></d1><clk><fastsig signal="xtal_cpld"/></clk><prld ptindx="GND"/></equation><equation id="state0_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB1_4"/><eq_pterm ptindx="FB1_3"/></d2><clk><fastsig signal="xtal_cpld"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB2" pinUse="8"><macrocell id="FB2_MC1" sigUse="12" signal="timer210_SPECSIG"><eq_pterm ptindx="FB2_34"/><eq_pterm ptindx="FB2_28"/><eq_pterm ptindx="FB2_29"/><eq_pterm ptindx="FB2_30"/><eq_pterm ptindx="FB2_31"/><eq_pterm ptindx="FB2_32"/><eq_pterm ptindx="FB2_33"/></macrocell><macrocell id="FB2_MC2" pin="FB2_MC2_PIN14" sigUse="1" signal="fpga_tms"><eq_pterm ptindx="FB2_13"/></macrocell><macrocell id="FB2_MC3" pin="FB2_MC3_PIN15" sigUse="1" signal="fpga_tck"><eq_pterm ptindx="FB2_16"/></macrocell><macrocell id="FB2_MC4" pin="FB2_MC4_PIN16" sigUse="1" signal="fpga_tdi"><eq_pterm ptindx="FB2_19"/></macrocell><macrocell id="FB2_MC5" pin="FB2_MC5_PIN17" sigUse="19" signal="timer25_SPECSIG"><eq_pterm ptindx="FB2_50"/><eq_pterm ptindx="FB2_48"/><eq_pterm ptindx="FB2_42"/></macrocell><macrocell id="FB2_MC6" pin="FB2_MC6_PIN18" sigUse="18" signal="timer24_SPECSIG"><eq_pterm ptindx="FB2_43"/><eq_pterm ptindx="FB2_44"/><eq_pterm ptindx="FB2_45"/><eq_pterm ptindx="FB2_46"/><eq_pterm ptindx="FB2_47"/><eq_pterm ptindx="FB2_42"/></macrocell><macrocell id="FB2_MC7" sigUse="12" signal="timer29_SPECSIG"><eq_pterm ptindx="FB2_22"/><eq_pterm ptindx="FB2_26"/><eq_pterm ptindx="FB2_23"/><eq_pterm ptindx="FB2_24"/><eq_pterm ptindx="FB2_27"/><eq_pterm ptindx="FB2_25"/></macrocell><macrocell id="FB2_MC8" sigUse="12" signal="timer211_SPECSIG"><eq_pterm ptindx="FB2_21"/><eq_pterm ptindx="FB2_14"/><eq_pterm ptindx="FB2_15"/><eq_pterm ptindx="FB2_17"/><eq_pterm ptindx="FB2_18"/><eq_pterm ptindx="FB2_20"/></macrocell><macrocell id="FB2_MC9" sigUse="12" signal="timer212_SPECSIG"><eq_pterm ptindx="FB2_12"/><eq_pterm ptindx="FB2_8"/><eq_pterm ptindx="FB2_9"/><eq_pterm ptindx="FB2_10"/><eq_pterm ptindx="FB2_11"/></macrocell><macrocell id="FB2_MC10" sigUse="12" signal="timer213_SPECSIG"><eq_pterm ptindx="FB2_6"/><eq_pterm ptindx="FB2_3"/><eq_pterm ptindx="FB2_4"/><eq_pterm ptindx="FB2_5"/></macrocell><macrocell id="FB2_MC11" pin="FB2_MC11_PIN19" sigUse="3" signal="gbe_tms"><eq_pterm ptindx="FB2_13"/></macrocell><macrocell id="FB2_MC12" sigUse="12" signal="timer214_SPECSIG"><eq_pterm ptindx="FB2_2"/><eq_pterm ptindx="FB2_0"/><eq_pterm ptindx="FB2_1"/></macrocell><macrocell id="FB2_MC13" pin="FB2_MC13_PIN22" sigUse="17" signal="timer23_SPECSIG"><eq_pterm ptindx="FB2_37"/><eq_pterm ptindx="FB2_38"/><eq_pterm ptindx="FB2_39"/><eq_pterm ptindx="FB2_41"/><eq_pterm ptindx="FB2_42"/></macrocell><macrocell id="FB2_MC14" pin="FB2_MC14_PIN23" sigUse="3" signal="gbe_tck"><eq_pterm ptindx="FB2_16"/></macrocell><macrocell id="FB2_MC15" pin="FB2_MC15_PIN24" sigUse="3" signal="gbe_tdi"><eq_pterm ptindx="FB2_52"/></macrocell><macrocell id="FB2_MC16" pin="FB2_MC16_PIN27" sigUse="13" signal="timer20_SPECSIG"><eq_pterm ptindx="FB2_36"/><eq_pterm ptindx="FB2_35"/></macrocell><fbinput id="FB2_I1" signal="N_PZ_216"/><fbinput id="FB2_I2" signal="N_PZ_296"/><fbinput id="FB2_I3" signal="fmcx_pg_c2m"/><fbinput id="FB2_I4" signal="fpga_program_b_trigger"/><fbinput id="FB2_I5" signal="jtag_header_tck"/><fbinput id="FB2_I6" signal="jtag_header_tdo"/><fbinput id="FB2_I7" signal="jtag_header_tms"/><fbinput id="FB2_I8" signal="mmc_low_voltage_pok"/><fbinput id="FB2_I9" signal="sram2_tdo"/><fbinput id="FB2_I10" signal="sw1_SPECSIG"/><fbinput id="FB2_I11" signal="timer20_SPECSIG"/><fbinput id="FB2_I12" signal="timer210_SPECSIG"/><fbinput id="FB2_I13" signal="timer211_SPECSIG"/><fbinput id="FB2_I14" signal="timer212_SPECSIG"/><fbinput id="FB2_I15" signal="timer213_SPECSIG"/><fbinput id="FB2_I16" signal="timer214_SPECSIG"/><fbinput id="FB2_I17" signal="timer215_SPECSIG"/><fbinput id="FB2_I18" signal="timer21_SPECSIG"/><fbinput id="FB2_I19" signal="timer22_SPECSIG"/><fbinput id="FB2_I20" signal="timer23_SPECSIG"/><fbinput id="FB2_I21" signal="timer24_SPECSIG"/><fbinput id="FB2_I22" signal="timer25_SPECSIG"/><fbinput id="FB2_I23" signal="timer26_SPECSIG"/><fbinput id="FB2_I24" signal="timer27_SPECSIG"/><fbinput id="FB2_I25" signal="timer28_SPECSIG"/><fbinput id="FB2_I26" signal="timer29_SPECSIG"/><PAL><pterm id="FB2_0"><signal id="timer210_SPECSIG"/><signal id="timer26_SPECSIG"/><signal id="N_PZ_216"/><signal id="timer211_SPECSIG"/><signal id="timer27_SPECSIG"/><signal id="timer212_SPECSIG"/><signal id="timer28_SPECSIG"/><signal id="timer213_SPECSIG"/><signal id="timer29_SPECSIG"/><signal id="N_PZ_296"/><signal id="timer214_SPECSIG" negated="ON"/></pterm><pterm id="FB2_1"><signal id="timer210_SPECSIG"/><signal id="timer26_SPECSIG"/><signal id="N_PZ_216"/><signal id="timer211_SPECSIG"/><signal id="timer27_SPECSIG"/><signal id="timer212_SPECSIG"/><signal id="timer28_SPECSIG"/><signal id="timer213_SPECSIG"/><signal id="timer29_SPECSIG"/><signal id="N_PZ_296"/><signal id="timer215_SPECSIG" negated="ON"/></pterm><pterm id="FB2_2"><signal id="N_PZ_296" negated="ON"/><signal id="timer214_SPECSIG"/></pterm><pterm id="FB2_3"><signal id="timer210_SPECSIG"/><signal id="timer26_SPECSIG"/><signal id="N_PZ_216"/><signal id="timer211_SPECSIG"/><signal id="timer27_SPECSIG"/><signal id="timer212_SPECSIG"/><signal id="timer28_SPECSIG"/><signal id="timer213_SPECSIG" negated="ON"/><signal id="timer29_SPECSIG"/><signal id="N_PZ_296"/></pterm><pterm id="FB2_4"><signal id="timer210_SPECSIG"/><signal id="timer26_SPECSIG"/><signal id="N_PZ_216"/><signal id="timer211_SPECSIG"/><signal id="timer27_SPECSIG"/><signal id="timer212_SPECSIG"/><signal id="timer28_SPECSIG"/><signal id="timer29_SPECSIG"/><signal id="N_PZ_296"/><signal id="timer214_SPECSIG" negated="ON"/></pterm><pterm id="FB2_5"><signal id="timer210_SPECSIG"/><signal id="timer26_SPECSIG"/><signal id="N_PZ_216"/><signal id="timer211_SPECSIG"/><signal id="timer27_SPECSIG"/><signal id="timer212_SPECSIG"/><signal id="timer28_SPECSIG"/><signal id="timer29_SPECSIG"/><signal id="N_PZ_296"/><signal id="timer215_SPECSIG" negated="ON"/></pterm><pterm id="FB2_6"><signal id="timer213_SPECSIG"/><signal id="N_PZ_296" negated="ON"/></pterm><pterm id="FB2_7"><signal id="sw1_SPECSIG"/><signal id="mmc_low_voltage_pok"/></pterm><pterm id="FB2_8"><signal id="timer210_SPECSIG"/><signal id="timer26_SPECSIG"/><signal id="N_PZ_216"/><signal id="timer211_SPECSIG"/><signal id="timer27_SPECSIG"/><signal id="timer212_SPECSIG" negated="ON"/><signal id="timer28_SPECSIG"/><signal id="timer29_SPECSIG"/><signal id="N_PZ_296"/></pterm><pterm id="FB2_9"><signal id="timer210_SPECSIG"/><signal id="timer26_SPECSIG"/><signal id="N_PZ_216"/><signal id="timer211_SPECSIG"/><signal id="timer27_SPECSIG"/><signal id="timer28_SPECSIG"/><signal id="timer213_SPECSIG" negated="ON"/><signal id="timer29_SPECSIG"/><signal id="N_PZ_296"/></pterm><pterm id="FB2_10"><signal id="timer210_SPECSIG"/><signal id="timer26_SPECSIG"/><signal id="N_PZ_216"/><signal id="timer211_SPECSIG"/><signal id="timer27_SPECSIG"/><signal id="timer28_SPECSIG"/><signal id="timer29_SPECSIG"/><signal id="N_PZ_296"/><signal id="timer214_SPECSIG" negated="ON"/></pterm><pterm id="FB2_11"><signal id="timer210_SPECSIG"/><signal id="timer26_SPECSIG"/><signal id="N_PZ_216"/><signal id="timer211_SPECSIG"/><signal id="timer27_SPECSIG"/><signal id="timer28_SPECSIG"/><signal id="timer29_SPECSIG"/><signal id="N_PZ_296"/><signal id="timer215_SPECSIG" negated="ON"/></pterm><pterm id="FB2_12"><signal id="timer212_SPECSIG"/><signal id="N_PZ_296" negated="ON"/></pterm><pterm id="FB2_13"><signal id="jtag_header_tms"/></pterm><pterm id="FB2_14"><signal id="timer210_SPECSIG"/><signal id="timer26_SPECSIG"/><signal id="N_PZ_216"/><signal id="timer211_SPECSIG" negated="ON"/><signal id="timer27_SPECSIG"/><signal id="timer28_SPECSIG"/><signal id="timer29_SPECSIG"/><signal id="N_PZ_296"/></pterm><pterm id="FB2_15"><signal id="timer210_SPECSIG"/><signal id="timer26_SPECSIG"/><signal id="N_PZ_216"/><signal id="timer27_SPECSIG"/><signal id="timer212_SPECSIG" negated="ON"/><signal id="timer28_SPECSIG"/><signal id="timer29_SPECSIG"/><signal id="N_PZ_296"/></pterm><pterm id="FB2_16"><signal id="jtag_header_tck"/></pterm><pterm id="FB2_17"><signal id="timer210_SPECSIG"/><signal id="timer26_SPECSIG"/><signal id="N_PZ_216"/><signal id="timer27_SPECSIG"/><signal id="timer28_SPECSIG"/><signal id="timer213_SPECSIG" negated="ON"/><signal id="timer29_SPECSIG"/><signal id="N_PZ_296"/></pterm><pterm id="FB2_18"><signal id="timer210_SPECSIG"/><signal id="timer26_SPECSIG"/><signal id="N_PZ_216"/><signal id="timer27_SPECSIG"/><signal id="timer28_SPECSIG"/><signal id="timer29_SPECSIG"/><signal id="N_PZ_296"/><signal id="timer214_SPECSIG" negated="ON"/></pterm><pterm id="FB2_19"><signal id="jtag_header_tdo"/></pterm><pterm id="FB2_20"><signal id="timer210_SPECSIG"/><signal id="timer26_SPECSIG"/><signal id="N_PZ_216"/><signal id="timer27_SPECSIG"/><signal id="timer28_SPECSIG"/><signal id="timer29_SPECSIG"/><signal id="N_PZ_296"/><signal id="timer215_SPECSIG" negated="ON"/></pterm><pterm id="FB2_21"><signal id="timer211_SPECSIG"/><signal id="N_PZ_296" negated="ON"/></pterm><pterm id="FB2_22"><signal id="timer26_SPECSIG" negated="ON"/><signal id="N_PZ_296"/></pterm><pterm id="FB2_23"><signal id="timer27_SPECSIG" negated="ON"/><signal id="N_PZ_296"/></pterm><pterm id="FB2_24"><signal id="timer28_SPECSIG" negated="ON"/><signal id="N_PZ_296"/></pterm><pterm id="FB2_25"><signal id="timer210_SPECSIG"/><signal id="timer211_SPECSIG"/><signal id="timer212_SPECSIG"/><signal id="timer213_SPECSIG"/><signal id="timer29_SPECSIG"/><signal id="N_PZ_296"/><signal id="timer214_SPECSIG"/><signal id="timer215_SPECSIG"/></pterm><pterm id="FB2_26"><signal id="N_PZ_216" negated="ON"/><signal id="N_PZ_296"/></pterm><pterm id="FB2_27"><signal id="timer29_SPECSIG" negated="ON"/><signal id="N_PZ_296" negated="ON"/></pterm><pterm id="FB2_28"><signal id="timer210_SPECSIG" negated="ON"/><signal id="timer26_SPECSIG"/><signal id="N_PZ_216"/><signal id="timer27_SPECSIG"/><signal id="timer28_SPECSIG"/><signal id="timer29_SPECSIG"/><signal id="N_PZ_296"/></pterm><pterm id="FB2_29"><signal id="timer26_SPECSIG"/><signal id="N_PZ_216"/><signal id="timer211_SPECSIG" negated="ON"/><signal id="timer27_SPECSIG"/><signal id="timer28_SPECSIG"/><signal id="timer29_SPECSIG"/><signal id="N_PZ_296"/></pterm><pterm id="FB2_30"><signal id="timer26_SPECSIG"/><signal id="N_PZ_216"/><signal id="timer27_SPECSIG"/><signal id="timer212_SPECSIG" negated="ON"/><signal id="timer28_SPECSIG"/><signal id="timer29_SPECSIG"/><signal id="N_PZ_296"/></pterm><pterm id="FB2_31"><signal id="timer26_SPECSIG"/><signal id="N_PZ_216"/><signal id="timer27_SPECSIG"/><signal id="timer28_SPECSIG"/><signal id="timer213_SPECSIG" negated="ON"/><signal id="timer29_SPECSIG"/><signal id="N_PZ_296"/></pterm><pterm id="FB2_32"><signal id="timer26_SPECSIG"/><signal id="N_PZ_216"/><signal id="timer27_SPECSIG"/><signal id="timer28_SPECSIG"/><signal id="timer29_SPECSIG"/><signal id="N_PZ_296"/><signal id="timer214_SPECSIG" negated="ON"/></pterm><pterm id="FB2_33"><signal id="timer26_SPECSIG"/><signal id="N_PZ_216"/><signal id="timer27_SPECSIG"/><signal id="timer28_SPECSIG"/><signal id="timer29_SPECSIG"/><signal id="N_PZ_296"/><signal id="timer215_SPECSIG" negated="ON"/></pterm><pterm id="FB2_34"><signal id="timer210_SPECSIG"/><signal id="N_PZ_296" negated="ON"/></pterm><pterm id="FB2_35"><signal id="timer210_SPECSIG"/><signal id="timer26_SPECSIG"/><signal id="N_PZ_216"/><signal id="timer211_SPECSIG"/><signal id="timer27_SPECSIG"/><signal id="timer212_SPECSIG"/><signal id="timer28_SPECSIG"/><signal id="timer213_SPECSIG"/><signal id="timer29_SPECSIG"/><signal id="N_PZ_296"/><signal id="timer214_SPECSIG"/><signal id="timer215_SPECSIG"/></pterm><pterm id="FB2_36"><signal id="timer20_SPECSIG" negated="ON"/><signal id="N_PZ_296" negated="ON"/></pterm><pterm id="FB2_37"><signal id="fmcx_pg_c2m"/><signal id="fpga_program_b_trigger"/><signal id="timer20_SPECSIG" negated="ON"/><signal id="timer23_SPECSIG"/></pterm><pterm id="FB2_38"><signal id="fmcx_pg_c2m"/><signal id="fpga_program_b_trigger"/><signal id="timer21_SPECSIG" negated="ON"/><signal id="timer23_SPECSIG"/></pterm><pterm id="FB2_39"><signal id="fmcx_pg_c2m"/><signal id="fpga_program_b_trigger"/><signal id="timer22_SPECSIG" negated="ON"/><signal id="timer23_SPECSIG"/></pterm><pterm id="FB2_40"><signal id="jtag_header_tms"/></pterm><pterm id="FB2_41"><signal id="fmcx_pg_c2m"/><signal id="fpga_program_b_trigger"/><signal id="timer20_SPECSIG"/><signal id="timer21_SPECSIG"/><signal id="timer22_SPECSIG"/><signal id="timer23_SPECSIG" negated="ON"/></pterm><pterm id="FB2_42"><signal id="fmcx_pg_c2m"/><signal id="fpga_program_b_trigger"/><signal id="timer210_SPECSIG"/><signal id="timer26_SPECSIG"/><signal id="N_PZ_216"/><signal id="timer211_SPECSIG"/><signal id="timer27_SPECSIG"/><signal id="timer212_SPECSIG"/><signal id="timer28_SPECSIG"/><signal id="timer213_SPECSIG"/><signal id="timer29_SPECSIG"/><signal id="timer214_SPECSIG"/><signal id="timer215_SPECSIG"/></pterm><pterm id="FB2_43"><signal id="fmcx_pg_c2m"/><signal id="fpga_program_b_trigger"/><signal id="timer20_SPECSIG" negated="ON"/><signal id="timer24_SPECSIG"/></pterm><pterm id="FB2_44"><signal id="fmcx_pg_c2m"/><signal id="fpga_program_b_trigger"/><signal id="timer21_SPECSIG" negated="ON"/><signal id="timer24_SPECSIG"/></pterm><pterm id="FB2_45"><signal id="fmcx_pg_c2m"/><signal id="fpga_program_b_trigger"/><signal id="timer22_SPECSIG" negated="ON"/><signal id="timer24_SPECSIG"/></pterm><pterm id="FB2_46"><signal id="fmcx_pg_c2m"/><signal id="fpga_program_b_trigger"/><signal id="timer23_SPECSIG" negated="ON"/><signal id="timer24_SPECSIG"/></pterm><pterm id="FB2_47"><signal id="fmcx_pg_c2m"/><signal id="fpga_program_b_trigger"/><signal id="timer20_SPECSIG"/><signal id="timer21_SPECSIG"/><signal id="timer22_SPECSIG"/><signal id="timer23_SPECSIG"/><signal id="timer24_SPECSIG" negated="ON"/></pterm><pterm id="FB2_48"><signal id="fmcx_pg_c2m"/><signal id="fpga_program_b_trigger"/><signal id="N_PZ_216" negated="ON"/><signal id="timer20_SPECSIG"/><signal id="timer21_SPECSIG"/><signal id="timer22_SPECSIG"/><signal id="timer23_SPECSIG"/><signal id="timer24_SPECSIG"/></pterm><pterm id="FB2_49"><signal id="jtag_header_tck"/></pterm><pterm id="FB2_50"><signal id="fmcx_pg_c2m"/><signal id="fpga_program_b_trigger"/><signal id="N_PZ_216" negated="ON"/><signal id="timer25_SPECSIG"/></pterm><pterm id="FB2_52"><signal id="sram2_tdo"/></pterm></PAL><bct id="FB2_bct7" use="CTE"><eq_pterm ptindx="FB2_7"/></bct><equation id="timer210_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB2_34"/><eq_pterm ptindx="FB2_28"/><eq_pterm ptindx="FB2_29"/><eq_pterm ptindx="FB2_30"/><eq_pterm ptindx="FB2_31"/><eq_pterm ptindx="FB2_32"/><eq_pterm ptindx="FB2_33"/></d2><clk><fastsig signal="xtal_cpld"/></clk><prld ptindx="GND"/></equation><equation id="fpga_tms"><d1><eq_pterm ptindx="FB2_13"/></d1><oe><fastsig signal="mmc_low_voltage_pokGLB_SPECSIG"/></oe></equation><equation id="fpga_tck"><d1><eq_pterm ptindx="FB2_16"/></d1><oe><fastsig signal="mmc_low_voltage_pokGLB_SPECSIG"/></oe></equation><equation id="fpga_tdi"><d1><eq_pterm ptindx="FB2_19"/></d1><oe><fastsig signal="mmc_low_voltage_pokGLB_SPECSIG"/></oe></equation><equation id="timer25_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB2_50"/><eq_pterm ptindx="FB2_48"/><eq_pterm ptindx="FB2_42"/></d2><clk><fastsig signal="xtal_cpld"/></clk><prld ptindx="GND"/></equation><equation id="timer24_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB2_43"/><eq_pterm ptindx="FB2_44"/><eq_pterm ptindx="FB2_45"/><eq_pterm ptindx="FB2_46"/><eq_pterm ptindx="FB2_47"/><eq_pterm ptindx="FB2_42"/></d2><clk><fastsig signal="xtal_cpld"/></clk><prld ptindx="GND"/></equation><equation id="timer29_SPECSIG" negated="ON" regUse="TFF"><d2><eq_pterm ptindx="FB2_22"/><eq_pterm ptindx="FB2_26"/><eq_pterm ptindx="FB2_23"/><eq_pterm ptindx="FB2_24"/><eq_pterm ptindx="FB2_27"/><eq_pterm ptindx="FB2_25"/></d2><clk><fastsig signal="xtal_cpld"/></clk><prld ptindx="GND"/></equation><equation id="timer211_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB2_21"/><eq_pterm ptindx="FB2_14"/><eq_pterm ptindx="FB2_15"/><eq_pterm ptindx="FB2_17"/><eq_pterm ptindx="FB2_18"/><eq_pterm ptindx="FB2_20"/></d2><clk><fastsig signal="xtal_cpld"/></clk><prld ptindx="GND"/></equation><equation id="timer212_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB2_12"/><eq_pterm ptindx="FB2_8"/><eq_pterm ptindx="FB2_9"/><eq_pterm ptindx="FB2_10"/><eq_pterm ptindx="FB2_11"/></d2><clk><fastsig signal="xtal_cpld"/></clk><prld ptindx="GND"/></equation><equation id="timer213_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB2_6"/><eq_pterm ptindx="FB2_3"/><eq_pterm ptindx="FB2_4"/><eq_pterm ptindx="FB2_5"/></d2><clk><fastsig signal="xtal_cpld"/></clk><prld ptindx="GND"/></equation><equation id="gbe_tms"><d1><eq_pterm ptindx="FB2_13"/></d1><oe><eq_pterm ptindx="FB2_7"/></oe></equation><equation id="timer214_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB2_2"/><eq_pterm ptindx="FB2_0"/><eq_pterm ptindx="FB2_1"/></d2><clk><fastsig signal="xtal_cpld"/></clk><prld ptindx="GND"/></equation><equation id="timer23_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB2_37"/><eq_pterm ptindx="FB2_38"/><eq_pterm ptindx="FB2_39"/><eq_pterm ptindx="FB2_41"/><eq_pterm ptindx="FB2_42"/></d2><clk><fastsig signal="xtal_cpld"/></clk><prld ptindx="GND"/></equation><equation id="gbe_tck"><d1><eq_pterm ptindx="FB2_16"/></d1><oe><eq_pterm ptindx="FB2_7"/></oe></equation><equation id="gbe_tdi"><d1><eq_pterm ptindx="FB2_52"/></d1><oe><eq_pterm ptindx="FB2_7"/></oe></equation><equation id="timer20_SPECSIG" negated="ON" regUse="TFF"><d2><eq_pterm ptindx="FB2_36"/><eq_pterm ptindx="FB2_35"/></d2><clk><fastsig signal="xtal_cpld"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB3" pinUse="5"><macrocell id="FB3_MC1"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN2" sigUse="5" signal="mmc_low_voltage_pok"><eq_pterm ptindx="FB3_2"/><eq_pterm ptindx="FB3_0"/><eq_pterm ptindx="FB3_1"/></macrocell><macrocell id="FB3_MC3" pin="FB3_MC3_PIN1"/><macrocell id="FB3_MC4" pin="FB3_MC4_PIN99"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN97"/><macrocell id="FB3_MC6" pin="FB3_MC6_PIN96"/><macrocell id="FB3_MC7" pin="FB3_MC7_PIN95"/><macrocell id="FB3_MC8" sigUse="6" signal="N_PZ_216"><eq_pterm ptindx="FB3_31"/></macrocell><macrocell id="FB3_MC9" sigUse="5" signal="configuration_error_latch"><eq_pterm ptindx="FB3_34"/></macrocell><macrocell id="FB3_MC10" sigUse="2" signal="fpga_done_latch"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN94"/><macrocell id="FB3_MC12" sigUse="2" signal="N_PZ_296"><eq_pterm ptindx="FB3_43"/></macrocell><macrocell id="FB3_MC13" pin="FB3_MC13_PIN93"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN92"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN91"/><macrocell id="FB3_MC16" pin="FB3_MC16_PIN90"/><fbinput id="FB3_I1" signal="N_PZ_296"/><fbinput id="FB3_I2" signal="error_check_enable"/><fbinput id="FB3_I3" signal="fmc_pg_m2c1_SPECSIG"/><fbinput id="FB3_I4" signal="fmc_pg_m2c2_SPECSIG"/><fbinput id="FB3_I5" signal="fmc_prsnt_m2c_l1_SPECSIG"/><fbinput id="FB3_I6" signal="fmc_prsnt_m2c_l2_SPECSIG"/><fbinput id="FB3_I7" signal="fmcx_pg_c2m"/><fbinput id="FB3_I8" signal="fpga_done"/><fbinput id="FB3_I9" signal="fpga_init_b"/><fbinput id="FB3_I10" signal="fpga_init_b_r"/><fbinput fbk="PIN" id="FB3_I11" signal="fpga_program_bPIN_SPECSIG"/><fbinput id="FB3_I12" signal="fpga_program_b_trigger"/><fbinput id="FB3_I13" signal="timer20_SPECSIG"/><fbinput id="FB3_I14" signal="timer21_SPECSIG"/><fbinput id="FB3_I15" signal="timer22_SPECSIG"/><fbinput id="FB3_I16" signal="timer23_SPECSIG"/><fbinput id="FB3_I17" signal="timer24_SPECSIG"/><fbinput id="FB3_I18" signal="timer25_SPECSIG"/><PAL><pterm id="FB3_0"><signal id="fmc_prsnt_m2c_l2_SPECSIG" negated="ON"/><signal id="fmc_pg_m2c2_SPECSIG" negated="ON"/></pterm><pterm id="FB3_1"><signal id="fmc_prsnt_m2c_l1_SPECSIG" negated="ON"/><signal id="fmc_pg_m2c1_SPECSIG" negated="ON"/></pterm><pterm id="FB3_2"><signal id="fmcx_pg_c2m" negated="ON"/></pterm><pterm id="FB3_4"><signal id="fpga_done"/></pterm><pterm id="FB3_5"><signal id="N_PZ_296" negated="ON"/></pterm><pterm id="FB3_31"><signal id="timer20_SPECSIG"/><signal id="timer21_SPECSIG"/><signal id="timer22_SPECSIG"/><signal id="timer23_SPECSIG"/><signal id="timer24_SPECSIG"/><signal id="timer25_SPECSIG"/></pterm><pterm id="FB3_34"><signal id="fpga_program_bPIN_SPECSIG"/><signal id="fpga_init_b" negated="ON"/><signal id="error_check_enable"/><signal id="fpga_init_b_r"/></pterm><pterm id="FB3_43"><signal id="fmcx_pg_c2m"/><signal id="fpga_program_b_trigger"/></pterm></PAL><bct id="FB3_bct4" use="CTC"><eq_pterm ptindx="FB3_4"/></bct><bct id="FB3_bct5" use="CTR"><eq_pterm ptindx="FB3_5"/></bct><equation id="mmc_low_voltage_pok" negated="ON"><d2><eq_pterm ptindx="FB3_2"/><eq_pterm ptindx="FB3_0"/><eq_pterm ptindx="FB3_1"/></d2></equation><equation id="N_PZ_216"><d1><eq_pterm ptindx="FB3_31"/></d1></equation><equation id="configuration_error_latch" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="FB3_34"/></clk><reset><eq_pterm ptindx="FB3_5"/></reset><prld ptindx="GND"/></equation><equation id="fpga_done_latch" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="FB3_4"/></clk><reset><eq_pterm ptindx="FB3_5"/></reset><prld ptindx="GND"/></equation><equation id="N_PZ_296"><d1><eq_pterm ptindx="FB3_43"/></d1></equation></fblock><fblock id="FB4" pinUse="8"><macrocell id="FB4_MC1" pin="FB4_MC1_PIN28"/><macrocell id="FB4_MC2"/><macrocell id="FB4_MC3"/><macrocell id="FB4_MC4" pin="FB4_MC4_PIN29"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN30"/><macrocell id="FB4_MC6" pin="FB4_MC6_PIN32"/><macrocell id="FB4_MC7" pin="FB4_MC7_PIN33"/><macrocell id="FB4_MC8"/><macrocell id="FB4_MC9"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN34" sigUse="1" signal="v6_cpld3_SPECSIG"><eq_pterm ptindx="FB4_40"/></macrocell><macrocell id="FB4_MC12" inreg="fpga_program_b_trigger" pin="FB4_MC12_PIN35" sigUse="0"/><macrocell id="FB4_MC13" pin="FB4_MC13_PIN36"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN37" sigUse="1" signal="v6_cpld0_SPECSIG"><eq_pterm ptindx="FB4_49"/></macrocell><macrocell id="FB4_MC15" pin="FB4_MC15_PIN39" sigUse="1" signal="v6_cpld1_SPECSIG"><eq_pterm ptindx="FB4_52"/></macrocell><macrocell id="FB4_MC16" pin="FB4_MC16_PIN40" sigUse="1" signal="v6_cpld2_SPECSIG"><eq_pterm ptindx="FB4_55"/></macrocell><fbinput id="FB4_I1" signal="rtm_12v_en"/><fbinput id="FB4_I2" signal="rtm_3v3_en"/><fbinput id="FB4_I3" signal="rtm_i2c_en"/><fbinput id="FB4_I4" signal="rtm_ps"/><PAL><pterm id="FB4_40"><signal id="rtm_i2c_en"/></pterm><pterm id="FB4_49"><signal id="rtm_ps"/></pterm><pterm id="FB4_52"><signal id="rtm_12v_en"/></pterm><pterm id="FB4_55"><signal id="rtm_3v3_en"/></pterm></PAL><equation id="v6_cpld3_SPECSIG"><d1><eq_pterm ptindx="FB4_40"/></d1><oe><fastsig signal="mmc_low_voltage_pokGLB_SPECSIG"/></oe></equation><equation id="fpga_program_b_trigger" regUse="DFF"><inreg inputs="v6_cpld5_SPECSIG"/><clk><fastsig signal="xtal_cpld"/></clk><prld ptindx="GND"/></equation><equation id="v6_cpld0_SPECSIG"><d1><eq_pterm ptindx="FB4_49"/></d1><oe><fastsig signal="mmc_low_voltage_pokGLB_SPECSIG"/></oe></equation><equation id="v6_cpld1_SPECSIG"><d1><eq_pterm ptindx="FB4_52"/></d1><oe><fastsig signal="mmc_low_voltage_pokGLB_SPECSIG"/></oe></equation><equation id="v6_cpld2_SPECSIG"><d1><eq_pterm ptindx="FB4_55"/></d1><oe><fastsig signal="mmc_low_voltage_pokGLB_SPECSIG"/></oe></equation></fblock><fblock id="FB5" pinUse="4"><macrocell id="FB5_MC1" pin="FB5_MC1_PIN65" sigUse="4" signal="fmcx_pg_c2m"><eq_pterm ptindx="FB5_10"/></macrocell><macrocell id="FB5_MC2" pin="FB5_MC2_PIN66"/><macrocell id="FB5_MC3" pin="FB5_MC3_PIN67"/><macrocell id="FB5_MC4"/><macrocell id="FB5_MC5" pin="FB5_MC5_PIN68"/><macrocell id="FB5_MC6"/><macrocell id="FB5_MC7" pin="FB5_MC7_PIN70"/><macrocell id="FB5_MC8"/><macrocell id="FB5_MC9"/><macrocell id="FB5_MC10"/><macrocell id="FB5_MC11" pin="FB5_MC11_PIN71"/><macrocell id="FB5_MC12" pin="FB5_MC12_PIN72"/><macrocell id="FB5_MC13" pin="FB5_MC13_PIN73" sigUse="1" signal="cpld_led2_SPECSIG"><eq_pterm ptindx="FB5_46"/></macrocell><macrocell id="FB5_MC14" pin="FB5_MC14_PIN74"/><macrocell id="FB5_MC15" pin="FB5_MC15_PIN76" sigUse="0" signal="cpld_led3_SPECSIG"/><macrocell id="FB5_MC16"/><fbinput id="FB5_I1" signal="pgood_1v0"/><fbinput id="FB5_I2" signal="pgood_1v5"/><fbinput id="FB5_I3" signal="pgood_2v5"/><fbinput id="FB5_I4" signal="pgood_3v3"/><fbinput id="FB5_I5" signal="sw2_SPECSIG"/><PAL><pterm id="FB5_10"><signal id="pgood_3v3"/><signal id="pgood_2v5"/><signal id="pgood_1v5"/><signal id="pgood_1v0"/></pterm><pterm id="FB5_46"><signal id="sw2_SPECSIG"/></pterm></PAL><equation id="fmcx_pg_c2m"><d1><eq_pterm ptindx="FB5_10"/></d1></equation><equation id="cpld_led2_SPECSIG"><d1><eq_pterm ptindx="FB5_46"/></d1><oe><fastsig signal="mmc_low_voltage_pokGLB_SPECSIG"/></oe></equation><equation id="cpld_led3_SPECSIG" negated="ON"><d2><eq_pterm ptindx="GND"/></d2><oe><fastsig signal="mmc_low_voltage_pokGLB_SPECSIG"/></oe></equation></fblock><fblock id="FB6" pinUse="9"><macrocell id="FB6_MC1" pin="FB6_MC1_PIN64"/><macrocell id="FB6_MC2" pin="FB6_MC2_PIN63"/><macrocell id="FB6_MC3" pin="FB6_MC3_PIN61" sigUse="1" signal="fpga_program_b"><eq_pterm ptindx="FB6_16"/></macrocell><macrocell id="FB6_MC4" pin="FB6_MC4_PIN60"/><macrocell id="FB6_MC5" pin="FB6_MC5_PIN59"/><macrocell id="FB6_MC6" pin="FB6_MC6_PIN58" sigUse="3" signal="sram1_tdi"><eq_pterm ptindx="FB6_25"/></macrocell><macrocell id="FB6_MC7"/><macrocell id="FB6_MC8"/><macrocell id="FB6_MC9"/><macrocell id="FB6_MC10"/><macrocell id="FB6_MC11"/><macrocell id="FB6_MC12" pin="FB6_MC12_PIN56" sigUse="3" signal="sram1_tms"><eq_pterm ptindx="FB6_43"/></macrocell><macrocell id="FB6_MC13"/><macrocell id="FB6_MC14" pin="FB6_MC14_PIN55"/><macrocell id="FB6_MC15"/><macrocell id="FB6_MC16" pin="FB6_MC16_PIN54" sigUse="3" signal="sram1_tck"><eq_pterm ptindx="FB6_55"/></macrocell><fbinput id="FB6_I1" signal="fpga_tdo"/><fbinput id="FB6_I2" signal="jtag_header_tck"/><fbinput id="FB6_I3" signal="jtag_header_tms"/><fbinput id="FB6_I4" signal="mmc_low_voltage_pok"/><fbinput id="FB6_I5" signal="state0_SPECSIG"/><fbinput id="FB6_I6" signal="sw1_SPECSIG"/><PAL><pterm id="FB6_7"><signal id="sw1_SPECSIG"/><signal id="mmc_low_voltage_pok"/></pterm><pterm id="FB6_16"><signal id="state0_SPECSIG" negated="ON"/></pterm><pterm id="FB6_25"><signal id="fpga_tdo"/></pterm><pterm id="FB6_43"><signal id="jtag_header_tms"/></pterm><pterm id="FB6_55"><signal id="jtag_header_tck"/></pterm></PAL><bct id="FB6_bct7" use="CTE"><eq_pterm ptindx="FB6_7"/></bct><equation id="fpga_program_b" regUse="DFF"><d1><eq_pterm ptindx="FB6_16"/></d1><clk><fastsig signal="xtal_cpld"/></clk><prld ptindx="GND"/></equation><equation id="sram1_tdi"><d1><eq_pterm ptindx="FB6_25"/></d1><oe><eq_pterm ptindx="FB6_7"/></oe></equation><equation id="sram1_tms"><d1><eq_pterm ptindx="FB6_43"/></d1><oe><eq_pterm ptindx="FB6_7"/></oe></equation><equation id="sram1_tck"><d1><eq_pterm ptindx="FB6_55"/></d1><oe><eq_pterm ptindx="FB6_7"/></oe></equation></fblock><fblock id="FB7" pinUse="6"><macrocell id="FB7_MC1" pin="FB7_MC1_PIN77"/><macrocell id="FB7_MC2" pin="FB7_MC2_PIN78"/><macrocell id="FB7_MC3"/><macrocell id="FB7_MC4" pin="FB7_MC4_PIN79"/><macrocell id="FB7_MC5" pin="FB7_MC5_PIN80"/><macrocell id="FB7_MC6" pin="FB7_MC6_PIN81"/><macrocell id="FB7_MC7"/><macrocell id="FB7_MC8"/><macrocell id="FB7_MC9"/><macrocell id="FB7_MC10"/><macrocell id="FB7_MC11" pin="FB7_MC11_PIN82"/><macrocell id="FB7_MC12"/><macrocell id="FB7_MC13" pin="FB7_MC13_PIN85"/><macrocell id="FB7_MC14" pin="FB7_MC14_PIN86" sigUse="3" signal="jtag_header_tdi"><eq_pterm ptindx="FB7_1"/><eq_pterm ptindx="FB7_0"/></macrocell><macrocell id="FB7_MC15" pin="FB7_MC15_PIN87"/><macrocell id="FB7_MC16" pin="FB7_MC16_PIN89"/><fbinput id="FB7_I1" signal="fpga_tdo"/><fbinput id="FB7_I2" signal="gbe_tdo"/><fbinput id="FB7_I3" signal="sw1_SPECSIG"/><PAL><pterm id="FB7_0"><signal id="sw1_SPECSIG" negated="ON"/><signal id="fpga_tdo" negated="ON"/></pterm><pterm id="FB7_1"><signal id="sw1_SPECSIG"/><signal id="gbe_tdo" negated="ON"/></pterm></PAL><equation id="jtag_header_tdi" negated="ON"><d2><eq_pterm ptindx="FB7_1"/><eq_pterm ptindx="FB7_0"/></d2><oe><fastsig signal="mmc_low_voltage_pokGLB_SPECSIG"/></oe></equation></fblock><fblock id="FB8" pinUse="8"><macrocell id="FB8_MC1"/><macrocell id="FB8_MC2" pin="FB8_MC2_PIN53" sigUse="3" signal="sram2_tdi"><eq_pterm ptindx="FB8_13"/></macrocell><macrocell id="FB8_MC3" pin="FB8_MC3_PIN52" sigUse="3" signal="sram2_tms"><eq_pterm ptindx="FB8_16"/></macrocell><macrocell id="FB8_MC4" pin="FB8_MC4_PIN50"/><macrocell id="FB8_MC5"/><macrocell id="FB8_MC6" pin="FB8_MC6_PIN49" sigUse="3" signal="sram2_tck"><eq_pterm ptindx="FB8_25"/></macrocell><macrocell id="FB8_MC7"/><macrocell id="FB8_MC8"/><macrocell id="FB8_MC9"/><macrocell id="FB8_MC10"/><macrocell id="FB8_MC11"/><macrocell id="FB8_MC12" pin="FB8_MC12_PIN46"/><macrocell id="FB8_MC13" pin="FB8_MC13_PIN44"/><macrocell id="FB8_MC14" pin="FB8_MC14_PIN43"/><macrocell id="FB8_MC15" pin="FB8_MC15_PIN42" sigUse="4" signal="cpld_a22_out"><eq_pterm ptindx="FB8_0"/><eq_pterm ptindx="FB8_1"/><eq_pterm ptindx="FB8_2"/></macrocell><macrocell id="FB8_MC16" pin="FB8_MC16_PIN41" sigUse="1" signal="cpld_a21_out"><eq_pterm ptindx="FB8_55"/></macrocell><fbinput id="FB8_I1" signal="configuration_error_latch"/><fbinput id="FB8_I2" signal="cpld_a21_in"/><fbinput id="FB8_I3" signal="cpld_a22_in"/><fbinput id="FB8_I4" signal="fpga_done_latch"/><fbinput id="FB8_I5" signal="jtag_header_tck"/><fbinput id="FB8_I6" signal="jtag_header_tms"/><fbinput id="FB8_I7" signal="mmc_low_voltage_pok"/><fbinput id="FB8_I8" signal="sram1_tdo"/><fbinput id="FB8_I9" signal="sw1_SPECSIG"/><fbinput id="FB8_I10" signal="sw2_SPECSIG"/><PAL><pterm id="FB8_0"><signal id="cpld_a22_in" negated="ON"/><signal id="configuration_error_latch"/></pterm><pterm id="FB8_1"><signal id="cpld_a22_in" negated="ON"/><signal id="fpga_done_latch"/></pterm><pterm id="FB8_2"><signal id="configuration_error_latch" negated="ON"/><signal id="fpga_done_latch" negated="ON"/><signal id="sw2_SPECSIG" negated="ON"/></pterm><pterm id="FB8_7"><signal id="sw1_SPECSIG"/><signal id="mmc_low_voltage_pok"/></pterm><pterm id="FB8_13"><signal id="sram1_tdo"/></pterm><pterm id="FB8_16"><signal id="jtag_header_tms"/></pterm><pterm id="FB8_25"><signal id="jtag_header_tck"/></pterm><pterm id="FB8_55"><signal id="cpld_a21_in"/></pterm></PAL><bct id="FB8_bct7" use="CTE"><eq_pterm ptindx="FB8_7"/></bct><equation id="sram2_tdi"><d1><eq_pterm ptindx="FB8_13"/></d1><oe><eq_pterm ptindx="FB8_7"/></oe></equation><equation id="sram2_tms"><d1><eq_pterm ptindx="FB8_16"/></d1><oe><eq_pterm ptindx="FB8_7"/></oe></equation><equation id="sram2_tck"><d1><eq_pterm ptindx="FB8_25"/></d1><oe><eq_pterm ptindx="FB8_7"/></oe></equation><equation id="cpld_a22_out" negated="ON"><d2><eq_pterm ptindx="FB8_0"/><eq_pterm ptindx="FB8_1"/><eq_pterm ptindx="FB8_2"/></d2><oe><fastsig signal="mmc_low_voltage_pokGLB_SPECSIG"/></oe></equation><equation id="cpld_a21_out"><d1><eq_pterm ptindx="FB8_55"/></d1><oe><fastsig signal="mmc_low_voltage_pokGLB_SPECSIG"/></oe></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'glib_cpld.ise'.INFO:Cpld - Inferring BUFG constraint for signal 'xtal_cpld' based upon the LOC   constraint 'P27'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.INFO:Cpld - Inferring BUFG constraint for signal 'cpld_rs_in&lt;1&gt;' based upon the   LOC constraint 'P22'. It is recommended that you declare this BUFG   explicitedly in your design. Note that for certain device families the output   of a BUFG constraint can not drive a gated clock, and the BUFG constraint   will be ignored.</warning><warning>Cpld:1007 - Removing unused input(s) 'amc_tck'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'amc_tdi'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'amc_tdo'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'amc_tms'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'cpld_rs_in&lt;0&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'cpld_rs_in&lt;1&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'fmc1_tck'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'fmc1_tdi'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'fmc1_tdo'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'fmc1_tms'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'fmc2_tck'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'fmc2_tdi'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'fmc2_tdo'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'fmc2_tms'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'fpga_reset_b'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'mmc_fpga1_init_done'.  The   input(s) are unused after optimization. Please verify functionality via   simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'mmc_fpga2_init_done'.  The   input(s) are unused after optimization. Please verify functionality via   simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'mmc_pe6'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'mmc_pg4'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'mmc_reload_fpgas_n'.  The input(s)   are unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'mmc_reset_fpga_n'.  The input(s)   are unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'mmc_tck'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'mmc_tdi'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'mmc_tdo'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'mmc_tms'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'sw&lt;3&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'sw&lt;4&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'v6_cpld&lt;4&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning></messages><compOpts blkfanin="38" datagate="ON" exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignoredg="OFF" ignorets="OFF" inputs="32" inreg="ON" iostd="LVCMOS25" keepio="OFF" loc="ON" mlopt="ON" optimize="DENSITY" part="xc2c128-7-VQ100" prld="LOW" pterms="28" slew="FAST" terminate="PULLUP" unused="PULLUP" wysiwyg="OFF"/><specSig signal="fmc_prsnt_m2c_l2_SPECSIG" value="fmc_prsnt_m2c_l&lt;2&gt;"/><specSig signal="fmc_pg_m2c2_SPECSIG" value="fmc_pg_m2c&lt;2&gt;"/><specSig signal="fmc_prsnt_m2c_l1_SPECSIG" value="fmc_prsnt_m2c_l&lt;1&gt;"/><specSig signal="fmc_pg_m2c1_SPECSIG" value="fmc_pg_m2c&lt;1&gt;"/><specSig signal="fpga_program_bPIN_SPECSIG" value="fpga_program_b.PIN"/><specSig signal="sw2_SPECSIG" value="sw&lt;2&gt;"/><specSig signal="sw1_SPECSIG" value="sw&lt;1&gt;"/><specSig signal="v6_cpld5_SPECSIG" value="v6_cpld&lt;5&gt;"/><specSig signal="mmc_low_voltage_pokGLB_SPECSIG" value="mmc_low_voltage_pok.GLB"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="timer22_SPECSIG" value="timer2&lt;2&gt;"/><specSig signal="timer21_SPECSIG" value="timer2&lt;1&gt;"/><specSig signal="timer28_SPECSIG" value="timer2&lt;8&gt;"/><specSig signal="timer27_SPECSIG" value="timer2&lt;7&gt;"/><specSig signal="cpld_led1_SPECSIG" value="cpld_led&lt;1&gt;"/><specSig signal="timer26_SPECSIG" value="timer2&lt;6&gt;"/><specSig signal="timer215_SPECSIG" value="timer2&lt;15&gt;"/><specSig signal="timer23_SPECSIG" value="timer2&lt;3&gt;"/><specSig signal="v6_cpld3_SPECSIG" value="v6_cpld&lt;3&gt;"/><specSig signal="v6_cpld0_SPECSIG" value="v6_cpld&lt;0&gt;"/><specSig signal="v6_cpld1_SPECSIG" value="v6_cpld&lt;1&gt;"/><specSig signal="v6_cpld2_SPECSIG" value="v6_cpld&lt;2&gt;"/><specSig signal="cpld_led2_SPECSIG" value="cpld_led&lt;2&gt;"/><specSig signal="cpld_led3_SPECSIG" value="cpld_led&lt;3&gt;"/><specSig signal="IO_SPECSIG" value="I/O"/><specSig signal="PUOD_SPECSIG" value="PU/OD"/><specSig signal="timer15_SPECSIG" value="timer1&lt;5&gt;"/><specSig signal="timer13_SPECSIG" value="timer1&lt;3&gt;"/><specSig signal="timer14_SPECSIG" value="timer1&lt;4&gt;"/><specSig signal="timer12_SPECSIG" value="timer1&lt;2&gt;"/><specSig signal="timer11_SPECSIG" value="timer1&lt;1&gt;"/><specSig signal="timer10_SPECSIG" value="timer1&lt;0&gt;"/><specSig signal="state0_SPECSIG" value="state&lt;0&gt;"/><specSig signal="timer20_SPECSIG" value="timer2&lt;0&gt;"/><specSig signal="timer210_SPECSIG" value="timer2&lt;10&gt;"/><specSig signal="timer211_SPECSIG" value="timer2&lt;11&gt;"/><specSig signal="timer212_SPECSIG" value="timer2&lt;12&gt;"/><specSig signal="timer213_SPECSIG" value="timer2&lt;13&gt;"/><specSig signal="timer214_SPECSIG" value="timer2&lt;14&gt;"/><specSig signal="timer29_SPECSIG" value="timer2&lt;9&gt;"/><specSig signal="timer25_SPECSIG" value="timer2&lt;5&gt;"/><specSig signal="timer24_SPECSIG" value="timer2&lt;4&gt;"/></document>
