
---------- Begin Simulation Statistics ----------
final_tick                               347171612400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 439523                       # Simulator instruction rate (inst/s)
host_mem_usage                               16985232                       # Number of bytes of host memory used
host_op_rate                                   439510                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.28                       # Real time elapsed on the host
host_tick_rate                               68355659                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000026                       # Number of instructions simulated
sim_ops                                       1000026                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000156                       # Number of seconds simulated
sim_ticks                                   155531900                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          24                       # Number of instructions committed
system.cpu.committedOps                            24                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               24                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         24                       # Number of busy cycles
system.cpu.num_cc_register_reads                    3                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   3                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           2                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    23                       # Number of integer alu accesses
system.cpu.num_int_insts                           23                       # number of integer instructions
system.cpu.num_int_register_reads                  26                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 18                       # number of times the integer registers were written
system.cpu.num_load_insts                           7                       # Number of load instructions
system.cpu.num_mem_refs                            11                       # number of memory refs
system.cpu.num_store_insts                          4                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        13     54.17%     54.17% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::MemRead                        7     29.17%     83.33% # Class of executed instruction
system.cpu.op_class::MemWrite                       4     16.67%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         24                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2632                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            113391                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           113421                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1000002                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.388803                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.388803                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                     153                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts           45                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           113479                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.578940                       # Inst execution rate
system.switch_cpus.iew.exec_refs               473131                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             132205                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             811                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        340705                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       132641                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1003543                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        340926                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          120                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1002702                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents            19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles             52                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            20                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect           45                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1072538                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1001845                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.722864                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            775299                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.576735                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1001890                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1096865                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          794093                       # number of integer regfile writes
system.switch_cpus.ipc                       2.571995                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.571995                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        529581     52.81%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     52.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       341000     34.00%     86.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       132246     13.19%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1002827                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              461788                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.460486                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          151333     32.77%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         300667     65.11%     97.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          9788      2.12%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1464590                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      2856269                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1001841                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1006839                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1003543                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1002827                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined         3444                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          270                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined         2574                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       388651                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.580276                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.109307                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        27290      7.02%      7.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        34988      9.00%     16.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        86222     22.18%     38.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       165209     42.51%     80.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        74942     19.28%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       388651                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.579261                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses             25                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads           89                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            4                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes          160                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       182040                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        69792                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       340705                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       132641                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2193904                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                   388804                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                       5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads                4                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         6312                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        12890                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            6                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       253250                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           253256                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            6                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       253250                       # number of overall hits
system.cpu.dcache.overall_hits::total          253256                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        11580                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11585                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        11580                       # number of overall misses
system.cpu.dcache.overall_misses::total         11585                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    136931575                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    136931575                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    136931575                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    136931575                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           11                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       264830                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       264841                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           11                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       264830                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       264841                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.454545                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.043726                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043743                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.454545                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.043726                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.043743                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 11824.833765                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11819.730255                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 11824.833765                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11819.730255                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2852                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               105                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.161905                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         6312                       # number of writebacks
system.cpu.dcache.writebacks::total              6312                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         5017                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5017                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         5017                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5017                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         6563                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6563                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         6563                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6563                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data     69688776                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     69688776                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data     69688776                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     69688776                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.024782                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024781                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.024782                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024781                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 10618.433034                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10618.433034                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 10618.433034                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10618.433034                       # average overall mshr miss latency
system.cpu.dcache.replacements                   6312                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       125417                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          125421                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         7351                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7354                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data     88133200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     88133200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       132768                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       132775                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.428571                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.055367                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.055387                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 11989.280370                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11984.389448                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         4986                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4986                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         2365                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2365                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     24679200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     24679200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.017813                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017812                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 10435.179704                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10435.179704                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       127833                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         127835                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         4229                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4231                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     48798375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     48798375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       132062                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       132066                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.032023                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032037                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 11538.986758                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11533.532262                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           31                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           31                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4198                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4198                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     45009576                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     45009576                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.031788                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031787                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 10721.671272                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10721.671272                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 347171612400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           252.427308                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               63578                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6312                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.072560                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      347016081200                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     3.113383                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   249.313925                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.012162                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.973883                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986044                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          190                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2125296                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2125296                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 347171612400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 347171612400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 347171612400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 347171612400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 347171612400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           21                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       132749                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           132770                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           21                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       132749                       # number of overall hits
system.cpu.icache.overall_hits::total          132770                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           23                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             26                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           23                       # number of overall misses
system.cpu.icache.overall_misses::total            26                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1244800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1244800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1244800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1244800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           24                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       132772                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       132796                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           24                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       132772                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       132796                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.125000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000173                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000196                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.125000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000173                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000196                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 54121.739130                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47876.923077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 54121.739130                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47876.923077                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          305                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           73                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   152.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           73                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            7                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       531600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       531600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       531600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       531600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 75942.857143                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75942.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 75942.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75942.857143                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           21                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       132749                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          132770                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           23                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            26                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1244800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1244800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       132772                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       132796                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000173                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000196                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 54121.739130                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47876.923077                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       531600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       531600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 75942.857143                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75942.857143                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 347171612400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             9.863708                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      347016081200                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.999917                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     6.863791                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.013406                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.019265                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.019531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1062378                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1062378                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 347171612400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 347171612400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 347171612400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 347171612400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 347171612400                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 347016090500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    155521900                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data         6215                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6215                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data         6215                       # number of overall hits
system.l2.overall_hits::total                    6215                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst            7                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data          348                       # number of demand (read+write) misses
system.l2.demand_misses::total                    363                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst            7                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data          348                       # number of overall misses
system.l2.overall_misses::total                   363                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       526000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data     28205600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         28731600                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       526000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data     28205600                       # number of overall miss cycles
system.l2.overall_miss_latency::total        28731600                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data         6563                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6578                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data         6563                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6578                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.053025                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.055184                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.053025                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.055184                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 75142.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81050.574713                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79150.413223                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 75142.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81050.574713                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79150.413223                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      2283                       # number of HardPF blocks evicted w/o reference
system.l2.demand_mshr_hits::.switch_cpus.data           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  14                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 14                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data          334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               341                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         2283                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data          334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2624                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       491400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data     25625800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     26117200                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    140500201                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       491400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     25625800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    166617401                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.050891                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.051839                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.050891                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.398905                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        70200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76723.952096                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76590.029326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 61541.918966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        70200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76723.952096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63497.485137                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3981                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3981                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3981                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3981                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2331                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2331                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2331                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2331                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         2283                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           2283                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    140500201                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    140500201                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 61541.918966                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 61541.918966                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         3943                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3943                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data          255                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 257                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     18762000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      18762000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data         4198                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4200                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.060743                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.061190                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 73576.470588                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73003.891051                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          255                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            255                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     17511000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     17511000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.060743                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.060714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68670.588235                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68670.588235                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst            7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               10                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       526000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       526000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             10                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 75142.857143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        52600                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       491400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       491400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.700000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        70200                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        70200                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         2272                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2272                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data           93                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              96                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data      9443600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9443600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         2365                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2368                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.039323                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.040541                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101544.086022                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98370.833333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data           79                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           79                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data      8114800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8114800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.033404                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.033361                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 102718.987342                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102718.987342                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 347171612400                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    8688                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                8688                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   740                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 347171612400                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1170.099443                       # Cycle average of tags in use
system.l2.tags.total_refs                       12444                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6229                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.997752                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              347016925000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1167.318627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     2.780816                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.142495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.142834                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2366                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          194                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1386                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          786                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.288818                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    214835                       # Number of tag accesses
system.l2.tags.data_accesses                   214835                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 347171612400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      4566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples       668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000583754                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7746                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2624                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5248                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.89                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5248                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  335872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2159.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     155182802                       # Total gap between requests
system.mem_ctrls.avgGap                      59139.79                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       292224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst          896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data        42752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 1878868579.371820211411                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 5760876.064652974717                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 274876086.513441920280                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         4566                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           14                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data          668                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    128726660                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst       438752                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data     24413552                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     28192.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     31339.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     36547.23                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       292224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst          896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data        42752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        336896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         2283                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data          334                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           2632                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2468947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      4114911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher   1878868579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      5760876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    274876087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2166089400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2468947                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      5760876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      8229823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2468947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      4114911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher   1878868579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      5760876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    274876087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2166089400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 5248                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          388                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          306                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                65192148                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              19690496                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          153578964                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12422.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29264.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4891                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            93.20                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          356                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   943.101124                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   865.606578                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   241.604964                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           22      6.18%      6.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383            6      1.69%      7.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511            2      0.56%      8.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            1      0.28%      8.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            4      1.12%      9.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            1      0.28%     10.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            7      1.97%     12.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          313     87.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          356                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                335872                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2159.505542                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   12.66                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               12.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 347171612400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1928017.728000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    951649.776000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   17393491.584000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12247563.552000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 43427223.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 32511053.736000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  108459000.216000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   697.342476                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     71789512                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      4940000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     78792388                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    1833197.184000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    899647.056000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   17340543.360000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12247563.552000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 42941369.856000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 32882546.760000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  108144867.768000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   695.322746                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     72540296                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      4940000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     78041604                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 347171612400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2375                       # Transaction distribution
system.membus.trans_dist::ReadExReq               257                       # Transaction distribution
system.membus.trans_dist::ReadExResp              257                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2375                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         5264                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   5264                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       336896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  336896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2632                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2632    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2632                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 347171612400                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             3990440                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           24458540                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          113819                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted        37961                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect           45                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups        56905                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           56884                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.963096                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           37903                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts         3342                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts           40                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples       387788                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     2.578734                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.779982                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       100242     25.85%     25.85% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1        38054      9.81%     35.66% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        14796      3.82%     39.48% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3         6428      1.66%     41.14% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       228268     58.86%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total       387788                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1000002                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1000002                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              471662                       # Number of memory references committed
system.switch_cpus.commit.loads                339598                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             113246                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              962254                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         37749                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       528340     52.83%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       339598     33.96%     86.79% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       132064     13.21%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1000002                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       228268                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            46765                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles        216077                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles             54824                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         70932                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles             52                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved        56812                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             6                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1003968                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts           361                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 347171612400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 347171612400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles          369                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1005215                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              113819                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        94787                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles                387988                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles             114                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          150                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.icacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            132773                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            21                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples       388651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.586910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.212910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0           200607     51.62%     51.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            10675      2.75%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            38734      9.97%     64.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3             5975      1.54%     65.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            22086      5.68%     71.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5             4476      1.15%     72.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            20238      5.21%     77.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            19695      5.07%     82.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            66165     17.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total       388651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.292741                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.585403                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 347171612400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 347171612400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              207373                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads            1075                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           12                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores            565                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            103                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    155531900                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles             52                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles            80812                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles           88833                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            8                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles             90205                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        128735                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1003609                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts           137                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.IQFullEvents              4                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents           4055                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       117129                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands       908889                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             1212185                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1098212                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups               96                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps        905683                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps             3114                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               2                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            381192                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  1162864                       # The number of ROB reads
system.switch_cpus.rob.writes                 2007648                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000002                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1000002                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp              2378                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3981                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2331                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             2512                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4200                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4200                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            10                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2368                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           20                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        19448                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 19468                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1648640                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1649920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            2512                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             9090                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   9090    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               9090                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 347171612400                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           15252000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             14000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          13126000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               349831540800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 362100                       # Simulator instruction rate (inst/s)
host_mem_usage                               16988304                       # Number of bytes of host memory used
host_op_rate                                   375954                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    30.38                       # Real time elapsed on the host
host_tick_rate                               87559638                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000025                       # Number of instructions simulated
sim_ops                                      11420892                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002660                       # Number of seconds simulated
sim_ticks                                  2659928400                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        18210                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         42115                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           2010021                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          2023390                       # number of cc regfile writes
system.switch_cpus.committedInsts             9999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10420866                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.664982                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.664982                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                   10213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        20696                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1117140                       # Number of branches executed
system.switch_cpus.iew.exec_nop                 16438                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.688179                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5403426                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1370512                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          377073                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4257656                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           52                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1483111                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     12010231                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4032914                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        40306                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      11226089                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             57                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          20339                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            59                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          553                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         8359                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        12337                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          11459245                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              11099992                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.746761                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8557312                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.669217                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               11114298                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         12558612                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8835063                       # number of integer regfile writes
system.switch_cpus.ipc                       1.503800                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.503800                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            4      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5667028     50.30%     50.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        64851      0.58%     50.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     50.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         8094      0.07%     50.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp         6145      0.05%     51.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        24207      0.21%     51.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult        22326      0.20%     51.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc        24210      0.21%     51.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     51.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     51.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         8022      0.07%     51.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     51.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     51.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     51.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     51.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     51.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     51.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     51.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     51.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     51.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     51.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     51.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     51.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     51.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     51.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     51.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     51.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     51.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     51.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     51.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     51.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4061996     36.05%     87.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1379510     12.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       11266393                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4701871                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.417336                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1085109     23.08%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             77      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     23.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3342695     71.09%     94.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        273990      5.83%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15821579                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     33676063                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10975650                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     13421385                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           11993741                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          11266393                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           52                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1572907                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        72945                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           41                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1339151                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      6639608                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.696846                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.346289                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1908251     28.74%     28.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1017005     15.32%     44.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1463582     22.04%     66.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1697810     25.57%     91.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       536009      8.07%     99.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        16948      0.26%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            3      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      6639608                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.694240                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses         146681                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads       271149                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses       124342                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes       145862                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      1902456                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       686421                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4257656                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1483111                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        25869918                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          65013                       # number of misc regfile writes
system.switch_cpus.numCycles                  6649821                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      87                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads            98243                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes          101106                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       116566                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          476                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       233248                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            476                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      3242396                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3242396                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3242396                       # number of overall hits
system.cpu.dcache.overall_hits::total         3242396                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       182921                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         182921                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       182921                       # number of overall misses
system.cpu.dcache.overall_misses::total        182921                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   3803786400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3803786400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   3803786400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3803786400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3425317                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3425317                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3425317                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3425317                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.053403                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053403                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.053403                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053403                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 20794.694978                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20794.694978                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 20794.694978                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20794.694978                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          184                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         9614                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                44                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              72                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.181818                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   133.527778                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       116566                       # number of writebacks
system.cpu.dcache.writebacks::total            116566                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        66355                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        66355                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        66355                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        66355                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       116566                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       116566                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       116566                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       116566                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1456378400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1456378400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1456378400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1456378400                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.034031                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.034031                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.034031                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.034031                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 12494.023986                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12494.023986                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 12494.023986                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12494.023986                       # average overall mshr miss latency
system.cpu.dcache.replacements                 116566                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1946086                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1946086                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       169484                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        169484                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   3675838800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3675838800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2115570                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2115570                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.080113                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.080113                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 21688.411885                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21688.411885                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        65040                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        65040                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       104444                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       104444                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1367236400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1367236400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.049369                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.049369                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 13090.616981                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13090.616981                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1296310                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1296310                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        13437                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        13437                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    127947600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    127947600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1309747                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1309747                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.010259                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010259                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data  9522.036169                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9522.036169                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1315                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1315                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12122                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12122                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     89142000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     89142000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.009255                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009255                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data  7353.737007                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  7353.737007                       # average WriteReq mshr miss latency
system.cpu.dcache.SwapReq_hits::.switch_cpus.data            4                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total               4                       # number of SwapReq hits
system.cpu.dcache.SwapReq_accesses::.switch_cpus.data            4                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total            4                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2659928400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3555212                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            116822                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.432727                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     1.568952                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   254.431048                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.006129                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.993871                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27519134                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27519134                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2659928400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2659928400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2659928400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2659928400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2659928400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1728480                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1728480                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1728480                       # number of overall hits
system.cpu.icache.overall_hits::total         1728480                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst          202                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            202                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst          202                       # number of overall misses
system.cpu.icache.overall_misses::total           202                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     12431597                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12431597                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     12431597                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12431597                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1728682                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1728682                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1728682                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1728682                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000117                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000117                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000117                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000117                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 61542.559406                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61542.559406                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 61542.559406                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61542.559406                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4707                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          214                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                38                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   123.868421                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    53.500000                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           86                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           86                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          116                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          116                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          116                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          116                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      8320797                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8320797                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      8320797                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8320797                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 71731.008621                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71731.008621                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 71731.008621                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71731.008621                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1728480                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1728480                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          202                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           202                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     12431597                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12431597                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1728682                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1728682                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000117                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000117                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 61542.559406                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61542.559406                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           86                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          116                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          116                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      8320797                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8320797                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 71731.008621                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71731.008621                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2659928400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            70.426294                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1861376                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               126                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14772.825397                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            3                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    67.426294                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.131692                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.137551                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.246094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13829572                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13829572                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2659928400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2659928400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2659928400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2659928400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2659928400                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   2659928400                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       107236                       # number of demand (read+write) hits
system.l2.demand_hits::total                   107236                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       107236                       # number of overall hits
system.l2.overall_hits::total                  107236                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          116                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         9330                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9446                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          116                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         9330                       # number of overall misses
system.l2.overall_misses::total                  9446                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      8225200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    720894000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        729119200                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      8225200                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    720894000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       729119200                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          116                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       116566                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               116682                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          116                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       116566                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              116682                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.080040                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.080955                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.080040                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.080955                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 70906.896552                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 77266.237942                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77188.143129                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 70906.896552                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 77266.237942                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77188.143129                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     14302                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 881                       # number of writebacks
system.l2.writebacks::total                       881                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data           60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  60                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 60                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst          116                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         9270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9386                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        14995                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         9270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24381                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      7655800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    671750200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    679406000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    930663696                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      7655800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    671750200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1610069696                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.079526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.080441                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.079526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.208953                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 65998.275862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72464.962244                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72385.041551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 62064.934712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 65998.275862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72464.962244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66037.885895                       # average overall mshr miss latency
system.l2.replacements                          18210                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        76609                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            76609                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        76609                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        76609                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        39957                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            39957                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        39957                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        39957                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        14995                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          14995                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    930663696                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    930663696                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 62064.934712                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 62064.934712                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        12005                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12005                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          117                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 117                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     10074800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      10074800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        12122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.009652                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.009652                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 86109.401709                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86109.401709                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            6                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                6                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          111                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            111                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      9176000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      9176000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.009157                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.009157                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 82666.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82666.666667                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst          116                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              116                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      8225200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      8225200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          116                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            116                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 70906.896552                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 70906.896552                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          116                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          116                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      7655800                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      7655800                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 65998.275862                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65998.275862                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        95231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             95231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         9213                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9213                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    710819200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    710819200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       104444                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        104444                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.088210                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.088210                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 77153.934658                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77153.934658                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data           54                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           54                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         9159                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9159                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    662574200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    662574200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.087693                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.087693                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72341.325472                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72341.325472                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2659928400                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   50968                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               50968                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  7364                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2659928400                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7604.949144                       # Cycle average of tags in use
system.l2.tags.total_refs                      240687                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    133445                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.803642                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    7268.014834                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   336.934310                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.887209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.041130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.928339                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           211                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7734                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          373                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5219                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2046                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.025757                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.944092                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3863047                       # Number of tag accesses
system.l2.tags.data_accesses                  3863047                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2659928400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1758.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     29036.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     17649.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001256264884                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          100                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          100                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               70286                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1635                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       23905                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        881                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47810                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1762                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    893                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.58                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47810                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1762                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   17995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     519.970000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    318.377244                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1854.907253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           99     99.00%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            1      1.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           100                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.350000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.317300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.067187                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               35     35.00%     35.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.00%     37.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               59     59.00%     96.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.00%     97.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      3.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           100                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   57152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3059840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               112768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1150.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     42.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2657780398                       # Total gap between requests
system.mem_ctrls.avgGap                     107229.10                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      1858304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        14848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1129536                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       111040                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 698629331.526367425919                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 5582105.142379020341                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 424649024.387273013592                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 41745484.577705174685                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        29038                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          232                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        18540                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1762                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    880621194                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      6441584                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    638475710                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  42453387704                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     30326.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     27765.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     34437.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  24093863.62                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      1858432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        14848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1186560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3059840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        14848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        14848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       112768                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       112768                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        14519                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          116                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         9270                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          23905                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          881                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           881                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    698677453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      5582105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    446087195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1150346754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      5582105                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      5582105                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     42395126                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        42395126                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     42395126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    698677453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      5582105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    446087195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1192741880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                46917                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1735                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3076                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2879                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3065                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2822                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2842                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3032                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2810                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2878                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2858                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3044                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           74                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          126                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          166                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          135                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           60                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          140                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          160                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           98                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13           98                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          104                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               735362374                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             176032584                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1525538488                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15673.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32515.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               41026                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1301                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            87.44                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           74.99                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         6324                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   492.346616                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   346.364558                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   374.175675                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           57      0.90%      0.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2214     35.01%     35.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          857     13.55%     49.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          474      7.50%     56.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          360      5.69%     62.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          256      4.05%     66.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          256      4.05%     70.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          154      2.44%     73.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1696     26.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         6324                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3002688                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             111040                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1128.860461                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               41.745485                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.86                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2659928400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    32955406.848000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    16266450.816000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   156462001.920000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  4014204.768000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 220456143.936001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 895441274.112000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 428023683.864001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1753619166.264000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   659.273072                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    952626990                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     88920000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1618381410                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    33682364.352000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    16620069.312000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   154059476.256000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  4812975.552000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 220456143.936001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 914804610.719999                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 411740878.080001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1756176518.208001                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   660.234508                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    916882814                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     88920000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1654125586                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2659928400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              23794                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          881                       # Transaction distribution
system.membus.trans_dist::CleanEvict            17329                       # Transaction distribution
system.membus.trans_dist::ReadExReq               111                       # Transaction distribution
system.membus.trans_dist::ReadExResp              111                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          23794                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        66020                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  66020                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3172608                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3172608                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             23905                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   23905    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               23905                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2659928400                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            64692838                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          222125199                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1335784                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       865669                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        19866                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       981562                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          980764                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.918701                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          210843                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups           13                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            1                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses           12                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      1533215                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           11                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        19767                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      6243333                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.671735                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.827573                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      2966461     47.51%     47.51% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       689176     11.04%     58.55% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       214055      3.43%     61.98% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       174649      2.80%     64.78% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      2198992     35.22%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      6243333                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10016334                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10437201                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4949282                       # Number of memory references committed
system.switch_cpus.commit.loads               3639532                       # Number of loads committed
system.switch_cpus.commit.amos                      4                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   4                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1073396                       # Number of branches committed
system.switch_cpus.commit.vector               117736                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             9714919                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        205036                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5335882     51.12%     51.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        64712      0.62%     51.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     51.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd         8092      0.08%     51.82% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp         6138      0.06%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt        22316      0.21%     52.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult        22317      0.21%     52.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     52.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     52.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc        22316      0.21%     52.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     52.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     52.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     52.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     52.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     52.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt         6142      0.06%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      3639532     34.87%     87.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1309750     12.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10437201                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      2198992                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           532944                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       4470476                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            895278                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        720571                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          20339                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       911379                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred           101                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       12237095                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         61900                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2659928400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2659928400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        19453                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               12663507                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1335784                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1191608                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               6598920                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           40876                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          446                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          350                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1728687                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes           140                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      6639608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.980816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.908473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          4029899     60.69%     60.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           225010      3.39%     64.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           290892      4.38%     68.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           340965      5.14%     73.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           427519      6.44%     80.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            93438      1.41%     81.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           197984      2.98%     84.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           314225      4.73%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           719676     10.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      6639608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.200875                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.904338                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2659928400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2659928400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1821230                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          618107                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          553                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         173364                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads        95330                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache             55                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   2659928400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          20339                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           954806                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         3018915                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         6987                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           1168677                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1469884                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       12042152                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         40919                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1218                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         162376                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents            955                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents      1245726                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     12020732                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            16242933                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         13486934                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups           107628                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps      10336613                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          1684066                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             778                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            7                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4315767                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 16014237                       # The number of ROB reads
system.switch_cpus.rob.writes                24337444                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          9999999                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10420866                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            104560                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        77490                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        39957                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17329                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            18308                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12122                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12122                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           116                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       104444                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          232                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       349698                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                349930                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        14848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     29840896                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               29855744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           36518                       # Total snoops (count)
system.tol2bus.snoopTraffic                    112768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           153200                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003107                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.055654                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 152724     99.69%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    476      0.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             153200                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2659928400                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          279804800                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            232000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         233132000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
