Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_module.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_module"
Output Format                      : NGC
Target Device                      : xc3s2000-5-fg456

---- Source Options
Top Module Name                    : top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/dff.vhd" in Library work.
Architecture behavioral of Entity dff is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/counter_0_to_23.vhd" in Library work.
Architecture behavioral of Entity counter_0_to_23 is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/count_0to5.vhd" in Library work.
Architecture behavioral of Entity count_0to5 is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/reg.vhd" in Library work.
Architecture behavioral of Entity reg is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/ipcore_dir/car_reg_ram.vhd" in Library work.
Architecture car_reg_ram_a of Entity car_reg_ram is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/empty_address_finder.vhd" in Library work.
Architecture behavioral of Entity empty_address_finder is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/x4_clk_divider.vhd" in Library work.
Architecture behavioral of Entity x4_clk_divider is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/calculator.vhd" in Library work.
Architecture behavioral of Entity calculator is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/seg_clk_divider.vhd" in Library work.
Architecture behavioral of Entity seg_clk_divider is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/shift_register_6bit.vhd" in Library work.
Architecture behavioral of Entity shift_register_6bit is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/seg_controller.vhd" in Library work.
Architecture behavioral of Entity seg_controller is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/led_clock_divider.vhd" in Library work.
Architecture behavioral of Entity led_clock_divider is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/led_decoder.vhd" in Library work.
Architecture behavioral of Entity led_decoder is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/ledcontroller.vhd" in Library work.
Architecture behavioral of Entity ledcontroller is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/gate_controller.vhd" in Library work.
Architecture behavioral of Entity gate_controller is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/keypad_controller.vhd" in Library work.
Architecture behavioral of Entity keypad_controller is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/ram_controller.vhd" in Library work.
Architecture behavioral of Entity ram_controller is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/lcd_25m_clk.vhd" in Library work.
Architecture behavioral of Entity lcd_25m_clk is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/digi_clk.vhd" in Library work.
Entity <digi_clk> compiled.
Entity <digi_clk> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/ipcore_dir/NumsRom.vhd" in Library work.
Architecture numsrom_a of Entity numsrom is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/TFT_LCD_Image.vhd" in Library work.
Architecture behavioral of Entity tft_lcd_image is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/u_clk_new.vhd" in Library work.
Architecture behavioral of Entity u_clk_new is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/clk_25m.vhd" in Library work.
Architecture behavioral of Entity clk_25m is up to date.
Compiling vhdl file "C:/Users/minchul/Documents/autoparkinglot/top_module.vhd" in Library work.
Entity <top_module> compiled.
Entity <top_module> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top_module> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ledcontroller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <gate_controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <keypad_controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <seg_clk_divider> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ram_controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <lcd_25m_clk> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <digi_clk> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <TFT_LCD_image> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <led_clock_divider> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <led_decoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <calculator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <shift_register_6bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <seg_controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <x4_clk_divider> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <empty_address_finder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <reg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <count_0To5> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <counter_0_to_23> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <dff> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top_module> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/Users/minchul/Documents/autoparkinglot/top_module.vhd" line 200: Instantiating black box module <NumsRom>.
Entity <top_module> analyzed. Unit <top_module> generated.

Analyzing Entity <ledcontroller> in library <work> (Architecture <behavioral>).
Entity <ledcontroller> analyzed. Unit <ledcontroller> generated.

Analyzing Entity <led_clock_divider> in library <work> (Architecture <behavioral>).
Entity <led_clock_divider> analyzed. Unit <led_clock_divider> generated.

Analyzing Entity <led_decoder> in library <work> (Architecture <behavioral>).
Entity <led_decoder> analyzed. Unit <led_decoder> generated.

Analyzing Entity <gate_controller> in library <work> (Architecture <behavioral>).
Entity <gate_controller> analyzed. Unit <gate_controller> generated.

Analyzing Entity <calculator> in library <work> (Architecture <behavioral>).
Entity <calculator> analyzed. Unit <calculator> generated.

Analyzing Entity <shift_register_6bit> in library <work> (Architecture <behavioral>).
Entity <shift_register_6bit> analyzed. Unit <shift_register_6bit> generated.

Analyzing Entity <reg> in library <work> (Architecture <behavioral>).
Entity <reg> analyzed. Unit <reg> generated.

Analyzing Entity <dff> in library <work> (Architecture <behavioral>).
Entity <dff> analyzed. Unit <dff> generated.

Analyzing Entity <seg_controller> in library <work> (Architecture <behavioral>).
Entity <seg_controller> analyzed. Unit <seg_controller> generated.

Analyzing Entity <count_0To5> in library <work> (Architecture <behavioral>).
Entity <count_0To5> analyzed. Unit <count_0To5> generated.

Analyzing Entity <keypad_controller> in library <work> (Architecture <behavioral>).
Entity <keypad_controller> analyzed. Unit <keypad_controller> generated.

Analyzing Entity <x4_clk_divider> in library <work> (Architecture <behavioral>).
Entity <x4_clk_divider> analyzed. Unit <x4_clk_divider> generated.

Analyzing Entity <seg_clk_divider> in library <work> (Architecture <behavioral>).
Entity <seg_clk_divider> analyzed. Unit <seg_clk_divider> generated.

Analyzing Entity <ram_controller> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/Users/minchul/Documents/autoparkinglot/ram_controller.vhd" line 73: Instantiating black box module <car_reg_ram>.
Entity <ram_controller> analyzed. Unit <ram_controller> generated.

Analyzing Entity <empty_address_finder> in library <work> (Architecture <behavioral>).
Entity <empty_address_finder> analyzed. Unit <empty_address_finder> generated.

Analyzing Entity <counter_0_to_23> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/minchul/Documents/autoparkinglot/counter_0_to_23.vhd" line 40: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <counter_0_to_23> analyzed. Unit <counter_0_to_23> generated.

Analyzing Entity <lcd_25m_clk> in library <work> (Architecture <behavioral>).
Entity <lcd_25m_clk> analyzed. Unit <lcd_25m_clk> generated.

Analyzing Entity <digi_clk> in library <work> (Architecture <behavioral>).
WARNING:Xst:1610 - "C:/Users/minchul/Documents/autoparkinglot/digi_clk.vhd" line 58: Width mismatch. <zetime> has a width of 128 bits but assigned expression is 4-bit wide.
Entity <digi_clk> analyzed. Unit <digi_clk> generated.

Analyzing Entity <TFT_LCD_image> in library <work> (Architecture <behavioral>).
Entity <TFT_LCD_image> analyzed. Unit <TFT_LCD_image> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <seg_clk_divider>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/seg_clk_divider.vhd".
    Found 1-bit register for signal <new_clk>.
    Found 16-bit up counter for signal <cnt_data>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <seg_clk_divider> synthesized.


Synthesizing Unit <lcd_25m_clk>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/lcd_25m_clk.vhd".
    Found 1-bit register for signal <dclk>.
    Found 4-bit up counter for signal <cnt_data>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <lcd_25m_clk> synthesized.


Synthesizing Unit <digi_clk>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/digi_clk.vhd".
    Found 1-bit register for signal <clk>.
    Found 32-bit up counter for signal <count>.
    Found 32-bit comparator greatequal for signal <count$cmp_ge0000> created at line 41.
    Found 6-bit up counter for signal <sec>.
    Found 64-bit register for signal <zetime<0:1>>.
    Found 64-bit register for signal <zetime<2>>.
    Found 32-bit register for signal <zetime<3>>.
    Found 32-bit adder for signal <zetime_0$add0000> created at line 64.
    Found 32-bit adder for signal <zetime_1$add0000> created at line 67.
    Found 32-bit adder for signal <zetime_2$add0000> created at line 70.
    Found 32-bit 4-to-1 multiplexer for signal <zetime_2$mux0002>.
    Found 32-bit adder for signal <zetime_3$addsub0000> created at line 73.
    Summary:
	inferred   4 Counter(s).
	inferred  65 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <digi_clk> synthesized.


Synthesizing Unit <TFT_LCD_image>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/TFT_LCD_Image.vhd".
WARNING:Xst:643 - "C:/Users/minchul/Documents/autoparkinglot/TFT_LCD_Image.vhd" line 173: The result of a 12x10-bit multiplication is partially used. Only the 14 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "C:/Users/minchul/Documents/autoparkinglot/TFT_LCD_Image.vhd" line 215: The result of a 12x10-bit multiplication is partially used. Only the 20 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "C:/Users/minchul/Documents/autoparkinglot/TFT_LCD_Image.vhd" line 258: The result of a 12x10-bit multiplication is partially used. Only the 20 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 14-bit register for signal <addrcnt>.
    Found 12-bit subtractor for signal <addrcnt$addsub0000> created at line 173.
    Found 12-bit subtractor for signal <addrcnt$addsub0001> created at line 215.
    Found 12-bit subtractor for signal <addrcnt$addsub0002> created at line 258.
    Found 14-bit adder carry in for signal <addrcnt$addsub0003>.
    Found 12-bit comparator greatequal for signal <addrcnt$cmp_ge0000> created at line 164.
    Found 12-bit comparator greatequal for signal <addrcnt$cmp_ge0001> created at line 206.
    Found 12-bit comparator greatequal for signal <addrcnt$cmp_ge0002> created at line 248.
    Found 12-bit comparator greatequal for signal <addrcnt$cmp_ge0003> created at line 206.
    Found 12-bit comparator greatequal for signal <addrcnt$cmp_ge0004> created at line 164.
    Found 13-bit comparator greater for signal <addrcnt$cmp_gt0000> created at line 168.
    Found 13-bit comparator greater for signal <addrcnt$cmp_gt0001> created at line 210.
    Found 13-bit comparator less for signal <addrcnt$cmp_lt0000> created at line 168.
    Found 12-bit comparator less for signal <addrcnt$cmp_lt0001> created at line 164.
    Found 13-bit comparator less for signal <addrcnt$cmp_lt0002> created at line 210.
    Found 12-bit comparator less for signal <addrcnt$cmp_lt0003> created at line 206.
    Found 12-bit comparator less for signal <addrcnt$cmp_lt0004> created at line 248.
    Found 12-bit comparator less for signal <addrcnt$cmp_lt0005> created at line 206.
    Found 12-bit comparator less for signal <addrcnt$cmp_lt0006> created at line 164.
    Found 13-bit comparator less for signal <addrcnt$cmp_lt0007> created at line 170.
    Found 13-bit comparator less for signal <addrcnt$cmp_lt0008> created at line 175.
    Found 13-bit comparator less for signal <addrcnt$cmp_lt0009> created at line 182.
    Found 13-bit comparator less for signal <addrcnt$cmp_lt0010> created at line 212.
    Found 13-bit comparator less for signal <addrcnt$cmp_lt0011> created at line 217.
    Found 13-bit comparator less for signal <addrcnt$cmp_lt0012> created at line 224.
    Found 12x10-bit multiplier for signal <addrcnt$mult0015> created at line 173.
    Found 4x5-bit multiplier for signal <addrcnt$mult0016> created at line 173.
    Found 4x5-bit multiplier for signal <addrcnt$mult0017> created at line 180.
    Found 4x5-bit multiplier for signal <addrcnt$mult0018> created at line 187.
    Found 4x5-bit multiplier for signal <addrcnt$mult0019> created at line 194.
    Found 12x10-bit multiplier for signal <addrcnt$mult0021> created at line 215.
    Found 12x10-bit multiplier for signal <addrcnt$mult0026> created at line 258.
    Found 5-bit register for signal <b_data>.
    Found 1-bit register for signal <de_i>.
    Found 12-bit comparator greatequal for signal <de_i$cmp_ge0000> created at line 142.
    Found 12-bit comparator lessequal for signal <de_i$cmp_le0000> created at line 142.
    Found 6-bit register for signal <g_data>.
    Found 12-bit up counter for signal <hsync_cnt>.
    Found 5-bit register for signal <r_data>.
    Found 16-bit register for signal <rgb_data>.
    Found 13-bit comparator greatequal for signal <rgb_data$cmp_ge0000> created at line 253.
    Found 13-bit comparator greatequal for signal <rgb_data$cmp_ge0001> created at line 168.
    Found 12-bit comparator greatequal for signal <rgb_data$cmp_ge0002> created at line 248.
    Found 13-bit comparator lessequal for signal <rgb_data$cmp_le0000> created at line 253.
    Found 13-bit comparator lessequal for signal <rgb_data$cmp_le0001> created at line 168.
    Found 12-bit comparator less for signal <rgb_data$cmp_lt0000> created at line 248.
    Found 11-bit up counter for signal <vsync_cnt>.
    Summary:
	inferred   2 Counter(s).
	inferred  47 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   7 Multiplier(s).
	inferred  28 Comparator(s).
Unit <TFT_LCD_image> synthesized.


Synthesizing Unit <led_clock_divider>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/led_clock_divider.vhd".
    Found 1-bit register for signal <dclk>.
    Found 26-bit up counter for signal <cnt_data>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <led_clock_divider> synthesized.


Synthesizing Unit <led_decoder>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/led_decoder.vhd".
    Found 32x24-bit ROM for signal <output>.
    Summary:
	inferred   1 ROM(s).
Unit <led_decoder> synthesized.


Synthesizing Unit <calculator>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/calculator.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit comparator lessequal for signal <number$cmp_le0000> created at line 48.
    Summary:
	inferred   1 Comparator(s).
Unit <calculator> synthesized.


Synthesizing Unit <dff>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/dff.vhd".
    Found 1-bit register for signal <data>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dff> synthesized.


Synthesizing Unit <count_0To5>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/count_0to5.vhd".
    Found 3-bit up counter for signal <cnt_data>.
    Summary:
	inferred   1 Counter(s).
Unit <count_0To5> synthesized.


Synthesizing Unit <x4_clk_divider>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/x4_clk_divider.vhd".
    Found 2-bit up counter for signal <cnt_data>.
    Found 1-bit register for signal <d_clk>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <x4_clk_divider> synthesized.


Synthesizing Unit <counter_0_to_23>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/counter_0_to_23.vhd".
    Found 5-bit up counter for signal <data>.
    Summary:
	inferred   1 Counter(s).
Unit <counter_0_to_23> synthesized.


Synthesizing Unit <ledcontroller>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/ledcontroller.vhd".
WARNING:Xst:646 - Signal <curr_location_inv> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ledcontroller> synthesized.


Synthesizing Unit <keypad_controller>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/keypad_controller.vhd".
    Found 4-bit register for signal <key_data_int>.
    Found 4-bit register for signal <key_in_int>.
    Found 1-bit register for signal <key_temp0>.
    Found 1-bit register for signal <key_temp1>.
    Found 1-bit register for signal <key_temp2>.
    Found 1-bit register for signal <key_temp3>.
    Found 4-bit register for signal <scan_cnt>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <keypad_controller> synthesized.


Synthesizing Unit <seg_controller>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/seg_controller.vhd".
    Found 16x8-bit ROM for signal <seg_int>.
    Found 6-bit register for signal <digit>.
    Summary:
	inferred   1 ROM(s).
Unit <seg_controller> synthesized.


Synthesizing Unit <reg>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/reg.vhd".
Unit <reg> synthesized.


Synthesizing Unit <empty_address_finder>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/empty_address_finder.vhd".
WARNING:Xst:737 - Found 5-bit latch for signal <addr_data>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <addr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32x24-bit ROM for signal <mask>.
    Found 1-bit register for signal <parkinglot_change_event>.
    Found 24-bit register for signal <parkinglot_data>.
    Found 24-bit comparator not equal for signal <parkinglot_data$cmp_ne0000> created at line 64.
    Summary:
	inferred   1 ROM(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <empty_address_finder> synthesized.


Synthesizing Unit <ram_controller>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/ram_controller.vhd".
WARNING:Xst:647 - Input <ac_rmv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <real_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <car_num> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <regi_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <parkinglot_data> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000.
WARNING:Xst:646 - Signal <find_empty_event> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <find_empty_ena> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <find_empty_address> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ram_controller> synthesized.


Synthesizing Unit <shift_register_6bit>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/shift_register_6bit.vhd".
WARNING:Xst:1780 - Signal <shift_reg5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <shift_reg4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <shift_register_6bit> synthesized.


Synthesizing Unit <gate_controller>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/gate_controller.vhd".
WARNING:Xst:1780 - Signal <remove_event> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <input_event> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <gate_controller> synthesized.


Synthesizing Unit <top_module>.
    Related source file is "C:/Users/minchul/Documents/autoparkinglot/top_module.vhd".
WARNING:Xst:647 - Input <dip_switch<4:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <push_button> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <curr_address> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
WARNING:Xst:646 - Signal <car_data_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ac_show> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <top_module> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x8-bit ROM                                          : 1
 32x24-bit ROM                                         : 2
# Multipliers                                          : 7
 12x10-bit multiplier                                  : 3
 4x5-bit multiplier                                    : 4
# Adders/Subtractors                                   : 8
 12-bit subtractor                                     : 3
 14-bit adder carry in                                 : 1
 32-bit adder                                          : 4
# Counters                                             : 13
 11-bit up counter                                     : 1
 12-bit up counter                                     : 1
 16-bit up counter                                     : 2
 2-bit up counter                                      : 1
 26-bit up counter                                     : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 3
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 40
 1-bit register                                        : 28
 14-bit register                                       : 1
 16-bit register                                       : 1
 24-bit register                                       : 1
 32-bit register                                       : 2
 4-bit register                                        : 3
 5-bit register                                        : 2
 6-bit register                                        : 2
# Latches                                              : 2
 5-bit latch                                           : 2
# Comparators                                          : 31
 12-bit comparator greatequal                          : 7
 12-bit comparator less                                : 6
 12-bit comparator lessequal                           : 1
 13-bit comparator greatequal                          : 2
 13-bit comparator greater                             : 2
 13-bit comparator less                                : 8
 13-bit comparator lessequal                           : 2
 24-bit comparator not equal                           : 1
 32-bit comparator greatequal                          : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/NumsRom.ngc>.
Reading core <ipcore_dir/car_reg_ram.ngc>.
Loading core <NumsRom> for timing and area information for instance <u_image_rom>.
Loading core <car_reg_ram> for timing and area information for instance <car_ram>.
WARNING:Xst:1290 - Hierarchical block <empty_addr_finder> is unconnected in block <ram_ctrl>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <led_clk_div> is unconnected in block <led_ctrl>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <led_dec> is unconnected in block <led_ctrl>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <b_data_0> in Unit <u_tft_lcd> is equivalent to the following 7 FFs/Latches, which will be removed : <b_data_1> <g_data_0> <g_data_1> <g_data_2> <r_data_0> <r_data_1> <r_data_2> 
WARNING:Xst:1710 - FF/Latch <b_data_0> (without init value) has a constant value of 0 in block <u_tft_lcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rgb_data_0> (without init value) has a constant value of 0 in block <u_tft_lcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rgb_data_1> (without init value) has a constant value of 0 in block <u_tft_lcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rgb_data_2> (without init value) has a constant value of 0 in block <u_tft_lcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rgb_data_5> (without init value) has a constant value of 0 in block <u_tft_lcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rgb_data_6> (without init value) has a constant value of 0 in block <u_tft_lcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rgb_data_7> (without init value) has a constant value of 0 in block <u_tft_lcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rgb_data_11> (without init value) has a constant value of 0 in block <u_tft_lcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rgb_data_12> (without init value) has a constant value of 0 in block <u_tft_lcd>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x8-bit ROM                                          : 1
 32x24-bit ROM                                         : 2
# Multipliers                                          : 7
 12x10-bit multiplier                                  : 3
 4x5-bit multiplier                                    : 4
# Adders/Subtractors                                   : 8
 12-bit subtractor                                     : 3
 14-bit adder carry in                                 : 1
 32-bit adder                                          : 4
# Counters                                             : 13
 11-bit up counter                                     : 1
 12-bit up counter                                     : 1
 16-bit up counter                                     : 2
 2-bit up counter                                      : 1
 26-bit up counter                                     : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 3
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 180
 Flip-Flops                                            : 180
# Latches                                              : 2
 5-bit latch                                           : 2
# Comparators                                          : 31
 12-bit comparator greatequal                          : 7
 12-bit comparator less                                : 6
 12-bit comparator lessequal                           : 1
 13-bit comparator greatequal                          : 2
 13-bit comparator greater                             : 2
 13-bit comparator less                                : 8
 13-bit comparator lessequal                           : 2
 24-bit comparator not equal                           : 1
 32-bit comparator greatequal                          : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <b_data_0> (without init value) has a constant value of 0 in block <TFT_LCD_image>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b_data_1> (without init value) has a constant value of 0 in block <TFT_LCD_image>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <g_data_0> (without init value) has a constant value of 0 in block <TFT_LCD_image>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <g_data_1> (without init value) has a constant value of 0 in block <TFT_LCD_image>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <g_data_2> (without init value) has a constant value of 0 in block <TFT_LCD_image>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rgb_data_0> (without init value) has a constant value of 0 in block <TFT_LCD_image>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rgb_data_1> (without init value) has a constant value of 0 in block <TFT_LCD_image>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rgb_data_2> (without init value) has a constant value of 0 in block <TFT_LCD_image>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rgb_data_5> (without init value) has a constant value of 0 in block <TFT_LCD_image>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rgb_data_6> (without init value) has a constant value of 0 in block <TFT_LCD_image>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rgb_data_7> (without init value) has a constant value of 0 in block <TFT_LCD_image>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rgb_data_11> (without init value) has a constant value of 0 in block <TFT_LCD_image>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rgb_data_12> (without init value) has a constant value of 0 in block <TFT_LCD_image>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_0> (without init value) has a constant value of 0 in block <TFT_LCD_image>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_1> (without init value) has a constant value of 0 in block <TFT_LCD_image>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_2> (without init value) has a constant value of 0 in block <TFT_LCD_image>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <parkinglot_data_0> in Unit <empty_address_finder> is equivalent to the following 23 FFs/Latches, which will be removed : <parkinglot_data_1> <parkinglot_data_2> <parkinglot_data_3> <parkinglot_data_4> <parkinglot_data_5> <parkinglot_data_6> <parkinglot_data_7> <parkinglot_data_8> <parkinglot_data_9> <parkinglot_data_10> <parkinglot_data_11> <parkinglot_data_12> <parkinglot_data_13> <parkinglot_data_14> <parkinglot_data_15> <parkinglot_data_16> <parkinglot_data_17> <parkinglot_data_18> <parkinglot_data_19> <parkinglot_data_20> <parkinglot_data_21> <parkinglot_data_22> <parkinglot_data_23> 
WARNING:Xst:2677 - Node <led_clk_div/dclk> of sequential type is unconnected in block <ledcontroller>.
WARNING:Xst:1710 - FF/Latch <parkinglot_data_0> (without init value) has a constant value of 0 in block <empty_address_finder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <conter/data_0> (without init value) has a constant value of 0 in block <empty_address_finder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <conter/data_1> (without init value) has a constant value of 0 in block <empty_address_finder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <conter/data_2> (without init value) has a constant value of 0 in block <empty_address_finder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <conter/data_3> (without init value) has a constant value of 0 in block <empty_address_finder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <conter/data_4> (without init value) has a constant value of 0 in block <empty_address_finder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_data_0> (without init value) has a constant value of 0 in block <empty_address_finder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_data_1> (without init value) has a constant value of 0 in block <empty_address_finder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_data_2> (without init value) has a constant value of 0 in block <empty_address_finder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_0> (without init value) has a constant value of 0 in block <empty_address_finder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_1> (without init value) has a constant value of 0 in block <empty_address_finder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_2> (without init value) has a constant value of 0 in block <empty_address_finder>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_init.ram/dpram.dp2x2.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_init.ram/dpram.dp2x2.ram of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp4x4.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp4x4.ram of type RAMB16_S4_S4 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp2x2.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp2x2.ram of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp2x2.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp2x2.ram of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram of type RAMB16_S4_S4 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp2x2.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp2x2.ram of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram of type RAMB16_S36_S36 has been replaced by RAMB16
WARNING:Xst:2677 - Node <ram_ctrl/empty_addr_finder/addr_data_4> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ram_ctrl/empty_addr_finder/addr_data_3> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ram_ctrl/empty_addr_finder/addr_4> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ram_ctrl/empty_addr_finder/addr_3> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <ram_ctrl/empty_addr_finder/parkinglot_change_event> of sequential type is unconnected in block <top_module>.

Optimizing unit <top_module> ...

Optimizing unit <digi_clk> ...

Optimizing unit <TFT_LCD_image> ...

Optimizing unit <keypad_controller> ...

Optimizing unit <seg_controller> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_module, actual ratio is 2.
FlipFlop u_tft_lcd/hsync_cnt_4 has been replicated 1 time(s)
FlipFlop u_tft_lcd/hsync_cnt_5 has been replicated 1 time(s)
FlipFlop u_tft_lcd/hsync_cnt_6 has been replicated 1 time(s)
FlipFlop u_tft_lcd/hsync_cnt_7 has been replicated 1 time(s)
FlipFlop u_tft_lcd/hsync_cnt_8 has been replicated 1 time(s)
FlipFlop u_tft_lcd/hsync_cnt_9 has been replicated 1 time(s)
FlipFlop u_tft_lcd/vsync_cnt_6 has been replicated 1 time(s)
FlipFlop u_tft_lcd/vsync_cnt_7 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 312
 Flip-Flops                                            : 312

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_module.ngr
Top Level Output File Name         : top_module
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 78

Cell Usage :
# BELS                             : 1654
#      GND                         : 10
#      INV                         : 29
#      LUT1                        : 270
#      LUT2                        : 240
#      LUT2_D                      : 2
#      LUT2_L                      : 4
#      LUT3                        : 73
#      LUT3_D                      : 5
#      LUT3_L                      : 8
#      LUT4                        : 288
#      LUT4_D                      : 26
#      LUT4_L                      : 22
#      MUXCY                       : 357
#      MUXF5                       : 24
#      VCC                         : 3
#      XORCY                       : 293
# FlipFlops/Latches                : 314
#      FDC                         : 73
#      FDCE                        : 186
#      FDE                         : 11
#      FDP                         : 8
#      FDR                         : 31
#      FDS                         : 5
# RAMS                             : 7
#      RAMB16                      : 7
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 68
#      IBUF                        : 8
#      OBUF                        : 60
# MULTs                            : 3
#      MULT18X18                   : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s2000fg456-5 

 Number of Slices:                      517  out of  20480     2%  
 Number of Slice Flip Flops:            310  out of  40960     0%  
 Number of 4 input LUTs:                967  out of  40960     2%  
 Number of IOs:                          78
 Number of bonded IOBs:                  69  out of    333    20%  
    IOB Flip Flops:                       4
 Number of BRAMs:                         7  out of     40    17%  
 Number of MULT18X18s:                    3  out of     40     7%  
 Number of GCLKs:                         3  out of      8    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                          | Clock buffer(FF name)                                                                                                                                                                                                                          | Load  |
------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
u_lcd_clk/dclk1                                       | BUFG                                                                                                                                                                                                                                           | 70    |
u_image_rom/N1                                        | NONE(u_image_rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_init.ram/dpram.dp2x2.ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_init.ram/dpram.dp2x2.ram)| 6     |
clk                                                   | BUFGP                                                                                                                                                                                                                                          | 72    |
N0                                                    | NONE(ram_ctrl/car_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram)   | 1     |
gate_ctrl/number_event(gate_ctrl/calc/number_event1:O)| NONE(*)(gate_ctrl/shift_reg/REG3/reg0[3].reg/data)                                                                                                                                                                                             | 16    |
dig_clk/clk1                                          | BUFG                                                                                                                                                                                                                                           | 134   |
key_clk_dvd/new_clk                                   | NONE(keypad_cntrller/x4_DVD/cnt_data_1)                                                                                                                                                                                                        | 7     |
keypad_cntrller/x4_DVD/d_clk                          | NONE(keypad_cntrller/scan_cnt_0)                                                                                                                                                                                                               | 12    |
gate_ctrl/seg_dvd/new_clk                             | NONE(gate_ctrl/seg_ctrller/Counter_0to5/cnt_data_2)                                                                                                                                                                                            | 9     |
------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------+------------------------------------------------+-------+
Control Signal                                    | Buffer(FF name)                                | Load  |
--------------------------------------------------+------------------------------------------------+-------+
rst_inv(u_tft_lcd/RSTB_inv1_INV_0:O)              | NONE(dig_clk/sec_0)                            | 251   |
gate_ctrl/rst_shift_reg(gate_ctrl/rst_shift_reg:O)| NONE(gate_ctrl/shift_reg/REG0/reg0[0].reg/data)| 16    |
--------------------------------------------------+------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.103ns (Maximum Frequency: 70.907MHz)
   Minimum input arrival time before clock: 7.350ns
   Maximum output required time after clock: 12.052ns
   Maximum combinational path delay: 9.644ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'u_lcd_clk/dclk1'
  Clock period: 14.103ns (frequency: 70.907MHz)
  Total number of paths / destination ports: 104848 / 189
-------------------------------------------------------------------------
Delay:               14.103ns (Levels of Logic = 13)
  Source:            u_tft_lcd/hsync_cnt_11 (FF)
  Destination:       u_tft_lcd/addrcnt_13 (FF)
  Source Clock:      u_lcd_clk/dclk1 rising
  Destination Clock: u_lcd_clk/dclk1 rising

  Data Path: u_tft_lcd/hsync_cnt_11 to u_tft_lcd/addrcnt_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.626   1.259  u_tft_lcd/hsync_cnt_11 (u_tft_lcd/hsync_cnt_11)
     LUT3_D:I0->O          1   0.479   0.740  u_tft_lcd/addrcnt_cmp_lt00122_SW0 (N185)
     LUT4:I2->O            4   0.479   0.838  u_tft_lcd/addrcnt_cmp_lt00122 (u_tft_lcd/addrcnt_cmp_lt0012)
     LUT3:I2->O            2   0.479   0.915  u_tft_lcd/addrcnt_mux0023<5>116_SW0 (N224)
     LUT4:I1->O            1   0.479   0.000  u_tft_lcd/addrcnt_mux0023<5>116_F (N316)
     MUXF5:I0->O          24   0.314   1.586  u_tft_lcd/addrcnt_mux0023<5>116 (u_tft_lcd/N0)
     LUT3_D:I2->O          7   0.479   0.929  u_tft_lcd/addrcnt_mux0023<5>37 (u_tft_lcd/N13)
     LUT4:I3->O            1   0.479   0.704  u_tft_lcd/addrcnt_mux0022<10>_SW1 (N136)
     LUT4:I3->O            1   0.479   0.000  u_tft_lcd/Madd_addrcnt_addsub0003_lut<10> (u_tft_lcd/Madd_addrcnt_addsub0003_lut<10>)
     MUXCY:S->O            1   0.435   0.000  u_tft_lcd/Madd_addrcnt_addsub0003_cy<10> (u_tft_lcd/Madd_addrcnt_addsub0003_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  u_tft_lcd/Madd_addrcnt_addsub0003_cy<11> (u_tft_lcd/Madd_addrcnt_addsub0003_cy<11>)
     MUXCY:CI->O           0   0.056   0.000  u_tft_lcd/Madd_addrcnt_addsub0003_cy<12> (u_tft_lcd/Madd_addrcnt_addsub0003_cy<12>)
     XORCY:CI->O           1   0.786   0.851  u_tft_lcd/Madd_addrcnt_addsub0003_xor<13> (u_tft_lcd/addrcnt_addsub0003<13>)
     LUT2:I1->O            1   0.479   0.000  u_tft_lcd/addrcnt_mux0021<0>1 (u_tft_lcd/addrcnt_mux0021<0>)
     FDCE:D                    0.176          u_tft_lcd/addrcnt_13
    ----------------------------------------
    Total                     14.103ns (6.280ns logic, 7.823ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.996ns (frequency: 142.935MHz)
  Total number of paths / destination ports: 3163 / 105
-------------------------------------------------------------------------
Delay:               6.996ns (Levels of Logic = 4)
  Source:            key_clk_dvd/cnt_data_8 (FF)
  Destination:       key_clk_dvd/cnt_data_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: key_clk_dvd/cnt_data_8 to key_clk_dvd/cnt_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   1.040  key_clk_dvd/cnt_data_8 (key_clk_dvd/cnt_data_8)
     LUT4:I0->O            1   0.479   0.976  key_clk_dvd/cnt_data_cmp_eq000018 (key_clk_dvd/cnt_data_cmp_eq000018)
     LUT4:I0->O            2   0.479   0.915  key_clk_dvd/cnt_data_cmp_eq0000135 (key_clk_dvd/new_clk_and0000)
     LUT4:I1->O           16   0.479   1.346  key_clk_dvd/cnt_data_cmp_eq0000 (key_clk_dvd/cnt_data_cmp_eq0000)
     LUT2:I0->O            1   0.479   0.000  key_clk_dvd/Mcount_cnt_data_eqn_01 (key_clk_dvd/Mcount_cnt_data_eqn_0)
     FDC:D                     0.176          key_clk_dvd/cnt_data_0
    ----------------------------------------
    Total                      6.996ns (2.718ns logic, 4.278ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'gate_ctrl/number_event'
  Clock period: 1.547ns (frequency: 646.224MHz)
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Delay:               1.547ns (Levels of Logic = 0)
  Source:            gate_ctrl/shift_reg/REG2/reg0[3].reg/data (FF)
  Destination:       gate_ctrl/shift_reg/REG3/reg0[3].reg/data (FF)
  Source Clock:      gate_ctrl/number_event rising
  Destination Clock: gate_ctrl/number_event rising

  Data Path: gate_ctrl/shift_reg/REG2/reg0[3].reg/data to gate_ctrl/shift_reg/REG3/reg0[3].reg/data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.626   0.745  gate_ctrl/shift_reg/REG2/reg0[3].reg/data (gate_ctrl/shift_reg/REG2/reg0[3].reg/data)
     FDCE:D                    0.176          gate_ctrl/shift_reg/REG3/reg0[3].reg/data
    ----------------------------------------
    Total                      1.547ns (0.802ns logic, 0.745ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dig_clk/clk1'
  Clock period: 13.533ns (frequency: 73.892MHz)
  Total number of paths / destination ports: 174408 / 262
-------------------------------------------------------------------------
Delay:               13.533ns (Levels of Logic = 33)
  Source:            dig_clk/zetime_0_1 (FF)
  Destination:       dig_clk/zetime_3_31 (FF)
  Source Clock:      dig_clk/clk1 rising
  Destination Clock: dig_clk/clk1 rising

  Data Path: dig_clk/zetime_0_1 to dig_clk/zetime_3_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.626   1.250  dig_clk/zetime_0_1 (dig_clk/zetime_0_1)
     LUT1:I0->O            1   0.479   0.000  dig_clk/Madd_zetime_0_add0000_cy<1>_rt (dig_clk/Madd_zetime_0_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.435   0.000  dig_clk/Madd_zetime_0_add0000_cy<1> (dig_clk/Madd_zetime_0_add0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Madd_zetime_0_add0000_cy<2> (dig_clk/Madd_zetime_0_add0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Madd_zetime_0_add0000_cy<3> (dig_clk/Madd_zetime_0_add0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Madd_zetime_0_add0000_cy<4> (dig_clk/Madd_zetime_0_add0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Madd_zetime_0_add0000_cy<5> (dig_clk/Madd_zetime_0_add0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Madd_zetime_0_add0000_cy<6> (dig_clk/Madd_zetime_0_add0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Madd_zetime_0_add0000_cy<7> (dig_clk/Madd_zetime_0_add0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Madd_zetime_0_add0000_cy<8> (dig_clk/Madd_zetime_0_add0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Madd_zetime_0_add0000_cy<9> (dig_clk/Madd_zetime_0_add0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Madd_zetime_0_add0000_cy<10> (dig_clk/Madd_zetime_0_add0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Madd_zetime_0_add0000_cy<11> (dig_clk/Madd_zetime_0_add0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Madd_zetime_0_add0000_cy<12> (dig_clk/Madd_zetime_0_add0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Madd_zetime_0_add0000_cy<13> (dig_clk/Madd_zetime_0_add0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Madd_zetime_0_add0000_cy<14> (dig_clk/Madd_zetime_0_add0000_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Madd_zetime_0_add0000_cy<15> (dig_clk/Madd_zetime_0_add0000_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Madd_zetime_0_add0000_cy<16> (dig_clk/Madd_zetime_0_add0000_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Madd_zetime_0_add0000_cy<17> (dig_clk/Madd_zetime_0_add0000_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Madd_zetime_0_add0000_cy<18> (dig_clk/Madd_zetime_0_add0000_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Madd_zetime_0_add0000_cy<19> (dig_clk/Madd_zetime_0_add0000_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Madd_zetime_0_add0000_cy<20> (dig_clk/Madd_zetime_0_add0000_cy<20>)
     XORCY:CI->O           1   0.786   0.976  dig_clk/Madd_zetime_0_add0000_xor<21> (dig_clk/zetime_0_add0000<21>)
     LUT4:I0->O            1   0.479   0.000  dig_clk/zetime_0_cmp_eq0000_wg_lut<0> (dig_clk/zetime_0_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  dig_clk/zetime_0_cmp_eq0000_wg_cy<0> (dig_clk/zetime_0_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/zetime_0_cmp_eq0000_wg_cy<1> (dig_clk/zetime_0_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/zetime_0_cmp_eq0000_wg_cy<2> (dig_clk/zetime_0_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/zetime_0_cmp_eq0000_wg_cy<3> (dig_clk/zetime_0_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/zetime_0_cmp_eq0000_wg_cy<4> (dig_clk/zetime_0_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/zetime_0_cmp_eq0000_wg_cy<5> (dig_clk/zetime_0_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/zetime_0_cmp_eq0000_wg_cy<6> (dig_clk/zetime_0_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          34   0.265   1.755  dig_clk/zetime_0_cmp_eq0000_wg_cy<7> (dig_clk/zetime_0_cmp_eq0000)
     LUT2:I1->O           33   0.479   1.603  dig_clk/zetime_3_not000122 (dig_clk/zetime_1_not0001)
     LUT4:I3->O           32   0.479   1.575  dig_clk/zetime_3_not0001 (dig_clk/zetime_3_not0001)
     FDCE:CE                   0.524          dig_clk/zetime_3_0
    ----------------------------------------
    Total                     13.533ns (6.374ns logic, 7.159ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'key_clk_dvd/new_clk'
  Clock period: 3.449ns (frequency: 289.948MHz)
  Total number of paths / destination ports: 10 / 6
-------------------------------------------------------------------------
Delay:               3.449ns (Levels of Logic = 1)
  Source:            keypad_cntrller/x4_DVD/cnt_data_0 (FF)
  Destination:       keypad_cntrller/x4_DVD/cnt_data_1 (FF)
  Source Clock:      key_clk_dvd/new_clk rising
  Destination Clock: key_clk_dvd/new_clk rising

  Data Path: keypad_cntrller/x4_DVD/cnt_data_0 to keypad_cntrller/x4_DVD/cnt_data_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.626   1.074  keypad_cntrller/x4_DVD/cnt_data_0 (keypad_cntrller/x4_DVD/cnt_data_0)
     LUT2:I0->O            2   0.479   0.745  keypad_cntrller/x4_DVD/d_clk_cmp_eq0000_inv1 (keypad_cntrller/x4_DVD/d_clk_cmp_eq0000_inv)
     FDCE:CE                   0.524          keypad_cntrller/x4_DVD/cnt_data_0
    ----------------------------------------
    Total                      3.449ns (1.629ns logic, 1.820ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'keypad_cntrller/x4_DVD/d_clk'
  Clock period: 7.126ns (frequency: 140.340MHz)
  Total number of paths / destination ports: 112 / 16
-------------------------------------------------------------------------
Delay:               7.126ns (Levels of Logic = 4)
  Source:            keypad_cntrller/scan_cnt_2 (FF)
  Destination:       keypad_cntrller/key_data_int_2 (FF)
  Source Clock:      keypad_cntrller/x4_DVD/d_clk rising
  Destination Clock: keypad_cntrller/x4_DVD/d_clk rising

  Data Path: keypad_cntrller/scan_cnt_2 to keypad_cntrller/key_data_int_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             10   0.626   1.259  keypad_cntrller/scan_cnt_2 (keypad_cntrller/scan_cnt_2)
     LUT4:I0->O            3   0.479   0.941  keypad_cntrller/key_temp0_cmp_eq00001 (keypad_cntrller/key_temp0_cmp_eq0000)
     LUT2:I1->O            1   0.479   0.000  keypad_cntrller/key_data_int_mux0000<1>82 (keypad_cntrller/key_data_int_mux0000<1>82)
     MUXF5:I0->O           1   0.314   0.976  keypad_cntrller/key_data_int_mux0000<1>8_f5 (keypad_cntrller/key_data_int_mux0000<1>8)
     LUT3:I0->O            1   0.479   0.681  keypad_cntrller/key_data_int_mux0000<1>14 (keypad_cntrller/key_data_int_mux0000<1>14)
     FDS:S                     0.892          keypad_cntrller/key_data_int_2
    ----------------------------------------
    Total                      7.126ns (3.269ns logic, 3.857ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'gate_ctrl/seg_dvd/new_clk'
  Clock period: 2.917ns (frequency: 342.789MHz)
  Total number of paths / destination ports: 25 / 9
-------------------------------------------------------------------------
Delay:               2.917ns (Levels of Logic = 1)
  Source:            gate_ctrl/seg_ctrller/Counter_0to5/cnt_data_0 (FF)
  Destination:       gate_ctrl/seg_ctrller/Counter_0to5/cnt_data_0 (FF)
  Source Clock:      gate_ctrl/seg_dvd/new_clk rising
  Destination Clock: gate_ctrl/seg_dvd/new_clk rising

  Data Path: gate_ctrl/seg_ctrller/Counter_0to5/cnt_data_0 to gate_ctrl/seg_ctrller/Counter_0to5/cnt_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.626   0.955  gate_ctrl/seg_ctrller/Counter_0to5/cnt_data_0 (gate_ctrl/seg_ctrller/Counter_0to5/cnt_data_0)
     INV:I->O              1   0.479   0.681  gate_ctrl/seg_ctrller/Counter_0to5/Mcount_cnt_data_xor<0>11_INV_0 (gate_ctrl/seg_ctrller/Counter_0to5/Mcount_cnt_data)
     FDC:D                     0.176          gate_ctrl/seg_ctrller/Counter_0to5/cnt_data_0
    ----------------------------------------
    Total                      2.917ns (1.281ns logic, 1.636ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'N0'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.930ns (Levels of Logic = 2)
  Source:            RSTB (PAD)
  Destination:       ram_ctrl/car_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram (RAM)
  Destination Clock: N0 rising

  Data Path: RSTB to ram_ctrl/car_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.715   0.783  RSTB_IBUF (RSTB_IBUF)
     begin scope: 'ram_ctrl/car_ram'
     begin scope: 'U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram'
     RAMB16:SSRB               0.432          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram
    ----------------------------------------
    Total                      1.930ns (1.147ns logic, 0.783ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2046 / 33
-------------------------------------------------------------------------
Offset:              7.350ns (Levels of Logic = 29)
  Source:            dip_switch<5> (PAD)
  Destination:       dig_clk/count_31 (FF)
  Destination Clock: clk rising

  Data Path: dip_switch<5> to dig_clk/count_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   0.715   1.616  dip_switch_5_IBUF (dip_switch_5_IBUF)
     LUT3:I1->O            1   0.479   0.000  dig_clk/Mcompar_count_cmp_ge0000_lut<1> (dig_clk/Mcompar_count_cmp_ge0000_lut<1>)
     MUXCY:S->O            1   0.435   0.000  dig_clk/Mcompar_count_cmp_ge0000_cy<1> (dig_clk/Mcompar_count_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Mcompar_count_cmp_ge0000_cy<2> (dig_clk/Mcompar_count_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.055   0.000  dig_clk/Mcompar_count_cmp_ge0000_cy<3> (dig_clk/Mcompar_count_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Mcompar_count_cmp_ge0000_cy<4> (dig_clk/Mcompar_count_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Mcompar_count_cmp_ge0000_cy<5> (dig_clk/Mcompar_count_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Mcompar_count_cmp_ge0000_cy<6> (dig_clk/Mcompar_count_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Mcompar_count_cmp_ge0000_cy<7> (dig_clk/Mcompar_count_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Mcompar_count_cmp_ge0000_cy<8> (dig_clk/Mcompar_count_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Mcompar_count_cmp_ge0000_cy<9> (dig_clk/Mcompar_count_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Mcompar_count_cmp_ge0000_cy<10> (dig_clk/Mcompar_count_cmp_ge0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Mcompar_count_cmp_ge0000_cy<11> (dig_clk/Mcompar_count_cmp_ge0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Mcompar_count_cmp_ge0000_cy<12> (dig_clk/Mcompar_count_cmp_ge0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Mcompar_count_cmp_ge0000_cy<13> (dig_clk/Mcompar_count_cmp_ge0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Mcompar_count_cmp_ge0000_cy<14> (dig_clk/Mcompar_count_cmp_ge0000_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Mcompar_count_cmp_ge0000_cy<15> (dig_clk/Mcompar_count_cmp_ge0000_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Mcompar_count_cmp_ge0000_cy<16> (dig_clk/Mcompar_count_cmp_ge0000_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Mcompar_count_cmp_ge0000_cy<17> (dig_clk/Mcompar_count_cmp_ge0000_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Mcompar_count_cmp_ge0000_cy<18> (dig_clk/Mcompar_count_cmp_ge0000_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Mcompar_count_cmp_ge0000_cy<19> (dig_clk/Mcompar_count_cmp_ge0000_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Mcompar_count_cmp_ge0000_cy<20> (dig_clk/Mcompar_count_cmp_ge0000_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Mcompar_count_cmp_ge0000_cy<21> (dig_clk/Mcompar_count_cmp_ge0000_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Mcompar_count_cmp_ge0000_cy<22> (dig_clk/Mcompar_count_cmp_ge0000_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Mcompar_count_cmp_ge0000_cy<23> (dig_clk/Mcompar_count_cmp_ge0000_cy<23>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Mcompar_count_cmp_ge0000_cy<24> (dig_clk/Mcompar_count_cmp_ge0000_cy<24>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Mcompar_count_cmp_ge0000_cy<25> (dig_clk/Mcompar_count_cmp_ge0000_cy<25>)
     MUXCY:CI->O           1   0.056   0.000  dig_clk/Mcompar_count_cmp_ge0000_cy<26> (dig_clk/Mcompar_count_cmp_ge0000_cy<26>)
     MUXCY:CI->O          33   0.246   1.580  dig_clk/Mcompar_count_cmp_ge0000_cy<27> (dig_clk/count_cmp_ge0000)
     FDR:R                     0.892          dig_clk/count_1
    ----------------------------------------
    Total                      7.350ns (4.154ns logic, 3.196ns route)
                                       (56.5% logic, 43.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_lcd_clk/dclk1'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.046ns (Levels of Logic = 3)
  Source:            RSTB (PAD)
  Destination:       u_tft_lcd/r_data_4 (FF)
  Destination Clock: u_lcd_clk/dclk1 rising

  Data Path: RSTB to u_tft_lcd/r_data_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.715   1.078  RSTB_IBUF (RSTB_IBUF)
     LUT3:I0->O            1   0.479   0.851  u_tft_lcd/g_data_and000030 (u_tft_lcd/g_data_and000030)
     LUT4:I1->O            8   0.479   0.921  u_tft_lcd/g_data_and000034 (u_tft_lcd/g_data_and0000)
     FDE:CE                    0.524          u_tft_lcd/b_data_2
    ----------------------------------------
    Total                      5.046ns (2.197ns logic, 2.849ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'key_clk_dvd/new_clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.572ns (Levels of Logic = 1)
  Source:            key_in<3> (PAD)
  Destination:       keypad_cntrller/key_in_int_3 (FF)
  Destination Clock: key_clk_dvd/new_clk rising

  Data Path: key_in<3> to keypad_cntrller/key_in_int_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.681  key_in_3_IBUF (key_in_3_IBUF)
     FDP:D                     0.176          keypad_cntrller/key_in_int_3
    ----------------------------------------
    Total                      1.572ns (0.891ns logic, 0.681ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u_lcd_clk/dclk1'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              6.280ns (Levels of Logic = 1)
  Source:            u_tft_lcd/de_i (FF)
  Destination:       de (PAD)
  Source Clock:      u_lcd_clk/dclk1 rising

  Data Path: u_tft_lcd/de_i to de
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  u_tft_lcd/de_i (u_tft_lcd/de_i)
     OBUF:I->O                 4.909          de_OBUF (de)
    ----------------------------------------
    Total                      6.280ns (5.535ns logic, 0.745ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.306ns (Levels of Logic = 1)
  Source:            u_lcd_clk/dclk (FF)
  Destination:       lcd_clk (PAD)
  Source Clock:      clk rising

  Data Path: u_lcd_clk/dclk to lcd_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.626   0.771  u_lcd_clk/dclk (u_lcd_clk/dclk1)
     OBUF:I->O                 4.909          lcd_clk_OBUF (lcd_clk)
    ----------------------------------------
    Total                      6.306ns (5.535ns logic, 0.771ns route)
                                       (87.8% logic, 12.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'gate_ctrl/seg_dvd/new_clk'
  Total number of paths / destination ports: 398 / 13
-------------------------------------------------------------------------
Offset:              12.052ns (Levels of Logic = 5)
  Source:            gate_ctrl/seg_ctrller/digit_5 (FF)
  Destination:       segment<7> (PAD)
  Source Clock:      gate_ctrl/seg_dvd/new_clk rising

  Data Path: gate_ctrl/seg_ctrller/digit_5 to segment<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.626   1.066  gate_ctrl/seg_ctrller/digit_5 (gate_ctrl/seg_ctrller/digit_5)
     LUT3:I0->O            1   0.479   0.704  gate_ctrl/seg_ctrller/display_data<0>2_SW0 (N25)
     LUT4:I3->O            4   0.479   0.949  gate_ctrl/seg_ctrller/display_data<0>2 (gate_ctrl/seg_ctrller/N4)
     LUT4:I1->O            7   0.479   1.201  gate_ctrl/seg_ctrller/display_data<3>72 (gate_ctrl/seg_ctrller/display_data<3>)
     LUT4:I0->O            1   0.479   0.681  gate_ctrl/seg_ctrller/Mrom_seg_int51 (segment_5_OBUF)
     OBUF:I->O                 4.909          segment_5_OBUF (segment<5>)
    ----------------------------------------
    Total                     12.052ns (7.451ns logic, 4.601ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'keypad_cntrller/x4_DVD/d_clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              6.499ns (Levels of Logic = 1)
  Source:            keypad_cntrller/scan_cnt_3 (FF)
  Destination:       key_scan<3> (PAD)
  Source Clock:      keypad_cntrller/x4_DVD/d_clk rising

  Data Path: keypad_cntrller/scan_cnt_3 to key_scan<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             10   0.626   0.964  keypad_cntrller/scan_cnt_3 (keypad_cntrller/scan_cnt_3)
     OBUF:I->O                 4.909          key_scan_3_OBUF (key_scan<3>)
    ----------------------------------------
    Total                      6.499ns (5.535ns logic, 0.964ns route)
                                       (85.2% logic, 14.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'gate_ctrl/number_event'
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Offset:              10.712ns (Levels of Logic = 5)
  Source:            gate_ctrl/shift_reg/REG2/reg0[1].reg/data (FF)
  Destination:       segment<7> (PAD)
  Source Clock:      gate_ctrl/number_event rising

  Data Path: gate_ctrl/shift_reg/REG2/reg0[1].reg/data to segment<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.626   0.804  gate_ctrl/shift_reg/REG2/reg0[1].reg/data (gate_ctrl/shift_reg/REG2/reg0[1].reg/data)
     LUT4:I2->O            1   0.479   0.000  gate_ctrl/seg_ctrller/display_data<1>72_SW0_F (N294)
     MUXF5:I0->O           1   0.314   0.740  gate_ctrl/seg_ctrller/display_data<1>72_SW0 (N272)
     LUT4:I2->O            7   0.479   1.201  gate_ctrl/seg_ctrller/display_data<1>72 (gate_ctrl/seg_ctrller/display_data<1>)
     LUT4:I0->O            1   0.479   0.681  gate_ctrl/seg_ctrller/Mrom_seg_int71 (segment_7_OBUF)
     OBUF:I->O                 4.909          segment_7_OBUF (segment<7>)
    ----------------------------------------
    Total                     10.712ns (7.286ns logic, 3.426ns route)
                                       (68.0% logic, 32.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Delay:               9.644ns (Levels of Logic = 3)
  Source:            RSTB (PAD)
  Destination:       led_out<23> (PAD)

  Data Path: RSTB to led_out<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.715   0.783  RSTB_IBUF (RSTB_IBUF)
     INV:I->O            275   0.479   2.758  u_tft_lcd/RSTB_inv1_INV_0 (rst_inv)
     OBUF:I->O                 4.909          led_out_23_OBUF (led_out<23>)
    ----------------------------------------
    Total                      9.644ns (6.103ns logic, 3.541ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.36 secs
 
--> 

Total memory usage is 306944 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   75 (   0 filtered)
Number of infos    :   11 (   0 filtered)

