// Seed: 836502600
module module_0 (
    output wire id_0,
    output tri1 id_1,
    id_3
);
  tri1 id_4 = -1, id_5 = id_5, id_6, id_7, id_8;
  assign module_1.id_0 = 0;
  reg id_9, id_10, id_11, id_12 = -1, id_13;
  always id_10 <= 1;
  wire id_14;
endmodule
module module_1 (
    output wor id_0,
    output tri id_1
);
  localparam id_3 = 1;
  wire id_4;
  module_0 modCall_1 (
      id_1,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_12;
  assign module_3.id_5 = 0;
  assign id_9 = (-1);
endmodule
module module_3 (
    input tri0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input tri id_4,
    input wire id_5,
    input tri1 id_6,
    input wor id_7
);
  assign id_9 = (-1);
  wire id_10;
  if (id_4) parameter id_11 = 1;
  else wire id_12;
  wire id_13;
  parameter id_14 = -1;
  module_2 modCall_1 (
      id_14,
      id_10,
      id_12,
      id_9,
      id_9,
      id_9,
      id_13,
      id_13,
      id_11,
      id_14,
      id_10
  );
endmodule
