============================================================
  Generated by:           Encounter(R) RTL Compiler v12.10-s012_1
  Generated on:           Dec 14 2014  07:26:45 pm
  Module:                 GCC
  Technology library:     tcbn65gpluswc 121
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

	Timing
	------

No paths found.


	Area
	----

Instance  Cells  Cell Area  Net Area  Total Area    Wireload      
------------------------------------------------------------------
GCC           0          0         0           0 ZeroWireload (S) 

 (S) = wireload was automatically selected

	Design Rule Check
	-----------------

Max_transition design rule: no violations.

Max_capacitance design rule: no violations.


