{"Source Block": ["oh/elink/dv/elink_e16_model.v@1991:2001@HdlIdDef", "\n   // #########\n   // # WIRES\n   // #########\n   wire     fifo_read;\n   wire     emesh_fifo_empty;\n\n   //#########\n   //# FIFO\n   //#########\n   assign fifo_read       = mesh_fifo_read;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[1996, "   wire     emesh_fifo_empty;\n"]], "Add": [[1996, "   assign dstaddr_2712_en  = (rxi_assemble_cnt[2:0] == 3'b001);\n"], [1996, "   assign dstaddr_1100_en  = (rxi_assemble_cnt[2:0] == 3'b010);\n"], [1996, "   assign datamode_en      = (rxi_assemble_cnt[2:0] == 3'b010);\n"], [1996, "   assign write_en         = (rxi_assemble_cnt[2:0] == 3'b010);\n"], [1996, "   assign access_en        = (rxi_assemble_cnt[2:0] == 3'b010);\n"], [1996, "   assign data_3116_en     = (rxi_assemble_cnt[2:0] == 3'b011);\n"], [1996, "   assign data_1500_en     = (rxi_assemble_cnt[2:0] == 3'b100);\n"], [1996, "   assign srcaddr_3116_en  = (rxi_assemble_cnt[2:0] == 3'b101);\n"], [1996, "   assign srcaddr_1500_en  = (rxi_assemble_cnt[2:0] == 3'b110);\n"]]}}