

================================================================
== Synthesis Summary Report of 'QAM'
================================================================
+ General Information: 
    * Date:           Mon Sep 26 12:47:49 2022
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        qam
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------+------+-------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |                   Modules                  | Issue|       | Latency | Latency| Iteration|         | Trip |          |      |         |           |           |     |
    |                   & Loops                  | Type | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +--------------------------------------------+------+-------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ QAM                                       |     -|   8.17|        -|       -|         -|        -|     -|        no|     -|  3 (~0%)|  373 (~0%)|  562 (~0%)|    -|
    | + grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_68   |     -|  13.50|        -|       -|         -|        -|     -|        no|     -|        -|  186 (~0%)|   70 (~0%)|    -|
    |  o VITIS_LOOP_44_1                         |     -|  14.60|        -|       -|         2|        1|     -|       yes|     -|        -|          -|          -|    -|
    | + grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_103  |     -|  12.58|        -|       -|         -|        -|     -|        no|     -|        -|  146 (~0%)|  299 (~0%)|    -|
    |  o VITIS_LOOP_71_2                         |     -|  14.60|        -|       -|         2|        1|     -|       yes|     -|        -|          -|          -|    -|
    +--------------------------------------------+------+-------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| data_in   | both          | 64    | 1     | 1   | 8     | 1     | 1      | 8     | 1     | 1      |
| data_out  | both          | 64    | 1     | 1   | 8     | 1     | 1      | 8     | 1     | 1      |
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------------------------------+
| Argument | Direction | Datatype                                    |
+----------+-----------+---------------------------------------------+
| data_in  | in        | stream<hls::axis<ap_uint<64>, 1, 1, 1>, 0>& |
| data_out | out       | stream<hls::axis<ap_uint<64>, 1, 1, 1>, 0>& |
+----------+-----------+---------------------------------------------+

* SW-to-HW Mapping
+----------+----------+-----------+
| Argument | HW Name  | HW Type   |
+----------+----------+-----------+
| data_in  | data_in  | interface |
| data_out | data_out | interface |
+----------+----------+-----------+


================================================================
== M_AXI Burst Information
================================================================

