Lecture 20 
Transistor Amplifiers (II) 
Other Amplifier Stages 

Outline 
•  Common­drain amplifier 
•  Common­gate amplifier 

Reading Assignment:
Howe and Sodini; Chapter 8, Sections 8.7-8.9

6.012 Spring 2009 

1 

1. Common­drain amplifier

VDD 

signal source 

RS 

vs 

VBIAS 

signal 
load 

RL 

iSUP 

+ 

vOUT 

-

VSS 
•  A voltage buffer takes the input voltage which may have 
ge 
p 
ge 
y 
buffer takes the in ut volta which ma have
• A volta
a relatively large Thevenin resistance and replicates the 
voltage at the output port, which has a low output 
resistance 
Input signal is applied to the gate 
• 
•  Output is taken from the source 
•  To first order, voltage gain ≈ 1 
• 
Input resistance is high 
•  Output resistance is low 
–  Effective voltage buffer  stage 

How does it work? 
•  vgate  ↑⇒ iD  cannot change ⇒ v source  ↑ 
–  Source follower 

6.012 Spring 2009 

2 

Biasing the Common­drain amplifier

VDD 

signal source 

RS 

vs 

VBIAS 

VSS 

iSUP 

+ 

vOUT 

-

signal 
load

RL 

VSS

•  Assume device in saturation; neglect RS  and RL; 
neglect CLM (λ = 0) 
•  Obtain desired output bias voltage 
–  Typically set VOUT  to”halfway” between VSS  and 
VDD. 
•  Output voltage maximum VDD­VDSsat 
•  Output voltage minimum set by voltage 
requirement across ISUP. 
VBIAS  = VGS + VOUT 

VGS  = VTn (VSB ) + 

ISUP 
W 
µµµµn Cox 
2 L 

6.012 Spring 2009 

3 

Small­signal Analysis 

Unloaded small­signal equivalent circuit model:


+


vin 

-

+ 

vin 

-

G 

S 

D

gmvgs 

ro


roc 

+ 

vout 

-


 

 

+ 

vgs 

-

gmvgs 

ro//roc 

+ 

vout 

-

Then: 

vin  = v gs  + vout 
vout  =  gm v gs ( ro  // roc ) 

Avo  = 

g m 
g m  + 

1 
ro  // roc 

≈ 1 

6.012 Spring 2009 

4 

Input and Output Resistance 

Input Impedance : Rin  = ∞ 
Output Impedance: 

RS 

+ 

vin 

-

+ 

vgs 

-

gmvgs 

ro//roc 

vin  = 0; vt  = ­v gs 

effectively:
 
resistance of 

resistance of 
 
value 1/gm 

gmvt 

ro//roc 

Rout  = 

≈  1 
g m 

1 

1 
ro // roc 

g m + 

Small! 

Loaded voltage gain: 

it 

+ 
vt 

-

it 

+ 
vt 

-

Av  = Avo 

RL 
RL + Rout 

≈ 

≈ 1 

RL 
RL  +  1 
g m 

6.012 Spring 2009 

5 

Effect of Back Bias 
If MOSFET was not fabricated in an isolated p­well, 
then body is tied to wafer substrate (connected to VSS) 
VDD 

signal source 

RS 

vs 

VBIAS 

VSS 

iSUP 

+

vOUT 

-

signal 
load 

RL 

Two consequences: 

VSS 

•  Bias is affected 
–  VT  depends on VBS 
–  VBS  = VSS  – VOUT  ≠ 0 

•  Small signal figures of merit affected 
–  Signal shows up between B and S 
–  vbs  = ­vout 

6.012 Spring 2009 

6 

Small­signal Analysis (with back­bias) 
See text pp.523­527 for details 

+


vin 

G 

S 

D

gmvgs 

gmbvbs 

ro


roc 

-

B 

+ 

vout 

-

vbs=-vout 

+ 

vgs 

-

+ 

vin 

-

gmvgs 

gmbvout 

ro//roc 

+ 

vout 

-

Avo  = 

gm 
g m  + g mb + 

1 
ro  // roc 

≈ 

gm 
g m  + g mb 

< 1 

Also: 

Rout  = 

1 
g m +  gmb  + 

1 
ro  // roc 

≈ 

1 
g m +  gmb 

6.012 Spring 2009 

7 

Common­Drain Two­Port Model


+ 

vin 

− 

1

+ gmb) 

(gm 

+ 

+
+ 
−
− 

gm 
+ gmb) 

(gm 

vin 

vout 

− 

•  Open circuit voltage gain ~ 1 
• 
Input resistance ~ CS Amplifier 
–  We want a large input resistance because the 
controlled generator is voltage controlled 
•  Output resistance << CS Amplifier 
–  We want a low output resistance to deliver most of 
the output voltage to the load 

6.012 Spring 2009


8


Relationship between circuit parameters and device 
parameters: 

W 

gm  =  2 I D  µµµµnCox
L 

γγγγ
2  −2φφφφp  − VBS 

gmb  = 

g m

Device* 
Parame ters 

ISUP  ↑ 
W ↑ 
µnCox  ↑ 
L ↑ 

­

­

­

­

­

­

­

­

Circuit Parameters 
|Avo| 
g m 
g m + g mb 

Rin 
∝ 

Rout 
1 
g m  + g mb 
↓
↓ 
↓ 
↓ 
↑ 

* VBIAS  is adjusted so that none of the other 
parameters change 

Common Drain amplifier is often used as a voltage 
buffer to drive small output loads (in multistage 
amplifiers, other stages provide the voltage gain).

6.012 Spring 2009 

9 

2. Common­Gate Amplifier:

VDD


iSUP


iOUT 

VSS 

signal 
load 

RL 

signal source 

is 

RS 

IBIAS 

VSS 
•  A current buffer takes the input current which may 
have a relatively small Norton resistance and 
replicates the current at the output port, which has a 
high output resistance 
• 
Input signal is applied to the source 
•  Output is taken from the drain 
•  To first order, current gain ≈ 1 
–  i s  ≈ ­iout.(Current Buffer) 
• 
Input resistance is low 
•  Output resistance is high 
–  Effective current buffer  stage 

6.012 Spring 2009 

10 

Biasing the Common­Gate Amplifier:

Assume device in saturation; neglect RS  and 
RL; neglect CLM (λ = 0) 
VDD 

ISUP


IOUT 

VSS


IBIAS 

BIAS =
+ I 
ISUP  +  IOUT  + I BIAS  0 
+  I 
= 0 
I 
SUP
OUT

VSS 
Select bias such that IOUT=0 ⇒ VOUT  = 0. 

Assume MOSFET in saturation (no channel modulation): 
ID  =  W 
)2  =  ISUP  = −I BIAS 
( 
µµµµnCox  VGS  − VT
2 L 
But VT  depends on VBS: 
( 
VT  = VTo  + γγγγn  −2φφφφp  − VBS  −  −2φφφφp
Must solve these two equations iteratively. 

) 

6.012 Spring 2009 

11 

Small­signal equivalent circuit (unloaded)

iout 
D 

G 

+


vgs


- S 

B 

is 

gmvgs 

gmbvbs 

ro

roc 

vbs=vgs 

it  s 
t i

-

vgs 

+ 

gmvgs 

gmbvgs 

ro

iout 

iout 

it 

i
s 

­1 
gm 

­1 
gmb 

ro

it  = −iout  ⇒ Aio  =  iout 
it 
Aio  is the short circuit current gain. 
Not surprising, since in a MOSFET: ig  = 0 

= −1 

6.012 Spring 2009 

12 

Input Resistance 

+ 

vgs 

-

it 

+ 

vt

-

gmvgs 

gmbvgs 

ro

roc 

RL 

vgs=-vt 


 

+ 

it 
i
t 

vt
v
t

-

gmvt 

gmbvt 

ro 

roc//RL 

Do KCL on input node: 

( 
v t  − it  roc  // RL
it  − g mv t  −  gmb v t  − 
ro 

) 
=  0 

Then: 

Rin  = 

= 

v t 
it 

1 +  roc  // RL 
ro 
gm  + g mb  +  1 
ro 

≈ 

1 
gm  + g mb 

6.012 Spring 2009 

13 

Output Resistance 

+ 

vgs 

-

+ 

vgs 

-

RS 

R 
RS 
S

gmvgs 

gmbvgs 

ro

roc 

it 

+ 
vt 

-

gmvgs 

gmbvgs 

ro


 

it ' 

+ 
vt ' 

-

Do KCL on input node: 

′it  − g mv gs  − gmbv gs  − 
Notice also: 

′vt  + v gs 
ro 

= 0 

v gs  = − ′it Rs 

Then: 
 
 
 
 
 
 
Rout  = r oc  //  r o  1 + R s  gm  + gmb  +  1 
 
 
 
 
 
 
r o 
 
 
 
 
 
 
] ≈ r oc  //  gm r o
[ 
[ 
)R s
)
( 
( 
Rout  ≈ r oc  //  r o  1 + gm R s

] 

6.012 Spring 2009 

14 

Common­Gate Two­Port Model


i
in 

i

out 

1 
gm + gmb 

−iin 

r oc 

⎢⎢(r o + gm r o RS)

• 

•  The output resistance depends on the source 
resistance 
–  The CG current buffer is not unilateral 
Input resistance << CS Amplifier 
–  We want a small input resistance because the 
controlled generator is current controlled 
•  Output resistance >> CS Amplifier 
–  We want a large output resistance to deliver most of 
the output current to the load 

6.012 Spring 2009


15 

Relationship between circuit figures of merit and 
device parameters: 

gmb  = 

W 
gm  =  2 I D  µµµµnCox
L 
γγγγ
2  −2φφφφp  − VBS 
ro  ≈  1 
λλλλn ID


gm 

Device* 
Parame ters 

ISUP  ↑ 
W ↑ 
µnCox  ↑ 
L ↑ 

­

­

­

­

Circuit Parameters 
|Aio| 
­1 
­1

Rin 
1
g  + g mb
g m  + g mb 
m
↓ 
↓ 
↓ 
↑ 

Rout 
roc  //[ro (1 + g m R s )]
oc
o
sm
↓ 
↑ 
↑ 
↑ 

* VBIAS  is adjusted so that none of the other 
parameters change 

Common Gate amplifier is often used as a current 
buffer i.e. transform a current source with medium 
source resistance to an equal current with high source 
resistance (in multistage amplifiers, other stages provide 
the current gain).

6.012 Spring 2009 

16 

What did we learn today?


Summary of Key Concepts


•	 Common­source amplifier: good voltage amplifier 
better transconductance amplifier 
–  Large voltage gain 
–  High input resistance 
–  Medium / high output resistance 

•  Common­drain amplifier: good voltage buffer 
– Voltage gain  ≈ 1
–  Voltage gain  ≈ 1 
–  High input resistance 
–  Low output resistance 
•  Common­gate amplifier: good current buffer 
–  Current gain  ≈ 1 
–  Low input resistance 
–  High output resistance 

6.012 Spring 2009 

17 

MIT OpenCourseWare
http://ocw.mit.edu 

6.012 Microelectronic Devices and Circuits 
Spring 2009 

For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms . 

