{"_id": "5159bc6a34309d2f214e6bbb", "categories": {"audience": [{"fullname": "Education", "fullpath": "Intended Audience :: by Industry or Sector :: Education", "id": 360, "shortname": "education"}, {"fullname": "Developers", "fullpath": "Intended Audience :: by End-User Class :: Developers", "id": 3, "shortname": "developers"}], "database": [], "developmentstatus": [{"fullname": "4 - Beta", "fullpath": "Development Status :: 4 - Beta", "id": 10, "shortname": "beta"}], "environment": [{"fullname": "Project is a graphics toolkit", "fullpath": "User Interface :: Grouping and Descriptive Categories (UI) :: Project is a graphics toolkit", "id": 467, "shortname": "ui_meta_toolkit"}], "language": [{"fullname": "VHDL/Verilog", "fullpath": "Programming Language :: VHDL/Verilog", "id": 551, "shortname": "vhdl_verilog"}], "license": [{"fullname": "GNU Library or Lesser General Public License version 2.0 (LGPLv2)", "fullpath": "License :: OSI-Approved Open Source :: GNU Library or Lesser General Public License version 2.0 (LGPLv2)", "id": 16, "shortname": "lgpl"}], "os": [{"fullname": "Linux", "fullpath": "Operating System :: Modern (Vendor-Supported) Desktop Operating Systems :: Linux", "id": 201, "shortname": "linux"}, {"fullname": "32-bit MS Windows (NT/2000/XP)", "fullpath": "Operating System :: Grouping and Descriptive Categories :: 32-bit MS Windows (NT/2000/XP)", "id": 219, "shortname": "winnt"}], "topic": [{"fullname": "Email", "fullpath": "Topic :: Communications :: Email", "id": 28, "shortname": "email"}], "translation": [{"fullname": "English", "fullpath": "Translations :: English", "id": 275, "shortname": "english"}]}, "creation_date": "2006-09-08", "developers": [{"name": "scicoshdl", "url": "http://sourceforge.net/u/scicoshdl/", "username": "scicoshdl"}], "external_homepage": "http://scicoshdl.sourceforge.net/", "icon_url": null, "labels": [], "moved_to_url": "", "name": "ScicosHDL032", "preferred_support_tool": "", "preferred_support_url": "", "private": false, "screenshots": [], "short_description": "Scicos-HDL is a tool to design digital circuit system; it integrates the hardware circuit, algorithm and Scilab/Scicos environment as a plat for digital circuit design, simulation and Hardware Description Language generation.", "shortname": "scicoshdl032", "socialnetworks": [], "status": "active", "summary": "", "tools": [{"label": "Summary", "mount_point": "summary", "name": "summary", "sourceforge_group_id": 176901}, {"label": "Support", "mount_point": "support", "name": "support"}, {"label": "Reviews", "mount_point": "reviews", "name": "reviews"}, {"label": "Files", "mount_point": "files", "name": "files"}, {"label": "Wiki", "mount_point": "wiki", "name": "wiki"}, {"label": "Donate", "mount_point": "donate", "name": "link"}, {"label": "Mailing Lists", "mount_point": "mailman", "name": "mailman"}], "url": "http://sourceforge.net/p/scicoshdl032/", "video_url": ""}
