Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec 11 17:29:15 2024
| Host         : NickAsusRogSrix running 64-bit major release  (build 9200)
| Command      : report_utilization -file obj/post_synth_util.rpt -hierarchical -hierarchical_depth 4
| Design       : top_level
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------+--------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|      Instance      |                            Module                            | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+--------------------+--------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| top_level          |                                                        (top) |       9568 |       9525 |       0 |   43 | 10454 |     40 |      1 |         37 |
|   (top_level)      |                                                        (top) |         47 |         25 |       0 |   22 |   314 |      0 |      0 |          3 |
|   blue_ser         |                                              tmds_serializer |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|   classifier_0     |                                     image_sprite_transparent |         31 |         26 |       0 |    5 |     5 |      2 |      0 |          0 |
|     (classifier_0) |                                     image_sprite_transparent |         19 |         14 |       0 |    5 |     5 |      0 |      0 |          0 |
|     pixel_BROM     |                         xilinx_single_port_ram_read_first_18 |         12 |         12 |       0 |    0 |     0 |      2 |      0 |          0 |
|   classifier_1     |                                   image_sprite_transparent_1 |        110 |         94 |       0 |   16 |    16 |      2 |      0 |          0 |
|     (classifier_1) |                                   image_sprite_transparent_1 |         89 |         73 |       0 |   16 |    16 |      0 |      0 |          0 |
|     pixel_BROM     |                            xilinx_single_port_ram_read_first |         21 |         21 |       0 |    0 |     0 |      2 |      0 |          0 |
|   crw              |                                             camera_registers |        106 |        106 |       0 |    0 |   104 |      0 |      0 |          0 |
|     (crw)          |                                             camera_registers |          8 |          8 |       0 |    0 |    42 |      0 |      0 |          0 |
|     aia            |                                               addr_increment |          8 |          8 |       0 |    0 |     9 |      0 |      0 |          0 |
|     sccb_c         |                                                   i2c_master |         90 |         90 |       0 |    0 |    53 |      0 |      0 |          0 |
|   frame_buffer     |                 xilinx_true_dual_port_read_first_2_clock_ram |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|   green_ser        |                                            tmds_serializer_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|   mnt_ccl_0        |                                   moore_neighbor_tracing_ccl |        356 |        356 |       0 |    0 |   225 |      0 |      0 |         12 |
|   mnt_ccl_1        |                                 moore_neighbor_tracing_ccl_1 |        340 |        340 |       0 |    0 |   204 |      0 |      0 |         12 |
|   mod              |                                            pixel_reconstruct |         22 |         22 |       0 |    0 |    38 |      0 |      0 |          0 |
|   moore_fb_00      |               xilinx_true_dual_port_read_first_2_clock_ram_2 |          1 |          1 |       0 |    0 |     0 |      2 |      0 |          0 |
|   moore_fb_01      |               xilinx_true_dual_port_read_first_2_clock_ram_3 |          1 |          1 |       0 |    0 |     0 |      2 |      0 |          0 |
|   moore_fb_02      |               xilinx_true_dual_port_read_first_2_clock_ram_4 |          1 |          1 |       0 |    0 |     0 |      2 |      0 |          0 |
|   moore_fb_03      |               xilinx_true_dual_port_read_first_2_clock_ram_5 |          1 |          1 |       0 |    0 |     0 |      2 |      0 |          0 |
|   moore_fb_04      |               xilinx_true_dual_port_read_first_2_clock_ram_6 |          1 |          1 |       0 |    0 |     0 |      2 |      0 |          0 |
|   moore_fb_10      |               xilinx_true_dual_port_read_first_2_clock_ram_7 |          1 |          1 |       0 |    0 |     0 |      2 |      0 |          0 |
|   moore_fb_11      |               xilinx_true_dual_port_read_first_2_clock_ram_8 |          1 |          1 |       0 |    0 |     0 |      2 |      0 |          0 |
|   moore_fb_12      |               xilinx_true_dual_port_read_first_2_clock_ram_9 |          1 |          1 |       0 |    0 |     0 |      2 |      0 |          0 |
|   moore_fb_13      |              xilinx_true_dual_port_read_first_2_clock_ram_10 |          1 |          1 |       0 |    0 |     0 |      2 |      0 |          0 |
|   moore_fb_14      |              xilinx_true_dual_port_read_first_2_clock_ram_11 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|   mssc             |                                                    lab05_ssc |         36 |         36 |       0 |    0 |    25 |      0 |      0 |          0 |
|   mvm              |                                                    video_mux |          7 |          7 |       0 |    0 |     0 |      0 |      0 |          0 |
|   my_ccl           |                                                          ccl |       8030 |       8030 |       0 |    0 |  9254 |     14 |      0 |          8 |
|     (my_ccl)       |                                                          ccl |       7436 |       7436 |       0 |    0 |  9136 |      0 |      0 |          8 |
|     div_x          |                                                      divider |         68 |         68 |       0 |    0 |    60 |      0 |      0 |          0 |
|     div_y          |                                                   divider_16 |         67 |         67 |       0 |    0 |    58 |      0 |      0 |          0 |
|     fb1_labels     | xilinx_true_dual_port_read_first_2_clock_ram__parameterized0 |        129 |        129 |       0 |    0 |     0 |     12 |      0 |          0 |
|     fb1_mask       |              xilinx_true_dual_port_read_first_2_clock_ram_17 |        330 |        330 |       0 |    0 |     0 |      2 |      0 |          0 |
|   my_divider_0     |                                      divider__parameterized0 |        127 |        127 |       0 |    0 |    99 |      0 |      0 |          0 |
|   my_divider_1     |                                   divider__parameterized0_12 |        145 |        145 |       0 |    0 |    99 |      0 |      0 |          0 |
|   red_ser          |                                           tmds_serializer_13 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|   registers        |            xilinx_single_port_ram_read_first__parameterized0 |          6 |          6 |       0 |    0 |     0 |      0 |      1 |          0 |
|   rgbtoycrcb_m     |                                                 rgb_to_ycrcb |         31 |         31 |       0 |    0 |    21 |      0 |      0 |          2 |
|   tmds_blue        |                                                 tmds_encoder |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|   tmds_green       |                                              tmds_encoder_14 |         19 |         19 |       0 |    0 |    10 |      0 |      0 |          0 |
|   tmds_red         |                                              tmds_encoder_15 |          3 |          3 |       0 |    0 |     8 |      0 |      0 |          0 |
|   vsg              |                                                video_sig_gen |        141 |        141 |       0 |    0 |    21 |      0 |      0 |          0 |
|   wizard_hdmi      |                                              cw_hdmi_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|   wizard_migcam    |                                              cw_fast_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
+--------------------+--------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+


