/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/duc_ddc_compiler_v3_0_14
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap duc_ddc_compiler_v3_0_14 /home/feilong/Storages/fpga/000_vivado_sim_linux32/duc_ddc_compiler_v3_0_14
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work duc_ddc_compiler_v3_0_14 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/duc_ddc_compiler_v3_0_14/.cxl.vhdl.duc_ddc_compiler_v3_0_14.duc_ddc_compiler_v3_0_14.lin64.cmf
