<profile>

<section name = "Vivado HLS Report for 'algo_unpacked'" level="0">
<item name = "Date">Mon Jan 21 16:14:44 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">proj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690tffg1927-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">8.33</item>
<item name = "Clock uncertainty (ns)">1.04</item>
<item name = "Target initiation interval">3</item>
<item name = "Estimated clock period (ns)">7.868</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3, 3, 3, 3, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_GCT_fu_970">GCT, 3, 3, 3, 3, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 4</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 24678, 66873</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 408</column>
<column name="Register">-, -, 6, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 2, 15</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_GCT_fu_970">GCT, 0, 0, 24678, 66873</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="grp_GCT_fu_970_ap_start">9, 2, 1, 2</column>
<column name="link_out_0_V">15, 3, 192, 576</column>
<column name="link_out_10_V">15, 3, 192, 576</column>
<column name="link_out_11_V">15, 3, 192, 576</column>
<column name="link_out_12_V">15, 3, 192, 576</column>
<column name="link_out_13_V">15, 3, 192, 576</column>
<column name="link_out_14_V">15, 3, 192, 576</column>
<column name="link_out_15_V">15, 3, 192, 576</column>
<column name="link_out_16_V">15, 3, 192, 576</column>
<column name="link_out_17_V">15, 3, 192, 576</column>
<column name="link_out_18_V">15, 3, 192, 576</column>
<column name="link_out_19_V">15, 3, 192, 576</column>
<column name="link_out_1_V">15, 3, 192, 576</column>
<column name="link_out_20_V">15, 3, 192, 576</column>
<column name="link_out_21_V">15, 3, 192, 576</column>
<column name="link_out_22_V">15, 3, 192, 576</column>
<column name="link_out_23_V">15, 3, 192, 576</column>
<column name="link_out_2_V">15, 3, 192, 576</column>
<column name="link_out_3_V">15, 3, 192, 576</column>
<column name="link_out_4_V">15, 3, 192, 576</column>
<column name="link_out_5_V">15, 3, 192, 576</column>
<column name="link_out_6_V">15, 3, 192, 576</column>
<column name="link_out_7_V">15, 3, 192, 576</column>
<column name="link_out_8_V">15, 3, 192, 576</column>
<column name="link_out_9_V">15, 3, 192, 576</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="first">1, 0, 1, 0</column>
<column name="grp_GCT_fu_970_ap_start_reg">0, 0, 1, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, algo_unpacked, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, algo_unpacked, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, algo_unpacked, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, algo_unpacked, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, algo_unpacked, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, algo_unpacked, return value</column>
<column name="link_in_0_V">in, 192, ap_none, link_in_0_V, pointer</column>
<column name="link_in_1_V">in, 192, ap_none, link_in_1_V, pointer</column>
<column name="link_in_2_V">in, 192, ap_none, link_in_2_V, pointer</column>
<column name="link_in_3_V">in, 192, ap_none, link_in_3_V, pointer</column>
<column name="link_in_4_V">in, 192, ap_none, link_in_4_V, pointer</column>
<column name="link_in_5_V">in, 192, ap_none, link_in_5_V, pointer</column>
<column name="link_in_6_V">in, 192, ap_none, link_in_6_V, pointer</column>
<column name="link_in_7_V">in, 192, ap_none, link_in_7_V, pointer</column>
<column name="link_in_8_V">in, 192, ap_none, link_in_8_V, pointer</column>
<column name="link_in_9_V">in, 192, ap_none, link_in_9_V, pointer</column>
<column name="link_in_10_V">in, 192, ap_none, link_in_10_V, pointer</column>
<column name="link_in_11_V">in, 192, ap_none, link_in_11_V, pointer</column>
<column name="link_in_12_V">in, 192, ap_none, link_in_12_V, pointer</column>
<column name="link_in_13_V">in, 192, ap_none, link_in_13_V, pointer</column>
<column name="link_in_14_V">in, 192, ap_none, link_in_14_V, pointer</column>
<column name="link_in_15_V">in, 192, ap_none, link_in_15_V, pointer</column>
<column name="link_in_16_V">in, 192, ap_none, link_in_16_V, pointer</column>
<column name="link_in_17_V">in, 192, ap_none, link_in_17_V, pointer</column>
<column name="link_in_18_V">in, 192, ap_none, link_in_18_V, pointer</column>
<column name="link_in_19_V">in, 192, ap_none, link_in_19_V, pointer</column>
<column name="link_in_20_V">in, 192, ap_none, link_in_20_V, pointer</column>
<column name="link_in_21_V">in, 192, ap_none, link_in_21_V, pointer</column>
<column name="link_in_22_V">in, 192, ap_none, link_in_22_V, pointer</column>
<column name="link_in_23_V">in, 192, ap_none, link_in_23_V, pointer</column>
<column name="link_in_24_V">in, 192, ap_none, link_in_24_V, pointer</column>
<column name="link_in_25_V">in, 192, ap_none, link_in_25_V, pointer</column>
<column name="link_in_26_V">in, 192, ap_none, link_in_26_V, pointer</column>
<column name="link_in_27_V">in, 192, ap_none, link_in_27_V, pointer</column>
<column name="link_in_28_V">in, 192, ap_none, link_in_28_V, pointer</column>
<column name="link_in_29_V">in, 192, ap_none, link_in_29_V, pointer</column>
<column name="link_in_30_V">in, 192, ap_none, link_in_30_V, pointer</column>
<column name="link_in_31_V">in, 192, ap_none, link_in_31_V, pointer</column>
<column name="link_in_32_V">in, 192, ap_none, link_in_32_V, pointer</column>
<column name="link_in_33_V">in, 192, ap_none, link_in_33_V, pointer</column>
<column name="link_in_34_V">in, 192, ap_none, link_in_34_V, pointer</column>
<column name="link_in_35_V">in, 192, ap_none, link_in_35_V, pointer</column>
<column name="link_in_36_V">in, 192, ap_none, link_in_36_V, pointer</column>
<column name="link_in_37_V">in, 192, ap_none, link_in_37_V, pointer</column>
<column name="link_in_38_V">in, 192, ap_none, link_in_38_V, pointer</column>
<column name="link_in_39_V">in, 192, ap_none, link_in_39_V, pointer</column>
<column name="link_in_40_V">in, 192, ap_none, link_in_40_V, pointer</column>
<column name="link_in_41_V">in, 192, ap_none, link_in_41_V, pointer</column>
<column name="link_in_42_V">in, 192, ap_none, link_in_42_V, pointer</column>
<column name="link_in_43_V">in, 192, ap_none, link_in_43_V, pointer</column>
<column name="link_in_44_V">in, 192, ap_none, link_in_44_V, pointer</column>
<column name="link_in_45_V">in, 192, ap_none, link_in_45_V, pointer</column>
<column name="link_in_46_V">in, 192, ap_none, link_in_46_V, pointer</column>
<column name="link_in_47_V">in, 192, ap_none, link_in_47_V, pointer</column>
<column name="link_out_0_V">out, 192, ap_vld, link_out_0_V, pointer</column>
<column name="link_out_0_V_ap_vld">out, 1, ap_vld, link_out_0_V, pointer</column>
<column name="link_out_1_V">out, 192, ap_vld, link_out_1_V, pointer</column>
<column name="link_out_1_V_ap_vld">out, 1, ap_vld, link_out_1_V, pointer</column>
<column name="link_out_2_V">out, 192, ap_vld, link_out_2_V, pointer</column>
<column name="link_out_2_V_ap_vld">out, 1, ap_vld, link_out_2_V, pointer</column>
<column name="link_out_3_V">out, 192, ap_vld, link_out_3_V, pointer</column>
<column name="link_out_3_V_ap_vld">out, 1, ap_vld, link_out_3_V, pointer</column>
<column name="link_out_4_V">out, 192, ap_vld, link_out_4_V, pointer</column>
<column name="link_out_4_V_ap_vld">out, 1, ap_vld, link_out_4_V, pointer</column>
<column name="link_out_5_V">out, 192, ap_vld, link_out_5_V, pointer</column>
<column name="link_out_5_V_ap_vld">out, 1, ap_vld, link_out_5_V, pointer</column>
<column name="link_out_6_V">out, 192, ap_vld, link_out_6_V, pointer</column>
<column name="link_out_6_V_ap_vld">out, 1, ap_vld, link_out_6_V, pointer</column>
<column name="link_out_7_V">out, 192, ap_vld, link_out_7_V, pointer</column>
<column name="link_out_7_V_ap_vld">out, 1, ap_vld, link_out_7_V, pointer</column>
<column name="link_out_8_V">out, 192, ap_vld, link_out_8_V, pointer</column>
<column name="link_out_8_V_ap_vld">out, 1, ap_vld, link_out_8_V, pointer</column>
<column name="link_out_9_V">out, 192, ap_vld, link_out_9_V, pointer</column>
<column name="link_out_9_V_ap_vld">out, 1, ap_vld, link_out_9_V, pointer</column>
<column name="link_out_10_V">out, 192, ap_vld, link_out_10_V, pointer</column>
<column name="link_out_10_V_ap_vld">out, 1, ap_vld, link_out_10_V, pointer</column>
<column name="link_out_11_V">out, 192, ap_vld, link_out_11_V, pointer</column>
<column name="link_out_11_V_ap_vld">out, 1, ap_vld, link_out_11_V, pointer</column>
<column name="link_out_12_V">out, 192, ap_vld, link_out_12_V, pointer</column>
<column name="link_out_12_V_ap_vld">out, 1, ap_vld, link_out_12_V, pointer</column>
<column name="link_out_13_V">out, 192, ap_vld, link_out_13_V, pointer</column>
<column name="link_out_13_V_ap_vld">out, 1, ap_vld, link_out_13_V, pointer</column>
<column name="link_out_14_V">out, 192, ap_vld, link_out_14_V, pointer</column>
<column name="link_out_14_V_ap_vld">out, 1, ap_vld, link_out_14_V, pointer</column>
<column name="link_out_15_V">out, 192, ap_vld, link_out_15_V, pointer</column>
<column name="link_out_15_V_ap_vld">out, 1, ap_vld, link_out_15_V, pointer</column>
<column name="link_out_16_V">out, 192, ap_vld, link_out_16_V, pointer</column>
<column name="link_out_16_V_ap_vld">out, 1, ap_vld, link_out_16_V, pointer</column>
<column name="link_out_17_V">out, 192, ap_vld, link_out_17_V, pointer</column>
<column name="link_out_17_V_ap_vld">out, 1, ap_vld, link_out_17_V, pointer</column>
<column name="link_out_18_V">out, 192, ap_vld, link_out_18_V, pointer</column>
<column name="link_out_18_V_ap_vld">out, 1, ap_vld, link_out_18_V, pointer</column>
<column name="link_out_19_V">out, 192, ap_vld, link_out_19_V, pointer</column>
<column name="link_out_19_V_ap_vld">out, 1, ap_vld, link_out_19_V, pointer</column>
<column name="link_out_20_V">out, 192, ap_vld, link_out_20_V, pointer</column>
<column name="link_out_20_V_ap_vld">out, 1, ap_vld, link_out_20_V, pointer</column>
<column name="link_out_21_V">out, 192, ap_vld, link_out_21_V, pointer</column>
<column name="link_out_21_V_ap_vld">out, 1, ap_vld, link_out_21_V, pointer</column>
<column name="link_out_22_V">out, 192, ap_vld, link_out_22_V, pointer</column>
<column name="link_out_22_V_ap_vld">out, 1, ap_vld, link_out_22_V, pointer</column>
<column name="link_out_23_V">out, 192, ap_vld, link_out_23_V, pointer</column>
<column name="link_out_23_V_ap_vld">out, 1, ap_vld, link_out_23_V, pointer</column>
<column name="link_out_24_V">out, 192, ap_vld, link_out_24_V, pointer</column>
<column name="link_out_24_V_ap_vld">out, 1, ap_vld, link_out_24_V, pointer</column>
<column name="link_out_25_V">out, 192, ap_vld, link_out_25_V, pointer</column>
<column name="link_out_25_V_ap_vld">out, 1, ap_vld, link_out_25_V, pointer</column>
<column name="link_out_26_V">out, 192, ap_vld, link_out_26_V, pointer</column>
<column name="link_out_26_V_ap_vld">out, 1, ap_vld, link_out_26_V, pointer</column>
<column name="link_out_27_V">out, 192, ap_vld, link_out_27_V, pointer</column>
<column name="link_out_27_V_ap_vld">out, 1, ap_vld, link_out_27_V, pointer</column>
<column name="link_out_28_V">out, 192, ap_vld, link_out_28_V, pointer</column>
<column name="link_out_28_V_ap_vld">out, 1, ap_vld, link_out_28_V, pointer</column>
<column name="link_out_29_V">out, 192, ap_vld, link_out_29_V, pointer</column>
<column name="link_out_29_V_ap_vld">out, 1, ap_vld, link_out_29_V, pointer</column>
<column name="link_out_30_V">out, 192, ap_vld, link_out_30_V, pointer</column>
<column name="link_out_30_V_ap_vld">out, 1, ap_vld, link_out_30_V, pointer</column>
<column name="link_out_31_V">out, 192, ap_vld, link_out_31_V, pointer</column>
<column name="link_out_31_V_ap_vld">out, 1, ap_vld, link_out_31_V, pointer</column>
<column name="link_out_32_V">out, 192, ap_vld, link_out_32_V, pointer</column>
<column name="link_out_32_V_ap_vld">out, 1, ap_vld, link_out_32_V, pointer</column>
<column name="link_out_33_V">out, 192, ap_vld, link_out_33_V, pointer</column>
<column name="link_out_33_V_ap_vld">out, 1, ap_vld, link_out_33_V, pointer</column>
<column name="link_out_34_V">out, 192, ap_vld, link_out_34_V, pointer</column>
<column name="link_out_34_V_ap_vld">out, 1, ap_vld, link_out_34_V, pointer</column>
<column name="link_out_35_V">out, 192, ap_vld, link_out_35_V, pointer</column>
<column name="link_out_35_V_ap_vld">out, 1, ap_vld, link_out_35_V, pointer</column>
<column name="link_out_36_V">out, 192, ap_vld, link_out_36_V, pointer</column>
<column name="link_out_36_V_ap_vld">out, 1, ap_vld, link_out_36_V, pointer</column>
<column name="link_out_37_V">out, 192, ap_vld, link_out_37_V, pointer</column>
<column name="link_out_37_V_ap_vld">out, 1, ap_vld, link_out_37_V, pointer</column>
<column name="link_out_38_V">out, 192, ap_vld, link_out_38_V, pointer</column>
<column name="link_out_38_V_ap_vld">out, 1, ap_vld, link_out_38_V, pointer</column>
<column name="link_out_39_V">out, 192, ap_vld, link_out_39_V, pointer</column>
<column name="link_out_39_V_ap_vld">out, 1, ap_vld, link_out_39_V, pointer</column>
<column name="link_out_40_V">out, 192, ap_vld, link_out_40_V, pointer</column>
<column name="link_out_40_V_ap_vld">out, 1, ap_vld, link_out_40_V, pointer</column>
<column name="link_out_41_V">out, 192, ap_vld, link_out_41_V, pointer</column>
<column name="link_out_41_V_ap_vld">out, 1, ap_vld, link_out_41_V, pointer</column>
<column name="link_out_42_V">out, 192, ap_vld, link_out_42_V, pointer</column>
<column name="link_out_42_V_ap_vld">out, 1, ap_vld, link_out_42_V, pointer</column>
<column name="link_out_43_V">out, 192, ap_vld, link_out_43_V, pointer</column>
<column name="link_out_43_V_ap_vld">out, 1, ap_vld, link_out_43_V, pointer</column>
<column name="link_out_44_V">out, 192, ap_vld, link_out_44_V, pointer</column>
<column name="link_out_44_V_ap_vld">out, 1, ap_vld, link_out_44_V, pointer</column>
<column name="link_out_45_V">out, 192, ap_vld, link_out_45_V, pointer</column>
<column name="link_out_45_V_ap_vld">out, 1, ap_vld, link_out_45_V, pointer</column>
<column name="link_out_46_V">out, 192, ap_vld, link_out_46_V, pointer</column>
<column name="link_out_46_V_ap_vld">out, 1, ap_vld, link_out_46_V, pointer</column>
<column name="link_out_47_V">out, 192, ap_vld, link_out_47_V, pointer</column>
<column name="link_out_47_V_ap_vld">out, 1, ap_vld, link_out_47_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">7.29</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'GCT_ret', src/algo_unpacked.cpp:151">call, 7.29, 7.29, -, -, -, -, -, -, -, -, -, GCT, -</column>
</table>
</item>
</section>
</profile>
