INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.srcs/sim_1/new/mux2_8bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2_8bit_tb
