# This file is generated by the script SetUpCtestFiles.py
# If possible, modify the script to fix any issues with the CMakeLists.txt files
# Or you can remove this header line to prevent this file from being overwritten

file(COPY  sct.cir sct.cir.prn.gs.pl tags DESTINATION ${CMAKE_CURRENT_BINARY_DIR})
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/sct.cir.prn.gs.pl PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
if( (NOT Xyce_PARALLEL_MPI) )
  add_test(NAME ${TestNamePrefix}ABM_SCT/sct.cir COMMAND ${XYCE_BINARY} sct.cir )
  set_property(TEST ${TestNamePrefix}ABM_SCT/sct.cir PROPERTY LABELS "serial;nightly;parallel;valgrind;bsrc;expression;resistor;dcsweep")
  set_tests_properties(${TestNamePrefix}ABM_SCT/sct.cir PROPERTIES FIXTURES_SETUP sct.cir)
  add_test(NAME ${TestNamePrefix}ABM_SCT/sct.cir.gen_gs COMMAND ${PERL_BIN} sct.cir.prn.gs.pl sct.cir.prn)
  set_tests_properties(${TestNamePrefix}ABM_SCT/sct.cir.gen_gs PROPERTIES FIXTURES_REQUIRED sct.cir)
set_tests_properties(${TestNamePrefix}ABM_SCT/sct.cir.gen_gs PROPERTIES FIXTURES_SETUP sct.cir.gs)
  set_property(TEST ${TestNamePrefix}ABM_SCT/sct.cir.gen_gs PROPERTY LABELS "serial;nightly;parallel;valgrind;bsrc;expression;resistor;dcsweep")
  add_test(NAME ${TestNamePrefix}ABM_SCT/sct.cir.verify COMMAND ${PERL_BIN} ${XYCE_VERIFY} sct.cir sct.cir.prn.gs sct.cir.prn )
  set_tests_properties(${TestNamePrefix}ABM_SCT/sct.cir.verify PROPERTIES FIXTURES_REQUIRED sct.cir.gs)
  set_property(TEST ${TestNamePrefix}ABM_SCT/sct.cir.verify PROPERTY LABELS "serial;nightly;parallel;valgrind;bsrc;expression;resistor;dcsweep")
endif()
if( Xyce_PARALLEL_MPI  )
  add_test(NAME ${TestNamePrefix}ABM_SCT/sct.cir COMMAND mpiexec -bind-to none -np 2 ${XYCE_BINARY} sct.cir )
  set_property(TEST ${TestNamePrefix}ABM_SCT/sct.cir PROPERTY LABELS "serial;nightly;parallel;valgrind;bsrc;expression;resistor;dcsweep")
  set_tests_properties(${TestNamePrefix}ABM_SCT/sct.cir PROPERTIES FIXTURES_SETUP sct.cir)
add_test(NAME ${TestNamePrefix}ABM_SCT/sct.cir.gen_gs COMMAND ${PERL_BIN} sct.cir.prn.gs.pl sct.cir.prn)
set_tests_properties(${TestNamePrefix}ABM_SCT/sct.cir.gen_gs PROPERTIES FIXTURES_REQUIRED sct.cir)
set_tests_properties(${TestNamePrefix}ABM_SCT/sct.cir.gen_gs PROPERTIES FIXTURES_SETUP sct.cir.gs)
  set_property(TEST ${TestNamePrefix}ABM_SCT/sct.cir.gen_gs PROPERTY LABELS "serial;nightly;parallel;valgrind;bsrc;expression;resistor;dcsweep")
add_test(NAME ${TestNamePrefix}ABM_SCT/sct.cir.verify COMMAND ${PERL_BIN} ${XYCE_VERIFY} sct.cir sct.cir.prn.gs sct.cir.prn )
set_tests_properties(${TestNamePrefix}ABM_SCT/sct.cir.verify PROPERTIES FIXTURES_REQUIRED sct.cir.gs)
  set_property(TEST ${TestNamePrefix}ABM_SCT/sct.cir.verify PROPERTY LABELS "serial;nightly;parallel;valgrind;bsrc;expression;resistor;dcsweep")
endif()
