<stg><name>matrixmul</name>


<trans_list>

<trans id="123" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="2" op_0_bw="32">
<![CDATA[
:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="2" op_0_bw="32">
<![CDATA[
:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:10 %store_ln54 = store i4 0, i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:11 %store_ln54 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:12 %store_ln54 = store i2 0, i2 %j

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:13 %br_ln54 = br void

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0 %i_1 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1 %indvar_flatten_load = load i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="2">
<![CDATA[
:2 %i_cast = zext i2 %i_1

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:3 %tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4 %empty = sub i4 %tmp, i4 %i_cast

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5 %icmp_ln54 = icmp_eq  i4 %indvar_flatten_load, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6 %add_ln54_3 = add i4 %indvar_flatten_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln54_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln54 = br i1 %icmp_ln54, void %.split2, void

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.split2:0 %j_load = load i2 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split2:1 %add_ln54 = add i2 %i_1, i2 1

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split2:4 %icmp_ln56 = icmp_eq  i2 %j_load, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split2:5 %select_ln54 = select i1 %icmp_ln56, i2 0, i2 %j_load

]]></Node>
<StgValue><ssdm name="select_ln54"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="2">
<![CDATA[
.split2:6 %add_ln54_cast = zext i2 %add_ln54

]]></Node>
<StgValue><ssdm name="add_ln54_cast"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split2:7 %tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %add_ln54, i2 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split2:8 %empty_7 = sub i4 %tmp_1, i4 %add_ln54_cast

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split2:9 %select_ln54_1 = select i1 %icmp_ln56, i2 %add_ln54, i2 %i_1

]]></Node>
<StgValue><ssdm name="select_ln54_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="2">
<![CDATA[
.split2:10 %zext_ln60 = zext i2 %select_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split2:11 %p_shl3_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln54_1, i2 0

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split2:12 %sub_ln60 = sub i4 %p_shl3_cast, i4 %zext_ln60

]]></Node>
<StgValue><ssdm name="sub_ln60"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split2:13 %select_ln54_2 = select i1 %icmp_ln56, i4 %empty_7, i4 %empty

]]></Node>
<StgValue><ssdm name="select_ln54_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="2">
<![CDATA[
.split2:29 %zext_ln60_1 = zext i2 %select_ln54

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split2:35 %add_ln60_3 = add i4 %zext_ln60_1, i4 6

]]></Node>
<StgValue><ssdm name="add_ln60_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="4">
<![CDATA[
.split2:36 %zext_ln60_4 = zext i4 %add_ln60_3

]]></Node>
<StgValue><ssdm name="zext_ln60_4"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:37 %b_addr_2 = getelementptr i8 %b, i64 0, i64 %zext_ln60_4

]]></Node>
<StgValue><ssdm name="b_addr_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split2:38 %add_ln60_4 = add i4 %sub_ln60, i4 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="add_ln60_4"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="4">
<![CDATA[
.split2:49 %b_load_2 = load i4 %b_addr_2

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split2:55 %add_ln56 = add i2 %select_ln54, i2 1

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split2:56 %store_ln54 = store i4 %add_ln54_3, i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split2:57 %store_ln54 = store i2 %select_ln54_1, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split2:58 %store_ln56 = store i2 %add_ln56, i2 %j

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="54" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split2:18 %add_ln54_1 = add i4 %select_ln54_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln54_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="4">
<![CDATA[
.split2:19 %add_ln54_1_cast = zext i4 %add_ln54_1

]]></Node>
<StgValue><ssdm name="add_ln54_1_cast"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:20 %a_addr_1 = getelementptr i8 %a, i64 0, i64 %add_ln54_1_cast

]]></Node>
<StgValue><ssdm name="a_addr_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="4">
<![CDATA[
.split2:21 %a_load_1 = load i4 %a_addr_1

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split2:23 %add_ln54_2 = add i4 %select_ln54_2, i4 2

]]></Node>
<StgValue><ssdm name="add_ln54_2"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="4">
<![CDATA[
.split2:24 %add_ln54_2_cast = zext i4 %add_ln54_2

]]></Node>
<StgValue><ssdm name="add_ln54_2_cast"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:25 %a_addr_2 = getelementptr i8 %a, i64 0, i64 %add_ln54_2_cast

]]></Node>
<StgValue><ssdm name="a_addr_2"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="4">
<![CDATA[
.split2:26 %a_load_2 = load i4 %a_addr_2

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="2">
<![CDATA[
.split2:30 %zext_ln60_2 = zext i2 %select_ln54

]]></Node>
<StgValue><ssdm name="zext_ln60_2"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split2:32 %add_ln60_2 = add i3 %zext_ln60_2, i3 3

]]></Node>
<StgValue><ssdm name="add_ln60_2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="3">
<![CDATA[
.split2:33 %zext_ln60_3 = zext i3 %add_ln60_2

]]></Node>
<StgValue><ssdm name="zext_ln60_3"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:34 %b_addr_1 = getelementptr i8 %b, i64 0, i64 %zext_ln60_3

]]></Node>
<StgValue><ssdm name="b_addr_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="4">
<![CDATA[
.split2:46 %b_load_1 = load i4 %b_addr_1

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="4">
<![CDATA[
.split2:49 %b_load_2 = load i4 %b_addr_2

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="4">
<![CDATA[
.split2:14 %select_ln54_2_cast = zext i4 %select_ln54_2

]]></Node>
<StgValue><ssdm name="select_ln54_2_cast"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:15 %a_addr = getelementptr i8 %a, i64 0, i64 %select_ln54_2_cast

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="4">
<![CDATA[
.split2:16 %a_load = load i4 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="4">
<![CDATA[
.split2:21 %a_load_1 = load i4 %a_addr_1

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="4">
<![CDATA[
.split2:26 %a_load_2 = load i4 %a_addr_2

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="8">
<![CDATA[
.split2:27 %sext_ln54_2 = sext i8 %a_load_2

]]></Node>
<StgValue><ssdm name="sext_ln54_2"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="2">
<![CDATA[
.split2:28 %zext_ln56 = zext i2 %select_ln54

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:31 %b_addr = getelementptr i8 %b, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="4">
<![CDATA[
.split2:43 %b_load = load i4 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="4">
<![CDATA[
.split2:46 %b_load_1 = load i4 %b_addr_1

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="8">
<![CDATA[
.split2:50 %sext_ln60_2 = sext i8 %b_load_2

]]></Node>
<StgValue><ssdm name="sext_ln60_2"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2:51 %mul_ln60_2 = mul i16 %sext_ln60_2, i16 %sext_ln54_2

]]></Node>
<StgValue><ssdm name="mul_ln60_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="80" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="4">
<![CDATA[
.split2:16 %a_load = load i4 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="8">
<![CDATA[
.split2:22 %sext_ln54_1 = sext i8 %a_load_1

]]></Node>
<StgValue><ssdm name="sext_ln54_1"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="4">
<![CDATA[
.split2:43 %b_load = load i4 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="8">
<![CDATA[
.split2:47 %sext_ln60_1 = sext i8 %b_load_1

]]></Node>
<StgValue><ssdm name="sext_ln60_1"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2:48 %mul_ln60_1 = mul i16 %sext_ln60_1, i16 %sext_ln54_1

]]></Node>
<StgValue><ssdm name="mul_ln60_1"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2:51 %mul_ln60_2 = mul i16 %sext_ln60_2, i16 %sext_ln54_2

]]></Node>
<StgValue><ssdm name="mul_ln60_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="8">
<![CDATA[
.split2:17 %sext_ln54 = sext i8 %a_load

]]></Node>
<StgValue><ssdm name="sext_ln54"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="8">
<![CDATA[
.split2:44 %sext_ln60 = sext i8 %b_load

]]></Node>
<StgValue><ssdm name="sext_ln60"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2:45 %mul_ln60 = mul i16 %sext_ln60, i16 %sext_ln54

]]></Node>
<StgValue><ssdm name="mul_ln60"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2:48 %mul_ln60_1 = mul i16 %sext_ln60_1, i16 %sext_ln54_1

]]></Node>
<StgValue><ssdm name="mul_ln60_1"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2:51 %mul_ln60_2 = mul i16 %sext_ln60_2, i16 %sext_ln54_2

]]></Node>
<StgValue><ssdm name="mul_ln60_2"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2:52 %add_ln60 = add i16 %mul_ln60, i16 %mul_ln60_2

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0">
<![CDATA[
:0 %ret_ln65 = ret

]]></Node>
<StgValue><ssdm name="ret_ln65"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="92" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2:48 %mul_ln60_1 = mul i16 %sext_ln60_1, i16 %sext_ln54_1

]]></Node>
<StgValue><ssdm name="mul_ln60_1"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2:52 %add_ln60 = add i16 %mul_ln60, i16 %mul_ln60_2

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2:53 %add_ln60_1 = add i16 %add_ln60, i16 %mul_ln60_1

]]></Node>
<StgValue><ssdm name="add_ln60_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split2:3 %empty_6 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="4">
<![CDATA[
.split2:39 %zext_ln60_5 = zext i4 %add_ln60_4

]]></Node>
<StgValue><ssdm name="zext_ln60_5"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:40 %res_addr = getelementptr i16 %res, i64 0, i64 %zext_ln60_5

]]></Node>
<StgValue><ssdm name="res_addr"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split2:41 %specpipeline_ln56 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln56"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:42 %specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln56"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2:53 %add_ln60_1 = add i16 %add_ln60, i16 %mul_ln60_1

]]></Node>
<StgValue><ssdm name="add_ln60_1"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.split2:54 %store_ln60 = store i16 %add_ln60_1, i4 %res_addr

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
.split2:59 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="124" name="a" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="125" name="b" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="126" name="res" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="128" from="StgValue_127" to="j" fromId="127" toId="10">
</dataflow>
<dataflow id="129" from="StgValue_127" to="i" fromId="127" toId="11">
</dataflow>
<dataflow id="130" from="StgValue_127" to="indvar_flatten" fromId="127" toId="12">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="131" toId="13">
</dataflow>
<dataflow id="134" from="empty_1" to="spectopmodule_ln0" fromId="133" toId="13">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="135" toId="14">
</dataflow>
<dataflow id="137" from="a" to="specinterface_ln0" fromId="124" toId="14">
</dataflow>
<dataflow id="139" from="empty" to="specinterface_ln0" fromId="138" toId="14">
</dataflow>
<dataflow id="141" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="14">
</dataflow>
<dataflow id="142" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="14">
</dataflow>
<dataflow id="144" from="empty_0" to="specinterface_ln0" fromId="143" toId="14">
</dataflow>
<dataflow id="146" from="StgValue_145" to="specinterface_ln0" fromId="145" toId="14">
</dataflow>
<dataflow id="147" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="14">
</dataflow>
<dataflow id="148" from="empty_0" to="specinterface_ln0" fromId="143" toId="14">
</dataflow>
<dataflow id="149" from="empty_0" to="specinterface_ln0" fromId="143" toId="14">
</dataflow>
<dataflow id="150" from="empty_0" to="specinterface_ln0" fromId="143" toId="14">
</dataflow>
<dataflow id="151" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="14">
</dataflow>
<dataflow id="152" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="14">
</dataflow>
<dataflow id="153" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="14">
</dataflow>
<dataflow id="154" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="14">
</dataflow>
<dataflow id="155" from="empty_0" to="specinterface_ln0" fromId="143" toId="14">
</dataflow>
<dataflow id="156" from="empty_0" to="specinterface_ln0" fromId="143" toId="14">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="157" toId="15">
</dataflow>
<dataflow id="159" from="a" to="specbitsmap_ln0" fromId="124" toId="15">
</dataflow>
<dataflow id="160" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="135" toId="16">
</dataflow>
<dataflow id="161" from="b" to="specinterface_ln0" fromId="125" toId="16">
</dataflow>
<dataflow id="162" from="empty" to="specinterface_ln0" fromId="138" toId="16">
</dataflow>
<dataflow id="163" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="16">
</dataflow>
<dataflow id="164" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="16">
</dataflow>
<dataflow id="165" from="empty_0" to="specinterface_ln0" fromId="143" toId="16">
</dataflow>
<dataflow id="166" from="StgValue_145" to="specinterface_ln0" fromId="145" toId="16">
</dataflow>
<dataflow id="167" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="16">
</dataflow>
<dataflow id="168" from="empty_0" to="specinterface_ln0" fromId="143" toId="16">
</dataflow>
<dataflow id="169" from="empty_0" to="specinterface_ln0" fromId="143" toId="16">
</dataflow>
<dataflow id="170" from="empty_0" to="specinterface_ln0" fromId="143" toId="16">
</dataflow>
<dataflow id="171" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="16">
</dataflow>
<dataflow id="172" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="16">
</dataflow>
<dataflow id="173" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="16">
</dataflow>
<dataflow id="174" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="16">
</dataflow>
<dataflow id="175" from="empty_0" to="specinterface_ln0" fromId="143" toId="16">
</dataflow>
<dataflow id="176" from="empty_0" to="specinterface_ln0" fromId="143" toId="16">
</dataflow>
<dataflow id="177" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="157" toId="17">
</dataflow>
<dataflow id="178" from="b" to="specbitsmap_ln0" fromId="125" toId="17">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="135" toId="18">
</dataflow>
<dataflow id="180" from="res" to="specinterface_ln0" fromId="126" toId="18">
</dataflow>
<dataflow id="181" from="empty" to="specinterface_ln0" fromId="138" toId="18">
</dataflow>
<dataflow id="182" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="18">
</dataflow>
<dataflow id="183" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="18">
</dataflow>
<dataflow id="184" from="empty_0" to="specinterface_ln0" fromId="143" toId="18">
</dataflow>
<dataflow id="185" from="StgValue_145" to="specinterface_ln0" fromId="145" toId="18">
</dataflow>
<dataflow id="186" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="18">
</dataflow>
<dataflow id="187" from="empty_0" to="specinterface_ln0" fromId="143" toId="18">
</dataflow>
<dataflow id="188" from="empty_0" to="specinterface_ln0" fromId="143" toId="18">
</dataflow>
<dataflow id="189" from="empty_0" to="specinterface_ln0" fromId="143" toId="18">
</dataflow>
<dataflow id="190" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="18">
</dataflow>
<dataflow id="191" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="18">
</dataflow>
<dataflow id="192" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="18">
</dataflow>
<dataflow id="193" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="18">
</dataflow>
<dataflow id="194" from="empty_0" to="specinterface_ln0" fromId="143" toId="18">
</dataflow>
<dataflow id="195" from="empty_0" to="specinterface_ln0" fromId="143" toId="18">
</dataflow>
<dataflow id="196" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="157" toId="19">
</dataflow>
<dataflow id="197" from="res" to="specbitsmap_ln0" fromId="126" toId="19">
</dataflow>
<dataflow id="199" from="StgValue_198" to="store_ln54" fromId="198" toId="20">
</dataflow>
<dataflow id="200" from="indvar_flatten" to="store_ln54" fromId="12" toId="20">
</dataflow>
<dataflow id="202" from="StgValue_201" to="store_ln54" fromId="201" toId="21">
</dataflow>
<dataflow id="203" from="i" to="store_ln54" fromId="11" toId="21">
</dataflow>
<dataflow id="204" from="StgValue_201" to="store_ln54" fromId="201" toId="22">
</dataflow>
<dataflow id="205" from="j" to="store_ln54" fromId="10" toId="22">
</dataflow>
<dataflow id="206" from="i" to="i_1" fromId="11" toId="24">
</dataflow>
<dataflow id="207" from="indvar_flatten" to="indvar_flatten_load" fromId="12" toId="25">
</dataflow>
<dataflow id="208" from="i_1" to="i_cast" fromId="24" toId="26">
</dataflow>
<dataflow id="210" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp" fromId="209" toId="27">
</dataflow>
<dataflow id="211" from="i_1" to="tmp" fromId="24" toId="27">
</dataflow>
<dataflow id="212" from="StgValue_201" to="tmp" fromId="201" toId="27">
</dataflow>
<dataflow id="213" from="tmp" to="empty" fromId="27" toId="28">
</dataflow>
<dataflow id="214" from="i_cast" to="empty" fromId="26" toId="28">
</dataflow>
<dataflow id="215" from="indvar_flatten_load" to="icmp_ln54" fromId="25" toId="29">
</dataflow>
<dataflow id="217" from="StgValue_216" to="icmp_ln54" fromId="216" toId="29">
</dataflow>
<dataflow id="218" from="indvar_flatten_load" to="add_ln54_3" fromId="25" toId="30">
</dataflow>
<dataflow id="220" from="StgValue_219" to="add_ln54_3" fromId="219" toId="30">
</dataflow>
<dataflow id="221" from="icmp_ln54" to="br_ln54" fromId="29" toId="31">
</dataflow>
<dataflow id="222" from="j" to="j_load" fromId="10" toId="32">
</dataflow>
<dataflow id="223" from="i_1" to="add_ln54" fromId="24" toId="33">
</dataflow>
<dataflow id="225" from="StgValue_224" to="add_ln54" fromId="224" toId="33">
</dataflow>
<dataflow id="226" from="j_load" to="icmp_ln56" fromId="32" toId="34">
</dataflow>
<dataflow id="228" from="StgValue_227" to="icmp_ln56" fromId="227" toId="34">
</dataflow>
<dataflow id="229" from="icmp_ln56" to="select_ln54" fromId="34" toId="35">
</dataflow>
<dataflow id="230" from="StgValue_201" to="select_ln54" fromId="201" toId="35">
</dataflow>
<dataflow id="231" from="j_load" to="select_ln54" fromId="32" toId="35">
</dataflow>
<dataflow id="232" from="add_ln54" to="add_ln54_cast" fromId="33" toId="36">
</dataflow>
<dataflow id="233" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp_1" fromId="209" toId="37">
</dataflow>
<dataflow id="234" from="add_ln54" to="tmp_1" fromId="33" toId="37">
</dataflow>
<dataflow id="235" from="StgValue_201" to="tmp_1" fromId="201" toId="37">
</dataflow>
<dataflow id="236" from="tmp_1" to="empty_7" fromId="37" toId="38">
</dataflow>
<dataflow id="237" from="add_ln54_cast" to="empty_7" fromId="36" toId="38">
</dataflow>
<dataflow id="238" from="icmp_ln56" to="select_ln54_1" fromId="34" toId="39">
</dataflow>
<dataflow id="239" from="add_ln54" to="select_ln54_1" fromId="33" toId="39">
</dataflow>
<dataflow id="240" from="i_1" to="select_ln54_1" fromId="24" toId="39">
</dataflow>
<dataflow id="241" from="select_ln54_1" to="zext_ln60" fromId="39" toId="40">
</dataflow>
<dataflow id="242" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="p_shl3_cast" fromId="209" toId="41">
</dataflow>
<dataflow id="243" from="select_ln54_1" to="p_shl3_cast" fromId="39" toId="41">
</dataflow>
<dataflow id="244" from="StgValue_201" to="p_shl3_cast" fromId="201" toId="41">
</dataflow>
<dataflow id="245" from="p_shl3_cast" to="sub_ln60" fromId="41" toId="42">
</dataflow>
<dataflow id="246" from="zext_ln60" to="sub_ln60" fromId="40" toId="42">
</dataflow>
<dataflow id="247" from="icmp_ln56" to="select_ln54_2" fromId="34" toId="43">
</dataflow>
<dataflow id="248" from="empty_7" to="select_ln54_2" fromId="38" toId="43">
</dataflow>
<dataflow id="249" from="empty" to="select_ln54_2" fromId="28" toId="43">
</dataflow>
<dataflow id="250" from="select_ln54" to="zext_ln60_1" fromId="35" toId="44">
</dataflow>
<dataflow id="251" from="zext_ln60_1" to="add_ln60_3" fromId="44" toId="45">
</dataflow>
<dataflow id="253" from="StgValue_252" to="add_ln60_3" fromId="252" toId="45">
</dataflow>
<dataflow id="254" from="add_ln60_3" to="zext_ln60_4" fromId="45" toId="46">
</dataflow>
<dataflow id="255" from="b" to="b_addr_2" fromId="125" toId="47">
</dataflow>
<dataflow id="257" from="StgValue_256" to="b_addr_2" fromId="256" toId="47">
</dataflow>
<dataflow id="258" from="zext_ln60_4" to="b_addr_2" fromId="46" toId="47">
</dataflow>
<dataflow id="259" from="sub_ln60" to="add_ln60_4" fromId="42" toId="48">
</dataflow>
<dataflow id="260" from="zext_ln60_1" to="add_ln60_4" fromId="44" toId="48">
</dataflow>
<dataflow id="261" from="b_addr_2" to="b_load_2" fromId="47" toId="49">
</dataflow>
<dataflow id="262" from="select_ln54" to="add_ln56" fromId="35" toId="50">
</dataflow>
<dataflow id="263" from="StgValue_224" to="add_ln56" fromId="224" toId="50">
</dataflow>
<dataflow id="264" from="add_ln54_3" to="store_ln54" fromId="30" toId="51">
</dataflow>
<dataflow id="265" from="indvar_flatten" to="store_ln54" fromId="12" toId="51">
</dataflow>
<dataflow id="266" from="select_ln54_1" to="store_ln54" fromId="39" toId="52">
</dataflow>
<dataflow id="267" from="i" to="store_ln54" fromId="11" toId="52">
</dataflow>
<dataflow id="268" from="add_ln56" to="store_ln56" fromId="50" toId="53">
</dataflow>
<dataflow id="269" from="j" to="store_ln56" fromId="10" toId="53">
</dataflow>
<dataflow id="270" from="select_ln54_2" to="add_ln54_1" fromId="43" toId="54">
</dataflow>
<dataflow id="271" from="StgValue_219" to="add_ln54_1" fromId="219" toId="54">
</dataflow>
<dataflow id="272" from="add_ln54_1" to="add_ln54_1_cast" fromId="54" toId="55">
</dataflow>
<dataflow id="273" from="a" to="a_addr_1" fromId="124" toId="56">
</dataflow>
<dataflow id="274" from="StgValue_256" to="a_addr_1" fromId="256" toId="56">
</dataflow>
<dataflow id="275" from="add_ln54_1_cast" to="a_addr_1" fromId="55" toId="56">
</dataflow>
<dataflow id="276" from="a_addr_1" to="a_load_1" fromId="56" toId="57">
</dataflow>
<dataflow id="277" from="select_ln54_2" to="add_ln54_2" fromId="43" toId="58">
</dataflow>
<dataflow id="279" from="StgValue_278" to="add_ln54_2" fromId="278" toId="58">
</dataflow>
<dataflow id="280" from="add_ln54_2" to="add_ln54_2_cast" fromId="58" toId="59">
</dataflow>
<dataflow id="281" from="a" to="a_addr_2" fromId="124" toId="60">
</dataflow>
<dataflow id="282" from="StgValue_256" to="a_addr_2" fromId="256" toId="60">
</dataflow>
<dataflow id="283" from="add_ln54_2_cast" to="a_addr_2" fromId="59" toId="60">
</dataflow>
<dataflow id="284" from="a_addr_2" to="a_load_2" fromId="60" toId="61">
</dataflow>
<dataflow id="285" from="select_ln54" to="zext_ln60_2" fromId="35" toId="62">
</dataflow>
<dataflow id="286" from="zext_ln60_2" to="add_ln60_2" fromId="62" toId="63">
</dataflow>
<dataflow id="288" from="StgValue_287" to="add_ln60_2" fromId="287" toId="63">
</dataflow>
<dataflow id="289" from="add_ln60_2" to="zext_ln60_3" fromId="63" toId="64">
</dataflow>
<dataflow id="290" from="b" to="b_addr_1" fromId="125" toId="65">
</dataflow>
<dataflow id="291" from="StgValue_256" to="b_addr_1" fromId="256" toId="65">
</dataflow>
<dataflow id="292" from="zext_ln60_3" to="b_addr_1" fromId="64" toId="65">
</dataflow>
<dataflow id="293" from="b_addr_1" to="b_load_1" fromId="65" toId="66">
</dataflow>
<dataflow id="294" from="b_addr_2" to="b_load_2" fromId="47" toId="67">
</dataflow>
<dataflow id="295" from="select_ln54_2" to="select_ln54_2_cast" fromId="43" toId="68">
</dataflow>
<dataflow id="296" from="a" to="a_addr" fromId="124" toId="69">
</dataflow>
<dataflow id="297" from="StgValue_256" to="a_addr" fromId="256" toId="69">
</dataflow>
<dataflow id="298" from="select_ln54_2_cast" to="a_addr" fromId="68" toId="69">
</dataflow>
<dataflow id="299" from="a_addr" to="a_load" fromId="69" toId="70">
</dataflow>
<dataflow id="300" from="a_addr_1" to="a_load_1" fromId="56" toId="71">
</dataflow>
<dataflow id="301" from="a_addr_2" to="a_load_2" fromId="60" toId="72">
</dataflow>
<dataflow id="302" from="a_load_2" to="sext_ln54_2" fromId="72" toId="73">
</dataflow>
<dataflow id="303" from="select_ln54" to="zext_ln56" fromId="35" toId="74">
</dataflow>
<dataflow id="304" from="b" to="b_addr" fromId="125" toId="75">
</dataflow>
<dataflow id="305" from="StgValue_256" to="b_addr" fromId="256" toId="75">
</dataflow>
<dataflow id="306" from="zext_ln56" to="b_addr" fromId="74" toId="75">
</dataflow>
<dataflow id="307" from="b_addr" to="b_load" fromId="75" toId="76">
</dataflow>
<dataflow id="308" from="b_addr_1" to="b_load_1" fromId="65" toId="77">
</dataflow>
<dataflow id="309" from="b_load_2" to="sext_ln60_2" fromId="67" toId="78">
</dataflow>
<dataflow id="310" from="sext_ln60_2" to="mul_ln60_2" fromId="78" toId="79">
</dataflow>
<dataflow id="311" from="sext_ln54_2" to="mul_ln60_2" fromId="73" toId="79">
</dataflow>
<dataflow id="312" from="a_addr" to="a_load" fromId="69" toId="80">
</dataflow>
<dataflow id="313" from="a_load_1" to="sext_ln54_1" fromId="71" toId="81">
</dataflow>
<dataflow id="314" from="b_addr" to="b_load" fromId="75" toId="82">
</dataflow>
<dataflow id="315" from="b_load_1" to="sext_ln60_1" fromId="77" toId="83">
</dataflow>
<dataflow id="316" from="sext_ln60_1" to="mul_ln60_1" fromId="83" toId="84">
</dataflow>
<dataflow id="317" from="sext_ln54_1" to="mul_ln60_1" fromId="81" toId="84">
</dataflow>
<dataflow id="318" from="sext_ln60_2" to="mul_ln60_2" fromId="78" toId="85">
</dataflow>
<dataflow id="319" from="sext_ln54_2" to="mul_ln60_2" fromId="73" toId="85">
</dataflow>
<dataflow id="320" from="a_load" to="sext_ln54" fromId="80" toId="86">
</dataflow>
<dataflow id="321" from="b_load" to="sext_ln60" fromId="82" toId="87">
</dataflow>
<dataflow id="322" from="sext_ln60" to="mul_ln60" fromId="87" toId="88">
</dataflow>
<dataflow id="323" from="sext_ln54" to="mul_ln60" fromId="86" toId="88">
</dataflow>
<dataflow id="324" from="sext_ln60_1" to="mul_ln60_1" fromId="83" toId="89">
</dataflow>
<dataflow id="325" from="sext_ln54_1" to="mul_ln60_1" fromId="81" toId="89">
</dataflow>
<dataflow id="326" from="sext_ln60_2" to="mul_ln60_2" fromId="78" toId="90">
</dataflow>
<dataflow id="327" from="sext_ln54_2" to="mul_ln60_2" fromId="73" toId="90">
</dataflow>
<dataflow id="328" from="mul_ln60" to="add_ln60" fromId="88" toId="91">
</dataflow>
<dataflow id="329" from="mul_ln60_2" to="add_ln60" fromId="90" toId="91">
</dataflow>
<dataflow id="330" from="sext_ln60_1" to="mul_ln60_1" fromId="83" toId="92">
</dataflow>
<dataflow id="331" from="sext_ln54_1" to="mul_ln60_1" fromId="81" toId="92">
</dataflow>
<dataflow id="332" from="mul_ln60" to="add_ln60" fromId="88" toId="93">
</dataflow>
<dataflow id="333" from="mul_ln60_2" to="add_ln60" fromId="90" toId="93">
</dataflow>
<dataflow id="334" from="add_ln60" to="add_ln60_1" fromId="93" toId="94">
</dataflow>
<dataflow id="335" from="mul_ln60_1" to="add_ln60_1" fromId="92" toId="94">
</dataflow>
<dataflow id="337" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="336" toId="95">
</dataflow>
<dataflow id="339" from="Row_Col_str" to="specloopname_ln0" fromId="338" toId="95">
</dataflow>
<dataflow id="341" from="_ssdm_op_SpecLoopTripCount" to="empty_6" fromId="340" toId="96">
</dataflow>
<dataflow id="343" from="StgValue_342" to="empty_6" fromId="342" toId="96">
</dataflow>
<dataflow id="344" from="StgValue_342" to="empty_6" fromId="342" toId="96">
</dataflow>
<dataflow id="345" from="StgValue_342" to="empty_6" fromId="342" toId="96">
</dataflow>
<dataflow id="346" from="add_ln60_4" to="zext_ln60_5" fromId="48" toId="97">
</dataflow>
<dataflow id="347" from="res" to="res_addr" fromId="126" toId="98">
</dataflow>
<dataflow id="348" from="StgValue_256" to="res_addr" fromId="256" toId="98">
</dataflow>
<dataflow id="349" from="zext_ln60_5" to="res_addr" fromId="97" toId="98">
</dataflow>
<dataflow id="351" from="_ssdm_op_SpecPipeline" to="specpipeline_ln56" fromId="350" toId="99">
</dataflow>
<dataflow id="352" from="StgValue_145" to="specpipeline_ln56" fromId="145" toId="99">
</dataflow>
<dataflow id="353" from="StgValue_140" to="specpipeline_ln56" fromId="140" toId="99">
</dataflow>
<dataflow id="354" from="StgValue_140" to="specpipeline_ln56" fromId="140" toId="99">
</dataflow>
<dataflow id="355" from="StgValue_140" to="specpipeline_ln56" fromId="140" toId="99">
</dataflow>
<dataflow id="356" from="empty_0" to="specpipeline_ln56" fromId="143" toId="99">
</dataflow>
<dataflow id="357" from="_ssdm_op_SpecLoopName" to="specloopname_ln56" fromId="336" toId="100">
</dataflow>
<dataflow id="359" from="empty_2" to="specloopname_ln56" fromId="358" toId="100">
</dataflow>
<dataflow id="360" from="add_ln60" to="add_ln60_1" fromId="93" toId="101">
</dataflow>
<dataflow id="361" from="mul_ln60_1" to="add_ln60_1" fromId="92" toId="101">
</dataflow>
<dataflow id="362" from="add_ln60_1" to="store_ln60" fromId="101" toId="102">
</dataflow>
<dataflow id="363" from="res_addr" to="store_ln60" fromId="98" toId="102">
</dataflow>
<dataflow id="364" from="icmp_ln54" to="StgValue_2" fromId="29" toId="2">
</dataflow>
<dataflow id="365" from="icmp_ln54" to="StgValue_3" fromId="29" toId="3">
</dataflow>
<dataflow id="366" from="icmp_ln54" to="StgValue_6" fromId="29" toId="6">
</dataflow>
</dataflows>


</stg>
