INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 12:04:11 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : fir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 mem_controller1/counter1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            return1/tehb/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.470ns (19.075%)  route 1.994ns (80.925%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=538, unset)          0.537     0.537    mem_controller1/clk
                         FDRE                                         r  mem_controller1/counter1_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.175     0.712 r  mem_controller1/counter1_reg[10]/Q
                         net (fo=1, unplaced)         0.416     1.128    mem_controller1/counter1[10]
                         LUT4 (Prop_lut4_I1_O)        0.123     1.251 f  mem_controller1/end_valid_INST_0_i_17/O
                         net (fo=1, unplaced)         0.270     1.521    mem_controller1/end_valid_INST_0_i_17_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     1.564 f  mem_controller1/end_valid_INST_0_i_11/O
                         net (fo=1, unplaced)         0.270     1.834    mem_controller1/end_valid_INST_0_i_11_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     1.877 f  mem_controller1/end_valid_INST_0_i_5/O
                         net (fo=1, unplaced)         0.407     2.284    mem_controller1/end_valid_INST_0_i_5_n_0
                         LUT4 (Prop_lut4_I1_O)        0.043     2.327 f  mem_controller1/end_valid_INST_0_i_3/O
                         net (fo=3, unplaced)         0.288     2.615    oehb3/tehb/mem_valid
                         LUT5 (Prop_lut5_I4_O)        0.043     2.658 r  oehb3/tehb/data_reg[31]_i_1__2/O
                         net (fo=32, unplaced)        0.343     3.001    return1/tehb/E[0]
                         FDCE                                         r  return1/tehb/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=538, unset)          0.510     4.510    return1/tehb/clk
                         FDCE                                         r  return1/tehb/data_reg_reg[0]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDCE (Setup_fdce_C_CE)      -0.245     4.230    return1/tehb/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.230    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                  1.229    




report_timing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2459.383 ; gain = 267.090 ; free physical = 187933 ; free virtual = 249352
