
*** Running vivado
    with args -log xcl_design_sys_mgmt_wiz_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xcl_design_sys_mgmt_wiz_0.tcl



****** Vivado v2016.4_sdx (64-bit)
  **** SW Build 1806307 on Thu Mar  9 15:24:31 MST 2017
  **** IP Build 1759159 on Thu Jan 26 07:31:30 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/SDx/2016.4/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source xcl_design_sys_mgmt_wiz_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 419.129 ; gain = 209.078
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/xcl_design_sys_mgmt_wiz_0.v:51]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_axi_xadc' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/xcl_design_sys_mgmt_wiz_0_axi_xadc.vhd:236]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_axi_lite_ipif' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/axi_lite_ipif_v1_31_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_axi_lite_ipif.vhd:241]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_slave_attachment' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/axi_lite_ipif_v1_31_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_slave_attachment.vhd:227]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_address_decoder' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/axi_lite_ipif_v1_31_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_address_decoder.vhd:176]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f' (1#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized0' (1#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized1' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized1' (1#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized2' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized2' (1#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized3' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized3' (1#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized4' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized4' (1#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized5' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized5' (1#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized6' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized6' (1#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized7' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized7' (1#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized8' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized8' (1#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized9' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized9' (1#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized10' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized10' (1#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized11' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized11' (1#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized12' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized12' (1#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized13' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized13' (1#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized14' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized14' (1#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized15' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized15' (1#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized16' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized16' (1#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized17' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized17' (1#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized18' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized18' (1#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized19' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized19' (1#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized20' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized20' (1#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized21' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized21' (1#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized22' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized22' (1#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized23' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized23' (1#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized24' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized24' (1#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized25' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_pselect_f__parameterized25' (1#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_address_decoder' (2#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/axi_lite_ipif_v1_31_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_address_decoder.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_slave_attachment' (3#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/axi_lite_ipif_v1_31_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_slave_attachment.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_axi_lite_ipif' (4#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/axi_lite_ipif_v1_31_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_axi_lite_ipif.vhd:241]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_xadc_core_drp' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/xcl_design_sys_mgmt_wiz_0_xadc_core_drp.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_xadc_core_drp' (5#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/xcl_design_sys_mgmt_wiz_0_xadc_core_drp.vhd:184]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_soft_reset' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_soft_reset.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_soft_reset' (6#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/proc_common_v3_00_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_soft_reset.vhd:142]
INFO: [Synth 8-638] synthesizing module 'xcl_design_sys_mgmt_wiz_0_interrupt_control' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/interrupt_control_v2_01_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_interrupt_control.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_interrupt_control' (7#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/interrupt_control_v2_01_a/hdl/src/vhdl/xcl_design_sys_mgmt_wiz_0_interrupt_control.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0_axi_xadc' (8#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/xcl_design_sys_mgmt_wiz_0_axi_xadc.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_sys_mgmt_wiz_0' (9#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_sys_mgmt_wiz_0/xcl_design_sys_mgmt_wiz_0.v:51]
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 488.270 ; gain = 278.219
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 488.270 ; gain = 278.219
INFO: [Device 21-403] Loading part xcku115-flvb2104-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1106.859 ; gain = 0.984
Finished Constraint Validation : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 1106.859 ; gain = 896.809
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 1106.859 ; gain = 896.809
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 1106.859 ; gain = 896.809
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1106.859 ; gain = 896.809
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1106.859 ; gain = 896.809
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 1263.559 ; gain = 1053.508
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 1307.129 ; gain = 1097.078
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 1307.129 ; gain = 1097.078
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 1307.129 ; gain = 1097.078
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 1307.129 ; gain = 1097.078
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 1307.129 ; gain = 1097.078
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 1307.129 ; gain = 1097.078
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 1307.129 ; gain = 1097.078
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 1307.129 ; gain = 1097.078

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     2|
|2     |LUT2     |    35|
|3     |LUT3     |    15|
|4     |LUT4     |    25|
|5     |LUT5     |    79|
|6     |LUT6     |    45|
|7     |SYSMONE1 |     1|
|8     |FDRE     |   224|
|9     |FDSE     |    36|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 1307.129 ; gain = 1097.078
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 1366.258 ; gain = 1022.824
