{
  "design": {
    "design_info": {
      "boundary_crc": "0xC854661906390462",
      "device": "xc7a100tfgg484-2",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "dds_compiler_0": "",
      "util_vector_logic_0": ""
    },
    "ports": {
      "RST_N": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "clk_102M3": {
        "type": "clk",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "FREQ_HZ": {
            "value": "51150000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "dds_wave": {
        "type": "data",
        "direction": "O",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "clk_n": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_n",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "clk_p": {
        "direction": "I"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "50.0"
          },
          "CLKOUT1_JITTER": {
            "value": "508.263"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "688.787"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "51.15"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "62.500"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "5.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "14.375"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "17"
          },
          "PRIM_IN_FREQ": {
            "value": "200"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "dds_compiler_0": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "xci_name": "design_1_dds_compiler_0_0",
        "parameters": {
          "Channels": {
            "value": "1"
          },
          "DATA_Has_TLAST": {
            "value": "Not_Required"
          },
          "DDS_Clock_Rate": {
            "value": "51.15"
          },
          "Frequency_Resolution": {
            "value": "1560.9741211"
          },
          "Latency": {
            "value": "9"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "M_PHASE_Has_TUSER": {
            "value": "Not_Required"
          },
          "Noise_Shaping": {
            "value": "Auto"
          },
          "Output_Frequency1": {
            "value": "10.23"
          },
          "Output_Width": {
            "value": "16"
          },
          "PINC1": {
            "value": "1100110011001"
          },
          "Parameter_Entry": {
            "value": "System_Parameters"
          },
          "Phase_Width": {
            "value": "15"
          },
          "Phase_offset": {
            "value": "Fixed"
          },
          "S_PHASE_Has_TUSER": {
            "value": "Not_Required"
          },
          "Spurious_Free_Dynamic_Range": {
            "value": "96"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_0",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      }
    },
    "nets": {
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "util_vector_logic_0/Op2"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "util_vector_logic_0/Op1"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "clk_102M3",
          "dds_compiler_0/aclk"
        ]
      },
      "RST_N_1": {
        "ports": [
          "RST_N",
          "clk_wiz_0/resetn"
        ]
      },
      "dds_compiler_0_m_axis_data_tdata": {
        "ports": [
          "dds_compiler_0/m_axis_data_tdata",
          "dds_wave"
        ]
      },
      "clk_p_1": {
        "ports": [
          "clk_p",
          "clk_wiz_0/clk_in1_p"
        ]
      },
      "clk_n_1": {
        "ports": [
          "clk_n",
          "clk_wiz_0/clk_in1_n"
        ]
      }
    }
  }
}