-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity resonator_dds_ddc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    in_r : IN STD_LOGIC_VECTOR (255 downto 0);
    ddsgroup : IN STD_LOGIC_VECTOR (255 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (255 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of resonator_dds_ddc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001111";
    constant ap_const_lv32_D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv16_7FFF : STD_LOGIC_VECTOR (15 downto 0) := "0111111111111111";
    constant ap_const_lv16_8001 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000001";

attribute shreg_extract : string;
    signal sext_ln1169_fu_150_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal sext_ln1171_fu_154_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1169_1_fu_158_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1169_1_reg_3374 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1171_1_fu_162_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1171_1_reg_3380 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1169_2_fu_206_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1171_8_fu_210_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1169_3_fu_214_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1169_3_reg_3398 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1171_9_fu_218_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1171_9_reg_3404 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1169_4_fu_262_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1171_2_fu_266_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1169_5_fu_270_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1169_5_reg_3422 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1171_10_fu_274_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1171_10_reg_3428 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1169_6_fu_318_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1171_3_fu_322_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1169_7_fu_326_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1169_7_reg_3446 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1171_11_fu_330_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1171_11_reg_3452 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1169_8_fu_374_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1171_4_fu_378_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1169_9_fu_382_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1169_9_reg_3470 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1171_12_fu_386_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1171_12_reg_3476 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1169_10_fu_430_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1171_5_fu_434_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1169_11_fu_438_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1169_11_reg_3494 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1171_13_fu_442_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1171_13_reg_3500 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1169_12_fu_486_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1171_6_fu_490_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1169_13_fu_494_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1169_13_reg_3518 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1171_14_fu_498_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1171_14_reg_3524 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1169_14_fu_542_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1171_7_fu_546_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1169_15_fu_550_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1169_15_reg_3542 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1171_15_fu_554_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1171_15_reg_3548 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3114_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3120_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1171_2_reg_3559 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1171_fu_558_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln1171_reg_3564 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln1171_1_fu_561_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1171_1_reg_3569 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3129_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1171_3_reg_3574 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln712_fu_564_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln712_reg_3579 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln712_1_fu_567_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln712_1_reg_3584 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1245_fu_570_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1245_reg_3589 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1245_3_fu_573_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1245_3_reg_3594 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3138_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3144_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1171_6_reg_3604 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1171_2_fu_576_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln1171_2_reg_3609 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln1171_3_fu_579_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1171_3_reg_3614 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3153_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1171_7_reg_3619 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln712_2_fu_582_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln712_2_reg_3624 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln712_3_fu_585_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln712_3_reg_3629 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1245_4_fu_588_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1245_4_reg_3634 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1245_5_fu_591_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1245_5_reg_3639 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3162_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3168_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1171_10_reg_3649 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1171_4_fu_594_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln1171_4_reg_3654 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln1171_5_fu_597_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1171_5_reg_3659 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3177_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1171_11_reg_3664 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln712_4_fu_600_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln712_4_reg_3669 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln712_5_fu_603_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln712_5_reg_3674 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1245_6_fu_606_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1245_6_reg_3679 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1245_7_fu_609_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1245_7_reg_3684 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3186_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3192_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1171_14_reg_3694 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1171_6_fu_612_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln1171_6_reg_3699 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln1171_7_fu_615_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1171_7_reg_3704 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3201_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1171_15_reg_3709 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln712_6_fu_618_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln712_6_reg_3714 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln712_7_fu_621_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln712_7_reg_3719 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1245_8_fu_624_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1245_8_reg_3724 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1245_9_fu_627_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1245_9_reg_3729 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3210_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3216_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1171_18_reg_3739 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1171_8_fu_630_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln1171_8_reg_3744 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln1171_9_fu_633_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1171_9_reg_3749 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3225_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1171_19_reg_3754 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln712_8_fu_636_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln712_8_reg_3759 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln712_9_fu_639_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln712_9_reg_3764 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1245_10_fu_642_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1245_10_reg_3769 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1245_11_fu_645_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1245_11_reg_3774 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3234_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3240_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1171_22_reg_3784 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1171_10_fu_648_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln1171_10_reg_3789 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln1171_11_fu_651_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1171_11_reg_3794 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3249_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1171_23_reg_3799 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln712_10_fu_654_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln712_10_reg_3804 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln712_11_fu_657_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln712_11_reg_3809 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1245_12_fu_660_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1245_12_reg_3814 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1245_13_fu_663_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1245_13_reg_3819 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3258_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3264_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1171_26_reg_3829 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1171_12_fu_666_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln1171_12_reg_3834 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln1171_13_fu_669_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1171_13_reg_3839 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3273_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1171_27_reg_3844 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln712_12_fu_672_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln712_12_reg_3849 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln712_13_fu_675_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln712_13_reg_3854 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1245_14_fu_678_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1245_14_reg_3859 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1245_15_fu_681_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1245_15_reg_3864 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3282_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3288_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1171_30_reg_3874 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1171_14_fu_684_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln1171_14_reg_3879 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln1171_15_fu_687_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1171_15_reg_3884 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3297_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1171_31_reg_3889 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln712_14_fu_690_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln712_14_reg_3894 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln712_15_fu_693_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln712_15_reg_3899 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1245_16_fu_696_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1245_16_reg_3904 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1245_17_fu_699_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1245_17_reg_3909 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3306_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1246_reg_3914 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1246_reg_3914_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_reg_3923 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_3923_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_3923_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_3923_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1245_fu_715_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1245_reg_3929 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1245_16_fu_719_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1245_16_reg_3935 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1245_1_fu_723_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1245_1_reg_3940 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1245_1_reg_3940_pp0_iter5_reg : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln709_fu_729_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln709_reg_3945 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln709_reg_3945_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_15_reg_3950 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_3950_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_3950_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_3950_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3313_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1246_1_reg_3956 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1246_1_reg_3956_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_reg_3965 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_3965_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_3965_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_3965_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1245_2_fu_754_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1245_2_reg_3971 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1245_17_fu_758_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1245_17_reg_3977 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1245_3_fu_762_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1245_3_reg_3982 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1245_3_reg_3982_pp0_iter5_reg : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln709_1_fu_768_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln709_1_reg_3987 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln709_1_reg_3987_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_31_reg_3992 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_3992_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_3992_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_3992_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3320_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1246_2_reg_3998 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1246_2_reg_3998_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_35_reg_4007 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_4007_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_4007_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_4007_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1245_4_fu_793_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1245_4_reg_4013 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1245_18_fu_797_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1245_18_reg_4019 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1245_5_fu_801_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1245_5_reg_4024 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1245_5_reg_4024_pp0_iter5_reg : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln709_2_fu_807_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln709_2_reg_4029 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln709_2_reg_4029_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_39_reg_4034 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_4034_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_4034_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_4034_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3327_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1246_3_reg_4040 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1246_3_reg_4040_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_reg_4049 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_4049_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_4049_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_4049_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1245_6_fu_832_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1245_6_reg_4055 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1245_19_fu_836_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1245_19_reg_4061 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1245_7_fu_840_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1245_7_reg_4066 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1245_7_reg_4066_pp0_iter5_reg : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln709_3_fu_846_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln709_3_reg_4071 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln709_3_reg_4071_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_47_reg_4076 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_4076_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_4076_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_4076_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3334_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1246_4_reg_4082 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1246_4_reg_4082_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_51_reg_4091 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_reg_4091_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_reg_4091_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_reg_4091_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1245_8_fu_871_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1245_8_reg_4097 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1245_20_fu_875_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1245_20_reg_4103 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1245_9_fu_879_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1245_9_reg_4108 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1245_9_reg_4108_pp0_iter5_reg : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln709_4_fu_885_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln709_4_reg_4113 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln709_4_reg_4113_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_55_reg_4118 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_reg_4118_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_reg_4118_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_reg_4118_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3341_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1246_5_reg_4124 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1246_5_reg_4124_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_59_reg_4133 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_reg_4133_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_reg_4133_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_reg_4133_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1245_10_fu_910_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1245_10_reg_4139 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1245_21_fu_914_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1245_21_reg_4145 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1245_11_fu_918_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1245_11_reg_4150 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1245_11_reg_4150_pp0_iter5_reg : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln709_5_fu_924_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln709_5_reg_4155 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln709_5_reg_4155_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_63_reg_4160 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_reg_4160_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_reg_4160_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_reg_4160_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3348_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1246_6_reg_4166 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1246_6_reg_4166_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_67_reg_4175 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_reg_4175_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_reg_4175_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_reg_4175_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1245_12_fu_949_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1245_12_reg_4181 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1245_22_fu_953_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1245_22_reg_4187 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1245_13_fu_957_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1245_13_reg_4192 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1245_13_reg_4192_pp0_iter5_reg : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln709_6_fu_963_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln709_6_reg_4197 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln709_6_reg_4197_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_71_reg_4202 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_reg_4202_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_reg_4202_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_reg_4202_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3355_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1246_7_reg_4208 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1246_7_reg_4208_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_75_reg_4217 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_reg_4217_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_reg_4217_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_reg_4217_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1245_14_fu_988_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1245_14_reg_4223 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1245_23_fu_992_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1245_23_reg_4229 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1245_15_fu_996_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1245_15_reg_4234 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1245_15_reg_4234_pp0_iter5_reg : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln709_7_fu_1002_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln709_7_reg_4239 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln709_7_reg_4239_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_79_reg_4244 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_79_reg_4244_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_79_reg_4244_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_79_reg_4244_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_fu_1047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_reg_4250 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_1_fu_1086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_1_reg_4255 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_2_fu_1125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_2_reg_4260 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_3_fu_1164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_3_reg_4265 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_4_fu_1203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_4_reg_4270 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_5_fu_1242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_5_reg_4275 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_6_fu_1281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_6_reg_4280 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_7_fu_1320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_7_reg_4285 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_8_fu_1359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_8_reg_4290 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_9_fu_1398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_9_reg_4295 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_10_fu_1437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_10_reg_4300 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_11_fu_1476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_11_reg_4305 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_12_fu_1515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_12_reg_4310 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_13_fu_1554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_13_reg_4315 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_14_fu_1593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_14_reg_4320 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_15_fu_1632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_15_reg_4325 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln415_fu_1667_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_reg_4330 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_reg_4330_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_reg_4335 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_4335_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln799_fu_1681_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln799_reg_4341 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_1_fu_1710_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_1_reg_4346 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_1_reg_4346_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_21_reg_4351 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_reg_4351_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln799_4_fu_1724_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln799_4_reg_4357 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_2_fu_1757_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_2_reg_4362 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_2_reg_4362_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_29_reg_4367 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_4367_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln799_5_fu_1771_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln799_5_reg_4373 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_3_fu_1800_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_3_reg_4378 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_3_reg_4378_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_reg_4383 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_4383_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln799_6_fu_1814_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln799_6_reg_4389 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_4_fu_1847_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_4_reg_4394 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_4_reg_4394_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_reg_4399 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_4399_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln799_7_fu_1861_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln799_7_reg_4405 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_5_fu_1890_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_5_reg_4410 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_5_reg_4410_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_reg_4415 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_4415_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln799_8_fu_1904_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln799_8_reg_4421 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_6_fu_1937_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_6_reg_4426 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_6_reg_4426_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_46_reg_4431 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_reg_4431_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln799_9_fu_1951_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln799_9_reg_4437 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_7_fu_1980_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_7_reg_4442 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_7_reg_4442_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_50_reg_4447 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_reg_4447_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln799_10_fu_1994_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln799_10_reg_4453 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_8_fu_2027_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_8_reg_4458 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_8_reg_4458_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_54_reg_4463 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_reg_4463_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln799_11_fu_2041_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln799_11_reg_4469 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_9_fu_2070_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_9_reg_4474 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_9_reg_4474_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_58_reg_4479 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_reg_4479_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln799_12_fu_2084_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln799_12_reg_4485 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_10_fu_2117_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_10_reg_4490 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_10_reg_4490_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_62_reg_4495 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_reg_4495_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln799_13_fu_2131_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln799_13_reg_4501 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_11_fu_2160_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_11_reg_4506 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_11_reg_4506_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_66_reg_4511 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_reg_4511_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln799_14_fu_2174_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln799_14_reg_4517 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_12_fu_2207_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_12_reg_4522 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_12_reg_4522_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_70_reg_4527 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_70_reg_4527_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln799_15_fu_2221_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln799_15_reg_4533 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_13_fu_2250_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_13_reg_4538 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_13_reg_4538_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_74_reg_4543 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_reg_4543_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln799_16_fu_2264_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln799_16_reg_4549 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_14_fu_2297_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_14_reg_4554 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_14_reg_4554_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_78_reg_4559 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_reg_4559_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln799_17_fu_2311_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln799_17_reg_4565 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_15_fu_2340_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_15_reg_4570 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_15_reg_4570_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_82_reg_4575 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_82_reg_4575_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln799_18_fu_2354_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln799_18_reg_4581 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln799_fu_2358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_reg_4586 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_6_fu_2363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_6_reg_4591 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_1_fu_2368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_1_reg_4596 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_8_fu_2373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_8_reg_4601 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_2_fu_2378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_2_reg_4606 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_9_fu_2383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_9_reg_4611 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_3_fu_2388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_3_reg_4616 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_10_fu_2393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_10_reg_4621 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_4_fu_2398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_4_reg_4626 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_11_fu_2403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_11_reg_4631 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_5_fu_2408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_5_reg_4636 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_12_fu_2413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_12_reg_4641 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_13_fu_2418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_13_reg_4646 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_14_fu_2423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_14_reg_4651 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_7_fu_2428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_7_reg_4656 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_15_fu_2433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_15_reg_4661 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal trunc_ln674_fu_122_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln674_1_fu_136_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_8_fu_126_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_5_fu_140_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_97_1_fu_166_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_101_1_fu_186_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_99_1_fu_176_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_103_1_fu_196_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_97_2_fu_222_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_101_2_fu_242_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_99_2_fu_232_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_103_2_fu_252_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_97_3_fu_278_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_101_3_fu_298_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_99_3_fu_288_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_103_3_fu_308_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_97_4_fu_334_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_101_4_fu_354_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_99_4_fu_344_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_103_4_fu_364_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_97_5_fu_390_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_101_5_fu_410_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_99_5_fu_400_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_103_5_fu_420_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_97_6_fu_446_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_101_6_fu_466_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_99_6_fu_456_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_103_6_fu_476_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_97_7_fu_502_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_101_7_fu_522_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_99_7_fu_512_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_103_7_fu_532_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln712_fu_709_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln712_2_fu_712_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln712_3_fu_748_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln712_4_fu_751_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln712_5_fu_787_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln712_6_fu_790_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln712_7_fu_826_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln712_8_fu_829_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln712_9_fu_865_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln712_10_fu_868_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln712_11_fu_904_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln712_12_fu_907_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln712_13_fu_943_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln712_14_fu_946_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln712_15_fu_982_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln712_16_fu_985_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln412_fu_1021_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_1014_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_1030_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_15_fu_1024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln_fu_1039_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_1_fu_1060_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_1053_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_1069_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_fu_1063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_2_fu_1078_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_2_fu_1099_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_1092_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_1108_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_16_fu_1102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_3_fu_1117_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_3_fu_1138_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_1131_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_1147_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_17_fu_1141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_4_fu_1156_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_4_fu_1177_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_1170_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_1186_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_18_fu_1180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_5_fu_1195_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_5_fu_1216_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_1209_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_1225_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_19_fu_1219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_6_fu_1234_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_6_fu_1255_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_fu_1248_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_1264_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_20_fu_1258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_7_fu_1273_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_7_fu_1294_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_1287_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_1303_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_21_fu_1297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_8_fu_1312_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_8_fu_1333_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_1326_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_1342_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_22_fu_1336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_9_fu_1351_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_9_fu_1372_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_fu_1365_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_1381_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_23_fu_1375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_s_fu_1390_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_10_fu_1411_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_1404_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_1420_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_24_fu_1414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_1_fu_1429_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_11_fu_1450_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_1443_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_1459_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_25_fu_1453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_10_fu_1468_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_12_fu_1489_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_fu_1482_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_1498_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_26_fu_1492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_11_fu_1507_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_13_fu_1528_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_fu_1521_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_1537_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_27_fu_1531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_12_fu_1546_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_14_fu_1567_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_fu_1560_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_1576_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_28_fu_1570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_13_fu_1585_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_15_fu_1606_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_fu_1599_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_1615_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_29_fu_1609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_14_fu_1624_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln2_fu_1638_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_11_fu_1651_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln412_fu_1658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln717_fu_1647_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_fu_1663_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_fu_1694_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln412_1_fu_1701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln717_1_fu_1685_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_2_fu_1706_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln717_2_fu_1728_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_27_fu_1741_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln412_2_fu_1748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln717_1_fu_1737_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_1_fu_1753_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_fu_1784_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln412_3_fu_1791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln717_3_fu_1775_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_8_fu_1796_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln717_4_fu_1818_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_37_fu_1831_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln412_4_fu_1838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln717_2_fu_1827_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_9_fu_1843_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_41_fu_1874_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln412_5_fu_1881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln717_5_fu_1865_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_10_fu_1886_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln717_6_fu_1908_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_45_fu_1921_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln412_6_fu_1928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln717_3_fu_1917_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_3_fu_1933_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_fu_1964_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln412_7_fu_1971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln717_7_fu_1955_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_11_fu_1976_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln717_8_fu_1998_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_53_fu_2011_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln412_8_fu_2018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln717_4_fu_2007_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_4_fu_2023_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_fu_2054_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln412_9_fu_2061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln717_9_fu_2045_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_12_fu_2066_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln717_s_fu_2088_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_61_fu_2101_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln412_10_fu_2108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln717_5_fu_2097_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_5_fu_2113_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_65_fu_2144_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln412_11_fu_2151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln717_10_fu_2135_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_13_fu_2156_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln717_11_fu_2178_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_69_fu_2191_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln412_12_fu_2198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln717_6_fu_2187_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_6_fu_2203_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_73_fu_2234_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln412_13_fu_2241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln717_12_fu_2225_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_14_fu_2246_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln717_13_fu_2268_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_77_fu_2281_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln412_14_fu_2288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln717_7_fu_2277_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_7_fu_2293_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_81_fu_2324_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln412_15_fu_2331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln717_14_fu_2315_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_15_fu_2336_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln794_fu_2438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_fu_2448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln794_fu_2443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_1_fu_2452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln384_fu_2465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_fu_2457_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln794_6_fu_2478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_2_fu_2488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln794_1_fu_2483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_3_fu_2492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln384_2_fu_2505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_8_fu_2497_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln794_1_fu_2518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_4_fu_2528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln794_2_fu_2523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_5_fu_2532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln384_3_fu_2545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_10_fu_2537_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln794_8_fu_2558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_6_fu_2568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln794_3_fu_2563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_7_fu_2572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln384_4_fu_2585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_11_fu_2577_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln794_2_fu_2598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_8_fu_2608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln794_4_fu_2603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_9_fu_2612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln384_5_fu_2625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_13_fu_2617_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln794_9_fu_2638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_10_fu_2648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln794_5_fu_2643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_11_fu_2652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln384_6_fu_2665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_14_fu_2657_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln794_3_fu_2678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_12_fu_2688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln794_6_fu_2683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_13_fu_2692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln384_7_fu_2705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_16_fu_2697_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln794_10_fu_2718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_14_fu_2728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln794_7_fu_2723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_15_fu_2732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln384_8_fu_2745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_17_fu_2737_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln794_4_fu_2758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_16_fu_2768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln794_8_fu_2763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_17_fu_2772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln384_9_fu_2785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_19_fu_2777_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln794_11_fu_2798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_18_fu_2808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln794_9_fu_2803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_19_fu_2812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln384_10_fu_2825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_20_fu_2817_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln794_5_fu_2838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_20_fu_2848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln794_10_fu_2843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_21_fu_2852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln384_11_fu_2865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_22_fu_2857_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln794_12_fu_2878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_22_fu_2888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln794_11_fu_2883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_23_fu_2892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln384_12_fu_2905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_23_fu_2897_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln794_13_fu_2918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_24_fu_2928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln794_12_fu_2923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_25_fu_2932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln384_13_fu_2945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_25_fu_2937_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln794_14_fu_2958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_26_fu_2968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln794_13_fu_2963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_27_fu_2972_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln384_14_fu_2985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_27_fu_2977_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln794_7_fu_2998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_28_fu_3008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln794_14_fu_3003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_29_fu_3012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln384_15_fu_3025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_29_fu_3017_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln794_15_fu_3038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_30_fu_3048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln794_15_fu_3043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln792_31_fu_3052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln384_16_fu_3065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_30_fu_3057_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln384_31_fu_3071_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln384_7_fu_3031_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln384_28_fu_2991_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln384_26_fu_2951_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln384_24_fu_2911_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln384_5_fu_2871_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln384_21_fu_2831_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln384_4_fu_2791_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln384_18_fu_2751_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln384_3_fu_2711_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln384_15_fu_2671_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln384_2_fu_2631_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln384_12_fu_2591_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln384_1_fu_2551_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln384_9_fu_2511_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln384_6_fu_2471_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3114_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3114_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3120_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3129_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3138_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3138_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3144_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3153_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3162_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3162_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3168_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3177_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3186_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3186_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3192_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3201_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3210_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3210_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3216_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3225_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3234_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3234_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3240_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3249_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3258_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3258_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3264_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3273_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3282_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3282_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3288_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3297_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3306_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3306_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3313_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3313_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3320_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3320_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3327_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3327_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3334_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3334_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3341_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3341_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3348_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3348_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3355_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3355_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_96_7_fu_3078_p17 : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_fu_3114_ce : STD_LOGIC;
    signal grp_fu_3120_ce : STD_LOGIC;
    signal grp_fu_3129_ce : STD_LOGIC;
    signal grp_fu_3138_ce : STD_LOGIC;
    signal grp_fu_3144_ce : STD_LOGIC;
    signal grp_fu_3153_ce : STD_LOGIC;
    signal grp_fu_3162_ce : STD_LOGIC;
    signal grp_fu_3168_ce : STD_LOGIC;
    signal grp_fu_3177_ce : STD_LOGIC;
    signal grp_fu_3186_ce : STD_LOGIC;
    signal grp_fu_3192_ce : STD_LOGIC;
    signal grp_fu_3201_ce : STD_LOGIC;
    signal grp_fu_3210_ce : STD_LOGIC;
    signal grp_fu_3216_ce : STD_LOGIC;
    signal grp_fu_3225_ce : STD_LOGIC;
    signal grp_fu_3234_ce : STD_LOGIC;
    signal grp_fu_3240_ce : STD_LOGIC;
    signal grp_fu_3249_ce : STD_LOGIC;
    signal grp_fu_3258_ce : STD_LOGIC;
    signal grp_fu_3264_ce : STD_LOGIC;
    signal grp_fu_3273_ce : STD_LOGIC;
    signal grp_fu_3282_ce : STD_LOGIC;
    signal grp_fu_3288_ce : STD_LOGIC;
    signal grp_fu_3297_ce : STD_LOGIC;
    signal grp_fu_3306_ce : STD_LOGIC;
    signal grp_fu_3313_ce : STD_LOGIC;
    signal grp_fu_3320_ce : STD_LOGIC;
    signal grp_fu_3327_ce : STD_LOGIC;
    signal grp_fu_3334_ce : STD_LOGIC;
    signal grp_fu_3341_ce : STD_LOGIC;
    signal grp_fu_3348_ce : STD_LOGIC;
    signal grp_fu_3355_ce : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;
    signal in_r_int_reg : STD_LOGIC_VECTOR (255 downto 0);
    signal ddsgroup_int_reg : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_return_int_reg : STD_LOGIC_VECTOR (255 downto 0);

    component resonator_dds_mul_mul_16s_16s_32_4_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component resonator_dds_mac_mulsub_16s_16s_32s_32_4_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    mul_mul_16s_16s_32_4_0_U12 : component resonator_dds_mul_mul_16s_16s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3114_p0,
        din1 => grp_fu_3114_p1,
        ce => grp_fu_3114_ce,
        dout => grp_fu_3114_p2);

    mul_mul_16s_16s_32_4_0_U13 : component resonator_dds_mul_mul_16s_16s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_Result_5_fu_140_p4,
        din1 => grp_fu_3120_p1,
        ce => grp_fu_3120_ce,
        dout => grp_fu_3120_p2);

    mul_mul_16s_16s_32_4_0_U14 : component resonator_dds_mul_mul_16s_16s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3129_p0,
        din1 => p_Result_8_fu_126_p4,
        ce => grp_fu_3129_ce,
        dout => grp_fu_3129_p2);

    mul_mul_16s_16s_32_4_0_U15 : component resonator_dds_mul_mul_16s_16s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3138_p0,
        din1 => grp_fu_3138_p1,
        ce => grp_fu_3138_ce,
        dout => grp_fu_3138_p2);

    mul_mul_16s_16s_32_4_0_U16 : component resonator_dds_mul_mul_16s_16s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_Result_103_1_fu_196_p4,
        din1 => grp_fu_3144_p1,
        ce => grp_fu_3144_ce,
        dout => grp_fu_3144_p2);

    mul_mul_16s_16s_32_4_0_U17 : component resonator_dds_mul_mul_16s_16s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3153_p0,
        din1 => p_Result_99_1_fu_176_p4,
        ce => grp_fu_3153_ce,
        dout => grp_fu_3153_p2);

    mul_mul_16s_16s_32_4_0_U18 : component resonator_dds_mul_mul_16s_16s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3162_p0,
        din1 => grp_fu_3162_p1,
        ce => grp_fu_3162_ce,
        dout => grp_fu_3162_p2);

    mul_mul_16s_16s_32_4_0_U19 : component resonator_dds_mul_mul_16s_16s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_Result_103_2_fu_252_p4,
        din1 => grp_fu_3168_p1,
        ce => grp_fu_3168_ce,
        dout => grp_fu_3168_p2);

    mul_mul_16s_16s_32_4_0_U20 : component resonator_dds_mul_mul_16s_16s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3177_p0,
        din1 => p_Result_99_2_fu_232_p4,
        ce => grp_fu_3177_ce,
        dout => grp_fu_3177_p2);

    mul_mul_16s_16s_32_4_0_U21 : component resonator_dds_mul_mul_16s_16s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3186_p0,
        din1 => grp_fu_3186_p1,
        ce => grp_fu_3186_ce,
        dout => grp_fu_3186_p2);

    mul_mul_16s_16s_32_4_0_U22 : component resonator_dds_mul_mul_16s_16s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_Result_103_3_fu_308_p4,
        din1 => grp_fu_3192_p1,
        ce => grp_fu_3192_ce,
        dout => grp_fu_3192_p2);

    mul_mul_16s_16s_32_4_0_U23 : component resonator_dds_mul_mul_16s_16s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3201_p0,
        din1 => p_Result_99_3_fu_288_p4,
        ce => grp_fu_3201_ce,
        dout => grp_fu_3201_p2);

    mul_mul_16s_16s_32_4_0_U24 : component resonator_dds_mul_mul_16s_16s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3210_p0,
        din1 => grp_fu_3210_p1,
        ce => grp_fu_3210_ce,
        dout => grp_fu_3210_p2);

    mul_mul_16s_16s_32_4_0_U25 : component resonator_dds_mul_mul_16s_16s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_Result_103_4_fu_364_p4,
        din1 => grp_fu_3216_p1,
        ce => grp_fu_3216_ce,
        dout => grp_fu_3216_p2);

    mul_mul_16s_16s_32_4_0_U26 : component resonator_dds_mul_mul_16s_16s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3225_p0,
        din1 => p_Result_99_4_fu_344_p4,
        ce => grp_fu_3225_ce,
        dout => grp_fu_3225_p2);

    mul_mul_16s_16s_32_4_0_U27 : component resonator_dds_mul_mul_16s_16s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3234_p0,
        din1 => grp_fu_3234_p1,
        ce => grp_fu_3234_ce,
        dout => grp_fu_3234_p2);

    mul_mul_16s_16s_32_4_0_U28 : component resonator_dds_mul_mul_16s_16s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_Result_103_5_fu_420_p4,
        din1 => grp_fu_3240_p1,
        ce => grp_fu_3240_ce,
        dout => grp_fu_3240_p2);

    mul_mul_16s_16s_32_4_0_U29 : component resonator_dds_mul_mul_16s_16s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3249_p0,
        din1 => p_Result_99_5_fu_400_p4,
        ce => grp_fu_3249_ce,
        dout => grp_fu_3249_p2);

    mul_mul_16s_16s_32_4_0_U30 : component resonator_dds_mul_mul_16s_16s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3258_p0,
        din1 => grp_fu_3258_p1,
        ce => grp_fu_3258_ce,
        dout => grp_fu_3258_p2);

    mul_mul_16s_16s_32_4_0_U31 : component resonator_dds_mul_mul_16s_16s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_Result_103_6_fu_476_p4,
        din1 => grp_fu_3264_p1,
        ce => grp_fu_3264_ce,
        dout => grp_fu_3264_p2);

    mul_mul_16s_16s_32_4_0_U32 : component resonator_dds_mul_mul_16s_16s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3273_p0,
        din1 => p_Result_99_6_fu_456_p4,
        ce => grp_fu_3273_ce,
        dout => grp_fu_3273_p2);

    mul_mul_16s_16s_32_4_0_U33 : component resonator_dds_mul_mul_16s_16s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3282_p0,
        din1 => grp_fu_3282_p1,
        ce => grp_fu_3282_ce,
        dout => grp_fu_3282_p2);

    mul_mul_16s_16s_32_4_0_U34 : component resonator_dds_mul_mul_16s_16s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_Result_103_7_fu_532_p4,
        din1 => grp_fu_3288_p1,
        ce => grp_fu_3288_ce,
        dout => grp_fu_3288_p2);

    mul_mul_16s_16s_32_4_0_U35 : component resonator_dds_mul_mul_16s_16s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3297_p0,
        din1 => p_Result_99_7_fu_512_p4,
        ce => grp_fu_3297_ce,
        dout => grp_fu_3297_p2);

    mac_mulsub_16s_16s_32s_32_4_0_U36 : component resonator_dds_mac_mulsub_16s_16s_32s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3306_p0,
        din1 => grp_fu_3306_p1,
        din2 => grp_fu_3114_p2,
        ce => grp_fu_3306_ce,
        dout => grp_fu_3306_p3);

    mac_mulsub_16s_16s_32s_32_4_0_U37 : component resonator_dds_mac_mulsub_16s_16s_32s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3313_p0,
        din1 => grp_fu_3313_p1,
        din2 => grp_fu_3138_p2,
        ce => grp_fu_3313_ce,
        dout => grp_fu_3313_p3);

    mac_mulsub_16s_16s_32s_32_4_0_U38 : component resonator_dds_mac_mulsub_16s_16s_32s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3320_p0,
        din1 => grp_fu_3320_p1,
        din2 => grp_fu_3162_p2,
        ce => grp_fu_3320_ce,
        dout => grp_fu_3320_p3);

    mac_mulsub_16s_16s_32s_32_4_0_U39 : component resonator_dds_mac_mulsub_16s_16s_32s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3327_p0,
        din1 => grp_fu_3327_p1,
        din2 => grp_fu_3186_p2,
        ce => grp_fu_3327_ce,
        dout => grp_fu_3327_p3);

    mac_mulsub_16s_16s_32s_32_4_0_U40 : component resonator_dds_mac_mulsub_16s_16s_32s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3334_p0,
        din1 => grp_fu_3334_p1,
        din2 => grp_fu_3210_p2,
        ce => grp_fu_3334_ce,
        dout => grp_fu_3334_p3);

    mac_mulsub_16s_16s_32s_32_4_0_U41 : component resonator_dds_mac_mulsub_16s_16s_32s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3341_p0,
        din1 => grp_fu_3341_p1,
        din2 => grp_fu_3234_p2,
        ce => grp_fu_3341_ce,
        dout => grp_fu_3341_p3);

    mac_mulsub_16s_16s_32s_32_4_0_U42 : component resonator_dds_mac_mulsub_16s_16s_32s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3348_p0,
        din1 => grp_fu_3348_p1,
        din2 => grp_fu_3258_p2,
        ce => grp_fu_3348_ce,
        dout => grp_fu_3348_p3);

    mac_mulsub_16s_16s_32s_32_4_0_U43 : component resonator_dds_mac_mulsub_16s_16s_32s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3355_p0,
        din1 => grp_fu_3355_p1,
        din2 => grp_fu_3282_p2,
        ce => grp_fu_3355_ce,
        dout => grp_fu_3355_p3);





    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                add_ln1245_10_reg_4139 <= add_ln1245_10_fu_910_p2;
                add_ln1245_11_reg_4150 <= add_ln1245_11_fu_918_p2;
                add_ln1245_11_reg_4150_pp0_iter5_reg <= add_ln1245_11_reg_4150;
                add_ln1245_12_reg_4181 <= add_ln1245_12_fu_949_p2;
                add_ln1245_13_reg_4192 <= add_ln1245_13_fu_957_p2;
                add_ln1245_13_reg_4192_pp0_iter5_reg <= add_ln1245_13_reg_4192;
                add_ln1245_14_reg_4223 <= add_ln1245_14_fu_988_p2;
                add_ln1245_15_reg_4234 <= add_ln1245_15_fu_996_p2;
                add_ln1245_15_reg_4234_pp0_iter5_reg <= add_ln1245_15_reg_4234;
                add_ln1245_16_reg_3935 <= add_ln1245_16_fu_719_p2;
                add_ln1245_17_reg_3977 <= add_ln1245_17_fu_758_p2;
                add_ln1245_18_reg_4019 <= add_ln1245_18_fu_797_p2;
                add_ln1245_19_reg_4061 <= add_ln1245_19_fu_836_p2;
                add_ln1245_1_reg_3940 <= add_ln1245_1_fu_723_p2;
                add_ln1245_1_reg_3940_pp0_iter5_reg <= add_ln1245_1_reg_3940;
                add_ln1245_20_reg_4103 <= add_ln1245_20_fu_875_p2;
                add_ln1245_21_reg_4145 <= add_ln1245_21_fu_914_p2;
                add_ln1245_22_reg_4187 <= add_ln1245_22_fu_953_p2;
                add_ln1245_23_reg_4229 <= add_ln1245_23_fu_992_p2;
                add_ln1245_2_reg_3971 <= add_ln1245_2_fu_754_p2;
                add_ln1245_3_reg_3982 <= add_ln1245_3_fu_762_p2;
                add_ln1245_3_reg_3982_pp0_iter5_reg <= add_ln1245_3_reg_3982;
                add_ln1245_4_reg_4013 <= add_ln1245_4_fu_793_p2;
                add_ln1245_5_reg_4024 <= add_ln1245_5_fu_801_p2;
                add_ln1245_5_reg_4024_pp0_iter5_reg <= add_ln1245_5_reg_4024;
                add_ln1245_6_reg_4055 <= add_ln1245_6_fu_832_p2;
                add_ln1245_7_reg_4066 <= add_ln1245_7_fu_840_p2;
                add_ln1245_7_reg_4066_pp0_iter5_reg <= add_ln1245_7_reg_4066;
                add_ln1245_8_reg_4097 <= add_ln1245_8_fu_871_p2;
                add_ln1245_9_reg_4108 <= add_ln1245_9_fu_879_p2;
                add_ln1245_9_reg_4108_pp0_iter5_reg <= add_ln1245_9_reg_4108;
                add_ln1245_reg_3929 <= add_ln1245_fu_715_p2;
                add_ln415_10_reg_4490 <= add_ln415_10_fu_2117_p2;
                add_ln415_10_reg_4490_pp0_iter7_reg <= add_ln415_10_reg_4490;
                add_ln415_11_reg_4506 <= add_ln415_11_fu_2160_p2;
                add_ln415_11_reg_4506_pp0_iter7_reg <= add_ln415_11_reg_4506;
                add_ln415_12_reg_4522 <= add_ln415_12_fu_2207_p2;
                add_ln415_12_reg_4522_pp0_iter7_reg <= add_ln415_12_reg_4522;
                add_ln415_13_reg_4538 <= add_ln415_13_fu_2250_p2;
                add_ln415_13_reg_4538_pp0_iter7_reg <= add_ln415_13_reg_4538;
                add_ln415_14_reg_4554 <= add_ln415_14_fu_2297_p2;
                add_ln415_14_reg_4554_pp0_iter7_reg <= add_ln415_14_reg_4554;
                add_ln415_15_reg_4570 <= add_ln415_15_fu_2340_p2;
                add_ln415_15_reg_4570_pp0_iter7_reg <= add_ln415_15_reg_4570;
                add_ln415_1_reg_4346 <= add_ln415_1_fu_1710_p2;
                add_ln415_1_reg_4346_pp0_iter7_reg <= add_ln415_1_reg_4346;
                add_ln415_2_reg_4362 <= add_ln415_2_fu_1757_p2;
                add_ln415_2_reg_4362_pp0_iter7_reg <= add_ln415_2_reg_4362;
                add_ln415_3_reg_4378 <= add_ln415_3_fu_1800_p2;
                add_ln415_3_reg_4378_pp0_iter7_reg <= add_ln415_3_reg_4378;
                add_ln415_4_reg_4394 <= add_ln415_4_fu_1847_p2;
                add_ln415_4_reg_4394_pp0_iter7_reg <= add_ln415_4_reg_4394;
                add_ln415_5_reg_4410 <= add_ln415_5_fu_1890_p2;
                add_ln415_5_reg_4410_pp0_iter7_reg <= add_ln415_5_reg_4410;
                add_ln415_6_reg_4426 <= add_ln415_6_fu_1937_p2;
                add_ln415_6_reg_4426_pp0_iter7_reg <= add_ln415_6_reg_4426;
                add_ln415_7_reg_4442 <= add_ln415_7_fu_1980_p2;
                add_ln415_7_reg_4442_pp0_iter7_reg <= add_ln415_7_reg_4442;
                add_ln415_8_reg_4458 <= add_ln415_8_fu_2027_p2;
                add_ln415_8_reg_4458_pp0_iter7_reg <= add_ln415_8_reg_4458;
                add_ln415_9_reg_4474 <= add_ln415_9_fu_2070_p2;
                add_ln415_9_reg_4474_pp0_iter7_reg <= add_ln415_9_reg_4474;
                add_ln415_reg_4330 <= add_ln415_fu_1667_p2;
                add_ln415_reg_4330_pp0_iter7_reg <= add_ln415_reg_4330;
                add_ln709_1_reg_3987 <= add_ln709_1_fu_768_p2;
                add_ln709_1_reg_3987_pp0_iter5_reg <= add_ln709_1_reg_3987;
                add_ln709_2_reg_4029 <= add_ln709_2_fu_807_p2;
                add_ln709_2_reg_4029_pp0_iter5_reg <= add_ln709_2_reg_4029;
                add_ln709_3_reg_4071 <= add_ln709_3_fu_846_p2;
                add_ln709_3_reg_4071_pp0_iter5_reg <= add_ln709_3_reg_4071;
                add_ln709_4_reg_4113 <= add_ln709_4_fu_885_p2;
                add_ln709_4_reg_4113_pp0_iter5_reg <= add_ln709_4_reg_4113;
                add_ln709_5_reg_4155 <= add_ln709_5_fu_924_p2;
                add_ln709_5_reg_4155_pp0_iter5_reg <= add_ln709_5_reg_4155;
                add_ln709_6_reg_4197 <= add_ln709_6_fu_963_p2;
                add_ln709_6_reg_4197_pp0_iter5_reg <= add_ln709_6_reg_4197;
                add_ln709_7_reg_4239 <= add_ln709_7_fu_1002_p2;
                add_ln709_7_reg_4239_pp0_iter5_reg <= add_ln709_7_reg_4239;
                add_ln709_reg_3945 <= add_ln709_fu_729_p2;
                add_ln709_reg_3945_pp0_iter5_reg <= add_ln709_reg_3945;
                icmp_ln412_10_reg_4300 <= icmp_ln412_10_fu_1437_p2;
                icmp_ln412_11_reg_4305 <= icmp_ln412_11_fu_1476_p2;
                icmp_ln412_12_reg_4310 <= icmp_ln412_12_fu_1515_p2;
                icmp_ln412_13_reg_4315 <= icmp_ln412_13_fu_1554_p2;
                icmp_ln412_14_reg_4320 <= icmp_ln412_14_fu_1593_p2;
                icmp_ln412_15_reg_4325 <= icmp_ln412_15_fu_1632_p2;
                icmp_ln412_1_reg_4255 <= icmp_ln412_1_fu_1086_p2;
                icmp_ln412_2_reg_4260 <= icmp_ln412_2_fu_1125_p2;
                icmp_ln412_3_reg_4265 <= icmp_ln412_3_fu_1164_p2;
                icmp_ln412_4_reg_4270 <= icmp_ln412_4_fu_1203_p2;
                icmp_ln412_5_reg_4275 <= icmp_ln412_5_fu_1242_p2;
                icmp_ln412_6_reg_4280 <= icmp_ln412_6_fu_1281_p2;
                icmp_ln412_7_reg_4285 <= icmp_ln412_7_fu_1320_p2;
                icmp_ln412_8_reg_4290 <= icmp_ln412_8_fu_1359_p2;
                icmp_ln412_9_reg_4295 <= icmp_ln412_9_fu_1398_p2;
                icmp_ln412_reg_4250 <= icmp_ln412_fu_1047_p2;
                icmp_ln799_10_reg_4621 <= icmp_ln799_10_fu_2393_p2;
                icmp_ln799_11_reg_4631 <= icmp_ln799_11_fu_2403_p2;
                icmp_ln799_12_reg_4641 <= icmp_ln799_12_fu_2413_p2;
                icmp_ln799_13_reg_4646 <= icmp_ln799_13_fu_2418_p2;
                icmp_ln799_14_reg_4651 <= icmp_ln799_14_fu_2423_p2;
                icmp_ln799_15_reg_4661 <= icmp_ln799_15_fu_2433_p2;
                icmp_ln799_1_reg_4596 <= icmp_ln799_1_fu_2368_p2;
                icmp_ln799_2_reg_4606 <= icmp_ln799_2_fu_2378_p2;
                icmp_ln799_3_reg_4616 <= icmp_ln799_3_fu_2388_p2;
                icmp_ln799_4_reg_4626 <= icmp_ln799_4_fu_2398_p2;
                icmp_ln799_5_reg_4636 <= icmp_ln799_5_fu_2408_p2;
                icmp_ln799_6_reg_4591 <= icmp_ln799_6_fu_2363_p2;
                icmp_ln799_7_reg_4656 <= icmp_ln799_7_fu_2428_p2;
                icmp_ln799_8_reg_4601 <= icmp_ln799_8_fu_2373_p2;
                icmp_ln799_9_reg_4611 <= icmp_ln799_9_fu_2383_p2;
                icmp_ln799_reg_4586 <= icmp_ln799_fu_2358_p2;
                mul_ln1171_10_reg_3649 <= grp_fu_3168_p2;
                mul_ln1171_11_reg_3664 <= grp_fu_3177_p2;
                mul_ln1171_14_reg_3694 <= grp_fu_3192_p2;
                mul_ln1171_15_reg_3709 <= grp_fu_3201_p2;
                mul_ln1171_18_reg_3739 <= grp_fu_3216_p2;
                mul_ln1171_19_reg_3754 <= grp_fu_3225_p2;
                mul_ln1171_22_reg_3784 <= grp_fu_3240_p2;
                mul_ln1171_23_reg_3799 <= grp_fu_3249_p2;
                mul_ln1171_26_reg_3829 <= grp_fu_3264_p2;
                mul_ln1171_27_reg_3844 <= grp_fu_3273_p2;
                mul_ln1171_2_reg_3559 <= grp_fu_3120_p2;
                mul_ln1171_30_reg_3874 <= grp_fu_3288_p2;
                mul_ln1171_31_reg_3889 <= grp_fu_3297_p2;
                mul_ln1171_3_reg_3574 <= grp_fu_3129_p2;
                mul_ln1171_6_reg_3604 <= grp_fu_3144_p2;
                mul_ln1171_7_reg_3619 <= grp_fu_3153_p2;
                sext_ln1169_11_reg_3494 <= sext_ln1169_11_fu_438_p1;
                sext_ln1169_13_reg_3518 <= sext_ln1169_13_fu_494_p1;
                sext_ln1169_15_reg_3542 <= sext_ln1169_15_fu_550_p1;
                sext_ln1169_1_reg_3374 <= sext_ln1169_1_fu_158_p1;
                sext_ln1169_3_reg_3398 <= sext_ln1169_3_fu_214_p1;
                sext_ln1169_5_reg_3422 <= sext_ln1169_5_fu_270_p1;
                sext_ln1169_7_reg_3446 <= sext_ln1169_7_fu_326_p1;
                sext_ln1169_9_reg_3470 <= sext_ln1169_9_fu_382_p1;
                sext_ln1171_10_reg_3428 <= sext_ln1171_10_fu_274_p1;
                sext_ln1171_11_reg_3452 <= sext_ln1171_11_fu_330_p1;
                sext_ln1171_12_reg_3476 <= sext_ln1171_12_fu_386_p1;
                sext_ln1171_13_reg_3500 <= sext_ln1171_13_fu_442_p1;
                sext_ln1171_14_reg_3524 <= sext_ln1171_14_fu_498_p1;
                sext_ln1171_15_reg_3548 <= sext_ln1171_15_fu_554_p1;
                sext_ln1171_1_reg_3380 <= sext_ln1171_1_fu_162_p1;
                sext_ln1171_9_reg_3404 <= sext_ln1171_9_fu_218_p1;
                sub_ln1246_1_reg_3956 <= grp_fu_3313_p3;
                sub_ln1246_1_reg_3956_pp0_iter5_reg <= sub_ln1246_1_reg_3956;
                sub_ln1246_2_reg_3998 <= grp_fu_3320_p3;
                sub_ln1246_2_reg_3998_pp0_iter5_reg <= sub_ln1246_2_reg_3998;
                sub_ln1246_3_reg_4040 <= grp_fu_3327_p3;
                sub_ln1246_3_reg_4040_pp0_iter5_reg <= sub_ln1246_3_reg_4040;
                sub_ln1246_4_reg_4082 <= grp_fu_3334_p3;
                sub_ln1246_4_reg_4082_pp0_iter5_reg <= sub_ln1246_4_reg_4082;
                sub_ln1246_5_reg_4124 <= grp_fu_3341_p3;
                sub_ln1246_5_reg_4124_pp0_iter5_reg <= sub_ln1246_5_reg_4124;
                sub_ln1246_6_reg_4166 <= grp_fu_3348_p3;
                sub_ln1246_6_reg_4166_pp0_iter5_reg <= sub_ln1246_6_reg_4166;
                sub_ln1246_7_reg_4208 <= grp_fu_3355_p3;
                sub_ln1246_7_reg_4208_pp0_iter5_reg <= sub_ln1246_7_reg_4208;
                sub_ln1246_reg_3914 <= grp_fu_3306_p3;
                sub_ln1246_reg_3914_pp0_iter5_reg <= sub_ln1246_reg_3914;
                tmp_13_reg_4335 <= add_ln415_fu_1667_p2(15 downto 15);
                tmp_13_reg_4335_pp0_iter7_reg <= tmp_13_reg_4335;
                tmp_15_reg_3950 <= add_ln1245_1_fu_723_p2(32 downto 32);
                tmp_15_reg_3950_pp0_iter5_reg <= tmp_15_reg_3950;
                tmp_15_reg_3950_pp0_iter6_reg <= tmp_15_reg_3950_pp0_iter5_reg;
                tmp_15_reg_3950_pp0_iter7_reg <= tmp_15_reg_3950_pp0_iter6_reg;
                tmp_21_reg_4351 <= add_ln415_1_fu_1710_p2(15 downto 15);
                tmp_21_reg_4351_pp0_iter7_reg <= tmp_21_reg_4351;
                tmp_23_reg_3965 <= grp_fu_3313_p3(31 downto 31);
                tmp_23_reg_3965_pp0_iter5_reg <= tmp_23_reg_3965;
                tmp_23_reg_3965_pp0_iter6_reg <= tmp_23_reg_3965_pp0_iter5_reg;
                tmp_23_reg_3965_pp0_iter7_reg <= tmp_23_reg_3965_pp0_iter6_reg;
                tmp_29_reg_4367 <= add_ln415_2_fu_1757_p2(15 downto 15);
                tmp_29_reg_4367_pp0_iter7_reg <= tmp_29_reg_4367;
                tmp_31_reg_3992 <= add_ln1245_3_fu_762_p2(32 downto 32);
                tmp_31_reg_3992_pp0_iter5_reg <= tmp_31_reg_3992;
                tmp_31_reg_3992_pp0_iter6_reg <= tmp_31_reg_3992_pp0_iter5_reg;
                tmp_31_reg_3992_pp0_iter7_reg <= tmp_31_reg_3992_pp0_iter6_reg;
                tmp_34_reg_4383 <= add_ln415_3_fu_1800_p2(15 downto 15);
                tmp_34_reg_4383_pp0_iter7_reg <= tmp_34_reg_4383;
                tmp_35_reg_4007 <= grp_fu_3320_p3(31 downto 31);
                tmp_35_reg_4007_pp0_iter5_reg <= tmp_35_reg_4007;
                tmp_35_reg_4007_pp0_iter6_reg <= tmp_35_reg_4007_pp0_iter5_reg;
                tmp_35_reg_4007_pp0_iter7_reg <= tmp_35_reg_4007_pp0_iter6_reg;
                tmp_38_reg_4399 <= add_ln415_4_fu_1847_p2(15 downto 15);
                tmp_38_reg_4399_pp0_iter7_reg <= tmp_38_reg_4399;
                tmp_39_reg_4034 <= add_ln1245_5_fu_801_p2(32 downto 32);
                tmp_39_reg_4034_pp0_iter5_reg <= tmp_39_reg_4034;
                tmp_39_reg_4034_pp0_iter6_reg <= tmp_39_reg_4034_pp0_iter5_reg;
                tmp_39_reg_4034_pp0_iter7_reg <= tmp_39_reg_4034_pp0_iter6_reg;
                tmp_42_reg_4415 <= add_ln415_5_fu_1890_p2(15 downto 15);
                tmp_42_reg_4415_pp0_iter7_reg <= tmp_42_reg_4415;
                tmp_43_reg_4049 <= grp_fu_3327_p3(31 downto 31);
                tmp_43_reg_4049_pp0_iter5_reg <= tmp_43_reg_4049;
                tmp_43_reg_4049_pp0_iter6_reg <= tmp_43_reg_4049_pp0_iter5_reg;
                tmp_43_reg_4049_pp0_iter7_reg <= tmp_43_reg_4049_pp0_iter6_reg;
                tmp_46_reg_4431 <= add_ln415_6_fu_1937_p2(15 downto 15);
                tmp_46_reg_4431_pp0_iter7_reg <= tmp_46_reg_4431;
                tmp_47_reg_4076 <= add_ln1245_7_fu_840_p2(32 downto 32);
                tmp_47_reg_4076_pp0_iter5_reg <= tmp_47_reg_4076;
                tmp_47_reg_4076_pp0_iter6_reg <= tmp_47_reg_4076_pp0_iter5_reg;
                tmp_47_reg_4076_pp0_iter7_reg <= tmp_47_reg_4076_pp0_iter6_reg;
                tmp_50_reg_4447 <= add_ln415_7_fu_1980_p2(15 downto 15);
                tmp_50_reg_4447_pp0_iter7_reg <= tmp_50_reg_4447;
                tmp_51_reg_4091 <= grp_fu_3334_p3(31 downto 31);
                tmp_51_reg_4091_pp0_iter5_reg <= tmp_51_reg_4091;
                tmp_51_reg_4091_pp0_iter6_reg <= tmp_51_reg_4091_pp0_iter5_reg;
                tmp_51_reg_4091_pp0_iter7_reg <= tmp_51_reg_4091_pp0_iter6_reg;
                tmp_54_reg_4463 <= add_ln415_8_fu_2027_p2(15 downto 15);
                tmp_54_reg_4463_pp0_iter7_reg <= tmp_54_reg_4463;
                tmp_55_reg_4118 <= add_ln1245_9_fu_879_p2(32 downto 32);
                tmp_55_reg_4118_pp0_iter5_reg <= tmp_55_reg_4118;
                tmp_55_reg_4118_pp0_iter6_reg <= tmp_55_reg_4118_pp0_iter5_reg;
                tmp_55_reg_4118_pp0_iter7_reg <= tmp_55_reg_4118_pp0_iter6_reg;
                tmp_58_reg_4479 <= add_ln415_9_fu_2070_p2(15 downto 15);
                tmp_58_reg_4479_pp0_iter7_reg <= tmp_58_reg_4479;
                tmp_59_reg_4133 <= grp_fu_3341_p3(31 downto 31);
                tmp_59_reg_4133_pp0_iter5_reg <= tmp_59_reg_4133;
                tmp_59_reg_4133_pp0_iter6_reg <= tmp_59_reg_4133_pp0_iter5_reg;
                tmp_59_reg_4133_pp0_iter7_reg <= tmp_59_reg_4133_pp0_iter6_reg;
                tmp_62_reg_4495 <= add_ln415_10_fu_2117_p2(15 downto 15);
                tmp_62_reg_4495_pp0_iter7_reg <= tmp_62_reg_4495;
                tmp_63_reg_4160 <= add_ln1245_11_fu_918_p2(32 downto 32);
                tmp_63_reg_4160_pp0_iter5_reg <= tmp_63_reg_4160;
                tmp_63_reg_4160_pp0_iter6_reg <= tmp_63_reg_4160_pp0_iter5_reg;
                tmp_63_reg_4160_pp0_iter7_reg <= tmp_63_reg_4160_pp0_iter6_reg;
                tmp_66_reg_4511 <= add_ln415_11_fu_2160_p2(15 downto 15);
                tmp_66_reg_4511_pp0_iter7_reg <= tmp_66_reg_4511;
                tmp_67_reg_4175 <= grp_fu_3348_p3(31 downto 31);
                tmp_67_reg_4175_pp0_iter5_reg <= tmp_67_reg_4175;
                tmp_67_reg_4175_pp0_iter6_reg <= tmp_67_reg_4175_pp0_iter5_reg;
                tmp_67_reg_4175_pp0_iter7_reg <= tmp_67_reg_4175_pp0_iter6_reg;
                tmp_70_reg_4527 <= add_ln415_12_fu_2207_p2(15 downto 15);
                tmp_70_reg_4527_pp0_iter7_reg <= tmp_70_reg_4527;
                tmp_71_reg_4202 <= add_ln1245_13_fu_957_p2(32 downto 32);
                tmp_71_reg_4202_pp0_iter5_reg <= tmp_71_reg_4202;
                tmp_71_reg_4202_pp0_iter6_reg <= tmp_71_reg_4202_pp0_iter5_reg;
                tmp_71_reg_4202_pp0_iter7_reg <= tmp_71_reg_4202_pp0_iter6_reg;
                tmp_74_reg_4543 <= add_ln415_13_fu_2250_p2(15 downto 15);
                tmp_74_reg_4543_pp0_iter7_reg <= tmp_74_reg_4543;
                tmp_75_reg_4217 <= grp_fu_3355_p3(31 downto 31);
                tmp_75_reg_4217_pp0_iter5_reg <= tmp_75_reg_4217;
                tmp_75_reg_4217_pp0_iter6_reg <= tmp_75_reg_4217_pp0_iter5_reg;
                tmp_75_reg_4217_pp0_iter7_reg <= tmp_75_reg_4217_pp0_iter6_reg;
                tmp_78_reg_4559 <= add_ln415_14_fu_2297_p2(15 downto 15);
                tmp_78_reg_4559_pp0_iter7_reg <= tmp_78_reg_4559;
                tmp_79_reg_4244 <= add_ln1245_15_fu_996_p2(32 downto 32);
                tmp_79_reg_4244_pp0_iter5_reg <= tmp_79_reg_4244;
                tmp_79_reg_4244_pp0_iter6_reg <= tmp_79_reg_4244_pp0_iter5_reg;
                tmp_79_reg_4244_pp0_iter7_reg <= tmp_79_reg_4244_pp0_iter6_reg;
                tmp_82_reg_4575 <= add_ln415_15_fu_2340_p2(15 downto 15);
                tmp_82_reg_4575_pp0_iter7_reg <= tmp_82_reg_4575;
                tmp_reg_3923 <= grp_fu_3306_p3(31 downto 31);
                tmp_reg_3923_pp0_iter5_reg <= tmp_reg_3923;
                tmp_reg_3923_pp0_iter6_reg <= tmp_reg_3923_pp0_iter5_reg;
                tmp_reg_3923_pp0_iter7_reg <= tmp_reg_3923_pp0_iter6_reg;
                trunc_ln1171_10_reg_3789 <= trunc_ln1171_10_fu_648_p1;
                trunc_ln1171_11_reg_3794 <= trunc_ln1171_11_fu_651_p1;
                trunc_ln1171_12_reg_3834 <= trunc_ln1171_12_fu_666_p1;
                trunc_ln1171_13_reg_3839 <= trunc_ln1171_13_fu_669_p1;
                trunc_ln1171_14_reg_3879 <= trunc_ln1171_14_fu_684_p1;
                trunc_ln1171_15_reg_3884 <= trunc_ln1171_15_fu_687_p1;
                trunc_ln1171_1_reg_3569 <= trunc_ln1171_1_fu_561_p1;
                trunc_ln1171_2_reg_3609 <= trunc_ln1171_2_fu_576_p1;
                trunc_ln1171_3_reg_3614 <= trunc_ln1171_3_fu_579_p1;
                trunc_ln1171_4_reg_3654 <= trunc_ln1171_4_fu_594_p1;
                trunc_ln1171_5_reg_3659 <= trunc_ln1171_5_fu_597_p1;
                trunc_ln1171_6_reg_3699 <= trunc_ln1171_6_fu_612_p1;
                trunc_ln1171_7_reg_3704 <= trunc_ln1171_7_fu_615_p1;
                trunc_ln1171_8_reg_3744 <= trunc_ln1171_8_fu_630_p1;
                trunc_ln1171_9_reg_3749 <= trunc_ln1171_9_fu_633_p1;
                trunc_ln1171_reg_3564 <= trunc_ln1171_fu_558_p1;
                trunc_ln1245_10_reg_3769 <= trunc_ln1245_10_fu_642_p1;
                trunc_ln1245_11_reg_3774 <= trunc_ln1245_11_fu_645_p1;
                trunc_ln1245_12_reg_3814 <= trunc_ln1245_12_fu_660_p1;
                trunc_ln1245_13_reg_3819 <= trunc_ln1245_13_fu_663_p1;
                trunc_ln1245_14_reg_3859 <= trunc_ln1245_14_fu_678_p1;
                trunc_ln1245_15_reg_3864 <= trunc_ln1245_15_fu_681_p1;
                trunc_ln1245_16_reg_3904 <= trunc_ln1245_16_fu_696_p1;
                trunc_ln1245_17_reg_3909 <= trunc_ln1245_17_fu_699_p1;
                trunc_ln1245_3_reg_3594 <= trunc_ln1245_3_fu_573_p1;
                trunc_ln1245_4_reg_3634 <= trunc_ln1245_4_fu_588_p1;
                trunc_ln1245_5_reg_3639 <= trunc_ln1245_5_fu_591_p1;
                trunc_ln1245_6_reg_3679 <= trunc_ln1245_6_fu_606_p1;
                trunc_ln1245_7_reg_3684 <= trunc_ln1245_7_fu_609_p1;
                trunc_ln1245_8_reg_3724 <= trunc_ln1245_8_fu_624_p1;
                trunc_ln1245_9_reg_3729 <= trunc_ln1245_9_fu_627_p1;
                trunc_ln1245_reg_3589 <= trunc_ln1245_fu_570_p1;
                trunc_ln712_10_reg_3804 <= trunc_ln712_10_fu_654_p1;
                trunc_ln712_11_reg_3809 <= trunc_ln712_11_fu_657_p1;
                trunc_ln712_12_reg_3849 <= trunc_ln712_12_fu_672_p1;
                trunc_ln712_13_reg_3854 <= trunc_ln712_13_fu_675_p1;
                trunc_ln712_14_reg_3894 <= trunc_ln712_14_fu_690_p1;
                trunc_ln712_15_reg_3899 <= trunc_ln712_15_fu_693_p1;
                trunc_ln712_1_reg_3584 <= trunc_ln712_1_fu_567_p1;
                trunc_ln712_2_reg_3624 <= trunc_ln712_2_fu_582_p1;
                trunc_ln712_3_reg_3629 <= trunc_ln712_3_fu_585_p1;
                trunc_ln712_4_reg_3669 <= trunc_ln712_4_fu_600_p1;
                trunc_ln712_5_reg_3674 <= trunc_ln712_5_fu_603_p1;
                trunc_ln712_6_reg_3714 <= trunc_ln712_6_fu_618_p1;
                trunc_ln712_7_reg_3719 <= trunc_ln712_7_fu_621_p1;
                trunc_ln712_8_reg_3759 <= trunc_ln712_8_fu_636_p1;
                trunc_ln712_9_reg_3764 <= trunc_ln712_9_fu_639_p1;
                trunc_ln712_reg_3579 <= trunc_ln712_fu_564_p1;
                trunc_ln799_10_reg_4453 <= trunc_ln799_10_fu_1994_p1;
                trunc_ln799_11_reg_4469 <= trunc_ln799_11_fu_2041_p1;
                trunc_ln799_12_reg_4485 <= trunc_ln799_12_fu_2084_p1;
                trunc_ln799_13_reg_4501 <= trunc_ln799_13_fu_2131_p1;
                trunc_ln799_14_reg_4517 <= trunc_ln799_14_fu_2174_p1;
                trunc_ln799_15_reg_4533 <= trunc_ln799_15_fu_2221_p1;
                trunc_ln799_16_reg_4549 <= trunc_ln799_16_fu_2264_p1;
                trunc_ln799_17_reg_4565 <= trunc_ln799_17_fu_2311_p1;
                trunc_ln799_18_reg_4581 <= trunc_ln799_18_fu_2354_p1;
                trunc_ln799_4_reg_4357 <= trunc_ln799_4_fu_1724_p1;
                trunc_ln799_5_reg_4373 <= trunc_ln799_5_fu_1771_p1;
                trunc_ln799_6_reg_4389 <= trunc_ln799_6_fu_1814_p1;
                trunc_ln799_7_reg_4405 <= trunc_ln799_7_fu_1861_p1;
                trunc_ln799_8_reg_4421 <= trunc_ln799_8_fu_1904_p1;
                trunc_ln799_9_reg_4437 <= trunc_ln799_9_fu_1951_p1;
                trunc_ln799_reg_4341 <= trunc_ln799_fu_1681_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_int_reg <= p_Result_96_7_fu_3078_p17;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                ddsgroup_int_reg <= ddsgroup;
                in_r_int_reg <= in_r;
            end if;
        end if;
    end process;
    add_ln1245_10_fu_910_p2 <= std_logic_vector(unsigned(trunc_ln1171_11_reg_3794) + unsigned(trunc_ln712_11_reg_3809));
    add_ln1245_11_fu_918_p2 <= std_logic_vector(signed(sext_ln712_11_fu_904_p1) + signed(sext_ln712_12_fu_907_p1));
    add_ln1245_12_fu_949_p2 <= std_logic_vector(unsigned(trunc_ln1171_13_reg_3839) + unsigned(trunc_ln712_13_reg_3854));
    add_ln1245_13_fu_957_p2 <= std_logic_vector(signed(sext_ln712_13_fu_943_p1) + signed(sext_ln712_14_fu_946_p1));
    add_ln1245_14_fu_988_p2 <= std_logic_vector(unsigned(trunc_ln1171_15_reg_3884) + unsigned(trunc_ln712_15_reg_3899));
    add_ln1245_15_fu_996_p2 <= std_logic_vector(signed(sext_ln712_15_fu_982_p1) + signed(sext_ln712_16_fu_985_p1));
    add_ln1245_16_fu_719_p2 <= std_logic_vector(unsigned(trunc_ln1171_reg_3564) + unsigned(trunc_ln712_reg_3579));
    add_ln1245_17_fu_758_p2 <= std_logic_vector(unsigned(trunc_ln1171_2_reg_3609) + unsigned(trunc_ln712_2_reg_3624));
    add_ln1245_18_fu_797_p2 <= std_logic_vector(unsigned(trunc_ln1171_4_reg_3654) + unsigned(trunc_ln712_4_reg_3669));
    add_ln1245_19_fu_836_p2 <= std_logic_vector(unsigned(trunc_ln1171_6_reg_3699) + unsigned(trunc_ln712_6_reg_3714));
    add_ln1245_1_fu_723_p2 <= std_logic_vector(signed(sext_ln712_fu_709_p1) + signed(sext_ln712_2_fu_712_p1));
    add_ln1245_20_fu_875_p2 <= std_logic_vector(unsigned(trunc_ln1171_8_reg_3744) + unsigned(trunc_ln712_8_reg_3759));
    add_ln1245_21_fu_914_p2 <= std_logic_vector(unsigned(trunc_ln1171_10_reg_3789) + unsigned(trunc_ln712_10_reg_3804));
    add_ln1245_22_fu_953_p2 <= std_logic_vector(unsigned(trunc_ln1171_12_reg_3834) + unsigned(trunc_ln712_12_reg_3849));
    add_ln1245_23_fu_992_p2 <= std_logic_vector(unsigned(trunc_ln1171_14_reg_3879) + unsigned(trunc_ln712_14_reg_3894));
    add_ln1245_2_fu_754_p2 <= std_logic_vector(unsigned(trunc_ln1171_3_reg_3614) + unsigned(trunc_ln712_3_reg_3629));
    add_ln1245_3_fu_762_p2 <= std_logic_vector(signed(sext_ln712_3_fu_748_p1) + signed(sext_ln712_4_fu_751_p1));
    add_ln1245_4_fu_793_p2 <= std_logic_vector(unsigned(trunc_ln1171_5_reg_3659) + unsigned(trunc_ln712_5_reg_3674));
    add_ln1245_5_fu_801_p2 <= std_logic_vector(signed(sext_ln712_5_fu_787_p1) + signed(sext_ln712_6_fu_790_p1));
    add_ln1245_6_fu_832_p2 <= std_logic_vector(unsigned(trunc_ln1171_7_reg_3704) + unsigned(trunc_ln712_7_reg_3719));
    add_ln1245_7_fu_840_p2 <= std_logic_vector(signed(sext_ln712_7_fu_826_p1) + signed(sext_ln712_8_fu_829_p1));
    add_ln1245_8_fu_871_p2 <= std_logic_vector(unsigned(trunc_ln1171_9_reg_3749) + unsigned(trunc_ln712_9_reg_3764));
    add_ln1245_9_fu_879_p2 <= std_logic_vector(signed(sext_ln712_9_fu_865_p1) + signed(sext_ln712_10_fu_868_p1));
    add_ln1245_fu_715_p2 <= std_logic_vector(unsigned(trunc_ln1171_1_reg_3569) + unsigned(trunc_ln712_1_reg_3584));
    add_ln415_10_fu_2117_p2 <= std_logic_vector(signed(sext_ln717_5_fu_2097_p1) + signed(zext_ln415_5_fu_2113_p1));
    add_ln415_11_fu_2160_p2 <= std_logic_vector(unsigned(trunc_ln717_10_fu_2135_p4) + unsigned(zext_ln415_13_fu_2156_p1));
    add_ln415_12_fu_2207_p2 <= std_logic_vector(signed(sext_ln717_6_fu_2187_p1) + signed(zext_ln415_6_fu_2203_p1));
    add_ln415_13_fu_2250_p2 <= std_logic_vector(unsigned(trunc_ln717_12_fu_2225_p4) + unsigned(zext_ln415_14_fu_2246_p1));
    add_ln415_14_fu_2297_p2 <= std_logic_vector(signed(sext_ln717_7_fu_2277_p1) + signed(zext_ln415_7_fu_2293_p1));
    add_ln415_15_fu_2340_p2 <= std_logic_vector(unsigned(trunc_ln717_14_fu_2315_p4) + unsigned(zext_ln415_15_fu_2336_p1));
    add_ln415_1_fu_1710_p2 <= std_logic_vector(unsigned(trunc_ln717_1_fu_1685_p4) + unsigned(zext_ln415_2_fu_1706_p1));
    add_ln415_2_fu_1757_p2 <= std_logic_vector(signed(sext_ln717_1_fu_1737_p1) + signed(zext_ln415_1_fu_1753_p1));
    add_ln415_3_fu_1800_p2 <= std_logic_vector(unsigned(trunc_ln717_3_fu_1775_p4) + unsigned(zext_ln415_8_fu_1796_p1));
    add_ln415_4_fu_1847_p2 <= std_logic_vector(signed(sext_ln717_2_fu_1827_p1) + signed(zext_ln415_9_fu_1843_p1));
    add_ln415_5_fu_1890_p2 <= std_logic_vector(unsigned(trunc_ln717_5_fu_1865_p4) + unsigned(zext_ln415_10_fu_1886_p1));
    add_ln415_6_fu_1937_p2 <= std_logic_vector(signed(sext_ln717_3_fu_1917_p1) + signed(zext_ln415_3_fu_1933_p1));
    add_ln415_7_fu_1980_p2 <= std_logic_vector(unsigned(trunc_ln717_7_fu_1955_p4) + unsigned(zext_ln415_11_fu_1976_p1));
    add_ln415_8_fu_2027_p2 <= std_logic_vector(signed(sext_ln717_4_fu_2007_p1) + signed(zext_ln415_4_fu_2023_p1));
    add_ln415_9_fu_2070_p2 <= std_logic_vector(unsigned(trunc_ln717_9_fu_2045_p4) + unsigned(zext_ln415_12_fu_2066_p1));
    add_ln415_fu_1667_p2 <= std_logic_vector(signed(sext_ln717_fu_1647_p1) + signed(zext_ln415_fu_1663_p1));
    add_ln709_1_fu_768_p2 <= std_logic_vector(unsigned(trunc_ln1245_5_reg_3639) + unsigned(trunc_ln1245_4_reg_3634));
    add_ln709_2_fu_807_p2 <= std_logic_vector(unsigned(trunc_ln1245_7_reg_3684) + unsigned(trunc_ln1245_6_reg_3679));
    add_ln709_3_fu_846_p2 <= std_logic_vector(unsigned(trunc_ln1245_9_reg_3729) + unsigned(trunc_ln1245_8_reg_3724));
    add_ln709_4_fu_885_p2 <= std_logic_vector(unsigned(trunc_ln1245_11_reg_3774) + unsigned(trunc_ln1245_10_reg_3769));
    add_ln709_5_fu_924_p2 <= std_logic_vector(unsigned(trunc_ln1245_13_reg_3819) + unsigned(trunc_ln1245_12_reg_3814));
    add_ln709_6_fu_963_p2 <= std_logic_vector(unsigned(trunc_ln1245_15_reg_3864) + unsigned(trunc_ln1245_14_reg_3859));
    add_ln709_7_fu_1002_p2 <= std_logic_vector(unsigned(trunc_ln1245_17_reg_3909) + unsigned(trunc_ln1245_16_reg_3904));
    add_ln709_fu_729_p2 <= std_logic_vector(unsigned(trunc_ln1245_3_reg_3594) + unsigned(trunc_ln1245_reg_3589));
    and_ln412_10_fu_2108_p2 <= (tmp_61_fu_2101_p3 and icmp_ln412_10_reg_4300);
    and_ln412_11_fu_2151_p2 <= (tmp_65_fu_2144_p3 and icmp_ln412_11_reg_4305);
    and_ln412_12_fu_2198_p2 <= (tmp_69_fu_2191_p3 and icmp_ln412_12_reg_4310);
    and_ln412_13_fu_2241_p2 <= (tmp_73_fu_2234_p3 and icmp_ln412_13_reg_4315);
    and_ln412_14_fu_2288_p2 <= (tmp_77_fu_2281_p3 and icmp_ln412_14_reg_4320);
    and_ln412_15_fu_2331_p2 <= (tmp_81_fu_2324_p3 and icmp_ln412_15_reg_4325);
    and_ln412_1_fu_1701_p2 <= (tmp_19_fu_1694_p3 and icmp_ln412_1_reg_4255);
    and_ln412_2_fu_1748_p2 <= (tmp_27_fu_1741_p3 and icmp_ln412_2_reg_4260);
    and_ln412_3_fu_1791_p2 <= (tmp_33_fu_1784_p3 and icmp_ln412_3_reg_4265);
    and_ln412_4_fu_1838_p2 <= (tmp_37_fu_1831_p3 and icmp_ln412_4_reg_4270);
    and_ln412_5_fu_1881_p2 <= (tmp_41_fu_1874_p3 and icmp_ln412_5_reg_4275);
    and_ln412_6_fu_1928_p2 <= (tmp_45_fu_1921_p3 and icmp_ln412_6_reg_4280);
    and_ln412_7_fu_1971_p2 <= (tmp_49_fu_1964_p3 and icmp_ln412_7_reg_4285);
    and_ln412_8_fu_2018_p2 <= (tmp_53_fu_2011_p3 and icmp_ln412_8_reg_4290);
    and_ln412_9_fu_2061_p2 <= (tmp_57_fu_2054_p3 and icmp_ln412_9_reg_4295);
    and_ln412_fu_1658_p2 <= (tmp_11_fu_1651_p3 and icmp_ln412_reg_4250);
    and_ln792_10_fu_2648_p2 <= (tmp_42_reg_4415_pp0_iter7_reg and icmp_ln799_9_reg_4611);
    and_ln792_11_fu_2652_p2 <= (tmp_39_reg_4034_pp0_iter7_reg and and_ln792_10_fu_2648_p2);
    and_ln792_12_fu_2688_p2 <= (tmp_46_reg_4431_pp0_iter7_reg and icmp_ln799_3_reg_4616);
    and_ln792_13_fu_2692_p2 <= (tmp_43_reg_4049_pp0_iter7_reg and and_ln792_12_fu_2688_p2);
    and_ln792_14_fu_2728_p2 <= (tmp_50_reg_4447_pp0_iter7_reg and icmp_ln799_10_reg_4621);
    and_ln792_15_fu_2732_p2 <= (tmp_47_reg_4076_pp0_iter7_reg and and_ln792_14_fu_2728_p2);
    and_ln792_16_fu_2768_p2 <= (tmp_54_reg_4463_pp0_iter7_reg and icmp_ln799_4_reg_4626);
    and_ln792_17_fu_2772_p2 <= (tmp_51_reg_4091_pp0_iter7_reg and and_ln792_16_fu_2768_p2);
    and_ln792_18_fu_2808_p2 <= (tmp_58_reg_4479_pp0_iter7_reg and icmp_ln799_11_reg_4631);
    and_ln792_19_fu_2812_p2 <= (tmp_55_reg_4118_pp0_iter7_reg and and_ln792_18_fu_2808_p2);
    and_ln792_1_fu_2452_p2 <= (tmp_reg_3923_pp0_iter7_reg and and_ln792_fu_2448_p2);
    and_ln792_20_fu_2848_p2 <= (tmp_62_reg_4495_pp0_iter7_reg and icmp_ln799_5_reg_4636);
    and_ln792_21_fu_2852_p2 <= (tmp_59_reg_4133_pp0_iter7_reg and and_ln792_20_fu_2848_p2);
    and_ln792_22_fu_2888_p2 <= (tmp_66_reg_4511_pp0_iter7_reg and icmp_ln799_12_reg_4641);
    and_ln792_23_fu_2892_p2 <= (tmp_63_reg_4160_pp0_iter7_reg and and_ln792_22_fu_2888_p2);
    and_ln792_24_fu_2928_p2 <= (tmp_70_reg_4527_pp0_iter7_reg and icmp_ln799_13_reg_4646);
    and_ln792_25_fu_2932_p2 <= (tmp_67_reg_4175_pp0_iter7_reg and and_ln792_24_fu_2928_p2);
    and_ln792_26_fu_2968_p2 <= (tmp_74_reg_4543_pp0_iter7_reg and icmp_ln799_14_reg_4651);
    and_ln792_27_fu_2972_p2 <= (tmp_71_reg_4202_pp0_iter7_reg and and_ln792_26_fu_2968_p2);
    and_ln792_28_fu_3008_p2 <= (tmp_78_reg_4559_pp0_iter7_reg and icmp_ln799_7_reg_4656);
    and_ln792_29_fu_3012_p2 <= (tmp_75_reg_4217_pp0_iter7_reg and and_ln792_28_fu_3008_p2);
    and_ln792_2_fu_2488_p2 <= (tmp_21_reg_4351_pp0_iter7_reg and icmp_ln799_6_reg_4591);
    and_ln792_30_fu_3048_p2 <= (tmp_82_reg_4575_pp0_iter7_reg and icmp_ln799_15_reg_4661);
    and_ln792_31_fu_3052_p2 <= (tmp_79_reg_4244_pp0_iter7_reg and and_ln792_30_fu_3048_p2);
    and_ln792_3_fu_2492_p2 <= (tmp_15_reg_3950_pp0_iter7_reg and and_ln792_2_fu_2488_p2);
    and_ln792_4_fu_2528_p2 <= (tmp_29_reg_4367_pp0_iter7_reg and icmp_ln799_1_reg_4596);
    and_ln792_5_fu_2532_p2 <= (tmp_23_reg_3965_pp0_iter7_reg and and_ln792_4_fu_2528_p2);
    and_ln792_6_fu_2568_p2 <= (tmp_34_reg_4383_pp0_iter7_reg and icmp_ln799_8_reg_4601);
    and_ln792_7_fu_2572_p2 <= (tmp_31_reg_3992_pp0_iter7_reg and and_ln792_6_fu_2568_p2);
    and_ln792_8_fu_2608_p2 <= (tmp_38_reg_4399_pp0_iter7_reg and icmp_ln799_2_reg_4606);
    and_ln792_9_fu_2612_p2 <= (tmp_35_reg_4007_pp0_iter7_reg and and_ln792_8_fu_2608_p2);
    and_ln792_fu_2448_p2 <= (tmp_13_reg_4335_pp0_iter7_reg and icmp_ln799_reg_4586);
    and_ln794_10_fu_2843_p2 <= (xor_ln794_5_fu_2838_p2 and tmp_62_reg_4495_pp0_iter7_reg);
    and_ln794_11_fu_2883_p2 <= (xor_ln794_12_fu_2878_p2 and tmp_66_reg_4511_pp0_iter7_reg);
    and_ln794_12_fu_2923_p2 <= (xor_ln794_13_fu_2918_p2 and tmp_70_reg_4527_pp0_iter7_reg);
    and_ln794_13_fu_2963_p2 <= (xor_ln794_14_fu_2958_p2 and tmp_74_reg_4543_pp0_iter7_reg);
    and_ln794_14_fu_3003_p2 <= (xor_ln794_7_fu_2998_p2 and tmp_78_reg_4559_pp0_iter7_reg);
    and_ln794_15_fu_3043_p2 <= (xor_ln794_15_fu_3038_p2 and tmp_82_reg_4575_pp0_iter7_reg);
    and_ln794_1_fu_2483_p2 <= (xor_ln794_6_fu_2478_p2 and tmp_21_reg_4351_pp0_iter7_reg);
    and_ln794_2_fu_2523_p2 <= (xor_ln794_1_fu_2518_p2 and tmp_29_reg_4367_pp0_iter7_reg);
    and_ln794_3_fu_2563_p2 <= (xor_ln794_8_fu_2558_p2 and tmp_34_reg_4383_pp0_iter7_reg);
    and_ln794_4_fu_2603_p2 <= (xor_ln794_2_fu_2598_p2 and tmp_38_reg_4399_pp0_iter7_reg);
    and_ln794_5_fu_2643_p2 <= (xor_ln794_9_fu_2638_p2 and tmp_42_reg_4415_pp0_iter7_reg);
    and_ln794_6_fu_2683_p2 <= (xor_ln794_3_fu_2678_p2 and tmp_46_reg_4431_pp0_iter7_reg);
    and_ln794_7_fu_2723_p2 <= (xor_ln794_10_fu_2718_p2 and tmp_50_reg_4447_pp0_iter7_reg);
    and_ln794_8_fu_2763_p2 <= (xor_ln794_4_fu_2758_p2 and tmp_54_reg_4463_pp0_iter7_reg);
    and_ln794_9_fu_2803_p2 <= (xor_ln794_11_fu_2798_p2 and tmp_58_reg_4479_pp0_iter7_reg);
    and_ln794_fu_2443_p2 <= (xor_ln794_fu_2438_p2 and tmp_13_reg_4335_pp0_iter7_reg);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_assign_proc : process(p_Result_96_7_fu_3078_p17, ap_ce_reg, ap_return_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return <= ap_return_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return <= p_Result_96_7_fu_3078_p17;
        else 
            ap_return <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3114_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3114_ce <= ap_const_logic_1;
        else 
            grp_fu_3114_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3114_p0 <= sext_ln1171_fu_154_p1(16 - 1 downto 0);
    grp_fu_3114_p1 <= sext_ln1169_fu_150_p1(16 - 1 downto 0);

    grp_fu_3120_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3120_ce <= ap_const_logic_1;
        else 
            grp_fu_3120_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3120_p1 <= sext_ln1169_fu_150_p1(16 - 1 downto 0);

    grp_fu_3129_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3129_ce <= ap_const_logic_1;
        else 
            grp_fu_3129_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3129_p0 <= sext_ln1171_fu_154_p1(16 - 1 downto 0);

    grp_fu_3138_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3138_ce <= ap_const_logic_1;
        else 
            grp_fu_3138_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3138_p0 <= sext_ln1171_8_fu_210_p1(16 - 1 downto 0);
    grp_fu_3138_p1 <= sext_ln1169_2_fu_206_p1(16 - 1 downto 0);

    grp_fu_3144_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3144_ce <= ap_const_logic_1;
        else 
            grp_fu_3144_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3144_p1 <= sext_ln1169_2_fu_206_p1(16 - 1 downto 0);

    grp_fu_3153_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3153_ce <= ap_const_logic_1;
        else 
            grp_fu_3153_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3153_p0 <= sext_ln1171_8_fu_210_p1(16 - 1 downto 0);

    grp_fu_3162_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3162_ce <= ap_const_logic_1;
        else 
            grp_fu_3162_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3162_p0 <= sext_ln1171_2_fu_266_p1(16 - 1 downto 0);
    grp_fu_3162_p1 <= sext_ln1169_4_fu_262_p1(16 - 1 downto 0);

    grp_fu_3168_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3168_ce <= ap_const_logic_1;
        else 
            grp_fu_3168_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3168_p1 <= sext_ln1169_4_fu_262_p1(16 - 1 downto 0);

    grp_fu_3177_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3177_ce <= ap_const_logic_1;
        else 
            grp_fu_3177_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3177_p0 <= sext_ln1171_2_fu_266_p1(16 - 1 downto 0);

    grp_fu_3186_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3186_ce <= ap_const_logic_1;
        else 
            grp_fu_3186_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3186_p0 <= sext_ln1171_3_fu_322_p1(16 - 1 downto 0);
    grp_fu_3186_p1 <= sext_ln1169_6_fu_318_p1(16 - 1 downto 0);

    grp_fu_3192_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3192_ce <= ap_const_logic_1;
        else 
            grp_fu_3192_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3192_p1 <= sext_ln1169_6_fu_318_p1(16 - 1 downto 0);

    grp_fu_3201_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3201_ce <= ap_const_logic_1;
        else 
            grp_fu_3201_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3201_p0 <= sext_ln1171_3_fu_322_p1(16 - 1 downto 0);

    grp_fu_3210_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3210_ce <= ap_const_logic_1;
        else 
            grp_fu_3210_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3210_p0 <= sext_ln1171_4_fu_378_p1(16 - 1 downto 0);
    grp_fu_3210_p1 <= sext_ln1169_8_fu_374_p1(16 - 1 downto 0);

    grp_fu_3216_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3216_ce <= ap_const_logic_1;
        else 
            grp_fu_3216_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3216_p1 <= sext_ln1169_8_fu_374_p1(16 - 1 downto 0);

    grp_fu_3225_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3225_ce <= ap_const_logic_1;
        else 
            grp_fu_3225_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3225_p0 <= sext_ln1171_4_fu_378_p1(16 - 1 downto 0);

    grp_fu_3234_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3234_ce <= ap_const_logic_1;
        else 
            grp_fu_3234_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3234_p0 <= sext_ln1171_5_fu_434_p1(16 - 1 downto 0);
    grp_fu_3234_p1 <= sext_ln1169_10_fu_430_p1(16 - 1 downto 0);

    grp_fu_3240_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3240_ce <= ap_const_logic_1;
        else 
            grp_fu_3240_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3240_p1 <= sext_ln1169_10_fu_430_p1(16 - 1 downto 0);

    grp_fu_3249_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3249_ce <= ap_const_logic_1;
        else 
            grp_fu_3249_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3249_p0 <= sext_ln1171_5_fu_434_p1(16 - 1 downto 0);

    grp_fu_3258_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3258_ce <= ap_const_logic_1;
        else 
            grp_fu_3258_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3258_p0 <= sext_ln1171_6_fu_490_p1(16 - 1 downto 0);
    grp_fu_3258_p1 <= sext_ln1169_12_fu_486_p1(16 - 1 downto 0);

    grp_fu_3264_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3264_ce <= ap_const_logic_1;
        else 
            grp_fu_3264_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3264_p1 <= sext_ln1169_12_fu_486_p1(16 - 1 downto 0);

    grp_fu_3273_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3273_ce <= ap_const_logic_1;
        else 
            grp_fu_3273_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3273_p0 <= sext_ln1171_6_fu_490_p1(16 - 1 downto 0);

    grp_fu_3282_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3282_ce <= ap_const_logic_1;
        else 
            grp_fu_3282_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3282_p0 <= sext_ln1171_7_fu_546_p1(16 - 1 downto 0);
    grp_fu_3282_p1 <= sext_ln1169_14_fu_542_p1(16 - 1 downto 0);

    grp_fu_3288_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3288_ce <= ap_const_logic_1;
        else 
            grp_fu_3288_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3288_p1 <= sext_ln1169_14_fu_542_p1(16 - 1 downto 0);

    grp_fu_3297_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3297_ce <= ap_const_logic_1;
        else 
            grp_fu_3297_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3297_p0 <= sext_ln1171_7_fu_546_p1(16 - 1 downto 0);

    grp_fu_3306_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3306_ce <= ap_const_logic_1;
        else 
            grp_fu_3306_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3306_p0 <= sext_ln1171_1_reg_3380(16 - 1 downto 0);
    grp_fu_3306_p1 <= sext_ln1169_1_reg_3374(16 - 1 downto 0);

    grp_fu_3313_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3313_ce <= ap_const_logic_1;
        else 
            grp_fu_3313_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3313_p0 <= sext_ln1171_9_reg_3404(16 - 1 downto 0);
    grp_fu_3313_p1 <= sext_ln1169_3_reg_3398(16 - 1 downto 0);

    grp_fu_3320_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3320_ce <= ap_const_logic_1;
        else 
            grp_fu_3320_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3320_p0 <= sext_ln1171_10_reg_3428(16 - 1 downto 0);
    grp_fu_3320_p1 <= sext_ln1169_5_reg_3422(16 - 1 downto 0);

    grp_fu_3327_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3327_ce <= ap_const_logic_1;
        else 
            grp_fu_3327_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3327_p0 <= sext_ln1171_11_reg_3452(16 - 1 downto 0);
    grp_fu_3327_p1 <= sext_ln1169_7_reg_3446(16 - 1 downto 0);

    grp_fu_3334_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3334_ce <= ap_const_logic_1;
        else 
            grp_fu_3334_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3334_p0 <= sext_ln1171_12_reg_3476(16 - 1 downto 0);
    grp_fu_3334_p1 <= sext_ln1169_9_reg_3470(16 - 1 downto 0);

    grp_fu_3341_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3341_ce <= ap_const_logic_1;
        else 
            grp_fu_3341_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3341_p0 <= sext_ln1171_13_reg_3500(16 - 1 downto 0);
    grp_fu_3341_p1 <= sext_ln1169_11_reg_3494(16 - 1 downto 0);

    grp_fu_3348_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3348_ce <= ap_const_logic_1;
        else 
            grp_fu_3348_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3348_p0 <= sext_ln1171_14_reg_3524(16 - 1 downto 0);
    grp_fu_3348_p1 <= sext_ln1169_13_reg_3518(16 - 1 downto 0);

    grp_fu_3355_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3355_ce <= ap_const_logic_1;
        else 
            grp_fu_3355_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3355_p0 <= sext_ln1171_15_reg_3548(16 - 1 downto 0);
    grp_fu_3355_p1 <= sext_ln1169_15_reg_3542(16 - 1 downto 0);
    icmp_ln412_10_fu_1437_p2 <= "0" when (or_ln412_1_fu_1429_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_11_fu_1476_p2 <= "0" when (or_ln412_10_fu_1468_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_12_fu_1515_p2 <= "0" when (or_ln412_11_fu_1507_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_13_fu_1554_p2 <= "0" when (or_ln412_12_fu_1546_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_14_fu_1593_p2 <= "0" when (or_ln412_13_fu_1585_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_15_fu_1632_p2 <= "0" when (or_ln412_14_fu_1624_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_1_fu_1086_p2 <= "0" when (or_ln412_2_fu_1078_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_2_fu_1125_p2 <= "0" when (or_ln412_3_fu_1117_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_3_fu_1164_p2 <= "0" when (or_ln412_4_fu_1156_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_4_fu_1203_p2 <= "0" when (or_ln412_5_fu_1195_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_5_fu_1242_p2 <= "0" when (or_ln412_6_fu_1234_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_6_fu_1281_p2 <= "0" when (or_ln412_7_fu_1273_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_7_fu_1320_p2 <= "0" when (or_ln412_8_fu_1312_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_8_fu_1359_p2 <= "0" when (or_ln412_9_fu_1351_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_9_fu_1398_p2 <= "0" when (or_ln412_s_fu_1390_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_fu_1047_p2 <= "0" when (or_ln_fu_1039_p3 = ap_const_lv16_0) else "1";
    icmp_ln799_10_fu_2393_p2 <= "1" when (trunc_ln799_10_reg_4453 = ap_const_lv15_0) else "0";
    icmp_ln799_11_fu_2403_p2 <= "1" when (trunc_ln799_12_reg_4485 = ap_const_lv15_0) else "0";
    icmp_ln799_12_fu_2413_p2 <= "1" when (trunc_ln799_14_reg_4517 = ap_const_lv15_0) else "0";
    icmp_ln799_13_fu_2418_p2 <= "1" when (trunc_ln799_15_reg_4533 = ap_const_lv15_0) else "0";
    icmp_ln799_14_fu_2423_p2 <= "1" when (trunc_ln799_16_reg_4549 = ap_const_lv15_0) else "0";
    icmp_ln799_15_fu_2433_p2 <= "1" when (trunc_ln799_18_reg_4581 = ap_const_lv15_0) else "0";
    icmp_ln799_1_fu_2368_p2 <= "1" when (trunc_ln799_5_reg_4373 = ap_const_lv15_0) else "0";
    icmp_ln799_2_fu_2378_p2 <= "1" when (trunc_ln799_7_reg_4405 = ap_const_lv15_0) else "0";
    icmp_ln799_3_fu_2388_p2 <= "1" when (trunc_ln799_9_reg_4437 = ap_const_lv15_0) else "0";
    icmp_ln799_4_fu_2398_p2 <= "1" when (trunc_ln799_11_reg_4469 = ap_const_lv15_0) else "0";
    icmp_ln799_5_fu_2408_p2 <= "1" when (trunc_ln799_13_reg_4501 = ap_const_lv15_0) else "0";
    icmp_ln799_6_fu_2363_p2 <= "1" when (trunc_ln799_4_reg_4357 = ap_const_lv15_0) else "0";
    icmp_ln799_7_fu_2428_p2 <= "1" when (trunc_ln799_17_reg_4565 = ap_const_lv15_0) else "0";
    icmp_ln799_8_fu_2373_p2 <= "1" when (trunc_ln799_6_reg_4389 = ap_const_lv15_0) else "0";
    icmp_ln799_9_fu_2383_p2 <= "1" when (trunc_ln799_8_reg_4421 = ap_const_lv15_0) else "0";
    icmp_ln799_fu_2358_p2 <= "1" when (trunc_ln799_reg_4341 = ap_const_lv15_0) else "0";
    or_ln384_10_fu_2825_p2 <= (and_ln794_9_fu_2803_p2 or and_ln792_19_fu_2812_p2);
    or_ln384_11_fu_2865_p2 <= (and_ln794_10_fu_2843_p2 or and_ln792_21_fu_2852_p2);
    or_ln384_12_fu_2905_p2 <= (and_ln794_11_fu_2883_p2 or and_ln792_23_fu_2892_p2);
    or_ln384_13_fu_2945_p2 <= (and_ln794_12_fu_2923_p2 or and_ln792_25_fu_2932_p2);
    or_ln384_14_fu_2985_p2 <= (and_ln794_13_fu_2963_p2 or and_ln792_27_fu_2972_p2);
    or_ln384_15_fu_3025_p2 <= (and_ln794_14_fu_3003_p2 or and_ln792_29_fu_3012_p2);
    or_ln384_16_fu_3065_p2 <= (and_ln794_15_fu_3043_p2 or and_ln792_31_fu_3052_p2);
    or_ln384_2_fu_2505_p2 <= (and_ln794_1_fu_2483_p2 or and_ln792_3_fu_2492_p2);
    or_ln384_3_fu_2545_p2 <= (and_ln794_2_fu_2523_p2 or and_ln792_5_fu_2532_p2);
    or_ln384_4_fu_2585_p2 <= (and_ln794_3_fu_2563_p2 or and_ln792_7_fu_2572_p2);
    or_ln384_5_fu_2625_p2 <= (and_ln794_4_fu_2603_p2 or and_ln792_9_fu_2612_p2);
    or_ln384_6_fu_2665_p2 <= (and_ln794_5_fu_2643_p2 or and_ln792_11_fu_2652_p2);
    or_ln384_7_fu_2705_p2 <= (and_ln794_6_fu_2683_p2 or and_ln792_13_fu_2692_p2);
    or_ln384_8_fu_2745_p2 <= (and_ln794_7_fu_2723_p2 or and_ln792_15_fu_2732_p2);
    or_ln384_9_fu_2785_p2 <= (and_ln794_8_fu_2763_p2 or and_ln792_17_fu_2772_p2);
    or_ln384_fu_2465_p2 <= (and_ln794_fu_2443_p2 or and_ln792_1_fu_2452_p2);
    or_ln412_10_fu_1468_p3 <= (tmp_14_fu_1459_p4 & or_ln412_25_fu_1453_p2);
    or_ln412_11_fu_1507_p3 <= (tmp_16_fu_1498_p4 & or_ln412_26_fu_1492_p2);
    or_ln412_12_fu_1546_p3 <= (tmp_18_fu_1537_p4 & or_ln412_27_fu_1531_p2);
    or_ln412_13_fu_1585_p3 <= (tmp_20_fu_1576_p4 & or_ln412_28_fu_1570_p2);
    or_ln412_14_fu_1624_p3 <= (tmp_22_fu_1615_p4 & or_ln412_29_fu_1609_p2);
    or_ln412_15_fu_1024_p2 <= (trunc_ln412_fu_1021_p1 or tmp_8_fu_1014_p3);
    or_ln412_16_fu_1102_p2 <= (trunc_ln412_2_fu_1099_p1 or tmp_25_fu_1092_p3);
    or_ln412_17_fu_1141_p2 <= (trunc_ln412_3_fu_1138_p1 or tmp_32_fu_1131_p3);
    or_ln412_18_fu_1180_p2 <= (trunc_ln412_4_fu_1177_p1 or tmp_36_fu_1170_p3);
    or_ln412_19_fu_1219_p2 <= (trunc_ln412_5_fu_1216_p1 or tmp_40_fu_1209_p3);
    or_ln412_1_fu_1429_p3 <= (tmp_12_fu_1420_p4 & or_ln412_24_fu_1414_p2);
    or_ln412_20_fu_1258_p2 <= (trunc_ln412_6_fu_1255_p1 or tmp_44_fu_1248_p3);
    or_ln412_21_fu_1297_p2 <= (trunc_ln412_7_fu_1294_p1 or tmp_48_fu_1287_p3);
    or_ln412_22_fu_1336_p2 <= (trunc_ln412_8_fu_1333_p1 or tmp_52_fu_1326_p3);
    or_ln412_23_fu_1375_p2 <= (trunc_ln412_9_fu_1372_p1 or tmp_56_fu_1365_p3);
    or_ln412_24_fu_1414_p2 <= (trunc_ln412_10_fu_1411_p1 or tmp_60_fu_1404_p3);
    or_ln412_25_fu_1453_p2 <= (trunc_ln412_11_fu_1450_p1 or tmp_64_fu_1443_p3);
    or_ln412_26_fu_1492_p2 <= (trunc_ln412_12_fu_1489_p1 or tmp_68_fu_1482_p3);
    or_ln412_27_fu_1531_p2 <= (trunc_ln412_13_fu_1528_p1 or tmp_72_fu_1521_p3);
    or_ln412_28_fu_1570_p2 <= (trunc_ln412_14_fu_1567_p1 or tmp_76_fu_1560_p3);
    or_ln412_29_fu_1609_p2 <= (trunc_ln412_15_fu_1606_p1 or tmp_80_fu_1599_p3);
    or_ln412_2_fu_1078_p3 <= (tmp_s_fu_1069_p4 & or_ln412_fu_1063_p2);
    or_ln412_3_fu_1117_p3 <= (tmp_2_fu_1108_p4 & or_ln412_16_fu_1102_p2);
    or_ln412_4_fu_1156_p3 <= (tmp_4_fu_1147_p4 & or_ln412_17_fu_1141_p2);
    or_ln412_5_fu_1195_p3 <= (tmp_6_fu_1186_p4 & or_ln412_18_fu_1180_p2);
    or_ln412_6_fu_1234_p3 <= (tmp_1_fu_1225_p4 & or_ln412_19_fu_1219_p2);
    or_ln412_7_fu_1273_p3 <= (tmp_3_fu_1264_p4 & or_ln412_20_fu_1258_p2);
    or_ln412_8_fu_1312_p3 <= (tmp_5_fu_1303_p4 & or_ln412_21_fu_1297_p2);
    or_ln412_9_fu_1351_p3 <= (tmp_7_fu_1342_p4 & or_ln412_22_fu_1336_p2);
    or_ln412_fu_1063_p2 <= (trunc_ln412_1_fu_1060_p1 or tmp_17_fu_1053_p3);
    or_ln412_s_fu_1390_p3 <= (tmp_10_fu_1381_p4 & or_ln412_23_fu_1375_p2);
    or_ln_fu_1039_p3 <= (tmp_9_fu_1030_p4 & or_ln412_15_fu_1024_p2);
    p_Result_101_1_fu_186_p4 <= ddsgroup_int_reg(47 downto 32);
    p_Result_101_2_fu_242_p4 <= ddsgroup_int_reg(79 downto 64);
    p_Result_101_3_fu_298_p4 <= ddsgroup_int_reg(111 downto 96);
    p_Result_101_4_fu_354_p4 <= ddsgroup_int_reg(143 downto 128);
    p_Result_101_5_fu_410_p4 <= ddsgroup_int_reg(175 downto 160);
    p_Result_101_6_fu_466_p4 <= ddsgroup_int_reg(207 downto 192);
    p_Result_101_7_fu_522_p4 <= ddsgroup_int_reg(239 downto 224);
    p_Result_103_1_fu_196_p4 <= ddsgroup_int_reg(63 downto 48);
    p_Result_103_2_fu_252_p4 <= ddsgroup_int_reg(95 downto 80);
    p_Result_103_3_fu_308_p4 <= ddsgroup_int_reg(127 downto 112);
    p_Result_103_4_fu_364_p4 <= ddsgroup_int_reg(159 downto 144);
    p_Result_103_5_fu_420_p4 <= ddsgroup_int_reg(191 downto 176);
    p_Result_103_6_fu_476_p4 <= ddsgroup_int_reg(223 downto 208);
    p_Result_103_7_fu_532_p4 <= ddsgroup_int_reg(255 downto 240);
    p_Result_5_fu_140_p4 <= ddsgroup_int_reg(31 downto 16);
    p_Result_8_fu_126_p4 <= in_r_int_reg(31 downto 16);
    p_Result_96_7_fu_3078_p17 <= (((((((((((((((select_ln384_31_fu_3071_p3 & select_ln384_7_fu_3031_p3) & select_ln384_28_fu_2991_p3) & select_ln384_26_fu_2951_p3) & select_ln384_24_fu_2911_p3) & select_ln384_5_fu_2871_p3) & select_ln384_21_fu_2831_p3) & select_ln384_4_fu_2791_p3) & select_ln384_18_fu_2751_p3) & select_ln384_3_fu_2711_p3) & select_ln384_15_fu_2671_p3) & select_ln384_2_fu_2631_p3) & select_ln384_12_fu_2591_p3) & select_ln384_1_fu_2551_p3) & select_ln384_9_fu_2511_p3) & select_ln384_6_fu_2471_p3);
    p_Result_97_1_fu_166_p4 <= in_r_int_reg(47 downto 32);
    p_Result_97_2_fu_222_p4 <= in_r_int_reg(79 downto 64);
    p_Result_97_3_fu_278_p4 <= in_r_int_reg(111 downto 96);
    p_Result_97_4_fu_334_p4 <= in_r_int_reg(143 downto 128);
    p_Result_97_5_fu_390_p4 <= in_r_int_reg(175 downto 160);
    p_Result_97_6_fu_446_p4 <= in_r_int_reg(207 downto 192);
    p_Result_97_7_fu_502_p4 <= in_r_int_reg(239 downto 224);
    p_Result_99_1_fu_176_p4 <= in_r_int_reg(63 downto 48);
    p_Result_99_2_fu_232_p4 <= in_r_int_reg(95 downto 80);
    p_Result_99_3_fu_288_p4 <= in_r_int_reg(127 downto 112);
    p_Result_99_4_fu_344_p4 <= in_r_int_reg(159 downto 144);
    p_Result_99_5_fu_400_p4 <= in_r_int_reg(191 downto 176);
    p_Result_99_6_fu_456_p4 <= in_r_int_reg(223 downto 208);
    p_Result_99_7_fu_512_p4 <= in_r_int_reg(255 downto 240);
    select_ln384_10_fu_2537_p3 <= 
        ap_const_lv16_7FFF when (and_ln794_2_fu_2523_p2(0) = '1') else 
        ap_const_lv16_8001;
    select_ln384_11_fu_2577_p3 <= 
        ap_const_lv16_7FFF when (and_ln794_3_fu_2563_p2(0) = '1') else 
        ap_const_lv16_8001;
    select_ln384_12_fu_2591_p3 <= 
        select_ln384_11_fu_2577_p3 when (or_ln384_4_fu_2585_p2(0) = '1') else 
        add_ln415_3_reg_4378_pp0_iter7_reg;
    select_ln384_13_fu_2617_p3 <= 
        ap_const_lv16_7FFF when (and_ln794_4_fu_2603_p2(0) = '1') else 
        ap_const_lv16_8001;
    select_ln384_14_fu_2657_p3 <= 
        ap_const_lv16_7FFF when (and_ln794_5_fu_2643_p2(0) = '1') else 
        ap_const_lv16_8001;
    select_ln384_15_fu_2671_p3 <= 
        select_ln384_14_fu_2657_p3 when (or_ln384_6_fu_2665_p2(0) = '1') else 
        add_ln415_5_reg_4410_pp0_iter7_reg;
    select_ln384_16_fu_2697_p3 <= 
        ap_const_lv16_7FFF when (and_ln794_6_fu_2683_p2(0) = '1') else 
        ap_const_lv16_8001;
    select_ln384_17_fu_2737_p3 <= 
        ap_const_lv16_7FFF when (and_ln794_7_fu_2723_p2(0) = '1') else 
        ap_const_lv16_8001;
    select_ln384_18_fu_2751_p3 <= 
        select_ln384_17_fu_2737_p3 when (or_ln384_8_fu_2745_p2(0) = '1') else 
        add_ln415_7_reg_4442_pp0_iter7_reg;
    select_ln384_19_fu_2777_p3 <= 
        ap_const_lv16_7FFF when (and_ln794_8_fu_2763_p2(0) = '1') else 
        ap_const_lv16_8001;
    select_ln384_1_fu_2551_p3 <= 
        select_ln384_10_fu_2537_p3 when (or_ln384_3_fu_2545_p2(0) = '1') else 
        add_ln415_2_reg_4362_pp0_iter7_reg;
    select_ln384_20_fu_2817_p3 <= 
        ap_const_lv16_7FFF when (and_ln794_9_fu_2803_p2(0) = '1') else 
        ap_const_lv16_8001;
    select_ln384_21_fu_2831_p3 <= 
        select_ln384_20_fu_2817_p3 when (or_ln384_10_fu_2825_p2(0) = '1') else 
        add_ln415_9_reg_4474_pp0_iter7_reg;
    select_ln384_22_fu_2857_p3 <= 
        ap_const_lv16_7FFF when (and_ln794_10_fu_2843_p2(0) = '1') else 
        ap_const_lv16_8001;
    select_ln384_23_fu_2897_p3 <= 
        ap_const_lv16_7FFF when (and_ln794_11_fu_2883_p2(0) = '1') else 
        ap_const_lv16_8001;
    select_ln384_24_fu_2911_p3 <= 
        select_ln384_23_fu_2897_p3 when (or_ln384_12_fu_2905_p2(0) = '1') else 
        add_ln415_11_reg_4506_pp0_iter7_reg;
    select_ln384_25_fu_2937_p3 <= 
        ap_const_lv16_7FFF when (and_ln794_12_fu_2923_p2(0) = '1') else 
        ap_const_lv16_8001;
    select_ln384_26_fu_2951_p3 <= 
        select_ln384_25_fu_2937_p3 when (or_ln384_13_fu_2945_p2(0) = '1') else 
        add_ln415_12_reg_4522_pp0_iter7_reg;
    select_ln384_27_fu_2977_p3 <= 
        ap_const_lv16_7FFF when (and_ln794_13_fu_2963_p2(0) = '1') else 
        ap_const_lv16_8001;
    select_ln384_28_fu_2991_p3 <= 
        select_ln384_27_fu_2977_p3 when (or_ln384_14_fu_2985_p2(0) = '1') else 
        add_ln415_13_reg_4538_pp0_iter7_reg;
    select_ln384_29_fu_3017_p3 <= 
        ap_const_lv16_7FFF when (and_ln794_14_fu_3003_p2(0) = '1') else 
        ap_const_lv16_8001;
    select_ln384_2_fu_2631_p3 <= 
        select_ln384_13_fu_2617_p3 when (or_ln384_5_fu_2625_p2(0) = '1') else 
        add_ln415_4_reg_4394_pp0_iter7_reg;
    select_ln384_30_fu_3057_p3 <= 
        ap_const_lv16_7FFF when (and_ln794_15_fu_3043_p2(0) = '1') else 
        ap_const_lv16_8001;
    select_ln384_31_fu_3071_p3 <= 
        select_ln384_30_fu_3057_p3 when (or_ln384_16_fu_3065_p2(0) = '1') else 
        add_ln415_15_reg_4570_pp0_iter7_reg;
    select_ln384_3_fu_2711_p3 <= 
        select_ln384_16_fu_2697_p3 when (or_ln384_7_fu_2705_p2(0) = '1') else 
        add_ln415_6_reg_4426_pp0_iter7_reg;
    select_ln384_4_fu_2791_p3 <= 
        select_ln384_19_fu_2777_p3 when (or_ln384_9_fu_2785_p2(0) = '1') else 
        add_ln415_8_reg_4458_pp0_iter7_reg;
    select_ln384_5_fu_2871_p3 <= 
        select_ln384_22_fu_2857_p3 when (or_ln384_11_fu_2865_p2(0) = '1') else 
        add_ln415_10_reg_4490_pp0_iter7_reg;
    select_ln384_6_fu_2471_p3 <= 
        select_ln384_fu_2457_p3 when (or_ln384_fu_2465_p2(0) = '1') else 
        add_ln415_reg_4330_pp0_iter7_reg;
    select_ln384_7_fu_3031_p3 <= 
        select_ln384_29_fu_3017_p3 when (or_ln384_15_fu_3025_p2(0) = '1') else 
        add_ln415_14_reg_4554_pp0_iter7_reg;
    select_ln384_8_fu_2497_p3 <= 
        ap_const_lv16_7FFF when (and_ln794_1_fu_2483_p2(0) = '1') else 
        ap_const_lv16_8001;
    select_ln384_9_fu_2511_p3 <= 
        select_ln384_8_fu_2497_p3 when (or_ln384_2_fu_2505_p2(0) = '1') else 
        add_ln415_1_reg_4346_pp0_iter7_reg;
    select_ln384_fu_2457_p3 <= 
        ap_const_lv16_7FFF when (and_ln794_fu_2443_p2(0) = '1') else 
        ap_const_lv16_8001;
        sext_ln1169_10_fu_430_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_97_5_fu_390_p4),32));

        sext_ln1169_11_fu_438_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_99_5_fu_400_p4),32));

        sext_ln1169_12_fu_486_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_97_6_fu_446_p4),32));

        sext_ln1169_13_fu_494_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_99_6_fu_456_p4),32));

        sext_ln1169_14_fu_542_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_97_7_fu_502_p4),32));

        sext_ln1169_15_fu_550_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_99_7_fu_512_p4),32));

        sext_ln1169_1_fu_158_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_8_fu_126_p4),32));

        sext_ln1169_2_fu_206_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_97_1_fu_166_p4),32));

        sext_ln1169_3_fu_214_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_99_1_fu_176_p4),32));

        sext_ln1169_4_fu_262_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_97_2_fu_222_p4),32));

        sext_ln1169_5_fu_270_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_99_2_fu_232_p4),32));

        sext_ln1169_6_fu_318_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_97_3_fu_278_p4),32));

        sext_ln1169_7_fu_326_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_99_3_fu_288_p4),32));

        sext_ln1169_8_fu_374_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_97_4_fu_334_p4),32));

        sext_ln1169_9_fu_382_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_99_4_fu_344_p4),32));

        sext_ln1169_fu_150_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln674_fu_122_p1),32));

        sext_ln1171_10_fu_274_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_103_2_fu_252_p4),32));

        sext_ln1171_11_fu_330_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_103_3_fu_308_p4),32));

        sext_ln1171_12_fu_386_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_103_4_fu_364_p4),32));

        sext_ln1171_13_fu_442_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_103_5_fu_420_p4),32));

        sext_ln1171_14_fu_498_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_103_6_fu_476_p4),32));

        sext_ln1171_15_fu_554_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_103_7_fu_532_p4),32));

        sext_ln1171_1_fu_162_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_5_fu_140_p4),32));

        sext_ln1171_2_fu_266_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_101_2_fu_242_p4),32));

        sext_ln1171_3_fu_322_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_101_3_fu_298_p4),32));

        sext_ln1171_4_fu_378_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_101_4_fu_354_p4),32));

        sext_ln1171_5_fu_434_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_101_5_fu_410_p4),32));

        sext_ln1171_6_fu_490_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_101_6_fu_466_p4),32));

        sext_ln1171_7_fu_546_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_101_7_fu_522_p4),32));

        sext_ln1171_8_fu_210_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_101_1_fu_186_p4),32));

        sext_ln1171_9_fu_218_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_103_1_fu_196_p4),32));

        sext_ln1171_fu_154_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln674_1_fu_136_p1),32));

        sext_ln712_10_fu_868_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1171_19_reg_3754),33));

        sext_ln712_11_fu_904_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1171_22_reg_3784),33));

        sext_ln712_12_fu_907_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1171_23_reg_3799),33));

        sext_ln712_13_fu_943_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1171_26_reg_3829),33));

        sext_ln712_14_fu_946_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1171_27_reg_3844),33));

        sext_ln712_15_fu_982_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1171_30_reg_3874),33));

        sext_ln712_16_fu_985_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1171_31_reg_3889),33));

        sext_ln712_2_fu_712_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1171_3_reg_3574),33));

        sext_ln712_3_fu_748_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1171_6_reg_3604),33));

        sext_ln712_4_fu_751_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1171_7_reg_3619),33));

        sext_ln712_5_fu_787_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1171_10_reg_3649),33));

        sext_ln712_6_fu_790_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1171_11_reg_3664),33));

        sext_ln712_7_fu_826_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1171_14_reg_3694),33));

        sext_ln712_8_fu_829_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1171_15_reg_3709),33));

        sext_ln712_9_fu_865_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1171_18_reg_3739),33));

        sext_ln712_fu_709_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1171_2_reg_3559),33));

        sext_ln717_1_fu_1737_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln717_2_fu_1728_p4),16));

        sext_ln717_2_fu_1827_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln717_4_fu_1818_p4),16));

        sext_ln717_3_fu_1917_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln717_6_fu_1908_p4),16));

        sext_ln717_4_fu_2007_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln717_8_fu_1998_p4),16));

        sext_ln717_5_fu_2097_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln717_s_fu_2088_p4),16));

        sext_ln717_6_fu_2187_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln717_11_fu_2178_p4),16));

        sext_ln717_7_fu_2277_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln717_13_fu_2268_p4),16));

        sext_ln717_fu_1647_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln2_fu_1638_p4),16));

    tmp_10_fu_1381_p4 <= add_ln1245_8_reg_4097(15 downto 1);
    tmp_11_fu_1651_p3 <= sub_ln1246_reg_3914_pp0_iter5_reg(16 downto 16);
    tmp_12_fu_1420_p4 <= sub_ln1246_5_reg_4124(15 downto 1);
    tmp_14_fu_1459_p4 <= add_ln1245_10_reg_4139(15 downto 1);
    tmp_16_fu_1498_p4 <= sub_ln1246_6_reg_4166(15 downto 1);
    tmp_17_fu_1053_p3 <= add_ln1245_16_reg_3935(17 downto 17);
    tmp_18_fu_1537_p4 <= add_ln1245_12_reg_4181(15 downto 1);
    tmp_19_fu_1694_p3 <= add_ln709_reg_3945_pp0_iter5_reg(16 downto 16);
    tmp_1_fu_1225_p4 <= add_ln1245_4_reg_4013(15 downto 1);
    tmp_20_fu_1576_p4 <= sub_ln1246_7_reg_4208(15 downto 1);
    tmp_22_fu_1615_p4 <= add_ln1245_14_reg_4223(15 downto 1);
    tmp_25_fu_1092_p3 <= sub_ln1246_1_reg_3956(17 downto 17);
    tmp_27_fu_1741_p3 <= sub_ln1246_1_reg_3956_pp0_iter5_reg(16 downto 16);
    tmp_2_fu_1108_p4 <= sub_ln1246_1_reg_3956(15 downto 1);
    tmp_32_fu_1131_p3 <= add_ln1245_17_reg_3977(17 downto 17);
    tmp_33_fu_1784_p3 <= add_ln709_1_reg_3987_pp0_iter5_reg(16 downto 16);
    tmp_36_fu_1170_p3 <= sub_ln1246_2_reg_3998(17 downto 17);
    tmp_37_fu_1831_p3 <= sub_ln1246_2_reg_3998_pp0_iter5_reg(16 downto 16);
    tmp_3_fu_1264_p4 <= sub_ln1246_3_reg_4040(15 downto 1);
    tmp_40_fu_1209_p3 <= add_ln1245_18_reg_4019(17 downto 17);
    tmp_41_fu_1874_p3 <= add_ln709_2_reg_4029_pp0_iter5_reg(16 downto 16);
    tmp_44_fu_1248_p3 <= sub_ln1246_3_reg_4040(17 downto 17);
    tmp_45_fu_1921_p3 <= sub_ln1246_3_reg_4040_pp0_iter5_reg(16 downto 16);
    tmp_48_fu_1287_p3 <= add_ln1245_19_reg_4061(17 downto 17);
    tmp_49_fu_1964_p3 <= add_ln709_3_reg_4071_pp0_iter5_reg(16 downto 16);
    tmp_4_fu_1147_p4 <= add_ln1245_2_reg_3971(15 downto 1);
    tmp_52_fu_1326_p3 <= sub_ln1246_4_reg_4082(17 downto 17);
    tmp_53_fu_2011_p3 <= sub_ln1246_4_reg_4082_pp0_iter5_reg(16 downto 16);
    tmp_56_fu_1365_p3 <= add_ln1245_20_reg_4103(17 downto 17);
    tmp_57_fu_2054_p3 <= add_ln709_4_reg_4113_pp0_iter5_reg(16 downto 16);
    tmp_5_fu_1303_p4 <= add_ln1245_6_reg_4055(15 downto 1);
    tmp_60_fu_1404_p3 <= sub_ln1246_5_reg_4124(17 downto 17);
    tmp_61_fu_2101_p3 <= sub_ln1246_5_reg_4124_pp0_iter5_reg(16 downto 16);
    tmp_64_fu_1443_p3 <= add_ln1245_21_reg_4145(17 downto 17);
    tmp_65_fu_2144_p3 <= add_ln709_5_reg_4155_pp0_iter5_reg(16 downto 16);
    tmp_68_fu_1482_p3 <= sub_ln1246_6_reg_4166(17 downto 17);
    tmp_69_fu_2191_p3 <= sub_ln1246_6_reg_4166_pp0_iter5_reg(16 downto 16);
    tmp_6_fu_1186_p4 <= sub_ln1246_2_reg_3998(15 downto 1);
    tmp_72_fu_1521_p3 <= add_ln1245_22_reg_4187(17 downto 17);
    tmp_73_fu_2234_p3 <= add_ln709_6_reg_4197_pp0_iter5_reg(16 downto 16);
    tmp_76_fu_1560_p3 <= sub_ln1246_7_reg_4208(17 downto 17);
    tmp_77_fu_2281_p3 <= sub_ln1246_7_reg_4208_pp0_iter5_reg(16 downto 16);
    tmp_7_fu_1342_p4 <= sub_ln1246_4_reg_4082(15 downto 1);
    tmp_80_fu_1599_p3 <= add_ln1245_23_reg_4229(17 downto 17);
    tmp_81_fu_2324_p3 <= add_ln709_7_reg_4239_pp0_iter5_reg(16 downto 16);
    tmp_8_fu_1014_p3 <= sub_ln1246_reg_3914(17 downto 17);
    tmp_9_fu_1030_p4 <= sub_ln1246_reg_3914(15 downto 1);
    tmp_s_fu_1069_p4 <= add_ln1245_reg_3929(15 downto 1);
    trunc_ln1171_10_fu_648_p1 <= grp_fu_3240_p2(18 - 1 downto 0);
    trunc_ln1171_11_fu_651_p1 <= grp_fu_3240_p2(16 - 1 downto 0);
    trunc_ln1171_12_fu_666_p1 <= grp_fu_3264_p2(18 - 1 downto 0);
    trunc_ln1171_13_fu_669_p1 <= grp_fu_3264_p2(16 - 1 downto 0);
    trunc_ln1171_14_fu_684_p1 <= grp_fu_3288_p2(18 - 1 downto 0);
    trunc_ln1171_15_fu_687_p1 <= grp_fu_3288_p2(16 - 1 downto 0);
    trunc_ln1171_1_fu_561_p1 <= grp_fu_3120_p2(16 - 1 downto 0);
    trunc_ln1171_2_fu_576_p1 <= grp_fu_3144_p2(18 - 1 downto 0);
    trunc_ln1171_3_fu_579_p1 <= grp_fu_3144_p2(16 - 1 downto 0);
    trunc_ln1171_4_fu_594_p1 <= grp_fu_3168_p2(18 - 1 downto 0);
    trunc_ln1171_5_fu_597_p1 <= grp_fu_3168_p2(16 - 1 downto 0);
    trunc_ln1171_6_fu_612_p1 <= grp_fu_3192_p2(18 - 1 downto 0);
    trunc_ln1171_7_fu_615_p1 <= grp_fu_3192_p2(16 - 1 downto 0);
    trunc_ln1171_8_fu_630_p1 <= grp_fu_3216_p2(18 - 1 downto 0);
    trunc_ln1171_9_fu_633_p1 <= grp_fu_3216_p2(16 - 1 downto 0);
    trunc_ln1171_fu_558_p1 <= grp_fu_3120_p2(18 - 1 downto 0);
    trunc_ln1245_10_fu_642_p1 <= grp_fu_3225_p2(17 - 1 downto 0);
    trunc_ln1245_11_fu_645_p1 <= grp_fu_3216_p2(17 - 1 downto 0);
    trunc_ln1245_12_fu_660_p1 <= grp_fu_3249_p2(17 - 1 downto 0);
    trunc_ln1245_13_fu_663_p1 <= grp_fu_3240_p2(17 - 1 downto 0);
    trunc_ln1245_14_fu_678_p1 <= grp_fu_3273_p2(17 - 1 downto 0);
    trunc_ln1245_15_fu_681_p1 <= grp_fu_3264_p2(17 - 1 downto 0);
    trunc_ln1245_16_fu_696_p1 <= grp_fu_3297_p2(17 - 1 downto 0);
    trunc_ln1245_17_fu_699_p1 <= grp_fu_3288_p2(17 - 1 downto 0);
    trunc_ln1245_3_fu_573_p1 <= grp_fu_3120_p2(17 - 1 downto 0);
    trunc_ln1245_4_fu_588_p1 <= grp_fu_3153_p2(17 - 1 downto 0);
    trunc_ln1245_5_fu_591_p1 <= grp_fu_3144_p2(17 - 1 downto 0);
    trunc_ln1245_6_fu_606_p1 <= grp_fu_3177_p2(17 - 1 downto 0);
    trunc_ln1245_7_fu_609_p1 <= grp_fu_3168_p2(17 - 1 downto 0);
    trunc_ln1245_8_fu_624_p1 <= grp_fu_3201_p2(17 - 1 downto 0);
    trunc_ln1245_9_fu_627_p1 <= grp_fu_3192_p2(17 - 1 downto 0);
    trunc_ln1245_fu_570_p1 <= grp_fu_3129_p2(17 - 1 downto 0);
    trunc_ln2_fu_1638_p4 <= sub_ln1246_reg_3914_pp0_iter5_reg(31 downto 17);
    trunc_ln412_10_fu_1411_p1 <= sub_ln1246_5_reg_4124(1 - 1 downto 0);
    trunc_ln412_11_fu_1450_p1 <= add_ln1245_10_reg_4139(1 - 1 downto 0);
    trunc_ln412_12_fu_1489_p1 <= sub_ln1246_6_reg_4166(1 - 1 downto 0);
    trunc_ln412_13_fu_1528_p1 <= add_ln1245_12_reg_4181(1 - 1 downto 0);
    trunc_ln412_14_fu_1567_p1 <= sub_ln1246_7_reg_4208(1 - 1 downto 0);
    trunc_ln412_15_fu_1606_p1 <= add_ln1245_14_reg_4223(1 - 1 downto 0);
    trunc_ln412_1_fu_1060_p1 <= add_ln1245_reg_3929(1 - 1 downto 0);
    trunc_ln412_2_fu_1099_p1 <= sub_ln1246_1_reg_3956(1 - 1 downto 0);
    trunc_ln412_3_fu_1138_p1 <= add_ln1245_2_reg_3971(1 - 1 downto 0);
    trunc_ln412_4_fu_1177_p1 <= sub_ln1246_2_reg_3998(1 - 1 downto 0);
    trunc_ln412_5_fu_1216_p1 <= add_ln1245_4_reg_4013(1 - 1 downto 0);
    trunc_ln412_6_fu_1255_p1 <= sub_ln1246_3_reg_4040(1 - 1 downto 0);
    trunc_ln412_7_fu_1294_p1 <= add_ln1245_6_reg_4055(1 - 1 downto 0);
    trunc_ln412_8_fu_1333_p1 <= sub_ln1246_4_reg_4082(1 - 1 downto 0);
    trunc_ln412_9_fu_1372_p1 <= add_ln1245_8_reg_4097(1 - 1 downto 0);
    trunc_ln412_fu_1021_p1 <= sub_ln1246_reg_3914(1 - 1 downto 0);
    trunc_ln674_1_fu_136_p1 <= ddsgroup_int_reg(16 - 1 downto 0);
    trunc_ln674_fu_122_p1 <= in_r_int_reg(16 - 1 downto 0);
    trunc_ln712_10_fu_654_p1 <= grp_fu_3249_p2(18 - 1 downto 0);
    trunc_ln712_11_fu_657_p1 <= grp_fu_3249_p2(16 - 1 downto 0);
    trunc_ln712_12_fu_672_p1 <= grp_fu_3273_p2(18 - 1 downto 0);
    trunc_ln712_13_fu_675_p1 <= grp_fu_3273_p2(16 - 1 downto 0);
    trunc_ln712_14_fu_690_p1 <= grp_fu_3297_p2(18 - 1 downto 0);
    trunc_ln712_15_fu_693_p1 <= grp_fu_3297_p2(16 - 1 downto 0);
    trunc_ln712_1_fu_567_p1 <= grp_fu_3129_p2(16 - 1 downto 0);
    trunc_ln712_2_fu_582_p1 <= grp_fu_3153_p2(18 - 1 downto 0);
    trunc_ln712_3_fu_585_p1 <= grp_fu_3153_p2(16 - 1 downto 0);
    trunc_ln712_4_fu_600_p1 <= grp_fu_3177_p2(18 - 1 downto 0);
    trunc_ln712_5_fu_603_p1 <= grp_fu_3177_p2(16 - 1 downto 0);
    trunc_ln712_6_fu_618_p1 <= grp_fu_3201_p2(18 - 1 downto 0);
    trunc_ln712_7_fu_621_p1 <= grp_fu_3201_p2(16 - 1 downto 0);
    trunc_ln712_8_fu_636_p1 <= grp_fu_3225_p2(18 - 1 downto 0);
    trunc_ln712_9_fu_639_p1 <= grp_fu_3225_p2(16 - 1 downto 0);
    trunc_ln712_fu_564_p1 <= grp_fu_3129_p2(18 - 1 downto 0);
    trunc_ln717_10_fu_2135_p4 <= add_ln1245_11_reg_4150_pp0_iter5_reg(32 downto 17);
    trunc_ln717_11_fu_2178_p4 <= sub_ln1246_6_reg_4166_pp0_iter5_reg(31 downto 17);
    trunc_ln717_12_fu_2225_p4 <= add_ln1245_13_reg_4192_pp0_iter5_reg(32 downto 17);
    trunc_ln717_13_fu_2268_p4 <= sub_ln1246_7_reg_4208_pp0_iter5_reg(31 downto 17);
    trunc_ln717_14_fu_2315_p4 <= add_ln1245_15_reg_4234_pp0_iter5_reg(32 downto 17);
    trunc_ln717_1_fu_1685_p4 <= add_ln1245_1_reg_3940_pp0_iter5_reg(32 downto 17);
    trunc_ln717_2_fu_1728_p4 <= sub_ln1246_1_reg_3956_pp0_iter5_reg(31 downto 17);
    trunc_ln717_3_fu_1775_p4 <= add_ln1245_3_reg_3982_pp0_iter5_reg(32 downto 17);
    trunc_ln717_4_fu_1818_p4 <= sub_ln1246_2_reg_3998_pp0_iter5_reg(31 downto 17);
    trunc_ln717_5_fu_1865_p4 <= add_ln1245_5_reg_4024_pp0_iter5_reg(32 downto 17);
    trunc_ln717_6_fu_1908_p4 <= sub_ln1246_3_reg_4040_pp0_iter5_reg(31 downto 17);
    trunc_ln717_7_fu_1955_p4 <= add_ln1245_7_reg_4066_pp0_iter5_reg(32 downto 17);
    trunc_ln717_8_fu_1998_p4 <= sub_ln1246_4_reg_4082_pp0_iter5_reg(31 downto 17);
    trunc_ln717_9_fu_2045_p4 <= add_ln1245_9_reg_4108_pp0_iter5_reg(32 downto 17);
    trunc_ln717_s_fu_2088_p4 <= sub_ln1246_5_reg_4124_pp0_iter5_reg(31 downto 17);
    trunc_ln799_10_fu_1994_p1 <= add_ln415_7_fu_1980_p2(15 - 1 downto 0);
    trunc_ln799_11_fu_2041_p1 <= add_ln415_8_fu_2027_p2(15 - 1 downto 0);
    trunc_ln799_12_fu_2084_p1 <= add_ln415_9_fu_2070_p2(15 - 1 downto 0);
    trunc_ln799_13_fu_2131_p1 <= add_ln415_10_fu_2117_p2(15 - 1 downto 0);
    trunc_ln799_14_fu_2174_p1 <= add_ln415_11_fu_2160_p2(15 - 1 downto 0);
    trunc_ln799_15_fu_2221_p1 <= add_ln415_12_fu_2207_p2(15 - 1 downto 0);
    trunc_ln799_16_fu_2264_p1 <= add_ln415_13_fu_2250_p2(15 - 1 downto 0);
    trunc_ln799_17_fu_2311_p1 <= add_ln415_14_fu_2297_p2(15 - 1 downto 0);
    trunc_ln799_18_fu_2354_p1 <= add_ln415_15_fu_2340_p2(15 - 1 downto 0);
    trunc_ln799_4_fu_1724_p1 <= add_ln415_1_fu_1710_p2(15 - 1 downto 0);
    trunc_ln799_5_fu_1771_p1 <= add_ln415_2_fu_1757_p2(15 - 1 downto 0);
    trunc_ln799_6_fu_1814_p1 <= add_ln415_3_fu_1800_p2(15 - 1 downto 0);
    trunc_ln799_7_fu_1861_p1 <= add_ln415_4_fu_1847_p2(15 - 1 downto 0);
    trunc_ln799_8_fu_1904_p1 <= add_ln415_5_fu_1890_p2(15 - 1 downto 0);
    trunc_ln799_9_fu_1951_p1 <= add_ln415_6_fu_1937_p2(15 - 1 downto 0);
    trunc_ln799_fu_1681_p1 <= add_ln415_fu_1667_p2(15 - 1 downto 0);
    xor_ln794_10_fu_2718_p2 <= (tmp_47_reg_4076_pp0_iter7_reg xor ap_const_lv1_1);
    xor_ln794_11_fu_2798_p2 <= (tmp_55_reg_4118_pp0_iter7_reg xor ap_const_lv1_1);
    xor_ln794_12_fu_2878_p2 <= (tmp_63_reg_4160_pp0_iter7_reg xor ap_const_lv1_1);
    xor_ln794_13_fu_2918_p2 <= (tmp_67_reg_4175_pp0_iter7_reg xor ap_const_lv1_1);
    xor_ln794_14_fu_2958_p2 <= (tmp_71_reg_4202_pp0_iter7_reg xor ap_const_lv1_1);
    xor_ln794_15_fu_3038_p2 <= (tmp_79_reg_4244_pp0_iter7_reg xor ap_const_lv1_1);
    xor_ln794_1_fu_2518_p2 <= (tmp_23_reg_3965_pp0_iter7_reg xor ap_const_lv1_1);
    xor_ln794_2_fu_2598_p2 <= (tmp_35_reg_4007_pp0_iter7_reg xor ap_const_lv1_1);
    xor_ln794_3_fu_2678_p2 <= (tmp_43_reg_4049_pp0_iter7_reg xor ap_const_lv1_1);
    xor_ln794_4_fu_2758_p2 <= (tmp_51_reg_4091_pp0_iter7_reg xor ap_const_lv1_1);
    xor_ln794_5_fu_2838_p2 <= (tmp_59_reg_4133_pp0_iter7_reg xor ap_const_lv1_1);
    xor_ln794_6_fu_2478_p2 <= (tmp_15_reg_3950_pp0_iter7_reg xor ap_const_lv1_1);
    xor_ln794_7_fu_2998_p2 <= (tmp_75_reg_4217_pp0_iter7_reg xor ap_const_lv1_1);
    xor_ln794_8_fu_2558_p2 <= (tmp_31_reg_3992_pp0_iter7_reg xor ap_const_lv1_1);
    xor_ln794_9_fu_2638_p2 <= (tmp_39_reg_4034_pp0_iter7_reg xor ap_const_lv1_1);
    xor_ln794_fu_2438_p2 <= (tmp_reg_3923_pp0_iter7_reg xor ap_const_lv1_1);
    zext_ln415_10_fu_1886_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln412_5_fu_1881_p2),16));
    zext_ln415_11_fu_1976_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln412_7_fu_1971_p2),16));
    zext_ln415_12_fu_2066_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln412_9_fu_2061_p2),16));
    zext_ln415_13_fu_2156_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln412_11_fu_2151_p2),16));
    zext_ln415_14_fu_2246_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln412_13_fu_2241_p2),16));
    zext_ln415_15_fu_2336_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln412_15_fu_2331_p2),16));
    zext_ln415_1_fu_1753_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln412_2_fu_1748_p2),16));
    zext_ln415_2_fu_1706_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln412_1_fu_1701_p2),16));
    zext_ln415_3_fu_1933_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln412_6_fu_1928_p2),16));
    zext_ln415_4_fu_2023_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln412_8_fu_2018_p2),16));
    zext_ln415_5_fu_2113_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln412_10_fu_2108_p2),16));
    zext_ln415_6_fu_2203_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln412_12_fu_2198_p2),16));
    zext_ln415_7_fu_2293_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln412_14_fu_2288_p2),16));
    zext_ln415_8_fu_1796_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln412_3_fu_1791_p2),16));
    zext_ln415_9_fu_1843_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln412_4_fu_1838_p2),16));
    zext_ln415_fu_1663_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln412_fu_1658_p2),16));
end behav;
