// Seed: 311108640
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  tri0 id_4 = 1;
  wire id_5;
  genvar id_6, id_7;
  assign id_6 = 'b0;
  wire id_8;
  wire id_9;
  wire id_10;
  id_11(
      .id_0(1), .id_1(1 - 1), .id_2(1)
  );
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wire id_4,
    input wire id_5,
    output wor id_6,
    output wand id_7,
    output tri0 id_8,
    output tri0 id_9,
    input tri1 id_10,
    input tri0 id_11,
    output tri id_12,
    output tri id_13,
    input uwire id_14,
    output uwire id_15,
    input wire id_16
);
  assign id_12 = 1 == id_10;
  wire id_18;
  module_0(
      id_18, id_18, id_18
  ); timeunit 1ps;
  always @(posedge 1) begin
    #1 #1;
    $display;
  end
endmodule
