$date
	Fri Oct 28 02:02:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module comp_tb $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module uut $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & p $end
$var wire 1 ' q $end
$var wire 1 " x $end
$var wire 1 # y $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
1%
1$
0#
0"
1!
$end
#10000
0!
0'
0%
1#
#20000
1%
0$
0#
1"
#30000
1!
0%
1&
1#
#40000
