# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Nano_Processor.srcs/sources_1/new/Decoder_2_to_4.vhd" \
"../../../../Nano_Processor.srcs/sim_1/new/Decoder_2_to_4_TB.vhd" \

# Do not sort compile order
nosort
