do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 08:12:34 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 08:12:34 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 08:12:35 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 08:12:35 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 08:12:36 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(191): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(199): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(207): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(214): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftdbx0t5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdbx0t5
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 08:18:57 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 08:18:57 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 08:18:57 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 08:18:58 on Oct 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 08:19:00 on Oct 08,2019, Elapsed time: 0:06:24
# Errors: 0, Warnings: 29
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 08:19:00 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(191): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(199): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(207): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(214): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft2sf20v".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2sf20v
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 08:27:02 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 08:27:02 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 08:27:02 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 08:27:02 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:27:05 on Oct 08,2019, Elapsed time: 0:08:05
# Errors: 0, Warnings: 29
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 08:27:05 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(191): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(199): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(207): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(214): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftget458".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftget458
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 08:28:01 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 08:28:02 on Oct 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 08:28:02 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 08:28:02 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:28:04 on Oct 08,2019, Elapsed time: 0:00:59
# Errors: 0, Warnings: 29
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 08:28:05 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(191): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(199): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(207): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(214): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftrv93cq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrv93cq
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 08:29:49 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 08:29:49 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 08:29:49 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 08:29:49 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:29:52 on Oct 08,2019, Elapsed time: 0:01:47
# Errors: 0, Warnings: 29
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 08:29:52 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(191): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(199): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(207): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(214): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft63yh0s".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft63yh0s
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 08:34:45 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 08:34:45 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 08:34:45 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 08:34:45 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:34:48 on Oct 08,2019, Elapsed time: 0:04:56
# Errors: 0, Warnings: 29
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 08:34:48 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(191): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(199): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(207): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(214): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftgfhfgk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgfhfgk
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 08:38:16 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 08:38:17 on Oct 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 08:38:17 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 08:38:17 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:38:19 on Oct 08,2019, Elapsed time: 0:03:31
# Errors: 0, Warnings: 29
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 08:38:20 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(191): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(199): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(207): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(214): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlfthrw4mv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthrw4mv
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 08:39:07 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 08:39:08 on Oct 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 08:39:08 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 08:39:08 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:39:10 on Oct 08,2019, Elapsed time: 0:00:50
# Errors: 0, Warnings: 29
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 08:39:10 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(191): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(199): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(207): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(214): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft8q6beq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8q6beq
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 08:41:55 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 08:41:56 on Oct 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 08:41:56 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 08:41:56 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:41:58 on Oct 08,2019, Elapsed time: 0:02:48
# Errors: 0, Warnings: 29
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 08:41:58 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(191): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(199): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(207): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(214): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft22vh05".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft22vh05
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 08:50:31 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 08:50:31 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 08:50:31 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 08:50:31 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:50:34 on Oct 08,2019, Elapsed time: 0:08:36
# Errors: 0, Warnings: 29
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 08:50:34 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(191): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(199): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(207): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(214): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlfttgx1b1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttgx1b1
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 08:51:08 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 08:51:08 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 08:51:08 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 08:51:08 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:51:11 on Oct 08,2019, Elapsed time: 0:00:37
# Errors: 0, Warnings: 29
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 08:51:11 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(59): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(59): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(169): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(191): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(191): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(199): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(199): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(207): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(207): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(214): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(214): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft588adv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft588adv
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:06:47 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# ** Error: meuCpu.sv(148): 'EPC' already declared in this scope.
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# ** Error: UniControle.sv(864): (vlog-2730) Undefined variable: 'Inexistente'.
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# End time: 09:06:48 on Oct 08,2019, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:08:19 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# ** Error: meuCpu.sv(148): 'EPC' already declared in this scope.
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# ** Error: UniControle.sv(864): (vlog-2730) Undefined variable: 'Inexistente'.
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# End time: 09:08:19 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:08:57 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# ** Error: meuCpu.sv(148): 'EPC' already declared in this scope.
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# End time: 09:08:57 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/fnap/Desktop/IH-2019.2/Files/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/fnap/Desktop/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:09:36 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# ** Error: meuCpu.sv(148): 'EPC' already declared in this scope.
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# End time: 09:09:36 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/fnap/Desktop/IH-2019.2/Files/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/fnap/Desktop/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:10:01 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 09:10:01 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:10:01 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 09:10:01 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:10:04 on Oct 08,2019, Elapsed time: 0:18:53
# Errors: 18, Warnings: 29
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 09:10:04 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(62): [TFMPC] - Too few port connections. Expected 29, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(62): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-3722) meuCpu.sv(62): [TFMPC] - Missing connection for port 'PC'.
# ** Warning: (vsim-3722) meuCpu.sv(62): [TFMPC] - Missing connection for port 'EPC'.
# ** Warning: (vsim-8822) meuCpu.sv(178): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(178): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(178): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(200): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(200): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(200): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(200): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(200): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(208): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(208): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(208): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(208): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(208): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(216): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(216): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(216): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(216): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(216): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(216): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(223): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(223): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(223): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(223): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(223): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(223): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlfte1gr7q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte1gr7q
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:11:59 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# ** Error (suppressible): (vlog-8386) UniControle.sv(102): An enum variable 'proxEstado' may only be assigned the same enum typed variable or one of its values. Value '112312' requires an explicit cast.
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# End time: 09:11:59 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:13:24 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 09:13:25 on Oct 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:13:25 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 09:13:25 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:13:28 on Oct 08,2019, Elapsed time: 0:03:24
# Errors: 3, Warnings: 31
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 09:13:28 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(62): [TFMPC] - Too few port connections. Expected 29, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(62): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-3722) meuCpu.sv(62): [TFMPC] - Missing connection for port 'PC'.
# ** Warning: (vsim-3722) meuCpu.sv(62): [TFMPC] - Missing connection for port 'EPC'.
# ** Warning: (vsim-8822) meuCpu.sv(178): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(178): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(178): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(200): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(200): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(200): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(200): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(200): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(208): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(208): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(208): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(208): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(208): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(216): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(216): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(216): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(216): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(216): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(216): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(223): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(223): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(223): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(223): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(223): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(223): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftqw0ng2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqw0ng2
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:16:36 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 09:16:36 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:16:37 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 09:16:37 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:16:40 on Oct 08,2019, Elapsed time: 0:03:12
# Errors: 0, Warnings: 31
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 09:16:40 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(62): [TFMPC] - Too few port connections. Expected 28, found 27.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(62): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(179): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(179): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(179): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(201): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(209): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(217): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(217): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(217): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(217): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(217): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(217): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(224): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(224): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(224): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(224): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(224): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(224): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftjqqdrv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjqqdrv
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/simulClocks/meuClock/EPC
restart
# ** Warning: (vsim-3017) meuCpu.sv(62): [TFMPC] - Too few port connections. Expected 28, found 27.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(62): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(179): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(179): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(179): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(201): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(209): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(217): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(217): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(217): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(217): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(217): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(217): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(224): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(224): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(224): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(224): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(224): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(224): [TFMPC] - Missing connection for port 'entradaSeis'.
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
run -all
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:34:27 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# ** Error: UniControle.sv(863): (vlog-2730) Undefined variable: 'muxPC'.
# ** Error: UniControle.sv(866): (vlog-2730) Undefined variable: 'esperaMem64'.
# ** Error: UniControle.sv(873): (vlog-2730) Undefined variable: 'muxPC'.
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# End time: 09:34:28 on Oct 08,2019, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"

do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/fnap/Desktop/IH-2019.2/Files/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/fnap/Desktop/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:35:39 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 09:35:40 on Oct 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:35:40 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 09:35:40 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:35:44 on Oct 08,2019, Elapsed time: 0:19:04
# Errors: 6, Warnings: 0
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 09:35:44 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(62): [TFMPC] - Too few port connections. Expected 28, found 27.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(62): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(179): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(179): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(179): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(201): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(209): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(217): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(217): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(217): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(227): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(227): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(227): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(227): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(227): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(227): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftz4m4a0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftz4m4a0
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/simulClocks/meuClock/SaidaMDR
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/fnap/Desktop/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/fnap/Desktop/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/fnap/Desktop/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:40:47 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 09:40:48 on Oct 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:40:48 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 09:40:48 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:40:51 on Oct 08,2019, Elapsed time: 0:05:07
# Errors: 0, Warnings: 26
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 09:40:51 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(62): [TFMPC] - Too few port connections. Expected 28, found 27.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(62): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(179): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(179): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(179): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(201): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(209): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(217): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(217): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(217): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(227): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(227): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(227): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(227): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(227): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(227): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftbh4d1g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbh4d1g
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/fnap/Desktop/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/fnap/Desktop/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/fnap/Desktop/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:42:49 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 09:42:49 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:42:49 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 09:42:49 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:42:53 on Oct 08,2019, Elapsed time: 0:02:02
# Errors: 0, Warnings: 26
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 09:42:53 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(62): [TFMPC] - Too few port connections. Expected 28, found 27.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(62): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(179): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(179): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(179): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(201): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(209): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(217): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(217): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(217): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(227): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(227): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(227): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(227): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(227): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(227): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftagicb1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftagicb1
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst

do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:44:02 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 09:44:03 on Oct 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:44:03 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 09:44:03 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:44:07 on Oct 08,2019, Elapsed time: 0:01:14
# Errors: 0, Warnings: 26
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 09:44:07 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(62): [TFMPC] - Too few port connections. Expected 28, found 27.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(62): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(179): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(179): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(179): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(201): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(209): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(217): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(217): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(217): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(227): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(227): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(227): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(227): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(227): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(227): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft4r6jw9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4r6jw9
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:45:06 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 09:45:06 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:45:07 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 09:45:07 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:45:10 on Oct 08,2019, Elapsed time: 0:01:03
# Errors: 0, Warnings: 26
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 09:45:10 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(62): [TFMPC] - Too few port connections. Expected 28, found 27.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(62): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(179): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(179): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(179): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(201): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(209): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(217): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(217): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(217): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(227): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(227): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(227): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(227): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(227): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(227): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft62crty".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft62crty
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:47:35 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 09:47:35 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 09:47:35 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 09:47:35 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:47:39 on Oct 08,2019, Elapsed time: 0:02:29
# Errors: 0, Warnings: 26
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 09:47:39 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(62): [TFMPC] - Too few port connections. Expected 28, found 27.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(62): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(179): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(179): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(179): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(201): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(201): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(209): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(209): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(217): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(217): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(217): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(227): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(227): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(227): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(227): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(227): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(227): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft6tv8ae".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6tv8ae
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:01:46 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 10:01:47 on Oct 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:01:47 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 10:01:47 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:01:54 on Oct 08,2019, Elapsed time: 0:14:15
# Errors: 0, Warnings: 26
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 10:01:54 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(63): [TFMPC] - Too few port connections. Expected 29, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(63): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(181): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(181): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(204): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(220): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(220): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(220): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(230): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftqab5qm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqab5qm
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/fnap/Desktop/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/fnap/Desktop/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/fnap/Desktop/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:06:08 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 10:06:09 on Oct 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:06:09 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 10:06:09 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:06:12 on Oct 08,2019, Elapsed time: 0:04:18
# Errors: 0, Warnings: 25
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 10:06:12 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(63): [TFMPC] - Too few port connections. Expected 29, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(63): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(181): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(181): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(204): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(220): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(220): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(220): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(230): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftamrqv9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftamrqv9
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/simulClocks/meuClock/Overflow
restart
# ** Warning: (vsim-3017) meuCpu.sv(63): [TFMPC] - Too few port connections. Expected 29, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(63): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(181): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(181): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(204): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(220): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(220): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(220): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(230): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaSeis'.
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
run -all
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:08:29 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 10:08:30 on Oct 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:08:30 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 10:08:30 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:08:34 on Oct 08,2019, Elapsed time: 0:02:22
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 10:08:34 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(63): [TFMPC] - Too few port connections. Expected 29, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(63): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(181): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(181): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(204): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(220): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(220): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(220): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(230): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft30m8jv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft30m8jv
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/fnap/Desktop/IH-2019.2/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/fnap/Desktop/IH-2019.2/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/fnap/Desktop/IH-2019.2/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:09:16 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 10:09:16 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:09:16 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 10:09:16 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:09:20 on Oct 08,2019, Elapsed time: 0:00:46
# Errors: 0, Warnings: 25
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 10:09:20 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(63): [TFMPC] - Too few port connections. Expected 29, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(63): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(181): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(181): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(204): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(220): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(220): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(220): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(230): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftcfcb94".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcfcb94
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:11:44 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 10:11:44 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:11:44 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 10:11:44 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:11:51 on Oct 08,2019, Elapsed time: 0:02:31
# Errors: 0, Warnings: 25
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 10:11:51 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(63): [TFMPC] - Too few port connections. Expected 29, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(63): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(181): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(181): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(204): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(220): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(220): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(220): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(230): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftifm59w".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftifm59w
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:12:19 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 10:12:19 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:12:19 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 10:12:19 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:12:23 on Oct 08,2019, Elapsed time: 0:00:32
# Errors: 0, Warnings: 25
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 10:12:23 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(63): [TFMPC] - Too few port connections. Expected 29, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(63): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(181): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(181): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(204): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(220): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(220): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(220): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(230): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlfty9sex6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfty9sex6
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:17:33 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 10:17:33 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:17:33 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 10:17:34 on Oct 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 10:17:40 on Oct 08,2019, Elapsed time: 0:05:17
# Errors: 0, Warnings: 25
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 10:17:40 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(63): [TFMPC] - Too few port connections. Expected 29, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(63): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(181): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(181): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(204): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(220): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(220): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(220): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(230): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftm1596n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftm1596n
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:24:30 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 10:24:30 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:24:30 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 10:24:31 on Oct 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 10:24:36 on Oct 08,2019, Elapsed time: 0:06:56
# Errors: 0, Warnings: 25
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 10:24:36 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(63): [TFMPC] - Too few port connections. Expected 29, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(63): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(181): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(181): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(204): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(220): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(220): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(220): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(230): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftjv8kaq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjv8kaq
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:28:53 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 10:28:53 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:28:53 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 10:28:54 on Oct 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 10:29:00 on Oct 08,2019, Elapsed time: 0:04:24
# Errors: 0, Warnings: 25
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 10:29:00 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(63): [TFMPC] - Too few port connections. Expected 29, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(63): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(181): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(181): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(204): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(220): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(220): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(220): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(230): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftvfcdmj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvfcdmj
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:32:12 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 10:32:12 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:32:12 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 10:32:12 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:32:16 on Oct 08,2019, Elapsed time: 0:03:16
# Errors: 0, Warnings: 25
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 10:32:16 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(63): [TFMPC] - Too few port connections. Expected 29, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(63): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(181): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(181): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(204): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(220): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(220): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(220): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(230): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftgjzt8k".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgjzt8k
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:32:47 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 10:32:47 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:32:47 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 10:32:47 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:32:51 on Oct 08,2019, Elapsed time: 0:00:35
# Errors: 0, Warnings: 25
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 10:32:51 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(63): [TFMPC] - Too few port connections. Expected 29, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(63): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(181): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(181): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(204): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(220): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(220): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(220): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(230): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftwg1r9r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwg1r9r
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:35:20 on Oct 08,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# -- Compiling module meuDado
# 
# Top level modules:
# 	simulacao32
# 	simulacao64
# 	simulClocks
# End time: 10:35:21 on Oct 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:35:21 on Oct 08,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 10:35:21 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:35:28 on Oct 08,2019, Elapsed time: 0:02:37
# Errors: 0, Warnings: 25
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 10:35:28 on Oct 08,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.meuDado
# Loading work.Deslocamento
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(63): [TFMPC] - Too few port connections. Expected 29, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(63): [TFMPC] - Missing connection for port 'escrevemeushift'.
# ** Warning: (vsim-8822) meuCpu.sv(181): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(181): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(204): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(204): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(212): [TFMPC] - Too few port connections. Expected 9, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(212): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(220): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(220): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(220): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-3017) meuCpu.sv(230): [TFMPC] - Too few port connections. Expected 9, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxMem64 File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaTres'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaQuatro'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaCinco'.
# ** Warning: (vsim-3722) meuCpu.sv(230): [TFMPC] - Missing connection for port 'entradaSeis'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftfh146i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfh146i
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
