

================================================================
== Vitis HLS Report for 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_s'
================================================================
* Date:           Sun Nov  3 14:21:44 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.956 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      337|      337|  1.685 us|  1.685 us|  337|  337|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                                                      |                                                                            |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                                       Instance                                       |                                   Module                                   |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +--------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_zeropad2d_cl_array_array_ap_fixed_32u_config18_Pipeline_PadTopWidth_fu_22         |zeropad2d_cl_array_array_ap_fixed_32u_config18_Pipeline_PadTopWidth         |       20|       20|  0.100 us|  0.100 us|   19|   19|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain_fu_28  |zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain  |      290|      290|  1.450 us|  1.450 us|  289|  289|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_zeropad2d_cl_array_array_ap_fixed_32u_config18_Pipeline_PadBottomWidth_fu_36      |zeropad2d_cl_array_array_ap_fixed_32u_config18_Pipeline_PadBottomWidth      |       20|       20|  0.100 us|  0.100 us|   19|   19|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +--------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     570|    408|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    109|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     583|    519|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                       Instance                                       |                                   Module                                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain_fu_28  |zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain  |        0|   0|  544|  248|    0|
    |grp_zeropad2d_cl_array_array_ap_fixed_32u_config18_Pipeline_PadBottomWidth_fu_36      |zeropad2d_cl_array_array_ap_fixed_32u_config18_Pipeline_PadBottomWidth      |        0|   0|   13|   80|    0|
    |grp_zeropad2d_cl_array_array_ap_fixed_32u_config18_Pipeline_PadTopWidth_fu_22         |zeropad2d_cl_array_array_ap_fixed_32u_config18_Pipeline_PadTopWidth         |        0|   0|   13|   80|    0|
    +--------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                                 |                                                                            |        0|   0|  570|  408|    0|
    +--------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  48|          9|    1|          9|
    |ap_done            |   9|          2|    1|          2|
    |layer18_out_din    |  14|          3|  512|       1536|
    |layer18_out_write  |  20|          4|    1|          4|
    |layer5_out_read    |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 109|         22|  517|       1555|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                                Name                                               | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                          |  8|   0|    8|          0|
    |ap_done_reg                                                                                        |  1|   0|    1|          0|
    |grp_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain_fu_28_ap_start_reg  |  1|   0|    1|          0|
    |grp_zeropad2d_cl_array_array_ap_fixed_32u_config18_Pipeline_PadBottomWidth_fu_36_ap_start_reg      |  1|   0|    1|          0|
    |grp_zeropad2d_cl_array_array_ap_fixed_32u_config18_Pipeline_PadTopWidth_fu_22_ap_start_reg         |  1|   0|    1|          0|
    |start_once_reg                                                                                     |  1|   0|    1|          0|
    +---------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                              | 13|   0|   13|          0|
    +---------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>|  return value|
|layer5_out_dout             |   in|  512|     ap_fifo|                                                    layer5_out|       pointer|
|layer5_out_num_data_valid   |   in|    9|     ap_fifo|                                                    layer5_out|       pointer|
|layer5_out_fifo_cap         |   in|    9|     ap_fifo|                                                    layer5_out|       pointer|
|layer5_out_empty_n          |   in|    1|     ap_fifo|                                                    layer5_out|       pointer|
|layer5_out_read             |  out|    1|     ap_fifo|                                                    layer5_out|       pointer|
|layer18_out_din             |  out|  512|     ap_fifo|                                                   layer18_out|       pointer|
|layer18_out_num_data_valid  |   in|   10|     ap_fifo|                                                   layer18_out|       pointer|
|layer18_out_fifo_cap        |   in|   10|     ap_fifo|                                                   layer18_out|       pointer|
|layer18_out_full_n          |   in|    1|     ap_fifo|                                                   layer18_out|       pointer|
|layer18_out_write           |  out|    1|     ap_fifo|                                                   layer18_out|       pointer|
+----------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

