# Modeling and Synthesis of Digital Systems Using Verilog and VHDL

This repository contains the solutions for the assignments from the 'Modeling and Synthesis of Digital Systems Using Verilog and VHDL' course (ECE574) taken at Worcester Polytechnic Institute - WPI in the Fall 2019. The repository includes 4 projects, namely:

0 (prelimenary) -  </br>
1 -  </br>
2 -  </br>
3 -  </br>


The detailed information about the projects is contained in the attached reports placed in the corresponding subfolders.
Some IP cores were deleted from the projects to avoid copyright infringements.

# Used FPGA board
The above projects were designed for the Nexys A7 board, based on the xc7a100tcsg324-3 FPGA from Xilinx.

# Acknowledgements
Prof. Yarkin Doroz (ydoroz@wpi.edu) for teaching the course, as well as for the tasks' formulation, and valuable discussions on the topic.
The files were published with the permission of Prof. Doroz.
