# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../CCED/UART.vhd" \
"../../../../../CCED/uartWencode.vhd" \
"../../../../../CCED/CCED.srcs/sim_1/new/uartWencode_tb.vhd" \

# Do not sort compile order
nosort
