Analysis & Synthesis report for Project_2
Sun Mar 11 19:43:53 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sld_signaltap:auto_signaltap_0
 16. Source assignments for altsyncram:dmem_rtl_0|altsyncram_otk1:auto_generated
 17. Parameter Settings for User Entity Instance: Top-level Entity: |Project
 18. Parameter Settings for User Entity Instance: Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i
 19. Parameter Settings for User Entity Instance: SXT:sxt1
 20. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 21. Parameter Settings for Inferred Entity Instance: altsyncram:dmem_rtl_0
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "SevenSeg:ss0"
 24. Port Connectivity Checks: "SevenSeg:ss1"
 25. Port Connectivity Checks: "SevenSeg:ss2"
 26. Port Connectivity Checks: "SevenSeg:ss3"
 27. Port Connectivity Checks: "SevenSeg:ss4"
 28. Port Connectivity Checks: "SevenSeg:ss5"
 29. Port Connectivity Checks: "SXT:sxt1"
 30. Signal Tap Logic Analyzer Settings
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Connections to In-System Debugging Instance "auto_signaltap_0"
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Mar 11 19:43:53 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; Project_2                                   ;
; Top-level Entity Name           ; Project                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3353                                        ;
; Total pins                      ; 68                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,073,152                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; Project            ; Project_2          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                              ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; Pll.v                                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Pll.v                                                              ;             ;
; Pll/Pll_0002.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Pll/Pll_0002.v                                                     ; Pll         ;
; SevenSeg.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/SevenSeg.v                                                         ;             ;
; Project.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v                                                          ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v                                                                                                       ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                  ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                             ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                   ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                   ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                         ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                                                     ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                      ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                       ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                             ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                     ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                        ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                     ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                      ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                                                                         ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                                                                         ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                       ;             ;
; db/altsyncram_uk84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/altsyncram_uk84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                       ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                     ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                        ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                                     ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                        ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                         ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                       ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                                                                                       ;             ;
; db/mux_flc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/mux_flc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                     ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/declut.inc                                                                                                         ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                    ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                    ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                    ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                                       ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                    ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                            ;             ;
; db/cntr_mai.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/cntr_mai.tdf                                                    ;             ;
; db/cmpr_g9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/cmpr_g9c.tdf                                                    ;             ;
; db/cntr_82j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/cntr_82j.tdf                                                    ;             ;
; db/cntr_29i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/cntr_29i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                  ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                        ; altera_sld  ;
; db/ip/sld415d47b4/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/ip/sld415d47b4/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                   ;             ;
; db/altsyncram_otk1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/altsyncram_otk1.tdf                                             ;             ;
; Test2.mif                                                          ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Test2.mif                                                          ;             ;
; db/decode_5la.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/decode_5la.tdf                                                  ;             ;
; db/decode_u0a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/decode_u0a.tdf                                                  ;             ;
; db/mux_2hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/mux_2hb.tdf                                                     ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------+
; Resource                                    ; Usage                                                              ;
+---------------------------------------------+--------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2534                                                               ;
;                                             ;                                                                    ;
; Combinational ALUT usage for logic          ; 1934                                                               ;
;     -- 7 input functions                    ; 540                                                                ;
;     -- 6 input functions                    ; 541                                                                ;
;     -- 5 input functions                    ; 287                                                                ;
;     -- 4 input functions                    ; 147                                                                ;
;     -- <=3 input functions                  ; 419                                                                ;
;                                             ;                                                                    ;
; Dedicated logic registers                   ; 3353                                                               ;
;                                             ;                                                                    ;
; I/O pins                                    ; 68                                                                 ;
; Total MLAB memory bits                      ; 0                                                                  ;
; Total block memory bits                     ; 1073152                                                            ;
;                                             ;                                                                    ;
; Total DSP Blocks                            ; 0                                                                  ;
;                                             ;                                                                    ;
; Total PLLs                                  ; 1                                                                  ;
;     -- PLLs                                 ; 1                                                                  ;
;                                             ;                                                                    ;
; Maximum fan-out node                        ; Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 2746                                                               ;
; Total fan-out                               ; 25912                                                              ;
; Average fan-out                             ; 4.60                                                               ;
+---------------------------------------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Project                                                                                                                                ; 1934 (1389)         ; 3353 (1281)               ; 1073152           ; 0          ; 68   ; 0            ; |Project                                                                                                                                                                                                                                                                                                                                            ; Project                           ; work         ;
;    |Pll:myPll|                                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|Pll:myPll                                                                                                                                                                                                                                                                                                                                  ; Pll                               ; work         ;
;       |Pll_0002:pll_inst|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|Pll:myPll|Pll_0002:pll_inst                                                                                                                                                                                                                                                                                                                ; Pll_0002                          ; Pll          ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                        ; altera_pll                        ; work         ;
;    |SevenSeg:ss0|                                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|SevenSeg:ss0                                                                                                                                                                                                                                                                                                                               ; SevenSeg                          ; work         ;
;    |SevenSeg:ss1|                                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|SevenSeg:ss1                                                                                                                                                                                                                                                                                                                               ; SevenSeg                          ; work         ;
;    |SevenSeg:ss2|                                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|SevenSeg:ss2                                                                                                                                                                                                                                                                                                                               ; SevenSeg                          ; work         ;
;    |SevenSeg:ss3|                                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|SevenSeg:ss3                                                                                                                                                                                                                                                                                                                               ; SevenSeg                          ; work         ;
;    |SevenSeg:ss4|                                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|SevenSeg:ss4                                                                                                                                                                                                                                                                                                                               ; SevenSeg                          ; work         ;
;    |SevenSeg:ss5|                                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|SevenSeg:ss5                                                                                                                                                                                                                                                                                                                               ; SevenSeg                          ; work         ;
;    |altsyncram:dmem_rtl_0|                                                                                                              ; 2 (0)               ; 1 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |Project|altsyncram:dmem_rtl_0                                                                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;       |altsyncram_otk1:auto_generated|                                                                                                  ; 2 (0)               ; 1 (1)                     ; 524288            ; 0          ; 0    ; 0            ; |Project|altsyncram:dmem_rtl_0|altsyncram_otk1:auto_generated                                                                                                                                                                                                                                                                                       ; altsyncram_otk1                   ; work         ;
;          |decode_5la:decode2|                                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|altsyncram:dmem_rtl_0|altsyncram_otk1:auto_generated|decode_5la:decode2                                                                                                                                                                                                                                                                    ; decode_5la                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 93 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 92 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 92 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 92 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 91 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 91 (58)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 408 (2)             ; 1980 (268)                ; 548864            ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 406 (0)             ; 1712 (0)                  ; 548864            ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 406 (71)            ; 1712 (621)                ; 548864            ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 76 (76)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 548864            ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_uk84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 548864            ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uk84:auto_generated                                                                                                                                                 ; altsyncram_uk84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 84 (84)             ; 69 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 163 (1)             ; 686 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 134 (0)             ; 670 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 402 (402)                 ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 134 (0)             ; 268 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 28 (28)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 45 (11)             ; 210 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_mai:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mai:auto_generated                                                             ; cntr_mai                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_82j:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated                                                                                      ; cntr_82j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_29i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated                                                                            ; cntr_29i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 134 (134)                 ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------+
; altsyncram:dmem_rtl_0|altsyncram_otk1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 16384        ; 32           ; 16384        ; 32           ; 524288 ; Test2.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uk84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 134          ; 4096         ; 134          ; 548864 ; None      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------+
; Registers Removed During Synthesis                            ;
+------------------------------------------+--------------------+
; Register name                            ; Reason for Removal ;
+------------------------------------------+--------------------+
; regs~256                                 ; Lost fanout        ;
; regs~257                                 ; Lost fanout        ;
; regs~258                                 ; Lost fanout        ;
; regs~259                                 ; Lost fanout        ;
; regs~260                                 ; Lost fanout        ;
; regs~261                                 ; Lost fanout        ;
; regs~262                                 ; Lost fanout        ;
; regs~263                                 ; Lost fanout        ;
; regs~264                                 ; Lost fanout        ;
; regs~265                                 ; Lost fanout        ;
; regs~266                                 ; Lost fanout        ;
; regs~267                                 ; Lost fanout        ;
; regs~268                                 ; Lost fanout        ;
; regs~269                                 ; Lost fanout        ;
; regs~270                                 ; Lost fanout        ;
; regs~271                                 ; Lost fanout        ;
; regs~272                                 ; Lost fanout        ;
; regs~273                                 ; Lost fanout        ;
; regs~274                                 ; Lost fanout        ;
; regs~275                                 ; Lost fanout        ;
; regs~276                                 ; Lost fanout        ;
; regs~277                                 ; Lost fanout        ;
; regs~278                                 ; Lost fanout        ;
; regs~279                                 ; Lost fanout        ;
; regs~280                                 ; Lost fanout        ;
; regs~281                                 ; Lost fanout        ;
; regs~282                                 ; Lost fanout        ;
; regs~283                                 ; Lost fanout        ;
; regs~284                                 ; Lost fanout        ;
; regs~285                                 ; Lost fanout        ;
; regs~286                                 ; Lost fanout        ;
; regs~287                                 ; Lost fanout        ;
; regs~288                                 ; Lost fanout        ;
; regs~289                                 ; Lost fanout        ;
; regs~290                                 ; Lost fanout        ;
; regs~291                                 ; Lost fanout        ;
; regs~292                                 ; Lost fanout        ;
; regs~293                                 ; Lost fanout        ;
; regs~294                                 ; Lost fanout        ;
; regs~295                                 ; Lost fanout        ;
; regs~296                                 ; Lost fanout        ;
; regs~297                                 ; Lost fanout        ;
; regs~298                                 ; Lost fanout        ;
; regs~299                                 ; Lost fanout        ;
; regs~300                                 ; Lost fanout        ;
; regs~301                                 ; Lost fanout        ;
; regs~302                                 ; Lost fanout        ;
; regs~303                                 ; Lost fanout        ;
; regs~304                                 ; Lost fanout        ;
; regs~305                                 ; Lost fanout        ;
; regs~306                                 ; Lost fanout        ;
; regs~307                                 ; Lost fanout        ;
; regs~308                                 ; Lost fanout        ;
; regs~309                                 ; Lost fanout        ;
; regs~310                                 ; Lost fanout        ;
; regs~311                                 ; Lost fanout        ;
; regs~312                                 ; Lost fanout        ;
; regs~313                                 ; Lost fanout        ;
; regs~314                                 ; Lost fanout        ;
; regs~315                                 ; Lost fanout        ;
; regs~316                                 ; Lost fanout        ;
; regs~317                                 ; Lost fanout        ;
; regs~318                                 ; Lost fanout        ;
; regs~319                                 ; Lost fanout        ;
; regs~320                                 ; Lost fanout        ;
; regs~321                                 ; Lost fanout        ;
; regs~322                                 ; Lost fanout        ;
; regs~323                                 ; Lost fanout        ;
; regs~324                                 ; Lost fanout        ;
; regs~325                                 ; Lost fanout        ;
; regs~326                                 ; Lost fanout        ;
; regs~327                                 ; Lost fanout        ;
; regs~328                                 ; Lost fanout        ;
; regs~329                                 ; Lost fanout        ;
; regs~330                                 ; Lost fanout        ;
; regs~331                                 ; Lost fanout        ;
; regs~332                                 ; Lost fanout        ;
; regs~333                                 ; Lost fanout        ;
; regs~334                                 ; Lost fanout        ;
; regs~335                                 ; Lost fanout        ;
; regs~336                                 ; Lost fanout        ;
; regs~337                                 ; Lost fanout        ;
; regs~338                                 ; Lost fanout        ;
; regs~339                                 ; Lost fanout        ;
; regs~340                                 ; Lost fanout        ;
; regs~341                                 ; Lost fanout        ;
; regs~342                                 ; Lost fanout        ;
; regs~343                                 ; Lost fanout        ;
; regs~344                                 ; Lost fanout        ;
; regs~345                                 ; Lost fanout        ;
; regs~346                                 ; Lost fanout        ;
; regs~347                                 ; Lost fanout        ;
; regs~348                                 ; Lost fanout        ;
; regs~349                                 ; Lost fanout        ;
; regs~350                                 ; Lost fanout        ;
; regs~351                                 ; Lost fanout        ;
; regs~352                                 ; Lost fanout        ;
; regs~353                                 ; Lost fanout        ;
; regs~354                                 ; Lost fanout        ;
; regs~355                                 ; Lost fanout        ;
; regs~356                                 ; Lost fanout        ;
; regs~357                                 ; Lost fanout        ;
; regs~358                                 ; Lost fanout        ;
; regs~359                                 ; Lost fanout        ;
; regs~360                                 ; Lost fanout        ;
; regs~361                                 ; Lost fanout        ;
; regs~362                                 ; Lost fanout        ;
; regs~363                                 ; Lost fanout        ;
; regs~364                                 ; Lost fanout        ;
; regs~365                                 ; Lost fanout        ;
; regs~366                                 ; Lost fanout        ;
; regs~367                                 ; Lost fanout        ;
; regs~368                                 ; Lost fanout        ;
; regs~369                                 ; Lost fanout        ;
; regs~370                                 ; Lost fanout        ;
; regs~371                                 ; Lost fanout        ;
; regs~372                                 ; Lost fanout        ;
; regs~373                                 ; Lost fanout        ;
; regs~374                                 ; Lost fanout        ;
; regs~375                                 ; Lost fanout        ;
; regs~376                                 ; Lost fanout        ;
; regs~377                                 ; Lost fanout        ;
; regs~378                                 ; Lost fanout        ;
; regs~379                                 ; Lost fanout        ;
; regs~380                                 ; Lost fanout        ;
; regs~381                                 ; Lost fanout        ;
; regs~382                                 ; Lost fanout        ;
; regs~383                                 ; Lost fanout        ;
; regs~384                                 ; Lost fanout        ;
; regs~385                                 ; Lost fanout        ;
; regs~386                                 ; Lost fanout        ;
; regs~387                                 ; Lost fanout        ;
; regs~388                                 ; Lost fanout        ;
; regs~389                                 ; Lost fanout        ;
; regs~390                                 ; Lost fanout        ;
; regs~391                                 ; Lost fanout        ;
; regs~392                                 ; Lost fanout        ;
; regs~393                                 ; Lost fanout        ;
; regs~394                                 ; Lost fanout        ;
; regs~395                                 ; Lost fanout        ;
; regs~396                                 ; Lost fanout        ;
; regs~397                                 ; Lost fanout        ;
; regs~398                                 ; Lost fanout        ;
; regs~399                                 ; Lost fanout        ;
; regs~400                                 ; Lost fanout        ;
; regs~401                                 ; Lost fanout        ;
; regs~402                                 ; Lost fanout        ;
; regs~403                                 ; Lost fanout        ;
; regs~404                                 ; Lost fanout        ;
; regs~405                                 ; Lost fanout        ;
; regs~406                                 ; Lost fanout        ;
; regs~407                                 ; Lost fanout        ;
; regs~408                                 ; Lost fanout        ;
; regs~409                                 ; Lost fanout        ;
; regs~410                                 ; Lost fanout        ;
; regs~411                                 ; Lost fanout        ;
; regs~412                                 ; Lost fanout        ;
; regs~413                                 ; Lost fanout        ;
; regs~414                                 ; Lost fanout        ;
; regs~415                                 ; Lost fanout        ;
; regs~416                                 ; Lost fanout        ;
; regs~417                                 ; Lost fanout        ;
; regs~418                                 ; Lost fanout        ;
; regs~419                                 ; Lost fanout        ;
; regs~420                                 ; Lost fanout        ;
; regs~421                                 ; Lost fanout        ;
; regs~422                                 ; Lost fanout        ;
; regs~423                                 ; Lost fanout        ;
; regs~424                                 ; Lost fanout        ;
; regs~425                                 ; Lost fanout        ;
; regs~426                                 ; Lost fanout        ;
; regs~427                                 ; Lost fanout        ;
; regs~428                                 ; Lost fanout        ;
; regs~429                                 ; Lost fanout        ;
; regs~430                                 ; Lost fanout        ;
; regs~431                                 ; Lost fanout        ;
; regs~432                                 ; Lost fanout        ;
; regs~433                                 ; Lost fanout        ;
; regs~434                                 ; Lost fanout        ;
; regs~435                                 ; Lost fanout        ;
; regs~436                                 ; Lost fanout        ;
; regs~437                                 ; Lost fanout        ;
; regs~438                                 ; Lost fanout        ;
; regs~439                                 ; Lost fanout        ;
; regs~440                                 ; Lost fanout        ;
; regs~441                                 ; Lost fanout        ;
; regs~442                                 ; Lost fanout        ;
; regs~443                                 ; Lost fanout        ;
; regs~444                                 ; Lost fanout        ;
; regs~445                                 ; Lost fanout        ;
; regs~446                                 ; Lost fanout        ;
; regs~447                                 ; Lost fanout        ;
; regs~448                                 ; Lost fanout        ;
; regs~449                                 ; Lost fanout        ;
; regs~450                                 ; Lost fanout        ;
; regs~451                                 ; Lost fanout        ;
; regs~452                                 ; Lost fanout        ;
; regs~453                                 ; Lost fanout        ;
; regs~454                                 ; Lost fanout        ;
; regs~455                                 ; Lost fanout        ;
; regs~456                                 ; Lost fanout        ;
; regs~457                                 ; Lost fanout        ;
; regs~458                                 ; Lost fanout        ;
; regs~459                                 ; Lost fanout        ;
; regs~460                                 ; Lost fanout        ;
; regs~461                                 ; Lost fanout        ;
; regs~462                                 ; Lost fanout        ;
; regs~463                                 ; Lost fanout        ;
; regs~464                                 ; Lost fanout        ;
; regs~465                                 ; Lost fanout        ;
; regs~466                                 ; Lost fanout        ;
; regs~467                                 ; Lost fanout        ;
; regs~468                                 ; Lost fanout        ;
; regs~469                                 ; Lost fanout        ;
; regs~470                                 ; Lost fanout        ;
; regs~471                                 ; Lost fanout        ;
; regs~472                                 ; Lost fanout        ;
; regs~473                                 ; Lost fanout        ;
; regs~474                                 ; Lost fanout        ;
; regs~475                                 ; Lost fanout        ;
; regs~476                                 ; Lost fanout        ;
; regs~477                                 ; Lost fanout        ;
; regs~478                                 ; Lost fanout        ;
; regs~479                                 ; Lost fanout        ;
; regs~480                                 ; Lost fanout        ;
; regs~481                                 ; Lost fanout        ;
; regs~482                                 ; Lost fanout        ;
; regs~483                                 ; Lost fanout        ;
; regs~484                                 ; Lost fanout        ;
; regs~485                                 ; Lost fanout        ;
; regs~486                                 ; Lost fanout        ;
; regs~487                                 ; Lost fanout        ;
; regs~488                                 ; Lost fanout        ;
; regs~489                                 ; Lost fanout        ;
; regs~490                                 ; Lost fanout        ;
; regs~491                                 ; Lost fanout        ;
; regs~492                                 ; Lost fanout        ;
; regs~493                                 ; Lost fanout        ;
; regs~494                                 ; Lost fanout        ;
; regs~495                                 ; Lost fanout        ;
; regs~496                                 ; Lost fanout        ;
; regs~497                                 ; Lost fanout        ;
; regs~498                                 ; Lost fanout        ;
; regs~499                                 ; Lost fanout        ;
; regs~500                                 ; Lost fanout        ;
; regs~501                                 ; Lost fanout        ;
; regs~502                                 ; Lost fanout        ;
; regs~503                                 ; Lost fanout        ;
; regs~504                                 ; Lost fanout        ;
; regs~505                                 ; Lost fanout        ;
; regs~506                                 ; Lost fanout        ;
; regs~507                                 ; Lost fanout        ;
; regs~508                                 ; Lost fanout        ;
; regs~509                                 ; Lost fanout        ;
; regs~510                                 ; Lost fanout        ;
; regs~511                                 ; Lost fanout        ;
; regs~768                                 ; Lost fanout        ;
; regs~769                                 ; Lost fanout        ;
; regs~770                                 ; Lost fanout        ;
; regs~771                                 ; Lost fanout        ;
; regs~772                                 ; Lost fanout        ;
; regs~773                                 ; Lost fanout        ;
; regs~774                                 ; Lost fanout        ;
; regs~775                                 ; Lost fanout        ;
; regs~776                                 ; Lost fanout        ;
; regs~777                                 ; Lost fanout        ;
; regs~778                                 ; Lost fanout        ;
; regs~779                                 ; Lost fanout        ;
; regs~780                                 ; Lost fanout        ;
; regs~781                                 ; Lost fanout        ;
; regs~782                                 ; Lost fanout        ;
; regs~783                                 ; Lost fanout        ;
; regs~784                                 ; Lost fanout        ;
; regs~785                                 ; Lost fanout        ;
; regs~786                                 ; Lost fanout        ;
; regs~787                                 ; Lost fanout        ;
; regs~788                                 ; Lost fanout        ;
; regs~789                                 ; Lost fanout        ;
; regs~790                                 ; Lost fanout        ;
; regs~791                                 ; Lost fanout        ;
; regs~792                                 ; Lost fanout        ;
; regs~793                                 ; Lost fanout        ;
; regs~794                                 ; Lost fanout        ;
; regs~795                                 ; Lost fanout        ;
; regs~796                                 ; Lost fanout        ;
; regs~797                                 ; Lost fanout        ;
; regs~798                                 ; Lost fanout        ;
; regs~799                                 ; Lost fanout        ;
; regs~800                                 ; Lost fanout        ;
; regs~801                                 ; Lost fanout        ;
; regs~802                                 ; Lost fanout        ;
; regs~803                                 ; Lost fanout        ;
; regs~804                                 ; Lost fanout        ;
; regs~805                                 ; Lost fanout        ;
; regs~806                                 ; Lost fanout        ;
; regs~807                                 ; Lost fanout        ;
; regs~808                                 ; Lost fanout        ;
; regs~809                                 ; Lost fanout        ;
; regs~810                                 ; Lost fanout        ;
; regs~811                                 ; Lost fanout        ;
; regs~812                                 ; Lost fanout        ;
; regs~813                                 ; Lost fanout        ;
; regs~814                                 ; Lost fanout        ;
; regs~815                                 ; Lost fanout        ;
; regs~816                                 ; Lost fanout        ;
; regs~817                                 ; Lost fanout        ;
; regs~818                                 ; Lost fanout        ;
; regs~819                                 ; Lost fanout        ;
; regs~820                                 ; Lost fanout        ;
; regs~821                                 ; Lost fanout        ;
; regs~822                                 ; Lost fanout        ;
; regs~823                                 ; Lost fanout        ;
; regs~824                                 ; Lost fanout        ;
; regs~825                                 ; Lost fanout        ;
; regs~826                                 ; Lost fanout        ;
; regs~827                                 ; Lost fanout        ;
; regs~828                                 ; Lost fanout        ;
; regs~829                                 ; Lost fanout        ;
; regs~830                                 ; Lost fanout        ;
; regs~831                                 ; Lost fanout        ;
; regs~832                                 ; Lost fanout        ;
; regs~833                                 ; Lost fanout        ;
; regs~834                                 ; Lost fanout        ;
; regs~835                                 ; Lost fanout        ;
; regs~836                                 ; Lost fanout        ;
; regs~837                                 ; Lost fanout        ;
; regs~838                                 ; Lost fanout        ;
; regs~839                                 ; Lost fanout        ;
; regs~840                                 ; Lost fanout        ;
; regs~841                                 ; Lost fanout        ;
; regs~842                                 ; Lost fanout        ;
; regs~843                                 ; Lost fanout        ;
; regs~844                                 ; Lost fanout        ;
; regs~845                                 ; Lost fanout        ;
; regs~846                                 ; Lost fanout        ;
; regs~847                                 ; Lost fanout        ;
; regs~848                                 ; Lost fanout        ;
; regs~849                                 ; Lost fanout        ;
; regs~850                                 ; Lost fanout        ;
; regs~851                                 ; Lost fanout        ;
; regs~852                                 ; Lost fanout        ;
; regs~853                                 ; Lost fanout        ;
; regs~854                                 ; Lost fanout        ;
; regs~855                                 ; Lost fanout        ;
; regs~856                                 ; Lost fanout        ;
; regs~857                                 ; Lost fanout        ;
; regs~858                                 ; Lost fanout        ;
; regs~859                                 ; Lost fanout        ;
; regs~860                                 ; Lost fanout        ;
; regs~861                                 ; Lost fanout        ;
; regs~862                                 ; Lost fanout        ;
; regs~863                                 ; Lost fanout        ;
; regs~864                                 ; Lost fanout        ;
; regs~865                                 ; Lost fanout        ;
; regs~866                                 ; Lost fanout        ;
; regs~867                                 ; Lost fanout        ;
; regs~868                                 ; Lost fanout        ;
; regs~869                                 ; Lost fanout        ;
; regs~870                                 ; Lost fanout        ;
; regs~871                                 ; Lost fanout        ;
; regs~872                                 ; Lost fanout        ;
; regs~873                                 ; Lost fanout        ;
; regs~874                                 ; Lost fanout        ;
; regs~875                                 ; Lost fanout        ;
; regs~876                                 ; Lost fanout        ;
; regs~877                                 ; Lost fanout        ;
; regs~878                                 ; Lost fanout        ;
; regs~879                                 ; Lost fanout        ;
; regs~880                                 ; Lost fanout        ;
; regs~881                                 ; Lost fanout        ;
; regs~882                                 ; Lost fanout        ;
; regs~883                                 ; Lost fanout        ;
; regs~884                                 ; Lost fanout        ;
; regs~885                                 ; Lost fanout        ;
; regs~886                                 ; Lost fanout        ;
; regs~887                                 ; Lost fanout        ;
; regs~888                                 ; Lost fanout        ;
; regs~889                                 ; Lost fanout        ;
; regs~890                                 ; Lost fanout        ;
; regs~891                                 ; Lost fanout        ;
; regs~892                                 ; Lost fanout        ;
; regs~893                                 ; Lost fanout        ;
; regs~894                                 ; Lost fanout        ;
; regs~895                                 ; Lost fanout        ;
; regs~896                                 ; Lost fanout        ;
; regs~897                                 ; Lost fanout        ;
; regs~898                                 ; Lost fanout        ;
; regs~899                                 ; Lost fanout        ;
; regs~900                                 ; Lost fanout        ;
; regs~901                                 ; Lost fanout        ;
; regs~902                                 ; Lost fanout        ;
; regs~903                                 ; Lost fanout        ;
; regs~904                                 ; Lost fanout        ;
; regs~905                                 ; Lost fanout        ;
; regs~906                                 ; Lost fanout        ;
; regs~907                                 ; Lost fanout        ;
; regs~908                                 ; Lost fanout        ;
; regs~909                                 ; Lost fanout        ;
; regs~910                                 ; Lost fanout        ;
; regs~911                                 ; Lost fanout        ;
; regs~912                                 ; Lost fanout        ;
; regs~913                                 ; Lost fanout        ;
; regs~914                                 ; Lost fanout        ;
; regs~915                                 ; Lost fanout        ;
; regs~916                                 ; Lost fanout        ;
; regs~917                                 ; Lost fanout        ;
; regs~918                                 ; Lost fanout        ;
; regs~919                                 ; Lost fanout        ;
; regs~920                                 ; Lost fanout        ;
; regs~921                                 ; Lost fanout        ;
; regs~922                                 ; Lost fanout        ;
; regs~923                                 ; Lost fanout        ;
; regs~924                                 ; Lost fanout        ;
; regs~925                                 ; Lost fanout        ;
; regs~926                                 ; Lost fanout        ;
; regs~927                                 ; Lost fanout        ;
; regs~928                                 ; Lost fanout        ;
; regs~929                                 ; Lost fanout        ;
; regs~930                                 ; Lost fanout        ;
; regs~931                                 ; Lost fanout        ;
; regs~932                                 ; Lost fanout        ;
; regs~933                                 ; Lost fanout        ;
; regs~934                                 ; Lost fanout        ;
; regs~935                                 ; Lost fanout        ;
; regs~936                                 ; Lost fanout        ;
; regs~937                                 ; Lost fanout        ;
; regs~938                                 ; Lost fanout        ;
; regs~939                                 ; Lost fanout        ;
; regs~940                                 ; Lost fanout        ;
; regs~941                                 ; Lost fanout        ;
; regs~942                                 ; Lost fanout        ;
; regs~943                                 ; Lost fanout        ;
; regs~944                                 ; Lost fanout        ;
; regs~945                                 ; Lost fanout        ;
; regs~946                                 ; Lost fanout        ;
; regs~947                                 ; Lost fanout        ;
; regs~948                                 ; Lost fanout        ;
; regs~949                                 ; Lost fanout        ;
; regs~950                                 ; Lost fanout        ;
; regs~951                                 ; Lost fanout        ;
; regs~952                                 ; Lost fanout        ;
; regs~953                                 ; Lost fanout        ;
; regs~954                                 ; Lost fanout        ;
; regs~955                                 ; Lost fanout        ;
; regs~956                                 ; Lost fanout        ;
; regs~957                                 ; Lost fanout        ;
; regs~958                                 ; Lost fanout        ;
; regs~959                                 ; Lost fanout        ;
; regs~960                                 ; Lost fanout        ;
; regs~961                                 ; Lost fanout        ;
; regs~962                                 ; Lost fanout        ;
; regs~963                                 ; Lost fanout        ;
; regs~964                                 ; Lost fanout        ;
; regs~965                                 ; Lost fanout        ;
; regs~966                                 ; Lost fanout        ;
; regs~967                                 ; Lost fanout        ;
; regs~968                                 ; Lost fanout        ;
; regs~969                                 ; Lost fanout        ;
; regs~970                                 ; Lost fanout        ;
; regs~971                                 ; Lost fanout        ;
; regs~972                                 ; Lost fanout        ;
; regs~973                                 ; Lost fanout        ;
; regs~974                                 ; Lost fanout        ;
; regs~975                                 ; Lost fanout        ;
; regs~976                                 ; Lost fanout        ;
; regs~977                                 ; Lost fanout        ;
; regs~978                                 ; Lost fanout        ;
; regs~979                                 ; Lost fanout        ;
; regs~980                                 ; Lost fanout        ;
; regs~981                                 ; Lost fanout        ;
; regs~982                                 ; Lost fanout        ;
; regs~983                                 ; Lost fanout        ;
; regs~984                                 ; Lost fanout        ;
; regs~985                                 ; Lost fanout        ;
; regs~986                                 ; Lost fanout        ;
; regs~987                                 ; Lost fanout        ;
; regs~988                                 ; Lost fanout        ;
; regs~989                                 ; Lost fanout        ;
; regs~990                                 ; Lost fanout        ;
; regs~991                                 ; Lost fanout        ;
; regs~992                                 ; Lost fanout        ;
; regs~993                                 ; Lost fanout        ;
; regs~994                                 ; Lost fanout        ;
; regs~995                                 ; Lost fanout        ;
; regs~996                                 ; Lost fanout        ;
; regs~997                                 ; Lost fanout        ;
; regs~998                                 ; Lost fanout        ;
; regs~999                                 ; Lost fanout        ;
; regs~1000                                ; Lost fanout        ;
; regs~1001                                ; Lost fanout        ;
; regs~1002                                ; Lost fanout        ;
; regs~1003                                ; Lost fanout        ;
; regs~1004                                ; Lost fanout        ;
; regs~1005                                ; Lost fanout        ;
; regs~1006                                ; Lost fanout        ;
; regs~1007                                ; Lost fanout        ;
; regs~1008                                ; Lost fanout        ;
; regs~1009                                ; Lost fanout        ;
; regs~1010                                ; Lost fanout        ;
; regs~1011                                ; Lost fanout        ;
; regs~1012                                ; Lost fanout        ;
; regs~1013                                ; Lost fanout        ;
; regs~1014                                ; Lost fanout        ;
; regs~1015                                ; Lost fanout        ;
; regs~1016                                ; Lost fanout        ;
; regs~1017                                ; Lost fanout        ;
; regs~1018                                ; Lost fanout        ;
; regs~1019                                ; Lost fanout        ;
; regs~1020                                ; Lost fanout        ;
; regs~1021                                ; Lost fanout        ;
; regs~1022                                ; Lost fanout        ;
; regs~1023                                ; Lost fanout        ;
; regs~1280                                ; Lost fanout        ;
; regs~1281                                ; Lost fanout        ;
; regs~1282                                ; Lost fanout        ;
; regs~1283                                ; Lost fanout        ;
; regs~1284                                ; Lost fanout        ;
; regs~1285                                ; Lost fanout        ;
; regs~1286                                ; Lost fanout        ;
; regs~1287                                ; Lost fanout        ;
; regs~1288                                ; Lost fanout        ;
; regs~1289                                ; Lost fanout        ;
; regs~1290                                ; Lost fanout        ;
; regs~1291                                ; Lost fanout        ;
; regs~1292                                ; Lost fanout        ;
; regs~1293                                ; Lost fanout        ;
; regs~1294                                ; Lost fanout        ;
; regs~1295                                ; Lost fanout        ;
; regs~1296                                ; Lost fanout        ;
; regs~1297                                ; Lost fanout        ;
; regs~1298                                ; Lost fanout        ;
; regs~1299                                ; Lost fanout        ;
; regs~1300                                ; Lost fanout        ;
; regs~1301                                ; Lost fanout        ;
; regs~1302                                ; Lost fanout        ;
; regs~1303                                ; Lost fanout        ;
; regs~1304                                ; Lost fanout        ;
; regs~1305                                ; Lost fanout        ;
; regs~1306                                ; Lost fanout        ;
; regs~1307                                ; Lost fanout        ;
; regs~1308                                ; Lost fanout        ;
; regs~1309                                ; Lost fanout        ;
; regs~1310                                ; Lost fanout        ;
; regs~1311                                ; Lost fanout        ;
; regs~1312                                ; Lost fanout        ;
; regs~1313                                ; Lost fanout        ;
; regs~1314                                ; Lost fanout        ;
; regs~1315                                ; Lost fanout        ;
; regs~1316                                ; Lost fanout        ;
; regs~1317                                ; Lost fanout        ;
; regs~1318                                ; Lost fanout        ;
; regs~1319                                ; Lost fanout        ;
; regs~1320                                ; Lost fanout        ;
; regs~1321                                ; Lost fanout        ;
; regs~1322                                ; Lost fanout        ;
; regs~1323                                ; Lost fanout        ;
; regs~1324                                ; Lost fanout        ;
; regs~1325                                ; Lost fanout        ;
; regs~1326                                ; Lost fanout        ;
; regs~1327                                ; Lost fanout        ;
; regs~1328                                ; Lost fanout        ;
; regs~1329                                ; Lost fanout        ;
; regs~1330                                ; Lost fanout        ;
; regs~1331                                ; Lost fanout        ;
; regs~1332                                ; Lost fanout        ;
; regs~1333                                ; Lost fanout        ;
; regs~1334                                ; Lost fanout        ;
; regs~1335                                ; Lost fanout        ;
; regs~1336                                ; Lost fanout        ;
; regs~1337                                ; Lost fanout        ;
; regs~1338                                ; Lost fanout        ;
; regs~1339                                ; Lost fanout        ;
; regs~1340                                ; Lost fanout        ;
; regs~1341                                ; Lost fanout        ;
; regs~1342                                ; Lost fanout        ;
; regs~1343                                ; Lost fanout        ;
; regs~1344                                ; Lost fanout        ;
; regs~1345                                ; Lost fanout        ;
; regs~1346                                ; Lost fanout        ;
; regs~1347                                ; Lost fanout        ;
; regs~1348                                ; Lost fanout        ;
; regs~1349                                ; Lost fanout        ;
; regs~1350                                ; Lost fanout        ;
; regs~1351                                ; Lost fanout        ;
; regs~1352                                ; Lost fanout        ;
; regs~1353                                ; Lost fanout        ;
; regs~1354                                ; Lost fanout        ;
; regs~1355                                ; Lost fanout        ;
; regs~1356                                ; Lost fanout        ;
; regs~1357                                ; Lost fanout        ;
; regs~1358                                ; Lost fanout        ;
; regs~1359                                ; Lost fanout        ;
; regs~1360                                ; Lost fanout        ;
; regs~1361                                ; Lost fanout        ;
; regs~1362                                ; Lost fanout        ;
; regs~1363                                ; Lost fanout        ;
; regs~1364                                ; Lost fanout        ;
; regs~1365                                ; Lost fanout        ;
; regs~1366                                ; Lost fanout        ;
; regs~1367                                ; Lost fanout        ;
; regs~1368                                ; Lost fanout        ;
; regs~1369                                ; Lost fanout        ;
; regs~1370                                ; Lost fanout        ;
; regs~1371                                ; Lost fanout        ;
; regs~1372                                ; Lost fanout        ;
; regs~1373                                ; Lost fanout        ;
; regs~1374                                ; Lost fanout        ;
; regs~1375                                ; Lost fanout        ;
; regs~1376                                ; Lost fanout        ;
; regs~1377                                ; Lost fanout        ;
; regs~1378                                ; Lost fanout        ;
; regs~1379                                ; Lost fanout        ;
; regs~1380                                ; Lost fanout        ;
; regs~1381                                ; Lost fanout        ;
; regs~1382                                ; Lost fanout        ;
; regs~1383                                ; Lost fanout        ;
; regs~1384                                ; Lost fanout        ;
; regs~1385                                ; Lost fanout        ;
; regs~1386                                ; Lost fanout        ;
; regs~1387                                ; Lost fanout        ;
; regs~1388                                ; Lost fanout        ;
; regs~1389                                ; Lost fanout        ;
; regs~1390                                ; Lost fanout        ;
; regs~1391                                ; Lost fanout        ;
; regs~1392                                ; Lost fanout        ;
; regs~1393                                ; Lost fanout        ;
; regs~1394                                ; Lost fanout        ;
; regs~1395                                ; Lost fanout        ;
; regs~1396                                ; Lost fanout        ;
; regs~1397                                ; Lost fanout        ;
; regs~1398                                ; Lost fanout        ;
; regs~1399                                ; Lost fanout        ;
; regs~1400                                ; Lost fanout        ;
; regs~1401                                ; Lost fanout        ;
; regs~1402                                ; Lost fanout        ;
; regs~1403                                ; Lost fanout        ;
; regs~1404                                ; Lost fanout        ;
; regs~1405                                ; Lost fanout        ;
; regs~1406                                ; Lost fanout        ;
; regs~1407                                ; Lost fanout        ;
; regs~1408                                ; Lost fanout        ;
; regs~1409                                ; Lost fanout        ;
; regs~1410                                ; Lost fanout        ;
; regs~1411                                ; Lost fanout        ;
; regs~1412                                ; Lost fanout        ;
; regs~1413                                ; Lost fanout        ;
; regs~1414                                ; Lost fanout        ;
; regs~1415                                ; Lost fanout        ;
; regs~1416                                ; Lost fanout        ;
; regs~1417                                ; Lost fanout        ;
; regs~1418                                ; Lost fanout        ;
; regs~1419                                ; Lost fanout        ;
; regs~1420                                ; Lost fanout        ;
; regs~1421                                ; Lost fanout        ;
; regs~1422                                ; Lost fanout        ;
; regs~1423                                ; Lost fanout        ;
; regs~1424                                ; Lost fanout        ;
; regs~1425                                ; Lost fanout        ;
; regs~1426                                ; Lost fanout        ;
; regs~1427                                ; Lost fanout        ;
; regs~1428                                ; Lost fanout        ;
; regs~1429                                ; Lost fanout        ;
; regs~1430                                ; Lost fanout        ;
; regs~1431                                ; Lost fanout        ;
; regs~1432                                ; Lost fanout        ;
; regs~1433                                ; Lost fanout        ;
; regs~1434                                ; Lost fanout        ;
; regs~1435                                ; Lost fanout        ;
; regs~1436                                ; Lost fanout        ;
; regs~1437                                ; Lost fanout        ;
; regs~1438                                ; Lost fanout        ;
; regs~1439                                ; Lost fanout        ;
; regs~1440                                ; Lost fanout        ;
; regs~1441                                ; Lost fanout        ;
; regs~1442                                ; Lost fanout        ;
; regs~1443                                ; Lost fanout        ;
; regs~1444                                ; Lost fanout        ;
; regs~1445                                ; Lost fanout        ;
; regs~1446                                ; Lost fanout        ;
; regs~1447                                ; Lost fanout        ;
; regs~1448                                ; Lost fanout        ;
; regs~1449                                ; Lost fanout        ;
; regs~1450                                ; Lost fanout        ;
; regs~1451                                ; Lost fanout        ;
; regs~1452                                ; Lost fanout        ;
; regs~1453                                ; Lost fanout        ;
; regs~1454                                ; Lost fanout        ;
; regs~1455                                ; Lost fanout        ;
; regs~1456                                ; Lost fanout        ;
; regs~1457                                ; Lost fanout        ;
; regs~1458                                ; Lost fanout        ;
; regs~1459                                ; Lost fanout        ;
; regs~1460                                ; Lost fanout        ;
; regs~1461                                ; Lost fanout        ;
; regs~1462                                ; Lost fanout        ;
; regs~1463                                ; Lost fanout        ;
; regs~1464                                ; Lost fanout        ;
; regs~1465                                ; Lost fanout        ;
; regs~1466                                ; Lost fanout        ;
; regs~1467                                ; Lost fanout        ;
; regs~1468                                ; Lost fanout        ;
; regs~1469                                ; Lost fanout        ;
; regs~1470                                ; Lost fanout        ;
; regs~1471                                ; Lost fanout        ;
; regs~1472                                ; Lost fanout        ;
; regs~1473                                ; Lost fanout        ;
; regs~1474                                ; Lost fanout        ;
; regs~1475                                ; Lost fanout        ;
; regs~1476                                ; Lost fanout        ;
; regs~1477                                ; Lost fanout        ;
; regs~1478                                ; Lost fanout        ;
; regs~1479                                ; Lost fanout        ;
; regs~1480                                ; Lost fanout        ;
; regs~1481                                ; Lost fanout        ;
; regs~1482                                ; Lost fanout        ;
; regs~1483                                ; Lost fanout        ;
; regs~1484                                ; Lost fanout        ;
; regs~1485                                ; Lost fanout        ;
; regs~1486                                ; Lost fanout        ;
; regs~1487                                ; Lost fanout        ;
; regs~1488                                ; Lost fanout        ;
; regs~1489                                ; Lost fanout        ;
; regs~1490                                ; Lost fanout        ;
; regs~1491                                ; Lost fanout        ;
; regs~1492                                ; Lost fanout        ;
; regs~1493                                ; Lost fanout        ;
; regs~1494                                ; Lost fanout        ;
; regs~1495                                ; Lost fanout        ;
; regs~1496                                ; Lost fanout        ;
; regs~1497                                ; Lost fanout        ;
; regs~1498                                ; Lost fanout        ;
; regs~1499                                ; Lost fanout        ;
; regs~1500                                ; Lost fanout        ;
; regs~1501                                ; Lost fanout        ;
; regs~1502                                ; Lost fanout        ;
; regs~1503                                ; Lost fanout        ;
; regs~1504                                ; Lost fanout        ;
; regs~1505                                ; Lost fanout        ;
; regs~1506                                ; Lost fanout        ;
; regs~1507                                ; Lost fanout        ;
; regs~1508                                ; Lost fanout        ;
; regs~1509                                ; Lost fanout        ;
; regs~1510                                ; Lost fanout        ;
; regs~1511                                ; Lost fanout        ;
; regs~1512                                ; Lost fanout        ;
; regs~1513                                ; Lost fanout        ;
; regs~1514                                ; Lost fanout        ;
; regs~1515                                ; Lost fanout        ;
; regs~1516                                ; Lost fanout        ;
; regs~1517                                ; Lost fanout        ;
; regs~1518                                ; Lost fanout        ;
; regs~1519                                ; Lost fanout        ;
; regs~1520                                ; Lost fanout        ;
; regs~1521                                ; Lost fanout        ;
; regs~1522                                ; Lost fanout        ;
; regs~1523                                ; Lost fanout        ;
; regs~1524                                ; Lost fanout        ;
; regs~1525                                ; Lost fanout        ;
; regs~1526                                ; Lost fanout        ;
; regs~1527                                ; Lost fanout        ;
; regs~1528                                ; Lost fanout        ;
; regs~1529                                ; Lost fanout        ;
; regs~1530                                ; Lost fanout        ;
; regs~1531                                ; Lost fanout        ;
; regs~1532                                ; Lost fanout        ;
; regs~1533                                ; Lost fanout        ;
; regs~1534                                ; Lost fanout        ;
; regs~1535                                ; Lost fanout        ;
; regs~1792                                ; Lost fanout        ;
; regs~1793                                ; Lost fanout        ;
; regs~1794                                ; Lost fanout        ;
; regs~1795                                ; Lost fanout        ;
; regs~1796                                ; Lost fanout        ;
; regs~1797                                ; Lost fanout        ;
; regs~1798                                ; Lost fanout        ;
; regs~1799                                ; Lost fanout        ;
; regs~1800                                ; Lost fanout        ;
; regs~1801                                ; Lost fanout        ;
; regs~1802                                ; Lost fanout        ;
; regs~1803                                ; Lost fanout        ;
; regs~1804                                ; Lost fanout        ;
; regs~1805                                ; Lost fanout        ;
; regs~1806                                ; Lost fanout        ;
; regs~1807                                ; Lost fanout        ;
; regs~1808                                ; Lost fanout        ;
; regs~1809                                ; Lost fanout        ;
; regs~1810                                ; Lost fanout        ;
; regs~1811                                ; Lost fanout        ;
; regs~1812                                ; Lost fanout        ;
; regs~1813                                ; Lost fanout        ;
; regs~1814                                ; Lost fanout        ;
; regs~1815                                ; Lost fanout        ;
; regs~1816                                ; Lost fanout        ;
; regs~1817                                ; Lost fanout        ;
; regs~1818                                ; Lost fanout        ;
; regs~1819                                ; Lost fanout        ;
; regs~1820                                ; Lost fanout        ;
; regs~1821                                ; Lost fanout        ;
; regs~1822                                ; Lost fanout        ;
; regs~1823                                ; Lost fanout        ;
; regs~1824                                ; Lost fanout        ;
; regs~1825                                ; Lost fanout        ;
; regs~1826                                ; Lost fanout        ;
; regs~1827                                ; Lost fanout        ;
; regs~1828                                ; Lost fanout        ;
; regs~1829                                ; Lost fanout        ;
; regs~1830                                ; Lost fanout        ;
; regs~1831                                ; Lost fanout        ;
; regs~1832                                ; Lost fanout        ;
; regs~1833                                ; Lost fanout        ;
; regs~1834                                ; Lost fanout        ;
; regs~1835                                ; Lost fanout        ;
; regs~1836                                ; Lost fanout        ;
; regs~1837                                ; Lost fanout        ;
; regs~1838                                ; Lost fanout        ;
; regs~1839                                ; Lost fanout        ;
; regs~1840                                ; Lost fanout        ;
; regs~1841                                ; Lost fanout        ;
; regs~1842                                ; Lost fanout        ;
; regs~1843                                ; Lost fanout        ;
; regs~1844                                ; Lost fanout        ;
; regs~1845                                ; Lost fanout        ;
; regs~1846                                ; Lost fanout        ;
; regs~1847                                ; Lost fanout        ;
; regs~1848                                ; Lost fanout        ;
; regs~1849                                ; Lost fanout        ;
; regs~1850                                ; Lost fanout        ;
; regs~1851                                ; Lost fanout        ;
; regs~1852                                ; Lost fanout        ;
; regs~1853                                ; Lost fanout        ;
; regs~1854                                ; Lost fanout        ;
; regs~1855                                ; Lost fanout        ;
; regs~1856                                ; Lost fanout        ;
; regs~1857                                ; Lost fanout        ;
; regs~1858                                ; Lost fanout        ;
; regs~1859                                ; Lost fanout        ;
; regs~1860                                ; Lost fanout        ;
; regs~1861                                ; Lost fanout        ;
; regs~1862                                ; Lost fanout        ;
; regs~1863                                ; Lost fanout        ;
; regs~1864                                ; Lost fanout        ;
; regs~1865                                ; Lost fanout        ;
; regs~1866                                ; Lost fanout        ;
; regs~1867                                ; Lost fanout        ;
; regs~1868                                ; Lost fanout        ;
; regs~1869                                ; Lost fanout        ;
; regs~1870                                ; Lost fanout        ;
; regs~1871                                ; Lost fanout        ;
; regs~1872                                ; Lost fanout        ;
; regs~1873                                ; Lost fanout        ;
; regs~1874                                ; Lost fanout        ;
; regs~1875                                ; Lost fanout        ;
; regs~1876                                ; Lost fanout        ;
; regs~1877                                ; Lost fanout        ;
; regs~1878                                ; Lost fanout        ;
; regs~1879                                ; Lost fanout        ;
; regs~1880                                ; Lost fanout        ;
; regs~1881                                ; Lost fanout        ;
; regs~1882                                ; Lost fanout        ;
; regs~1883                                ; Lost fanout        ;
; regs~1884                                ; Lost fanout        ;
; regs~1885                                ; Lost fanout        ;
; regs~1886                                ; Lost fanout        ;
; regs~1887                                ; Lost fanout        ;
; regs~1888                                ; Lost fanout        ;
; regs~1889                                ; Lost fanout        ;
; regs~1890                                ; Lost fanout        ;
; regs~1891                                ; Lost fanout        ;
; regs~1892                                ; Lost fanout        ;
; regs~1893                                ; Lost fanout        ;
; regs~1894                                ; Lost fanout        ;
; regs~1895                                ; Lost fanout        ;
; regs~1896                                ; Lost fanout        ;
; regs~1897                                ; Lost fanout        ;
; regs~1898                                ; Lost fanout        ;
; regs~1899                                ; Lost fanout        ;
; regs~1900                                ; Lost fanout        ;
; regs~1901                                ; Lost fanout        ;
; regs~1902                                ; Lost fanout        ;
; regs~1903                                ; Lost fanout        ;
; regs~1904                                ; Lost fanout        ;
; regs~1905                                ; Lost fanout        ;
; regs~1906                                ; Lost fanout        ;
; regs~1907                                ; Lost fanout        ;
; regs~1908                                ; Lost fanout        ;
; regs~1909                                ; Lost fanout        ;
; regs~1910                                ; Lost fanout        ;
; regs~1911                                ; Lost fanout        ;
; regs~1912                                ; Lost fanout        ;
; regs~1913                                ; Lost fanout        ;
; regs~1914                                ; Lost fanout        ;
; regs~1915                                ; Lost fanout        ;
; regs~1916                                ; Lost fanout        ;
; regs~1917                                ; Lost fanout        ;
; regs~1918                                ; Lost fanout        ;
; regs~1919                                ; Lost fanout        ;
; regs~1920                                ; Lost fanout        ;
; regs~1921                                ; Lost fanout        ;
; regs~1922                                ; Lost fanout        ;
; regs~1923                                ; Lost fanout        ;
; regs~1924                                ; Lost fanout        ;
; regs~1925                                ; Lost fanout        ;
; regs~1926                                ; Lost fanout        ;
; regs~1927                                ; Lost fanout        ;
; regs~1928                                ; Lost fanout        ;
; regs~1929                                ; Lost fanout        ;
; regs~1930                                ; Lost fanout        ;
; regs~1931                                ; Lost fanout        ;
; regs~1932                                ; Lost fanout        ;
; regs~1933                                ; Lost fanout        ;
; regs~1934                                ; Lost fanout        ;
; regs~1935                                ; Lost fanout        ;
; regs~1936                                ; Lost fanout        ;
; regs~1937                                ; Lost fanout        ;
; regs~1938                                ; Lost fanout        ;
; regs~1939                                ; Lost fanout        ;
; regs~1940                                ; Lost fanout        ;
; regs~1941                                ; Lost fanout        ;
; regs~1942                                ; Lost fanout        ;
; regs~1943                                ; Lost fanout        ;
; regs~1944                                ; Lost fanout        ;
; regs~1945                                ; Lost fanout        ;
; regs~1946                                ; Lost fanout        ;
; regs~1947                                ; Lost fanout        ;
; regs~1948                                ; Lost fanout        ;
; regs~1949                                ; Lost fanout        ;
; regs~1950                                ; Lost fanout        ;
; regs~1951                                ; Lost fanout        ;
; regs~1952                                ; Lost fanout        ;
; regs~1953                                ; Lost fanout        ;
; regs~1954                                ; Lost fanout        ;
; regs~1955                                ; Lost fanout        ;
; regs~1956                                ; Lost fanout        ;
; regs~1957                                ; Lost fanout        ;
; regs~1958                                ; Lost fanout        ;
; regs~1959                                ; Lost fanout        ;
; regs~1960                                ; Lost fanout        ;
; regs~1961                                ; Lost fanout        ;
; regs~1962                                ; Lost fanout        ;
; regs~1963                                ; Lost fanout        ;
; regs~1964                                ; Lost fanout        ;
; regs~1965                                ; Lost fanout        ;
; regs~1966                                ; Lost fanout        ;
; regs~1967                                ; Lost fanout        ;
; regs~1968                                ; Lost fanout        ;
; regs~1969                                ; Lost fanout        ;
; regs~1970                                ; Lost fanout        ;
; regs~1971                                ; Lost fanout        ;
; regs~1972                                ; Lost fanout        ;
; regs~1973                                ; Lost fanout        ;
; regs~1974                                ; Lost fanout        ;
; regs~1975                                ; Lost fanout        ;
; regs~1976                                ; Lost fanout        ;
; regs~1977                                ; Lost fanout        ;
; regs~1978                                ; Lost fanout        ;
; regs~1979                                ; Lost fanout        ;
; regs~1980                                ; Lost fanout        ;
; regs~1981                                ; Lost fanout        ;
; regs~1982                                ; Lost fanout        ;
; regs~1983                                ; Lost fanout        ;
; regs~1984                                ; Lost fanout        ;
; regs~1985                                ; Lost fanout        ;
; regs~1986                                ; Lost fanout        ;
; regs~1987                                ; Lost fanout        ;
; regs~1988                                ; Lost fanout        ;
; regs~1989                                ; Lost fanout        ;
; regs~1990                                ; Lost fanout        ;
; regs~1991                                ; Lost fanout        ;
; regs~1992                                ; Lost fanout        ;
; regs~1993                                ; Lost fanout        ;
; regs~1994                                ; Lost fanout        ;
; regs~1995                                ; Lost fanout        ;
; regs~1996                                ; Lost fanout        ;
; regs~1997                                ; Lost fanout        ;
; regs~1998                                ; Lost fanout        ;
; regs~1999                                ; Lost fanout        ;
; regs~2000                                ; Lost fanout        ;
; regs~2001                                ; Lost fanout        ;
; regs~2002                                ; Lost fanout        ;
; regs~2003                                ; Lost fanout        ;
; regs~2004                                ; Lost fanout        ;
; regs~2005                                ; Lost fanout        ;
; regs~2006                                ; Lost fanout        ;
; regs~2007                                ; Lost fanout        ;
; regs~2008                                ; Lost fanout        ;
; regs~2009                                ; Lost fanout        ;
; regs~2010                                ; Lost fanout        ;
; regs~2011                                ; Lost fanout        ;
; regs~2012                                ; Lost fanout        ;
; regs~2013                                ; Lost fanout        ;
; regs~2014                                ; Lost fanout        ;
; regs~2015                                ; Lost fanout        ;
; regs~2016                                ; Lost fanout        ;
; regs~2017                                ; Lost fanout        ;
; regs~2018                                ; Lost fanout        ;
; regs~2019                                ; Lost fanout        ;
; regs~2020                                ; Lost fanout        ;
; regs~2021                                ; Lost fanout        ;
; regs~2022                                ; Lost fanout        ;
; regs~2023                                ; Lost fanout        ;
; regs~2024                                ; Lost fanout        ;
; regs~2025                                ; Lost fanout        ;
; regs~2026                                ; Lost fanout        ;
; regs~2027                                ; Lost fanout        ;
; regs~2028                                ; Lost fanout        ;
; regs~2029                                ; Lost fanout        ;
; regs~2030                                ; Lost fanout        ;
; regs~2031                                ; Lost fanout        ;
; regs~2032                                ; Lost fanout        ;
; regs~2033                                ; Lost fanout        ;
; regs~2034                                ; Lost fanout        ;
; regs~2035                                ; Lost fanout        ;
; regs~2036                                ; Lost fanout        ;
; regs~2037                                ; Lost fanout        ;
; regs~2038                                ; Lost fanout        ;
; regs~2039                                ; Lost fanout        ;
; regs~2040                                ; Lost fanout        ;
; regs~2041                                ; Lost fanout        ;
; regs~2042                                ; Lost fanout        ;
; regs~2043                                ; Lost fanout        ;
; regs~2044                                ; Lost fanout        ;
; regs~2045                                ; Lost fanout        ;
; regs~2046                                ; Lost fanout        ;
; regs~2047                                ; Lost fanout        ;
; Total Number of Removed Registers = 1024 ;                    ;
+------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3353  ;
; Number of registers using Synchronous Clear  ; 190   ;
; Number of registers using Synchronous Load   ; 306   ;
; Number of registers using Asynchronous Clear ; 777   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1812  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; HexOut[3]                                                                                                                                                                                                                                                                                                                       ; 7       ;
; HexOut[2]                                                                                                                                                                                                                                                                                                                       ; 7       ;
; HexOut[0]                                                                                                                                                                                                                                                                                                                       ; 7       ;
; HexOut[7]                                                                                                                                                                                                                                                                                                                       ; 7       ;
; HexOut[5]                                                                                                                                                                                                                                                                                                                       ; 7       ;
; HexOut[10]                                                                                                                                                                                                                                                                                                                      ; 7       ;
; HexOut[11]                                                                                                                                                                                                                                                                                                                      ; 7       ;
; HexOut[9]                                                                                                                                                                                                                                                                                                                       ; 7       ;
; HexOut[15]                                                                                                                                                                                                                                                                                                                      ; 7       ;
; HexOut[14]                                                                                                                                                                                                                                                                                                                      ; 7       ;
; HexOut[12]                                                                                                                                                                                                                                                                                                                      ; 7       ;
; HexOut[18]                                                                                                                                                                                                                                                                                                                      ; 7       ;
; HexOut[19]                                                                                                                                                                                                                                                                                                                      ; 7       ;
; HexOut[17]                                                                                                                                                                                                                                                                                                                      ; 7       ;
; HexOut[23]                                                                                                                                                                                                                                                                                                                      ; 7       ;
; HexOut[21]                                                                                                                                                                                                                                                                                                                      ; 7       ;
; HexOut[22]                                                                                                                                                                                                                                                                                                                      ; 7       ;
; HexOut[20]                                                                                                                                                                                                                                                                                                                      ; 7       ;
; dmem_rtl_0_bypass[30]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[50]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[52]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[54]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[56]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[58]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[60]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[62]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[64]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[66]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[68]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[32]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[70]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[72]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[74]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[76]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[78]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[80]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[82]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[84]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[86]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[88]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[87]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[34]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[90]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[92]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[36]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[35]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[38]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[40]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[42]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[44]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[46]                                                                                                                                                                                                                                                                                                           ; 1       ;
; dmem_rtl_0_bypass[48]                                                                                                                                                                                                                                                                                                           ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 67                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------+
; Registers Added for RAM Pass-Through Logic ;
+-----------------------+--------------------+
; Register Name         ; RAM Name           ;
+-----------------------+--------------------+
; dmem_rtl_0_bypass[0]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[1]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[2]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[3]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[4]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[5]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[6]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[7]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[8]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[9]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[10] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[11] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[12] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[13] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[14] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[15] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[16] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[17] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[18] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[19] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[20] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[21] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[22] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[23] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[24] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[25] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[26] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[27] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[28] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[29] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[30] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[31] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[32] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[33] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[34] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[35] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[36] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[37] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[38] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[39] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[40] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[41] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[42] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[43] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[44] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[45] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[46] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[47] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[48] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[49] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[50] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[51] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[52] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[53] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[54] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[55] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[56] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[57] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[58] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[59] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[60] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[61] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[62] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[63] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[64] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[65] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[66] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[67] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[68] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[69] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[70] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[71] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[72] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[73] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[74] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[75] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[76] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[77] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[78] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[79] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[80] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[81] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[82] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[83] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[84] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[85] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[86] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[87] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[88] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[89] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[90] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[91] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[92] ; dmem_rtl_0         ;
+-----------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Project|wregno_M[4]       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Project|PC[0]             ;
; 4:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |Project|PC[7]             ;
; 12:1               ; 6 bits    ; 48 LEs        ; 42 LEs               ; 6 LEs                  ; No         ; |Project|Selector36        ;
; 12:1               ; 31 bits   ; 248 LEs       ; 186 LEs              ; 62 LEs                 ; No         ; |Project|Selector15        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------+
; Source assignments for altsyncram:dmem_rtl_0|altsyncram_otk1:auto_generated ;
+---------------------------------+--------------------+------+---------------+
; Assignment                      ; Value              ; From ; To            ;
+---------------------------------+--------------------+------+---------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -             ;
+---------------------------------+--------------------+------+---------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Project ;
+----------------+----------------------------------+---------------------+
; Parameter Name ; Value                            ; Type                ;
+----------------+----------------------------------+---------------------+
; DBITS          ; 32                               ; Signed Integer      ;
; INSTSIZE       ; 00000000000000000000000000000100 ; Unsigned Binary     ;
; INSTBITS       ; 32                               ; Signed Integer      ;
; REGNOBITS      ; 6                                ; Signed Integer      ;
; REGWORDS       ; 64                               ; Signed Integer      ;
; IMMBITS        ; 14                               ; Signed Integer      ;
; STARTPC        ; 00000000000000000000000100000000 ; Unsigned Binary     ;
; ADDRHEX        ; 11111111111111111111000000000000 ; Unsigned Binary     ;
; ADDRLEDR       ; 11111111111111111111000000100000 ; Unsigned Binary     ;
; ADDRKEY        ; 11111111111111111111000010000000 ; Unsigned Binary     ;
; ADDRSW         ; 11111111111111111111000010010000 ; Unsigned Binary     ;
; IMEMINITFILE   ; Test2.mif                        ; String              ;
; IMEMADDRBITS   ; 16                               ; Signed Integer      ;
; IMEMWORDBITS   ; 2                                ; Signed Integer      ;
; IMEMWORDS      ; 16384                            ; Signed Integer      ;
; DMEMADDRBITS   ; 16                               ; Signed Integer      ;
; DMEMWORDBITS   ; 2                                ; Signed Integer      ;
; DMEMWORDS      ; 16384                            ; Signed Integer      ;
; OP1BITS        ; 6                                ; Signed Integer      ;
; OP1_ALUR       ; 000000                           ; Unsigned Binary     ;
; OP1_BEQ        ; 001000                           ; Unsigned Binary     ;
; OP1_BLT        ; 001001                           ; Unsigned Binary     ;
; OP1_BLE        ; 001010                           ; Unsigned Binary     ;
; OP1_BNE        ; 001011                           ; Unsigned Binary     ;
; OP1_JAL        ; 001100                           ; Unsigned Binary     ;
; OP1_LW         ; 010010                           ; Unsigned Binary     ;
; OP1_SW         ; 011010                           ; Unsigned Binary     ;
; OP1_ADDI       ; 100000                           ; Unsigned Binary     ;
; OP1_ANDI       ; 100100                           ; Unsigned Binary     ;
; OP1_ORI        ; 100101                           ; Unsigned Binary     ;
; OP1_XORI       ; 100110                           ; Unsigned Binary     ;
; OP2BITS        ; 6                                ; Signed Integer      ;
; OP2_EQ         ; 001000                           ; Unsigned Binary     ;
; OP2_LT         ; 001001                           ; Unsigned Binary     ;
; OP2_LE         ; 001010                           ; Unsigned Binary     ;
; OP2_NE         ; 001011                           ; Unsigned Binary     ;
; OP2_ADD        ; 100000                           ; Unsigned Binary     ;
; OP2_AND        ; 100100                           ; Unsigned Binary     ;
; OP2_OR         ; 100101                           ; Unsigned Binary     ;
; OP2_XOR        ; 100110                           ; Unsigned Binary     ;
; OP2_SUB        ; 101000                           ; Unsigned Binary     ;
; OP2_NAND       ; 101100                           ; Unsigned Binary     ;
; OP2_NOR        ; 101101                           ; Unsigned Binary     ;
; OP2_NXOR       ; 101110                           ; Unsigned Binary     ;
; OP2_JALR       ; 001100                           ; Unsigned Binary     ;
+----------------+----------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------+
; Parameter Name                       ; Value                  ; Type                             ;
+--------------------------------------+------------------------+----------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                           ;
; fractional_vco_multiplier            ; false                  ; String                           ;
; pll_type                             ; General                ; String                           ;
; pll_subtype                          ; General                ; String                           ;
; number_of_clocks                     ; 1                      ; Signed Integer                   ;
; operation_mode                       ; direct                 ; String                           ;
; deserialization_factor               ; 4                      ; Signed Integer                   ;
; data_rate                            ; 0                      ; Signed Integer                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                   ;
; output_clock_frequency0              ; 60.000000 MHz          ; String                           ;
; phase_shift0                         ; 0 ps                   ; String                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency1              ; 0 MHz                  ; String                           ;
; phase_shift1                         ; 0 ps                   ; String                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                           ;
; phase_shift2                         ; 0 ps                   ; String                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                           ;
; phase_shift3                         ; 0 ps                   ; String                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                           ;
; phase_shift4                         ; 0 ps                   ; String                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                           ;
; phase_shift5                         ; 0 ps                   ; String                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                           ;
; phase_shift6                         ; 0 ps                   ; String                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                           ;
; phase_shift7                         ; 0 ps                   ; String                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                           ;
; phase_shift8                         ; 0 ps                   ; String                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                           ;
; phase_shift9                         ; 0 ps                   ; String                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                           ;
; phase_shift10                        ; 0 ps                   ; String                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                           ;
; phase_shift11                        ; 0 ps                   ; String                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                           ;
; phase_shift12                        ; 0 ps                   ; String                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                           ;
; phase_shift13                        ; 0 ps                   ; String                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                           ;
; phase_shift14                        ; 0 ps                   ; String                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                           ;
; phase_shift15                        ; 0 ps                   ; String                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                           ;
; phase_shift16                        ; 0 ps                   ; String                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                           ;
; phase_shift17                        ; 0 ps                   ; String                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                   ;
; clock_name_0                         ;                        ; String                           ;
; clock_name_1                         ;                        ; String                           ;
; clock_name_2                         ;                        ; String                           ;
; clock_name_3                         ;                        ; String                           ;
; clock_name_4                         ;                        ; String                           ;
; clock_name_5                         ;                        ; String                           ;
; clock_name_6                         ;                        ; String                           ;
; clock_name_7                         ;                        ; String                           ;
; clock_name_8                         ;                        ; String                           ;
; clock_name_global_0                  ; false                  ; String                           ;
; clock_name_global_1                  ; false                  ; String                           ;
; clock_name_global_2                  ; false                  ; String                           ;
; clock_name_global_3                  ; false                  ; String                           ;
; clock_name_global_4                  ; false                  ; String                           ;
; clock_name_global_5                  ; false                  ; String                           ;
; clock_name_global_6                  ; false                  ; String                           ;
; clock_name_global_7                  ; false                  ; String                           ;
; clock_name_global_8                  ; false                  ; String                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_bypass_en                      ; false                  ; String                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_bypass_en                      ; false                  ; String                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en0                     ; false                  ; String                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en1                     ; false                  ; String                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en2                     ; false                  ; String                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en3                     ; false                  ; String                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en4                     ; false                  ; String                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en5                     ; false                  ; String                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en6                     ; false                  ; String                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en7                     ; false                  ; String                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en8                     ; false                  ; String                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en9                     ; false                  ; String                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en10                    ; false                  ; String                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en11                    ; false                  ; String                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en12                    ; false                  ; String                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en13                    ; false                  ; String                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en14                    ; false                  ; String                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en15                    ; false                  ; String                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en16                    ; false                  ; String                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en17                    ; false                  ; String                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                   ;
; pll_slf_rst                          ; false                  ; String                           ;
; pll_bw_sel                           ; low                    ; String                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                           ;
; mimic_fbclk_type                     ; gclk                   ; String                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
+--------------------------------------+------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: SXT:sxt1 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; IBITS          ; 14    ; Signed Integer               ;
; OBITS          ; 32    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_data_bits                                   ; 134                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 134                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_inversion_mask_length                       ; 428                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001110111111111 ; Untyped        ;
; sld_power_up_trigger                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_storage_qualifier_bits                      ; 134                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:dmem_rtl_0     ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 32                   ; Untyped        ;
; WIDTHAD_A                          ; 14                   ; Untyped        ;
; NUMWORDS_A                         ; 16384                ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 32                   ; Untyped        ;
; WIDTHAD_B                          ; 14                   ; Untyped        ;
; NUMWORDS_B                         ; 16384                ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; Test2.mif            ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_otk1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                  ;
+-------------------------------------------+-----------------------+
; Name                                      ; Value                 ;
+-------------------------------------------+-----------------------+
; Number of entity instances                ; 1                     ;
; Entity Instance                           ; altsyncram:dmem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT             ;
;     -- WIDTH_A                            ; 32                    ;
;     -- NUMWORDS_A                         ; 16384                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED          ;
;     -- WIDTH_B                            ; 32                    ;
;     -- NUMWORDS_B                         ; 16384                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ;
+-------------------------------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss0"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OFF  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss1"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OFF  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss2"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OFF  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss3"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OFF  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss4"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OFF  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss5"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OFF  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SXT:sxt1"                                                                                                                ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; OUT  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "OUT[31..1]" have no fanouts ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 134                 ; 134              ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; yes                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1282                        ;
;     CLR               ; 9                           ;
;     CLR SCLR          ; 34                          ;
;     ENA               ; 1024                        ;
;     ENA CLR           ; 24                          ;
;     ENA SCLR SLD      ; 29                          ;
;     SLD               ; 1                           ;
;     plain             ; 161                         ;
; arriav_lcell_comb     ; 1440                        ;
;     arith             ; 95                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 30                          ;
;         3 data inputs ; 62                          ;
;         5 data inputs ; 2                           ;
;     extend            ; 540                         ;
;         7 data inputs ; 540                         ;
;     normal            ; 805                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 29                          ;
;         2 data inputs ; 58                          ;
;         3 data inputs ; 77                          ;
;         4 data inputs ; 108                         ;
;         5 data inputs ; 72                          ;
;         6 data inputs ; 460                         ;
; boundary_port         ; 183                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 14.70                       ;
; Average LUT depth     ; 9.88                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:15     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                              ;
+----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                  ; Details                                                                                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PC[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[0]                                                              ; N/A                                                                                                                                                            ;
; PC[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[0]                                                              ; N/A                                                                                                                                                            ;
; PC[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[10]                                                             ; N/A                                                                                                                                                            ;
; PC[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[10]                                                             ; N/A                                                                                                                                                            ;
; PC[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[11]                                                             ; N/A                                                                                                                                                            ;
; PC[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[11]                                                             ; N/A                                                                                                                                                            ;
; PC[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[12]                                                             ; N/A                                                                                                                                                            ;
; PC[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[12]                                                             ; N/A                                                                                                                                                            ;
; PC[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[13]                                                             ; N/A                                                                                                                                                            ;
; PC[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[13]                                                             ; N/A                                                                                                                                                            ;
; PC[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[14]                                                             ; N/A                                                                                                                                                            ;
; PC[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[14]                                                             ; N/A                                                                                                                                                            ;
; PC[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[15]                                                             ; N/A                                                                                                                                                            ;
; PC[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[15]                                                             ; N/A                                                                                                                                                            ;
; PC[16]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[16]                                                             ; N/A                                                                                                                                                            ;
; PC[16]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[16]                                                             ; N/A                                                                                                                                                            ;
; PC[17]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[17]                                                             ; N/A                                                                                                                                                            ;
; PC[17]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[17]                                                             ; N/A                                                                                                                                                            ;
; PC[18]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[18]                                                             ; N/A                                                                                                                                                            ;
; PC[18]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[18]                                                             ; N/A                                                                                                                                                            ;
; PC[19]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[19]                                                             ; N/A                                                                                                                                                            ;
; PC[19]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[19]                                                             ; N/A                                                                                                                                                            ;
; PC[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[1]                                                              ; N/A                                                                                                                                                            ;
; PC[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[1]                                                              ; N/A                                                                                                                                                            ;
; PC[20]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[20]                                                             ; N/A                                                                                                                                                            ;
; PC[20]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[20]                                                             ; N/A                                                                                                                                                            ;
; PC[21]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[21]                                                             ; N/A                                                                                                                                                            ;
; PC[21]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[21]                                                             ; N/A                                                                                                                                                            ;
; PC[22]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[22]                                                             ; N/A                                                                                                                                                            ;
; PC[22]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[22]                                                             ; N/A                                                                                                                                                            ;
; PC[23]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[23]                                                             ; N/A                                                                                                                                                            ;
; PC[23]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[23]                                                             ; N/A                                                                                                                                                            ;
; PC[24]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[24]                                                             ; N/A                                                                                                                                                            ;
; PC[24]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[24]                                                             ; N/A                                                                                                                                                            ;
; PC[25]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[25]                                                             ; N/A                                                                                                                                                            ;
; PC[25]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[25]                                                             ; N/A                                                                                                                                                            ;
; PC[26]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[26]                                                             ; N/A                                                                                                                                                            ;
; PC[26]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[26]                                                             ; N/A                                                                                                                                                            ;
; PC[27]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[27]                                                             ; N/A                                                                                                                                                            ;
; PC[27]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[27]                                                             ; N/A                                                                                                                                                            ;
; PC[28]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[28]                                                             ; N/A                                                                                                                                                            ;
; PC[28]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[28]                                                             ; N/A                                                                                                                                                            ;
; PC[29]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[29]                                                             ; N/A                                                                                                                                                            ;
; PC[29]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[29]                                                             ; N/A                                                                                                                                                            ;
; PC[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[2]                                                              ; N/A                                                                                                                                                            ;
; PC[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[2]                                                              ; N/A                                                                                                                                                            ;
; PC[30]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[30]                                                             ; N/A                                                                                                                                                            ;
; PC[30]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[30]                                                             ; N/A                                                                                                                                                            ;
; PC[31]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[31]                                                             ; N/A                                                                                                                                                            ;
; PC[31]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[31]                                                             ; N/A                                                                                                                                                            ;
; PC[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[3]                                                              ; N/A                                                                                                                                                            ;
; PC[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[3]                                                              ; N/A                                                                                                                                                            ;
; PC[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[4]                                                              ; N/A                                                                                                                                                            ;
; PC[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[4]                                                              ; N/A                                                                                                                                                            ;
; PC[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[5]                                                              ; N/A                                                                                                                                                            ;
; PC[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[5]                                                              ; N/A                                                                                                                                                            ;
; PC[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[6]                                                              ; N/A                                                                                                                                                            ;
; PC[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[6]                                                              ; N/A                                                                                                                                                            ;
; PC[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[7]                                                              ; N/A                                                                                                                                                            ;
; PC[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[7]                                                              ; N/A                                                                                                                                                            ;
; PC[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[8]                                                              ; N/A                                                                                                                                                            ;
; PC[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[8]                                                              ; N/A                                                                                                                                                            ;
; PC[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[9]                                                              ; N/A                                                                                                                                                            ;
; PC[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[9]                                                              ; N/A                                                                                                                                                            ;
; Pll:myPll|outclk_0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ; N/A                                                                                                                                                            ;
; aluout_M[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[0]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[0]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[10]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[10]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[11]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[11]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[12]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[12]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[13]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[13]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[14]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[14]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[15]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[15]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[16]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[16]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[17]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[17]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[18]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[18]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[19]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[19]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[1]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[1]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[20]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[20]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[20]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[20]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[21]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[21]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[21]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[21]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[22]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[22]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[22]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[22]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[23]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[23]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[23]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[23]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[24]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[24]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[24]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[24]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[25]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[25]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[25]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[25]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[26]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[26]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[26]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[26]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[27]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[27]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[27]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[27]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[28]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[28]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[28]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[28]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[29]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[29]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[29]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[29]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[2]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[2]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[30]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[30]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[30]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[30]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[31]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[31]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[31]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[31]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[3]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[3]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[4]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[4]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[5]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[5]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[6]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[6]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[7]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[7]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[8]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[8]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[9]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[9]                                                        ; N/A                                                                                                                                                            ;
; inst_F[0]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; inst_F[0]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; inst_F[10]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; inst_F[10]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; inst_F[11]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; inst_F[11]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; inst_F[12]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; inst_F[12]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; inst_F[13]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; inst_F[13]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; inst_F[14]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; inst_F[14]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; inst_F[15]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; inst_F[15]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; inst_F[16]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; inst_F[16]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; inst_F[17]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; inst_F[17]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; inst_F[18]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; inst_F[18]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; inst_F[19]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; inst_F[19]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; inst_F[1]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; inst_F[1]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; inst_F[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~144                                                           ; N/A                                                                                                                                                            ;
; inst_F[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~144                                                           ; N/A                                                                                                                                                            ;
; inst_F[21]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~9                                                             ; N/A                                                                                                                                                            ;
; inst_F[21]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~9                                                             ; N/A                                                                                                                                                            ;
; inst_F[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~14                                                            ; N/A                                                                                                                                                            ;
; inst_F[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~14                                                            ; N/A                                                                                                                                                            ;
; inst_F[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                ; N/A                                                                                                                                                            ;
; inst_F[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                ; N/A                                                                                                                                                            ;
; inst_F[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~19                                                            ; N/A                                                                                                                                                            ;
; inst_F[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~19                                                            ; N/A                                                                                                                                                            ;
; inst_F[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~24                                                            ; N/A                                                                                                                                                            ;
; inst_F[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~24                                                            ; N/A                                                                                                                                                            ;
; inst_F[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~30                                                            ; N/A                                                                                                                                                            ;
; inst_F[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~30                                                            ; N/A                                                                                                                                                            ;
; inst_F[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~35                                                            ; N/A                                                                                                                                                            ;
; inst_F[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~35                                                            ; N/A                                                                                                                                                            ;
; inst_F[28]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~37                                                            ; N/A                                                                                                                                                            ;
; inst_F[28]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~37                                                            ; N/A                                                                                                                                                            ;
; inst_F[29]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~39                                                            ; N/A                                                                                                                                                            ;
; inst_F[29]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~39                                                            ; N/A                                                                                                                                                            ;
; inst_F[2]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; inst_F[2]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; inst_F[30]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~43                                                            ; N/A                                                                                                                                                            ;
; inst_F[30]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~43                                                            ; N/A                                                                                                                                                            ;
; inst_F[31]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~48                                                            ; N/A                                                                                                                                                            ;
; inst_F[31]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~48                                                            ; N/A                                                                                                                                                            ;
; inst_F[3]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; inst_F[3]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; inst_F[4]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; inst_F[4]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; inst_F[5]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; inst_F[5]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; inst_F[6]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; inst_F[6]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; inst_F[7]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; inst_F[7]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; inst_F[8]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; inst_F[8]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; inst_F[9]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; inst_F[9]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; wregno_M[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregno_M[0]                                                        ; N/A                                                                                                                                                            ;
; wregno_M[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregno_M[0]                                                        ; N/A                                                                                                                                                            ;
; wregno_M[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregno_M[1]                                                        ; N/A                                                                                                                                                            ;
; wregno_M[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregno_M[1]                                                        ; N/A                                                                                                                                                            ;
; wregno_M[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregno_M[2]                                                        ; N/A                                                                                                                                                            ;
; wregno_M[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregno_M[2]                                                        ; N/A                                                                                                                                                            ;
; wregno_M[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregno_M[3]                                                        ; N/A                                                                                                                                                            ;
; wregno_M[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregno_M[3]                                                        ; N/A                                                                                                                                                            ;
; wregno_M[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregno_M[4]                                                        ; N/A                                                                                                                                                            ;
; wregno_M[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregno_M[4]                                                        ; N/A                                                                                                                                                            ;
; wregno_M[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregno_M[5]                                                        ; N/A                                                                                                                                                            ;
; wregno_M[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregno_M[5]                                                        ; N/A                                                                                                                                                            ;
; wregval_M[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[0]~166                                                   ; N/A                                                                                                                                                            ;
; wregval_M[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[0]~166                                                   ; N/A                                                                                                                                                            ;
; wregval_M[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[10]~162                                                  ; N/A                                                                                                                                                            ;
; wregval_M[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[10]~162                                                  ; N/A                                                                                                                                                            ;
; wregval_M[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[11]~158                                                  ; N/A                                                                                                                                                            ;
; wregval_M[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[11]~158                                                  ; N/A                                                                                                                                                            ;
; wregval_M[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[12]~154                                                  ; N/A                                                                                                                                                            ;
; wregval_M[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[12]~154                                                  ; N/A                                                                                                                                                            ;
; wregval_M[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[13]~8                                                    ; N/A                                                                                                                                                            ;
; wregval_M[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[13]~8                                                    ; N/A                                                                                                                                                            ;
; wregval_M[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[14]~150                                                  ; N/A                                                                                                                                                            ;
; wregval_M[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[14]~150                                                  ; N/A                                                                                                                                                            ;
; wregval_M[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[15]~146                                                  ; N/A                                                                                                                                                            ;
; wregval_M[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[15]~146                                                  ; N/A                                                                                                                                                            ;
; wregval_M[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[16]~142                                                  ; N/A                                                                                                                                                            ;
; wregval_M[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[16]~142                                                  ; N/A                                                                                                                                                            ;
; wregval_M[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[17]~16                                                   ; N/A                                                                                                                                                            ;
; wregval_M[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[17]~16                                                   ; N/A                                                                                                                                                            ;
; wregval_M[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[18]~138                                                  ; N/A                                                                                                                                                            ;
; wregval_M[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[18]~138                                                  ; N/A                                                                                                                                                            ;
; wregval_M[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[19]~134                                                  ; N/A                                                                                                                                                            ;
; wregval_M[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[19]~134                                                  ; N/A                                                                                                                                                            ;
; wregval_M[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[1]~130                                                   ; N/A                                                                                                                                                            ;
; wregval_M[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[1]~130                                                   ; N/A                                                                                                                                                            ;
; wregval_M[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[20]~25                                                   ; N/A                                                                                                                                                            ;
; wregval_M[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[20]~25                                                   ; N/A                                                                                                                                                            ;
; wregval_M[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[21]~126                                                  ; N/A                                                                                                                                                            ;
; wregval_M[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[21]~126                                                  ; N/A                                                                                                                                                            ;
; wregval_M[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[22]~29                                                   ; N/A                                                                                                                                                            ;
; wregval_M[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[22]~29                                                   ; N/A                                                                                                                                                            ;
; wregval_M[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[23]~122                                                  ; N/A                                                                                                                                                            ;
; wregval_M[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[23]~122                                                  ; N/A                                                                                                                                                            ;
; wregval_M[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[24]~33                                                   ; N/A                                                                                                                                                            ;
; wregval_M[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[24]~33                                                   ; N/A                                                                                                                                                            ;
; wregval_M[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[25]~118                                                  ; N/A                                                                                                                                                            ;
; wregval_M[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[25]~118                                                  ; N/A                                                                                                                                                            ;
; wregval_M[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[26]~114                                                  ; N/A                                                                                                                                                            ;
; wregval_M[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[26]~114                                                  ; N/A                                                                                                                                                            ;
; wregval_M[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[27]~110                                                  ; N/A                                                                                                                                                            ;
; wregval_M[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[27]~110                                                  ; N/A                                                                                                                                                            ;
; wregval_M[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[28]~106                                                  ; N/A                                                                                                                                                            ;
; wregval_M[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[28]~106                                                  ; N/A                                                                                                                                                            ;
; wregval_M[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[29]~43                                                   ; N/A                                                                                                                                                            ;
; wregval_M[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[29]~43                                                   ; N/A                                                                                                                                                            ;
; wregval_M[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[2]~102                                                   ; N/A                                                                                                                                                            ;
; wregval_M[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[2]~102                                                   ; N/A                                                                                                                                                            ;
; wregval_M[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[30]~98                                                   ; N/A                                                                                                                                                            ;
; wregval_M[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[30]~98                                                   ; N/A                                                                                                                                                            ;
; wregval_M[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[31]~94                                                   ; N/A                                                                                                                                                            ;
; wregval_M[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[31]~94                                                   ; N/A                                                                                                                                                            ;
; wregval_M[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[3]~90                                                    ; N/A                                                                                                                                                            ;
; wregval_M[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[3]~90                                                    ; N/A                                                                                                                                                            ;
; wregval_M[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[4]~86                                                    ; N/A                                                                                                                                                            ;
; wregval_M[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[4]~86                                                    ; N/A                                                                                                                                                            ;
; wregval_M[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[5]~82                                                    ; N/A                                                                                                                                                            ;
; wregval_M[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[5]~82                                                    ; N/A                                                                                                                                                            ;
; wregval_M[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[6]~78                                                    ; N/A                                                                                                                                                            ;
; wregval_M[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[6]~78                                                    ; N/A                                                                                                                                                            ;
; wregval_M[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[7]~74                                                    ; N/A                                                                                                                                                            ;
; wregval_M[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[7]~74                                                    ; N/A                                                                                                                                                            ;
; wregval_M[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[8]~70                                                    ; N/A                                                                                                                                                            ;
; wregval_M[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[8]~70                                                    ; N/A                                                                                                                                                            ;
; wregval_M[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[9]~66                                                    ; N/A                                                                                                                                                            ;
; wregval_M[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_M[9]~66                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A                                                                                                                                                            ;
+----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun Mar 11 19:42:37 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project_2 -c Project_2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: Pll File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: Pll_0002 File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Pll/Pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sevenseg.v
    Info (12023): Found entity 1: SevenSeg File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/SevenSeg.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file project.v
    Info (12023): Found entity 1: Project File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v Line: 1
    Info (12023): Found entity 2: SXT File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v Line: 300
Warning (10236): Verilog HDL Implicit Net warning at Project.v(111): created implicit net for "off" File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v Line: 111
Info (12127): Elaborating entity "Project" for the top level hierarchy
Warning (10858): Verilog HDL warning at Project.v(94): object imem used but never assigned File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v Line: 94
Warning (10036): Verilog HDL or VHDL warning at Project.v(288): object "aluimm_M" assigned a value but never read File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v Line: 288
Warning (10036): Verilog HDL or VHDL warning at Project.v(288): object "isbranch_M" assigned a value but never read File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v Line: 288
Warning (10036): Verilog HDL or VHDL warning at Project.v(288): object "isjump_M" assigned a value but never read File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v Line: 288
Warning (10036): Verilog HDL or VHDL warning at Project.v(288): object "isnop_M" assigned a value but never read File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v Line: 288
Warning (10036): Verilog HDL or VHDL warning at Project.v(288): object "isjumpR_M" assigned a value but never read File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v Line: 288
Warning (10034): Output port "LEDR" at Project.v(13) has no driver File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v Line: 13
Info (12128): Elaborating entity "Pll" for hierarchy "Pll:myPll" File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v Line: 72
Info (12128): Elaborating entity "Pll_0002" for hierarchy "Pll:myPll|Pll_0002:pll_inst" File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Pll.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Pll/Pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Pll/Pll_0002.v Line: 85
Info (12133): Instantiated megafunction "Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Pll/Pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "60.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "SXT" for hierarchy "SXT:sxt1" File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v Line: 111
Info (12128): Elaborating entity "SevenSeg" for hierarchy "SevenSeg:ss5" File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v Line: 192
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uk84.tdf
    Info (12023): Found entity 1: altsyncram_uk84 File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/altsyncram_uk84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_flc.tdf
    Info (12023): Found entity 1: mux_flc File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/mux_flc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mai.tdf
    Info (12023): Found entity 1: cntr_mai File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/cntr_mai.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf
    Info (12023): Found entity 1: cmpr_g9c File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/cmpr_g9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf
    Info (12023): Found entity 1: cntr_82j File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/cntr_82j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf
    Info (12023): Found entity 1: cntr_29i File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/cntr_29i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/cmpr_d9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.03.11.19:43:18 Progress: Loading sld415d47b4/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/ip/sld415d47b4/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276020): Inferred RAM node "dmem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "regs" is uninferred due to asynchronous read logic File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v Line: 114
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dmem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to Test2.mif
Info (12130): Elaborated megafunction instantiation "altsyncram:dmem_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:dmem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "14"
    Info (12134): Parameter "NUMWORDS_B" = "16384"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "Test2.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_otk1.tdf
    Info (12023): Found entity 1: altsyncram_otk1 File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/altsyncram_otk1.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/decode_5la.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/decode_u0a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/db/mux_2hb.tdf Line: 22
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v Line: 13
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v Line: 13
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v Line: 13
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v Line: 13
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v Line: 13
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v Line: 13
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v Line: 13
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v Line: 13
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v Line: 13
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project_2/Project_2/Project.v Line: 13
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 1024 registers lost all their fanouts during netlist optimizations.
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 261 of its 301 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 40 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5167 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 4895 logic cells
    Info (21064): Implemented 198 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 945 megabytes
    Info: Processing ended: Sun Mar 11 19:43:53 2018
    Info: Elapsed time: 00:01:16
    Info: Total CPU time (on all processors): 00:01:37


