module instruction_memory( //?
	input A, clk,
	output reg RD
);

	reg [31:0] instr_mem [0:10_000];
	
	initial begin
		$readmemh("instrMem.hex",instr_mem);
	end
	
	always @(posedge clk)
		begin
		RD <= instr_mem[A];
		end

endmodule