
OverDrivePedal_SW_LL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001d4c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08001e0c  08001e0c  00011e0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001e2c  08001e2c  00020088  2**0
                  CONTENTS
  4 .ARM          00000000  08001e2c  08001e2c  00020088  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001e2c  08001e2c  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001e2c  08001e2c  00011e2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001e30  08001e30  00011e30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08001e34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000088  08001ebc  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000a8  08001ebc  000200a8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004d36  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001102  00000000  00000000  00024de6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000005e0  00000000  00000000  00025ee8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000528  00000000  00000000  000264c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000b64c  00000000  00000000  000269f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00004837  00000000  00000000  0003203c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0003ac0f  00000000  00000000  00036873  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00071482  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001368  00000000  00000000  00071500  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000088 	.word	0x20000088
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001df4 	.word	0x08001df4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000008c 	.word	0x2000008c
 8000104:	08001df4 	.word	0x08001df4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	0002      	movs	r2, r0
 8000228:	1dfb      	adds	r3, r7, #7
 800022a:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800022c:	1dfb      	adds	r3, r7, #7
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	001a      	movs	r2, r3
 8000232:	231f      	movs	r3, #31
 8000234:	401a      	ands	r2, r3
 8000236:	4b04      	ldr	r3, [pc, #16]	; (8000248 <NVIC_EnableIRQ+0x28>)
 8000238:	2101      	movs	r1, #1
 800023a:	4091      	lsls	r1, r2
 800023c:	000a      	movs	r2, r1
 800023e:	601a      	str	r2, [r3, #0]
}
 8000240:	46c0      	nop			; (mov r8, r8)
 8000242:	46bd      	mov	sp, r7
 8000244:	b002      	add	sp, #8
 8000246:	bd80      	pop	{r7, pc}
 8000248:	e000e100 	.word	0xe000e100

0800024c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800024c:	b590      	push	{r4, r7, lr}
 800024e:	b083      	sub	sp, #12
 8000250:	af00      	add	r7, sp, #0
 8000252:	0002      	movs	r2, r0
 8000254:	6039      	str	r1, [r7, #0]
 8000256:	1dfb      	adds	r3, r7, #7
 8000258:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 800025a:	1dfb      	adds	r3, r7, #7
 800025c:	781b      	ldrb	r3, [r3, #0]
 800025e:	2b7f      	cmp	r3, #127	; 0x7f
 8000260:	d932      	bls.n	80002c8 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000262:	4a2f      	ldr	r2, [pc, #188]	; (8000320 <NVIC_SetPriority+0xd4>)
 8000264:	1dfb      	adds	r3, r7, #7
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	0019      	movs	r1, r3
 800026a:	230f      	movs	r3, #15
 800026c:	400b      	ands	r3, r1
 800026e:	3b08      	subs	r3, #8
 8000270:	089b      	lsrs	r3, r3, #2
 8000272:	3306      	adds	r3, #6
 8000274:	009b      	lsls	r3, r3, #2
 8000276:	18d3      	adds	r3, r2, r3
 8000278:	3304      	adds	r3, #4
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	1dfa      	adds	r2, r7, #7
 800027e:	7812      	ldrb	r2, [r2, #0]
 8000280:	0011      	movs	r1, r2
 8000282:	2203      	movs	r2, #3
 8000284:	400a      	ands	r2, r1
 8000286:	00d2      	lsls	r2, r2, #3
 8000288:	21ff      	movs	r1, #255	; 0xff
 800028a:	4091      	lsls	r1, r2
 800028c:	000a      	movs	r2, r1
 800028e:	43d2      	mvns	r2, r2
 8000290:	401a      	ands	r2, r3
 8000292:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000294:	683b      	ldr	r3, [r7, #0]
 8000296:	019b      	lsls	r3, r3, #6
 8000298:	22ff      	movs	r2, #255	; 0xff
 800029a:	401a      	ands	r2, r3
 800029c:	1dfb      	adds	r3, r7, #7
 800029e:	781b      	ldrb	r3, [r3, #0]
 80002a0:	0018      	movs	r0, r3
 80002a2:	2303      	movs	r3, #3
 80002a4:	4003      	ands	r3, r0
 80002a6:	00db      	lsls	r3, r3, #3
 80002a8:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002aa:	481d      	ldr	r0, [pc, #116]	; (8000320 <NVIC_SetPriority+0xd4>)
 80002ac:	1dfb      	adds	r3, r7, #7
 80002ae:	781b      	ldrb	r3, [r3, #0]
 80002b0:	001c      	movs	r4, r3
 80002b2:	230f      	movs	r3, #15
 80002b4:	4023      	ands	r3, r4
 80002b6:	3b08      	subs	r3, #8
 80002b8:	089b      	lsrs	r3, r3, #2
 80002ba:	430a      	orrs	r2, r1
 80002bc:	3306      	adds	r3, #6
 80002be:	009b      	lsls	r3, r3, #2
 80002c0:	18c3      	adds	r3, r0, r3
 80002c2:	3304      	adds	r3, #4
 80002c4:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80002c6:	e027      	b.n	8000318 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002c8:	4a16      	ldr	r2, [pc, #88]	; (8000324 <NVIC_SetPriority+0xd8>)
 80002ca:	1dfb      	adds	r3, r7, #7
 80002cc:	781b      	ldrb	r3, [r3, #0]
 80002ce:	b25b      	sxtb	r3, r3
 80002d0:	089b      	lsrs	r3, r3, #2
 80002d2:	33c0      	adds	r3, #192	; 0xc0
 80002d4:	009b      	lsls	r3, r3, #2
 80002d6:	589b      	ldr	r3, [r3, r2]
 80002d8:	1dfa      	adds	r2, r7, #7
 80002da:	7812      	ldrb	r2, [r2, #0]
 80002dc:	0011      	movs	r1, r2
 80002de:	2203      	movs	r2, #3
 80002e0:	400a      	ands	r2, r1
 80002e2:	00d2      	lsls	r2, r2, #3
 80002e4:	21ff      	movs	r1, #255	; 0xff
 80002e6:	4091      	lsls	r1, r2
 80002e8:	000a      	movs	r2, r1
 80002ea:	43d2      	mvns	r2, r2
 80002ec:	401a      	ands	r2, r3
 80002ee:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002f0:	683b      	ldr	r3, [r7, #0]
 80002f2:	019b      	lsls	r3, r3, #6
 80002f4:	22ff      	movs	r2, #255	; 0xff
 80002f6:	401a      	ands	r2, r3
 80002f8:	1dfb      	adds	r3, r7, #7
 80002fa:	781b      	ldrb	r3, [r3, #0]
 80002fc:	0018      	movs	r0, r3
 80002fe:	2303      	movs	r3, #3
 8000300:	4003      	ands	r3, r0
 8000302:	00db      	lsls	r3, r3, #3
 8000304:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000306:	4807      	ldr	r0, [pc, #28]	; (8000324 <NVIC_SetPriority+0xd8>)
 8000308:	1dfb      	adds	r3, r7, #7
 800030a:	781b      	ldrb	r3, [r3, #0]
 800030c:	b25b      	sxtb	r3, r3
 800030e:	089b      	lsrs	r3, r3, #2
 8000310:	430a      	orrs	r2, r1
 8000312:	33c0      	adds	r3, #192	; 0xc0
 8000314:	009b      	lsls	r3, r3, #2
 8000316:	501a      	str	r2, [r3, r0]
}
 8000318:	46c0      	nop			; (mov r8, r8)
 800031a:	46bd      	mov	sp, r7
 800031c:	b003      	add	sp, #12
 800031e:	bd90      	pop	{r4, r7, pc}
 8000320:	e000ed00 	.word	0xe000ed00
 8000324:	e000e100 	.word	0xe000e100

08000328 <LL_IOP_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	b084      	sub	sp, #16
 800032c:	af00      	add	r7, sp, #0
 800032e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 8000330:	4b07      	ldr	r3, [pc, #28]	; (8000350 <LL_IOP_GRP1_EnableClock+0x28>)
 8000332:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000334:	4b06      	ldr	r3, [pc, #24]	; (8000350 <LL_IOP_GRP1_EnableClock+0x28>)
 8000336:	687a      	ldr	r2, [r7, #4]
 8000338:	430a      	orrs	r2, r1
 800033a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 800033c:	4b04      	ldr	r3, [pc, #16]	; (8000350 <LL_IOP_GRP1_EnableClock+0x28>)
 800033e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000340:	687a      	ldr	r2, [r7, #4]
 8000342:	4013      	ands	r3, r2
 8000344:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000346:	68fb      	ldr	r3, [r7, #12]
}
 8000348:	46c0      	nop			; (mov r8, r8)
 800034a:	46bd      	mov	sp, r7
 800034c:	b004      	add	sp, #16
 800034e:	bd80      	pop	{r7, pc}
 8000350:	40021000 	.word	0x40021000

08000354 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8000354:	b590      	push	{r4, r7, lr}
 8000356:	b083      	sub	sp, #12
 8000358:	af00      	add	r7, sp, #0
 800035a:	6078      	str	r0, [r7, #4]
 800035c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], SYSCFG_EXTICR1_EXTI0 << (Line >> 16U), Port << (Line >> 16U));
 800035e:	4a0f      	ldr	r2, [pc, #60]	; (800039c <LL_SYSCFG_SetEXTISource+0x48>)
 8000360:	683b      	ldr	r3, [r7, #0]
 8000362:	21ff      	movs	r1, #255	; 0xff
 8000364:	400b      	ands	r3, r1
 8000366:	3302      	adds	r3, #2
 8000368:	009b      	lsls	r3, r3, #2
 800036a:	589b      	ldr	r3, [r3, r2]
 800036c:	683a      	ldr	r2, [r7, #0]
 800036e:	0c12      	lsrs	r2, r2, #16
 8000370:	210f      	movs	r1, #15
 8000372:	4091      	lsls	r1, r2
 8000374:	000a      	movs	r2, r1
 8000376:	43d2      	mvns	r2, r2
 8000378:	401a      	ands	r2, r3
 800037a:	0011      	movs	r1, r2
 800037c:	683b      	ldr	r3, [r7, #0]
 800037e:	0c1b      	lsrs	r3, r3, #16
 8000380:	687a      	ldr	r2, [r7, #4]
 8000382:	409a      	lsls	r2, r3
 8000384:	4805      	ldr	r0, [pc, #20]	; (800039c <LL_SYSCFG_SetEXTISource+0x48>)
 8000386:	683b      	ldr	r3, [r7, #0]
 8000388:	24ff      	movs	r4, #255	; 0xff
 800038a:	4023      	ands	r3, r4
 800038c:	430a      	orrs	r2, r1
 800038e:	3302      	adds	r3, #2
 8000390:	009b      	lsls	r3, r3, #2
 8000392:	501a      	str	r2, [r3, r0]
}
 8000394:	46c0      	nop			; (mov r8, r8)
 8000396:	46bd      	mov	sp, r7
 8000398:	b003      	add	sp, #12
 800039a:	bd90      	pop	{r4, r7, pc}
 800039c:	40010000 	.word	0x40010000

080003a0 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b084      	sub	sp, #16
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	60f8      	str	r0, [r7, #12]
 80003a8:	60b9      	str	r1, [r7, #8]
 80003aa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 80003ac:	68fb      	ldr	r3, [r7, #12]
 80003ae:	6819      	ldr	r1, [r3, #0]
 80003b0:	68bb      	ldr	r3, [r7, #8]
 80003b2:	68ba      	ldr	r2, [r7, #8]
 80003b4:	435a      	muls	r2, r3
 80003b6:	0013      	movs	r3, r2
 80003b8:	005b      	lsls	r3, r3, #1
 80003ba:	189b      	adds	r3, r3, r2
 80003bc:	43db      	mvns	r3, r3
 80003be:	400b      	ands	r3, r1
 80003c0:	001a      	movs	r2, r3
 80003c2:	68bb      	ldr	r3, [r7, #8]
 80003c4:	68b9      	ldr	r1, [r7, #8]
 80003c6:	434b      	muls	r3, r1
 80003c8:	6879      	ldr	r1, [r7, #4]
 80003ca:	434b      	muls	r3, r1
 80003cc:	431a      	orrs	r2, r3
 80003ce:	68fb      	ldr	r3, [r7, #12]
 80003d0:	601a      	str	r2, [r3, #0]
}
 80003d2:	46c0      	nop			; (mov r8, r8)
 80003d4:	46bd      	mov	sp, r7
 80003d6:	b004      	add	sp, #16
 80003d8:	bd80      	pop	{r7, pc}

080003da <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80003da:	b580      	push	{r7, lr}
 80003dc:	b084      	sub	sp, #16
 80003de:	af00      	add	r7, sp, #0
 80003e0:	60f8      	str	r0, [r7, #12]
 80003e2:	60b9      	str	r1, [r7, #8]
 80003e4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 80003e6:	68fb      	ldr	r3, [r7, #12]
 80003e8:	68d9      	ldr	r1, [r3, #12]
 80003ea:	68bb      	ldr	r3, [r7, #8]
 80003ec:	68ba      	ldr	r2, [r7, #8]
 80003ee:	435a      	muls	r2, r3
 80003f0:	0013      	movs	r3, r2
 80003f2:	005b      	lsls	r3, r3, #1
 80003f4:	189b      	adds	r3, r3, r2
 80003f6:	43db      	mvns	r3, r3
 80003f8:	400b      	ands	r3, r1
 80003fa:	001a      	movs	r2, r3
 80003fc:	68bb      	ldr	r3, [r7, #8]
 80003fe:	68b9      	ldr	r1, [r7, #8]
 8000400:	434b      	muls	r3, r1
 8000402:	6879      	ldr	r1, [r7, #4]
 8000404:	434b      	muls	r3, r1
 8000406:	431a      	orrs	r2, r3
 8000408:	68fb      	ldr	r3, [r7, #12]
 800040a:	60da      	str	r2, [r3, #12]
}
 800040c:	46c0      	nop			; (mov r8, r8)
 800040e:	46bd      	mov	sp, r7
 8000410:	b004      	add	sp, #16
 8000412:	bd80      	pop	{r7, pc}

08000414 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	b082      	sub	sp, #8
 8000418:	af00      	add	r7, sp, #0
 800041a:	6078      	str	r0, [r7, #4]
 800041c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	683a      	ldr	r2, [r7, #0]
 8000422:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000424:	46c0      	nop			; (mov r8, r8)
 8000426:	46bd      	mov	sp, r7
 8000428:	b002      	add	sp, #8
 800042a:	bd80      	pop	{r7, pc}

0800042c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800042c:	b590      	push	{r4, r7, lr}
 800042e:	b089      	sub	sp, #36	; 0x24
 8000430:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8000432:	2418      	movs	r4, #24
 8000434:	193b      	adds	r3, r7, r4
 8000436:	0018      	movs	r0, r3
 8000438:	2308      	movs	r3, #8
 800043a:	001a      	movs	r2, r3
 800043c:	2100      	movs	r1, #0
 800043e:	f001 fcd1 	bl	8001de4 <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000442:	003b      	movs	r3, r7
 8000444:	0018      	movs	r0, r3
 8000446:	2318      	movs	r3, #24
 8000448:	001a      	movs	r2, r3
 800044a:	2100      	movs	r1, #0
 800044c:	f001 fcca 	bl	8001de4 <memset>

  /* GPIO Ports Clock Enable */
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOC);
 8000450:	2004      	movs	r0, #4
 8000452:	f7ff ff69 	bl	8000328 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000456:	2001      	movs	r0, #1
 8000458:	f7ff ff66 	bl	8000328 <LL_IOP_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(CLEAN_ENABLE_GPIO_Port, CLEAN_ENABLE_Pin);
 800045c:	2380      	movs	r3, #128	; 0x80
 800045e:	01db      	lsls	r3, r3, #7
 8000460:	4a33      	ldr	r2, [pc, #204]	; (8000530 <MX_GPIO_Init+0x104>)
 8000462:	0019      	movs	r1, r3
 8000464:	0010      	movs	r0, r2
 8000466:	f7ff ffd5 	bl	8000414 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(FX_ENABLE_GPIO_Port, FX_ENABLE_Pin);
 800046a:	2380      	movs	r3, #128	; 0x80
 800046c:	009a      	lsls	r2, r3, #2
 800046e:	23a0      	movs	r3, #160	; 0xa0
 8000470:	05db      	lsls	r3, r3, #23
 8000472:	0011      	movs	r1, r2
 8000474:	0018      	movs	r0, r3
 8000476:	f7ff ffcd 	bl	8000414 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = CLEAN_ENABLE_Pin;
 800047a:	003b      	movs	r3, r7
 800047c:	2280      	movs	r2, #128	; 0x80
 800047e:	01d2      	lsls	r2, r2, #7
 8000480:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000482:	003b      	movs	r3, r7
 8000484:	2201      	movs	r2, #1
 8000486:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000488:	003b      	movs	r3, r7
 800048a:	2200      	movs	r2, #0
 800048c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800048e:	003b      	movs	r3, r7
 8000490:	2200      	movs	r2, #0
 8000492:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000494:	003b      	movs	r3, r7
 8000496:	2201      	movs	r2, #1
 8000498:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(CLEAN_ENABLE_GPIO_Port, &GPIO_InitStruct);
 800049a:	003b      	movs	r3, r7
 800049c:	4a24      	ldr	r2, [pc, #144]	; (8000530 <MX_GPIO_Init+0x104>)
 800049e:	0019      	movs	r1, r3
 80004a0:	0010      	movs	r0, r2
 80004a2:	f001 f9a4 	bl	80017ee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = FX_ENABLE_Pin;
 80004a6:	003b      	movs	r3, r7
 80004a8:	2280      	movs	r2, #128	; 0x80
 80004aa:	0092      	lsls	r2, r2, #2
 80004ac:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80004ae:	003b      	movs	r3, r7
 80004b0:	2201      	movs	r2, #1
 80004b2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80004b4:	003b      	movs	r3, r7
 80004b6:	2200      	movs	r2, #0
 80004b8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80004ba:	003b      	movs	r3, r7
 80004bc:	2200      	movs	r2, #0
 80004be:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80004c0:	003b      	movs	r3, r7
 80004c2:	2201      	movs	r2, #1
 80004c4:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(FX_ENABLE_GPIO_Port, &GPIO_InitStruct);
 80004c6:	003a      	movs	r2, r7
 80004c8:	23a0      	movs	r3, #160	; 0xa0
 80004ca:	05db      	lsls	r3, r3, #23
 80004cc:	0011      	movs	r1, r2
 80004ce:	0018      	movs	r0, r3
 80004d0:	f001 f98d 	bl	80017ee <LL_GPIO_Init>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTA, LL_SYSCFG_EXTI_LINE4);
 80004d4:	2101      	movs	r1, #1
 80004d6:	2000      	movs	r0, #0
 80004d8:	f7ff ff3c 	bl	8000354 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_GPIO_SetPinPull(GPIO_EXTI4_BYPASS_GPIO_Port, GPIO_EXTI4_BYPASS_Pin, LL_GPIO_PULL_UP);
 80004dc:	23a0      	movs	r3, #160	; 0xa0
 80004de:	05db      	lsls	r3, r3, #23
 80004e0:	2201      	movs	r2, #1
 80004e2:	2110      	movs	r1, #16
 80004e4:	0018      	movs	r0, r3
 80004e6:	f7ff ff78 	bl	80003da <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(GPIO_EXTI4_BYPASS_GPIO_Port, GPIO_EXTI4_BYPASS_Pin, LL_GPIO_MODE_INPUT);
 80004ea:	23a0      	movs	r3, #160	; 0xa0
 80004ec:	05db      	lsls	r3, r3, #23
 80004ee:	2200      	movs	r2, #0
 80004f0:	2110      	movs	r1, #16
 80004f2:	0018      	movs	r0, r3
 80004f4:	f7ff ff54 	bl	80003a0 <LL_GPIO_SetPinMode>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_4;
 80004f8:	0021      	movs	r1, r4
 80004fa:	187b      	adds	r3, r7, r1
 80004fc:	2210      	movs	r2, #16
 80004fe:	601a      	str	r2, [r3, #0]
  EXTI_InitStruct.LineCommand = ENABLE;
 8000500:	187b      	adds	r3, r7, r1
 8000502:	2201      	movs	r2, #1
 8000504:	711a      	strb	r2, [r3, #4]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000506:	187b      	adds	r3, r7, r1
 8000508:	2200      	movs	r2, #0
 800050a:	715a      	strb	r2, [r3, #5]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 800050c:	187b      	adds	r3, r7, r1
 800050e:	2202      	movs	r2, #2
 8000510:	719a      	strb	r2, [r3, #6]
  LL_EXTI_Init(&EXTI_InitStruct);
 8000512:	187b      	adds	r3, r7, r1
 8000514:	0018      	movs	r0, r3
 8000516:	f001 f827 	bl	8001568 <LL_EXTI_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI4_15_IRQn, 0);
 800051a:	2100      	movs	r1, #0
 800051c:	2007      	movs	r0, #7
 800051e:	f7ff fe95 	bl	800024c <NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000522:	2007      	movs	r0, #7
 8000524:	f7ff fe7c 	bl	8000220 <NVIC_EnableIRQ>

}
 8000528:	46c0      	nop			; (mov r8, r8)
 800052a:	46bd      	mov	sp, r7
 800052c:	b009      	add	sp, #36	; 0x24
 800052e:	bd90      	pop	{r4, r7, pc}
 8000530:	50000800 	.word	0x50000800

08000534 <ledprogram_symcontfade>:
uint8_t pwm_dir_forward = 1;


// Symmetrical PWM by lookup table
void ledprogram_symcontfade()
{
 8000534:	b580      	push	{r7, lr}
 8000536:	af00      	add	r7, sp, #0

	  if(pwm_dir_forward)
 8000538:	4b1c      	ldr	r3, [pc, #112]	; (80005ac <ledprogram_symcontfade+0x78>)
 800053a:	781b      	ldrb	r3, [r3, #0]
 800053c:	2b00      	cmp	r3, #0
 800053e:	d006      	beq.n	800054e <ledprogram_symcontfade+0x1a>
		  pwm_bit_pos++;
 8000540:	4b1b      	ldr	r3, [pc, #108]	; (80005b0 <ledprogram_symcontfade+0x7c>)
 8000542:	781b      	ldrb	r3, [r3, #0]
 8000544:	3301      	adds	r3, #1
 8000546:	b2da      	uxtb	r2, r3
 8000548:	4b19      	ldr	r3, [pc, #100]	; (80005b0 <ledprogram_symcontfade+0x7c>)
 800054a:	701a      	strb	r2, [r3, #0]
 800054c:	e005      	b.n	800055a <ledprogram_symcontfade+0x26>
	  else
		  pwm_bit_pos--;
 800054e:	4b18      	ldr	r3, [pc, #96]	; (80005b0 <ledprogram_symcontfade+0x7c>)
 8000550:	781b      	ldrb	r3, [r3, #0]
 8000552:	3b01      	subs	r3, #1
 8000554:	b2da      	uxtb	r2, r3
 8000556:	4b16      	ldr	r3, [pc, #88]	; (80005b0 <ledprogram_symcontfade+0x7c>)
 8000558:	701a      	strb	r2, [r3, #0]



	  // change direction at sequence limits
	  if(pwm_bit_pos >= ((FADE_LOG_SEQ_DATA_SIZE)-1))
 800055a:	4b15      	ldr	r3, [pc, #84]	; (80005b0 <ledprogram_symcontfade+0x7c>)
 800055c:	781b      	ldrb	r3, [r3, #0]
 800055e:	2b3e      	cmp	r3, #62	; 0x3e
 8000560:	d908      	bls.n	8000574 <ledprogram_symcontfade+0x40>
	  {
		  //pwm_bit_pos = FADE_LOG_SEQ_DATA_SIZE/5;
		  pwm_dir_forward = 0;
 8000562:	4b12      	ldr	r3, [pc, #72]	; (80005ac <ledprogram_symcontfade+0x78>)
 8000564:	2200      	movs	r2, #0
 8000566:	701a      	strb	r2, [r3, #0]
		  pwm_bit_pos--;
 8000568:	4b11      	ldr	r3, [pc, #68]	; (80005b0 <ledprogram_symcontfade+0x7c>)
 800056a:	781b      	ldrb	r3, [r3, #0]
 800056c:	3b01      	subs	r3, #1
 800056e:	b2da      	uxtb	r2, r3
 8000570:	4b0f      	ldr	r3, [pc, #60]	; (80005b0 <ledprogram_symcontfade+0x7c>)
 8000572:	701a      	strb	r2, [r3, #0]
	  }
	  if(pwm_bit_pos < 1)
 8000574:	4b0e      	ldr	r3, [pc, #56]	; (80005b0 <ledprogram_symcontfade+0x7c>)
 8000576:	781b      	ldrb	r3, [r3, #0]
 8000578:	2b00      	cmp	r3, #0
 800057a:	d102      	bne.n	8000582 <ledprogram_symcontfade+0x4e>
	  {
		  pwm_dir_forward = 1;
 800057c:	4b0b      	ldr	r3, [pc, #44]	; (80005ac <ledprogram_symcontfade+0x78>)
 800057e:	2201      	movs	r2, #1
 8000580:	701a      	strb	r2, [r3, #0]
	  }



	  TIM2->CCR1 = fade_log_seq_data_table[pwm_bit_pos];
 8000582:	4b0b      	ldr	r3, [pc, #44]	; (80005b0 <ledprogram_symcontfade+0x7c>)
 8000584:	781b      	ldrb	r3, [r3, #0]
 8000586:	001a      	movs	r2, r3
 8000588:	4b0a      	ldr	r3, [pc, #40]	; (80005b4 <ledprogram_symcontfade+0x80>)
 800058a:	0052      	lsls	r2, r2, #1
 800058c:	5ad2      	ldrh	r2, [r2, r3]
 800058e:	2380      	movs	r3, #128	; 0x80
 8000590:	05db      	lsls	r3, r3, #23
 8000592:	635a      	str	r2, [r3, #52]	; 0x34
	  TIM2->CCR2 = fade_log_seq_data_table[pwm_bit_pos];
 8000594:	4b06      	ldr	r3, [pc, #24]	; (80005b0 <ledprogram_symcontfade+0x7c>)
 8000596:	781b      	ldrb	r3, [r3, #0]
 8000598:	001a      	movs	r2, r3
 800059a:	4b06      	ldr	r3, [pc, #24]	; (80005b4 <ledprogram_symcontfade+0x80>)
 800059c:	0052      	lsls	r2, r2, #1
 800059e:	5ad2      	ldrh	r2, [r2, r3]
 80005a0:	2380      	movs	r3, #128	; 0x80
 80005a2:	05db      	lsls	r3, r3, #23
 80005a4:	639a      	str	r2, [r3, #56]	; 0x38

}
 80005a6:	46c0      	nop			; (mov r8, r8)
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	20000080 	.word	0x20000080
 80005b0:	200000a4 	.word	0x200000a4
 80005b4:	20000000 	.word	0x20000000

080005b8 <ledprogram_resetall>:
		  pwm_bit_pos = 0;
}

// reset duty cycles to  0%
void ledprogram_resetall()
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0
	pwm_bit_pos = 0;
 80005bc:	4b06      	ldr	r3, [pc, #24]	; (80005d8 <ledprogram_resetall+0x20>)
 80005be:	2200      	movs	r2, #0
 80005c0:	701a      	strb	r2, [r3, #0]
	  TIM2->CCR1 = 0;
 80005c2:	2380      	movs	r3, #128	; 0x80
 80005c4:	05db      	lsls	r3, r3, #23
 80005c6:	2200      	movs	r2, #0
 80005c8:	635a      	str	r2, [r3, #52]	; 0x34
	  TIM2->CCR2 = 0;
 80005ca:	2380      	movs	r3, #128	; 0x80
 80005cc:	05db      	lsls	r3, r3, #23
 80005ce:	2200      	movs	r2, #0
 80005d0:	639a      	str	r2, [r3, #56]	; 0x38
}
 80005d2:	46c0      	nop			; (mov r8, r8)
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	200000a4 	.word	0x200000a4

080005dc <NVIC_EnableIRQ>:
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	0002      	movs	r2, r0
 80005e4:	1dfb      	adds	r3, r7, #7
 80005e6:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80005e8:	1dfb      	adds	r3, r7, #7
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	001a      	movs	r2, r3
 80005ee:	231f      	movs	r3, #31
 80005f0:	401a      	ands	r2, r3
 80005f2:	4b04      	ldr	r3, [pc, #16]	; (8000604 <NVIC_EnableIRQ+0x28>)
 80005f4:	2101      	movs	r1, #1
 80005f6:	4091      	lsls	r1, r2
 80005f8:	000a      	movs	r2, r1
 80005fa:	601a      	str	r2, [r3, #0]
}
 80005fc:	46c0      	nop			; (mov r8, r8)
 80005fe:	46bd      	mov	sp, r7
 8000600:	b002      	add	sp, #8
 8000602:	bd80      	pop	{r7, pc}
 8000604:	e000e100 	.word	0xe000e100

08000608 <NVIC_SetPriority>:
{
 8000608:	b590      	push	{r4, r7, lr}
 800060a:	b083      	sub	sp, #12
 800060c:	af00      	add	r7, sp, #0
 800060e:	0002      	movs	r2, r0
 8000610:	6039      	str	r1, [r7, #0]
 8000612:	1dfb      	adds	r3, r7, #7
 8000614:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8000616:	1dfb      	adds	r3, r7, #7
 8000618:	781b      	ldrb	r3, [r3, #0]
 800061a:	2b7f      	cmp	r3, #127	; 0x7f
 800061c:	d932      	bls.n	8000684 <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800061e:	4a2f      	ldr	r2, [pc, #188]	; (80006dc <NVIC_SetPriority+0xd4>)
 8000620:	1dfb      	adds	r3, r7, #7
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	0019      	movs	r1, r3
 8000626:	230f      	movs	r3, #15
 8000628:	400b      	ands	r3, r1
 800062a:	3b08      	subs	r3, #8
 800062c:	089b      	lsrs	r3, r3, #2
 800062e:	3306      	adds	r3, #6
 8000630:	009b      	lsls	r3, r3, #2
 8000632:	18d3      	adds	r3, r2, r3
 8000634:	3304      	adds	r3, #4
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	1dfa      	adds	r2, r7, #7
 800063a:	7812      	ldrb	r2, [r2, #0]
 800063c:	0011      	movs	r1, r2
 800063e:	2203      	movs	r2, #3
 8000640:	400a      	ands	r2, r1
 8000642:	00d2      	lsls	r2, r2, #3
 8000644:	21ff      	movs	r1, #255	; 0xff
 8000646:	4091      	lsls	r1, r2
 8000648:	000a      	movs	r2, r1
 800064a:	43d2      	mvns	r2, r2
 800064c:	401a      	ands	r2, r3
 800064e:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000650:	683b      	ldr	r3, [r7, #0]
 8000652:	019b      	lsls	r3, r3, #6
 8000654:	22ff      	movs	r2, #255	; 0xff
 8000656:	401a      	ands	r2, r3
 8000658:	1dfb      	adds	r3, r7, #7
 800065a:	781b      	ldrb	r3, [r3, #0]
 800065c:	0018      	movs	r0, r3
 800065e:	2303      	movs	r3, #3
 8000660:	4003      	ands	r3, r0
 8000662:	00db      	lsls	r3, r3, #3
 8000664:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000666:	481d      	ldr	r0, [pc, #116]	; (80006dc <NVIC_SetPriority+0xd4>)
 8000668:	1dfb      	adds	r3, r7, #7
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	001c      	movs	r4, r3
 800066e:	230f      	movs	r3, #15
 8000670:	4023      	ands	r3, r4
 8000672:	3b08      	subs	r3, #8
 8000674:	089b      	lsrs	r3, r3, #2
 8000676:	430a      	orrs	r2, r1
 8000678:	3306      	adds	r3, #6
 800067a:	009b      	lsls	r3, r3, #2
 800067c:	18c3      	adds	r3, r0, r3
 800067e:	3304      	adds	r3, #4
 8000680:	601a      	str	r2, [r3, #0]
}
 8000682:	e027      	b.n	80006d4 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000684:	4a16      	ldr	r2, [pc, #88]	; (80006e0 <NVIC_SetPriority+0xd8>)
 8000686:	1dfb      	adds	r3, r7, #7
 8000688:	781b      	ldrb	r3, [r3, #0]
 800068a:	b25b      	sxtb	r3, r3
 800068c:	089b      	lsrs	r3, r3, #2
 800068e:	33c0      	adds	r3, #192	; 0xc0
 8000690:	009b      	lsls	r3, r3, #2
 8000692:	589b      	ldr	r3, [r3, r2]
 8000694:	1dfa      	adds	r2, r7, #7
 8000696:	7812      	ldrb	r2, [r2, #0]
 8000698:	0011      	movs	r1, r2
 800069a:	2203      	movs	r2, #3
 800069c:	400a      	ands	r2, r1
 800069e:	00d2      	lsls	r2, r2, #3
 80006a0:	21ff      	movs	r1, #255	; 0xff
 80006a2:	4091      	lsls	r1, r2
 80006a4:	000a      	movs	r2, r1
 80006a6:	43d2      	mvns	r2, r2
 80006a8:	401a      	ands	r2, r3
 80006aa:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80006ac:	683b      	ldr	r3, [r7, #0]
 80006ae:	019b      	lsls	r3, r3, #6
 80006b0:	22ff      	movs	r2, #255	; 0xff
 80006b2:	401a      	ands	r2, r3
 80006b4:	1dfb      	adds	r3, r7, #7
 80006b6:	781b      	ldrb	r3, [r3, #0]
 80006b8:	0018      	movs	r0, r3
 80006ba:	2303      	movs	r3, #3
 80006bc:	4003      	ands	r3, r0
 80006be:	00db      	lsls	r3, r3, #3
 80006c0:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006c2:	4807      	ldr	r0, [pc, #28]	; (80006e0 <NVIC_SetPriority+0xd8>)
 80006c4:	1dfb      	adds	r3, r7, #7
 80006c6:	781b      	ldrb	r3, [r3, #0]
 80006c8:	b25b      	sxtb	r3, r3
 80006ca:	089b      	lsrs	r3, r3, #2
 80006cc:	430a      	orrs	r2, r1
 80006ce:	33c0      	adds	r3, #192	; 0xc0
 80006d0:	009b      	lsls	r3, r3, #2
 80006d2:	501a      	str	r2, [r3, r0]
}
 80006d4:	46c0      	nop			; (mov r8, r8)
 80006d6:	46bd      	mov	sp, r7
 80006d8:	b003      	add	sp, #12
 80006da:	bd90      	pop	{r4, r7, pc}
 80006dc:	e000ed00 	.word	0xe000ed00
 80006e0:	e000e100 	.word	0xe000e100

080006e4 <LL_LPTIM_SetUpdateMode>:
  *         @arg @ref LL_LPTIM_UPDATE_MODE_IMMEDIATE
  *         @arg @ref LL_LPTIM_UPDATE_MODE_ENDOFPERIOD
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetUpdateMode(LPTIM_TypeDef *LPTIMx, uint32_t UpdateMode)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b082      	sub	sp, #8
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
 80006ec:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_PRELOAD, UpdateMode);
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	68db      	ldr	r3, [r3, #12]
 80006f2:	4a05      	ldr	r2, [pc, #20]	; (8000708 <LL_LPTIM_SetUpdateMode+0x24>)
 80006f4:	401a      	ands	r2, r3
 80006f6:	683b      	ldr	r3, [r7, #0]
 80006f8:	431a      	orrs	r2, r3
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	60da      	str	r2, [r3, #12]
}
 80006fe:	46c0      	nop			; (mov r8, r8)
 8000700:	46bd      	mov	sp, r7
 8000702:	b002      	add	sp, #8
 8000704:	bd80      	pop	{r7, pc}
 8000706:	46c0      	nop			; (mov r8, r8)
 8000708:	ffbfffff 	.word	0xffbfffff

0800070c <LL_LPTIM_SetCounterMode>:
  *         @arg @ref LL_LPTIM_COUNTER_MODE_INTERNAL
  *         @arg @ref LL_LPTIM_COUNTER_MODE_EXTERNAL
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetCounterMode(LPTIM_TypeDef *LPTIMx, uint32_t CounterMode)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b082      	sub	sp, #8
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
 8000714:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_COUNTMODE, CounterMode);
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	68db      	ldr	r3, [r3, #12]
 800071a:	4a05      	ldr	r2, [pc, #20]	; (8000730 <LL_LPTIM_SetCounterMode+0x24>)
 800071c:	401a      	ands	r2, r3
 800071e:	683b      	ldr	r3, [r7, #0]
 8000720:	431a      	orrs	r2, r3
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	60da      	str	r2, [r3, #12]
}
 8000726:	46c0      	nop			; (mov r8, r8)
 8000728:	46bd      	mov	sp, r7
 800072a:	b002      	add	sp, #8
 800072c:	bd80      	pop	{r7, pc}
 800072e:	46c0      	nop			; (mov r8, r8)
 8000730:	ff7fffff 	.word	0xff7fffff

08000734 <LL_LPTIM_SetPolarity>:
  *         @arg @ref LL_LPTIM_OUTPUT_POLARITY_REGULAR
  *         @arg @ref LL_LPTIM_OUTPUT_POLARITY_INVERSE
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetPolarity(LPTIM_TypeDef *LPTIMx, uint32_t Polarity)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
 800073c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_WAVPOL, Polarity);
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	68db      	ldr	r3, [r3, #12]
 8000742:	4a05      	ldr	r2, [pc, #20]	; (8000758 <LL_LPTIM_SetPolarity+0x24>)
 8000744:	401a      	ands	r2, r3
 8000746:	683b      	ldr	r3, [r7, #0]
 8000748:	431a      	orrs	r2, r3
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	60da      	str	r2, [r3, #12]
}
 800074e:	46c0      	nop			; (mov r8, r8)
 8000750:	46bd      	mov	sp, r7
 8000752:	b002      	add	sp, #8
 8000754:	bd80      	pop	{r7, pc}
 8000756:	46c0      	nop			; (mov r8, r8)
 8000758:	ffdfffff 	.word	0xffdfffff

0800075c <LL_LPTIM_SetPrescaler>:
  *         @arg @ref LL_LPTIM_PRESCALER_DIV64
  *         @arg @ref LL_LPTIM_PRESCALER_DIV128
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetPrescaler(LPTIM_TypeDef *LPTIMx, uint32_t Prescaler)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
 8000764:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_PRESC, Prescaler);
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	68db      	ldr	r3, [r3, #12]
 800076a:	4a05      	ldr	r2, [pc, #20]	; (8000780 <LL_LPTIM_SetPrescaler+0x24>)
 800076c:	401a      	ands	r2, r3
 800076e:	683b      	ldr	r3, [r7, #0]
 8000770:	431a      	orrs	r2, r3
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	60da      	str	r2, [r3, #12]
}
 8000776:	46c0      	nop			; (mov r8, r8)
 8000778:	46bd      	mov	sp, r7
 800077a:	b002      	add	sp, #8
 800077c:	bd80      	pop	{r7, pc}
 800077e:	46c0      	nop			; (mov r8, r8)
 8000780:	fffff1ff 	.word	0xfffff1ff

08000784 <LL_LPTIM_TrigSw>:
  * @rmtoll CFGR         TRIGEN        LL_LPTIM_TrigSw
  * @param  LPTIMx Low-Power Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_TrigSw(LPTIM_TypeDef *LPTIMx)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b082      	sub	sp, #8
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(LPTIMx->CFGR, LPTIM_CFGR_TRIGEN);
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	68db      	ldr	r3, [r3, #12]
 8000790:	4a03      	ldr	r2, [pc, #12]	; (80007a0 <LL_LPTIM_TrigSw+0x1c>)
 8000792:	401a      	ands	r2, r3
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	60da      	str	r2, [r3, #12]
}
 8000798:	46c0      	nop			; (mov r8, r8)
 800079a:	46bd      	mov	sp, r7
 800079c:	b002      	add	sp, #8
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	fff9ffff 	.word	0xfff9ffff

080007a4 <LL_LPTIM_SetClockSource>:
  *         @arg @ref LL_LPTIM_CLK_SOURCE_INTERNAL
  *         @arg @ref LL_LPTIM_CLK_SOURCE_EXTERNAL
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetClockSource(LPTIM_TypeDef *LPTIMx, uint32_t ClockSource)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
 80007ac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_CKSEL, ClockSource);
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	68db      	ldr	r3, [r3, #12]
 80007b2:	2201      	movs	r2, #1
 80007b4:	4393      	bics	r3, r2
 80007b6:	001a      	movs	r2, r3
 80007b8:	683b      	ldr	r3, [r7, #0]
 80007ba:	431a      	orrs	r2, r3
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	60da      	str	r2, [r3, #12]
}
 80007c0:	46c0      	nop			; (mov r8, r8)
 80007c2:	46bd      	mov	sp, r7
 80007c4:	b002      	add	sp, #8
 80007c6:	bd80      	pop	{r7, pc}

080007c8 <LL_APB1_GRP1_EnableClock>:
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b084      	sub	sp, #16
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80007d0:	4b07      	ldr	r3, [pc, #28]	; (80007f0 <LL_APB1_GRP1_EnableClock+0x28>)
 80007d2:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80007d4:	4b06      	ldr	r3, [pc, #24]	; (80007f0 <LL_APB1_GRP1_EnableClock+0x28>)
 80007d6:	687a      	ldr	r2, [r7, #4]
 80007d8:	430a      	orrs	r2, r1
 80007da:	639a      	str	r2, [r3, #56]	; 0x38
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80007dc:	4b04      	ldr	r3, [pc, #16]	; (80007f0 <LL_APB1_GRP1_EnableClock+0x28>)
 80007de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80007e0:	687a      	ldr	r2, [r7, #4]
 80007e2:	4013      	ands	r3, r2
 80007e4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80007e6:	68fb      	ldr	r3, [r7, #12]
}
 80007e8:	46c0      	nop			; (mov r8, r8)
 80007ea:	46bd      	mov	sp, r7
 80007ec:	b004      	add	sp, #16
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	40021000 	.word	0x40021000

080007f4 <MX_LPTIM1_Init>:

/* USER CODE END 0 */

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_LPTIM1);
 80007f8:	2380      	movs	r3, #128	; 0x80
 80007fa:	061b      	lsls	r3, r3, #24
 80007fc:	0018      	movs	r0, r3
 80007fe:	f7ff ffe3 	bl	80007c8 <LL_APB1_GRP1_EnableClock>

  /* LPTIM1 interrupt Init */
  NVIC_SetPriority(LPTIM1_IRQn, 0);
 8000802:	2100      	movs	r1, #0
 8000804:	200d      	movs	r0, #13
 8000806:	f7ff feff 	bl	8000608 <NVIC_SetPriority>
  NVIC_EnableIRQ(LPTIM1_IRQn);
 800080a:	200d      	movs	r0, #13
 800080c:	f7ff fee6 	bl	80005dc <NVIC_EnableIRQ>

  LL_LPTIM_SetClockSource(LPTIM1, LL_LPTIM_CLK_SOURCE_INTERNAL);
 8000810:	4b10      	ldr	r3, [pc, #64]	; (8000854 <MX_LPTIM1_Init+0x60>)
 8000812:	2100      	movs	r1, #0
 8000814:	0018      	movs	r0, r3
 8000816:	f7ff ffc5 	bl	80007a4 <LL_LPTIM_SetClockSource>
  LL_LPTIM_SetPrescaler(LPTIM1, LL_LPTIM_PRESCALER_DIV128);
 800081a:	23e0      	movs	r3, #224	; 0xe0
 800081c:	011b      	lsls	r3, r3, #4
 800081e:	4a0d      	ldr	r2, [pc, #52]	; (8000854 <MX_LPTIM1_Init+0x60>)
 8000820:	0019      	movs	r1, r3
 8000822:	0010      	movs	r0, r2
 8000824:	f7ff ff9a 	bl	800075c <LL_LPTIM_SetPrescaler>
  LL_LPTIM_SetPolarity(LPTIM1, LL_LPTIM_OUTPUT_POLARITY_REGULAR);
 8000828:	4b0a      	ldr	r3, [pc, #40]	; (8000854 <MX_LPTIM1_Init+0x60>)
 800082a:	2100      	movs	r1, #0
 800082c:	0018      	movs	r0, r3
 800082e:	f7ff ff81 	bl	8000734 <LL_LPTIM_SetPolarity>
  LL_LPTIM_SetUpdateMode(LPTIM1, LL_LPTIM_UPDATE_MODE_IMMEDIATE);
 8000832:	4b08      	ldr	r3, [pc, #32]	; (8000854 <MX_LPTIM1_Init+0x60>)
 8000834:	2100      	movs	r1, #0
 8000836:	0018      	movs	r0, r3
 8000838:	f7ff ff54 	bl	80006e4 <LL_LPTIM_SetUpdateMode>
  LL_LPTIM_SetCounterMode(LPTIM1, LL_LPTIM_COUNTER_MODE_INTERNAL);
 800083c:	4b05      	ldr	r3, [pc, #20]	; (8000854 <MX_LPTIM1_Init+0x60>)
 800083e:	2100      	movs	r1, #0
 8000840:	0018      	movs	r0, r3
 8000842:	f7ff ff63 	bl	800070c <LL_LPTIM_SetCounterMode>
  LL_LPTIM_TrigSw(LPTIM1);
 8000846:	4b03      	ldr	r3, [pc, #12]	; (8000854 <MX_LPTIM1_Init+0x60>)
 8000848:	0018      	movs	r0, r3
 800084a:	f7ff ff9b 	bl	8000784 <LL_LPTIM_TrigSw>

}
 800084e:	46c0      	nop			; (mov r8, r8)
 8000850:	46bd      	mov	sp, r7
 8000852:	bd80      	pop	{r7, pc}
 8000854:	40007c00 	.word	0x40007c00

08000858 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800085c:	4b04      	ldr	r3, [pc, #16]	; (8000870 <LL_RCC_HSI_Enable+0x18>)
 800085e:	681a      	ldr	r2, [r3, #0]
 8000860:	4b03      	ldr	r3, [pc, #12]	; (8000870 <LL_RCC_HSI_Enable+0x18>)
 8000862:	2101      	movs	r1, #1
 8000864:	430a      	orrs	r2, r1
 8000866:	601a      	str	r2, [r3, #0]
}
 8000868:	46c0      	nop			; (mov r8, r8)
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	46c0      	nop			; (mov r8, r8)
 8000870:	40021000 	.word	0x40021000

08000874 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8000878:	4b05      	ldr	r3, [pc, #20]	; (8000890 <LL_RCC_HSI_IsReady+0x1c>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	2204      	movs	r2, #4
 800087e:	4013      	ands	r3, r2
 8000880:	2b04      	cmp	r3, #4
 8000882:	d101      	bne.n	8000888 <LL_RCC_HSI_IsReady+0x14>
 8000884:	2301      	movs	r3, #1
 8000886:	e000      	b.n	800088a <LL_RCC_HSI_IsReady+0x16>
 8000888:	2300      	movs	r3, #0
}
 800088a:	0018      	movs	r0, r3
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	40021000 	.word	0x40021000

08000894 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b082      	sub	sp, #8
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800089c:	4b06      	ldr	r3, [pc, #24]	; (80008b8 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 800089e:	685b      	ldr	r3, [r3, #4]
 80008a0:	4a06      	ldr	r2, [pc, #24]	; (80008bc <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80008a2:	4013      	ands	r3, r2
 80008a4:	0019      	movs	r1, r3
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	021a      	lsls	r2, r3, #8
 80008aa:	4b03      	ldr	r3, [pc, #12]	; (80008b8 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 80008ac:	430a      	orrs	r2, r1
 80008ae:	605a      	str	r2, [r3, #4]
}
 80008b0:	46c0      	nop			; (mov r8, r8)
 80008b2:	46bd      	mov	sp, r7
 80008b4:	b002      	add	sp, #8
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	40021000 	.word	0x40021000
 80008bc:	ffffe0ff 	.word	0xffffe0ff

080008c0 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b082      	sub	sp, #8
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80008c8:	4b06      	ldr	r3, [pc, #24]	; (80008e4 <LL_RCC_SetSysClkSource+0x24>)
 80008ca:	68db      	ldr	r3, [r3, #12]
 80008cc:	2203      	movs	r2, #3
 80008ce:	4393      	bics	r3, r2
 80008d0:	0019      	movs	r1, r3
 80008d2:	4b04      	ldr	r3, [pc, #16]	; (80008e4 <LL_RCC_SetSysClkSource+0x24>)
 80008d4:	687a      	ldr	r2, [r7, #4]
 80008d6:	430a      	orrs	r2, r1
 80008d8:	60da      	str	r2, [r3, #12]
}
 80008da:	46c0      	nop			; (mov r8, r8)
 80008dc:	46bd      	mov	sp, r7
 80008de:	b002      	add	sp, #8
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	46c0      	nop			; (mov r8, r8)
 80008e4:	40021000 	.word	0x40021000

080008e8 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80008ec:	4b03      	ldr	r3, [pc, #12]	; (80008fc <LL_RCC_GetSysClkSource+0x14>)
 80008ee:	68db      	ldr	r3, [r3, #12]
 80008f0:	220c      	movs	r2, #12
 80008f2:	4013      	ands	r3, r2
}
 80008f4:	0018      	movs	r0, r3
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	46c0      	nop			; (mov r8, r8)
 80008fc:	40021000 	.word	0x40021000

08000900 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000908:	4b06      	ldr	r3, [pc, #24]	; (8000924 <LL_RCC_SetAHBPrescaler+0x24>)
 800090a:	68db      	ldr	r3, [r3, #12]
 800090c:	22f0      	movs	r2, #240	; 0xf0
 800090e:	4393      	bics	r3, r2
 8000910:	0019      	movs	r1, r3
 8000912:	4b04      	ldr	r3, [pc, #16]	; (8000924 <LL_RCC_SetAHBPrescaler+0x24>)
 8000914:	687a      	ldr	r2, [r7, #4]
 8000916:	430a      	orrs	r2, r1
 8000918:	60da      	str	r2, [r3, #12]
}
 800091a:	46c0      	nop			; (mov r8, r8)
 800091c:	46bd      	mov	sp, r7
 800091e:	b002      	add	sp, #8
 8000920:	bd80      	pop	{r7, pc}
 8000922:	46c0      	nop			; (mov r8, r8)
 8000924:	40021000 	.word	0x40021000

08000928 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000930:	4b06      	ldr	r3, [pc, #24]	; (800094c <LL_RCC_SetAPB1Prescaler+0x24>)
 8000932:	68db      	ldr	r3, [r3, #12]
 8000934:	4a06      	ldr	r2, [pc, #24]	; (8000950 <LL_RCC_SetAPB1Prescaler+0x28>)
 8000936:	4013      	ands	r3, r2
 8000938:	0019      	movs	r1, r3
 800093a:	4b04      	ldr	r3, [pc, #16]	; (800094c <LL_RCC_SetAPB1Prescaler+0x24>)
 800093c:	687a      	ldr	r2, [r7, #4]
 800093e:	430a      	orrs	r2, r1
 8000940:	60da      	str	r2, [r3, #12]
}
 8000942:	46c0      	nop			; (mov r8, r8)
 8000944:	46bd      	mov	sp, r7
 8000946:	b002      	add	sp, #8
 8000948:	bd80      	pop	{r7, pc}
 800094a:	46c0      	nop			; (mov r8, r8)
 800094c:	40021000 	.word	0x40021000
 8000950:	fffff8ff 	.word	0xfffff8ff

08000954 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800095c:	4b06      	ldr	r3, [pc, #24]	; (8000978 <LL_RCC_SetAPB2Prescaler+0x24>)
 800095e:	68db      	ldr	r3, [r3, #12]
 8000960:	4a06      	ldr	r2, [pc, #24]	; (800097c <LL_RCC_SetAPB2Prescaler+0x28>)
 8000962:	4013      	ands	r3, r2
 8000964:	0019      	movs	r1, r3
 8000966:	4b04      	ldr	r3, [pc, #16]	; (8000978 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000968:	687a      	ldr	r2, [r7, #4]
 800096a:	430a      	orrs	r2, r1
 800096c:	60da      	str	r2, [r3, #12]
}
 800096e:	46c0      	nop			; (mov r8, r8)
 8000970:	46bd      	mov	sp, r7
 8000972:	b002      	add	sp, #8
 8000974:	bd80      	pop	{r7, pc}
 8000976:	46c0      	nop			; (mov r8, r8)
 8000978:	40021000 	.word	0x40021000
 800097c:	ffffc7ff 	.word	0xffffc7ff

08000980 <LL_RCC_SetLPTIMClockSource>:
  *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b082      	sub	sp, #8
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPTIM1SEL, LPTIMxSource);
 8000988:	4b06      	ldr	r3, [pc, #24]	; (80009a4 <LL_RCC_SetLPTIMClockSource+0x24>)
 800098a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800098c:	4a06      	ldr	r2, [pc, #24]	; (80009a8 <LL_RCC_SetLPTIMClockSource+0x28>)
 800098e:	4013      	ands	r3, r2
 8000990:	0019      	movs	r1, r3
 8000992:	4b04      	ldr	r3, [pc, #16]	; (80009a4 <LL_RCC_SetLPTIMClockSource+0x24>)
 8000994:	687a      	ldr	r2, [r7, #4]
 8000996:	430a      	orrs	r2, r1
 8000998:	64da      	str	r2, [r3, #76]	; 0x4c
}
 800099a:	46c0      	nop			; (mov r8, r8)
 800099c:	46bd      	mov	sp, r7
 800099e:	b002      	add	sp, #8
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	46c0      	nop			; (mov r8, r8)
 80009a4:	40021000 	.word	0x40021000
 80009a8:	fff3ffff 	.word	0xfff3ffff

080009ac <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80009b0:	4b04      	ldr	r3, [pc, #16]	; (80009c4 <LL_RCC_PLL_Enable+0x18>)
 80009b2:	681a      	ldr	r2, [r3, #0]
 80009b4:	4b03      	ldr	r3, [pc, #12]	; (80009c4 <LL_RCC_PLL_Enable+0x18>)
 80009b6:	2180      	movs	r1, #128	; 0x80
 80009b8:	0449      	lsls	r1, r1, #17
 80009ba:	430a      	orrs	r2, r1
 80009bc:	601a      	str	r2, [r3, #0]
}
 80009be:	46c0      	nop			; (mov r8, r8)
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	40021000 	.word	0x40021000

080009c8 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 80009cc:	4b07      	ldr	r3, [pc, #28]	; (80009ec <LL_RCC_PLL_IsReady+0x24>)
 80009ce:	681a      	ldr	r2, [r3, #0]
 80009d0:	2380      	movs	r3, #128	; 0x80
 80009d2:	049b      	lsls	r3, r3, #18
 80009d4:	401a      	ands	r2, r3
 80009d6:	2380      	movs	r3, #128	; 0x80
 80009d8:	049b      	lsls	r3, r3, #18
 80009da:	429a      	cmp	r2, r3
 80009dc:	d101      	bne.n	80009e2 <LL_RCC_PLL_IsReady+0x1a>
 80009de:	2301      	movs	r3, #1
 80009e0:	e000      	b.n	80009e4 <LL_RCC_PLL_IsReady+0x1c>
 80009e2:	2300      	movs	r3, #0
}
 80009e4:	0018      	movs	r0, r3
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	46c0      	nop			; (mov r8, r8)
 80009ec:	40021000 	.word	0x40021000

080009f0 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLL_DIV_3
  *         @arg @ref LL_RCC_PLL_DIV_4
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul, uint32_t PLLDiv)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b084      	sub	sp, #16
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	60f8      	str	r0, [r7, #12]
 80009f8:	60b9      	str	r1, [r7, #8]
 80009fa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL | RCC_CFGR_PLLDIV, Source | PLLMul | PLLDiv);
 80009fc:	4b08      	ldr	r3, [pc, #32]	; (8000a20 <LL_RCC_PLL_ConfigDomain_SYS+0x30>)
 80009fe:	68db      	ldr	r3, [r3, #12]
 8000a00:	4a08      	ldr	r2, [pc, #32]	; (8000a24 <LL_RCC_PLL_ConfigDomain_SYS+0x34>)
 8000a02:	4013      	ands	r3, r2
 8000a04:	0019      	movs	r1, r3
 8000a06:	68fa      	ldr	r2, [r7, #12]
 8000a08:	68bb      	ldr	r3, [r7, #8]
 8000a0a:	431a      	orrs	r2, r3
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	431a      	orrs	r2, r3
 8000a10:	4b03      	ldr	r3, [pc, #12]	; (8000a20 <LL_RCC_PLL_ConfigDomain_SYS+0x30>)
 8000a12:	430a      	orrs	r2, r1
 8000a14:	60da      	str	r2, [r3, #12]
}
 8000a16:	46c0      	nop			; (mov r8, r8)
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	b004      	add	sp, #16
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	46c0      	nop			; (mov r8, r8)
 8000a20:	40021000 	.word	0x40021000
 8000a24:	ff02ffff 	.word	0xff02ffff

08000a28 <LL_APB1_GRP1_EnableClock>:
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b084      	sub	sp, #16
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8000a30:	4b07      	ldr	r3, [pc, #28]	; (8000a50 <LL_APB1_GRP1_EnableClock+0x28>)
 8000a32:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8000a34:	4b06      	ldr	r3, [pc, #24]	; (8000a50 <LL_APB1_GRP1_EnableClock+0x28>)
 8000a36:	687a      	ldr	r2, [r7, #4]
 8000a38:	430a      	orrs	r2, r1
 8000a3a:	639a      	str	r2, [r3, #56]	; 0x38
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000a3c:	4b04      	ldr	r3, [pc, #16]	; (8000a50 <LL_APB1_GRP1_EnableClock+0x28>)
 8000a3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a40:	687a      	ldr	r2, [r7, #4]
 8000a42:	4013      	ands	r3, r2
 8000a44:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000a46:	68fb      	ldr	r3, [r7, #12]
}
 8000a48:	46c0      	nop			; (mov r8, r8)
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	b004      	add	sp, #16
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	40021000 	.word	0x40021000

08000a54 <LL_APB2_GRP1_EnableClock>:
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b084      	sub	sp, #16
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8000a5c:	4b07      	ldr	r3, [pc, #28]	; (8000a7c <LL_APB2_GRP1_EnableClock+0x28>)
 8000a5e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000a60:	4b06      	ldr	r3, [pc, #24]	; (8000a7c <LL_APB2_GRP1_EnableClock+0x28>)
 8000a62:	687a      	ldr	r2, [r7, #4]
 8000a64:	430a      	orrs	r2, r1
 8000a66:	635a      	str	r2, [r3, #52]	; 0x34
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000a68:	4b04      	ldr	r3, [pc, #16]	; (8000a7c <LL_APB2_GRP1_EnableClock+0x28>)
 8000a6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a6c:	687a      	ldr	r2, [r7, #4]
 8000a6e:	4013      	ands	r3, r2
 8000a70:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000a72:	68fb      	ldr	r3, [r7, #12]
}
 8000a74:	46c0      	nop			; (mov r8, r8)
 8000a76:	46bd      	mov	sp, r7
 8000a78:	b004      	add	sp, #16
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	40021000 	.word	0x40021000

08000a80 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b082      	sub	sp, #8
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000a88:	4b06      	ldr	r3, [pc, #24]	; (8000aa4 <LL_FLASH_SetLatency+0x24>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	4393      	bics	r3, r2
 8000a90:	0019      	movs	r1, r3
 8000a92:	4b04      	ldr	r3, [pc, #16]	; (8000aa4 <LL_FLASH_SetLatency+0x24>)
 8000a94:	687a      	ldr	r2, [r7, #4]
 8000a96:	430a      	orrs	r2, r1
 8000a98:	601a      	str	r2, [r3, #0]
}
 8000a9a:	46c0      	nop			; (mov r8, r8)
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	b002      	add	sp, #8
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	46c0      	nop			; (mov r8, r8)
 8000aa4:	40022000 	.word	0x40022000

08000aa8 <LL_FLASH_GetLatency>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000aac:	4b03      	ldr	r3, [pc, #12]	; (8000abc <LL_FLASH_GetLatency+0x14>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	2201      	movs	r2, #1
 8000ab2:	4013      	ands	r3, r2
}
 8000ab4:	0018      	movs	r0, r3
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	46c0      	nop			; (mov r8, r8)
 8000abc:	40022000 	.word	0x40022000

08000ac0 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b082      	sub	sp, #8
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8000ac8:	4b06      	ldr	r3, [pc, #24]	; (8000ae4 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4a06      	ldr	r2, [pc, #24]	; (8000ae8 <LL_PWR_SetRegulVoltageScaling+0x28>)
 8000ace:	4013      	ands	r3, r2
 8000ad0:	0019      	movs	r1, r3
 8000ad2:	4b04      	ldr	r3, [pc, #16]	; (8000ae4 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000ad4:	687a      	ldr	r2, [r7, #4]
 8000ad6:	430a      	orrs	r2, r1
 8000ad8:	601a      	str	r2, [r3, #0]
}
 8000ada:	46c0      	nop			; (mov r8, r8)
 8000adc:	46bd      	mov	sp, r7
 8000ade:	b002      	add	sp, #8
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	46c0      	nop			; (mov r8, r8)
 8000ae4:	40007000 	.word	0x40007000
 8000ae8:	ffffe7ff 	.word	0xffffe7ff

08000aec <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b082      	sub	sp, #8
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	2201      	movs	r2, #1
 8000afa:	431a      	orrs	r2, r3
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	601a      	str	r2, [r3, #0]
}
 8000b00:	46c0      	nop			; (mov r8, r8)
 8000b02:	46bd      	mov	sp, r7
 8000b04:	b002      	add	sp, #8
 8000b06:	bd80      	pop	{r7, pc}

08000b08 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b082      	sub	sp, #8
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
 8000b10:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	6a1a      	ldr	r2, [r3, #32]
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	431a      	orrs	r2, r3
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	621a      	str	r2, [r3, #32]
}
 8000b1e:	46c0      	nop			; (mov r8, r8)
 8000b20:	46bd      	mov	sp, r7
 8000b22:	b002      	add	sp, #8
 8000b24:	bd80      	pop	{r7, pc}
	...

08000b28 <LL_TIM_OC_SetMode>:
  *         @arg @ref LL_TIM_OCMODE_PWM1
  *         @arg @ref LL_TIM_OCMODE_PWM2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)
{
 8000b28:	b5b0      	push	{r4, r5, r7, lr}
 8000b2a:	b084      	sub	sp, #16
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	60f8      	str	r0, [r7, #12]
 8000b30:	60b9      	str	r1, [r7, #8]
 8000b32:	607a      	str	r2, [r7, #4]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000b34:	68bb      	ldr	r3, [r7, #8]
 8000b36:	2b01      	cmp	r3, #1
 8000b38:	d00d      	beq.n	8000b56 <LL_TIM_OC_SetMode+0x2e>
 8000b3a:	68bb      	ldr	r3, [r7, #8]
 8000b3c:	2b10      	cmp	r3, #16
 8000b3e:	d008      	beq.n	8000b52 <LL_TIM_OC_SetMode+0x2a>
 8000b40:	68ba      	ldr	r2, [r7, #8]
 8000b42:	2380      	movs	r3, #128	; 0x80
 8000b44:	005b      	lsls	r3, r3, #1
 8000b46:	429a      	cmp	r2, r3
 8000b48:	d101      	bne.n	8000b4e <LL_TIM_OC_SetMode+0x26>
 8000b4a:	2304      	movs	r3, #4
 8000b4c:	e004      	b.n	8000b58 <LL_TIM_OC_SetMode+0x30>
 8000b4e:	2306      	movs	r3, #6
 8000b50:	e002      	b.n	8000b58 <LL_TIM_OC_SetMode+0x30>
 8000b52:	2302      	movs	r3, #2
 8000b54:	e000      	b.n	8000b58 <LL_TIM_OC_SetMode+0x30>
 8000b56:	2300      	movs	r3, #0
 8000b58:	001d      	movs	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000b5a:	68fb      	ldr	r3, [r7, #12]
 8000b5c:	3318      	adds	r3, #24
 8000b5e:	001a      	movs	r2, r3
 8000b60:	0029      	movs	r1, r5
 8000b62:	4b0c      	ldr	r3, [pc, #48]	; (8000b94 <LL_TIM_OC_SetMode+0x6c>)
 8000b64:	5c5b      	ldrb	r3, [r3, r1]
 8000b66:	18d3      	adds	r3, r2, r3
 8000b68:	001c      	movs	r4, r3
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIFT_TAB_OCxx[iChannel]);
 8000b6a:	6823      	ldr	r3, [r4, #0]
 8000b6c:	0029      	movs	r1, r5
 8000b6e:	4a0a      	ldr	r2, [pc, #40]	; (8000b98 <LL_TIM_OC_SetMode+0x70>)
 8000b70:	5c52      	ldrb	r2, [r2, r1]
 8000b72:	0011      	movs	r1, r2
 8000b74:	2273      	movs	r2, #115	; 0x73
 8000b76:	408a      	lsls	r2, r1
 8000b78:	43d2      	mvns	r2, r2
 8000b7a:	401a      	ands	r2, r3
 8000b7c:	0029      	movs	r1, r5
 8000b7e:	4b06      	ldr	r3, [pc, #24]	; (8000b98 <LL_TIM_OC_SetMode+0x70>)
 8000b80:	5c5b      	ldrb	r3, [r3, r1]
 8000b82:	0019      	movs	r1, r3
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	408b      	lsls	r3, r1
 8000b88:	4313      	orrs	r3, r2
 8000b8a:	6023      	str	r3, [r4, #0]
}
 8000b8c:	46c0      	nop			; (mov r8, r8)
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	b004      	add	sp, #16
 8000b92:	bdb0      	pop	{r4, r5, r7, pc}
 8000b94:	08001e0c 	.word	0x08001e0c
 8000b98:	08001e14 	.word	0x08001e14

08000b9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000ba0:	2001      	movs	r0, #1
 8000ba2:	f7ff ff57 	bl	8000a54 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000ba6:	2380      	movs	r3, #128	; 0x80
 8000ba8:	055b      	lsls	r3, r3, #21
 8000baa:	0018      	movs	r0, r3
 8000bac:	f7ff ff3c 	bl	8000a28 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bb0:	f000 f868 	bl	8000c84 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bb4:	f7ff fc3a 	bl	800042c <MX_GPIO_Init>
  MX_TIM2_Init();
 8000bb8:	f000 fb15 	bl	80011e6 <MX_TIM2_Init>
  MX_LPTIM1_Init();
 8000bbc:	f7ff fe1a 	bl	80007f4 <MX_LPTIM1_Init>
  MX_TIM21_Init();
 8000bc0:	f000 fbc6 	bl	8001350 <MX_TIM21_Init>
  /* USER CODE BEGIN 2 */

  LL_TIM_OC_SetMode(TIM2, LL_TIM_CHANNEL_CH1, LL_TIM_OCMODE_PWM1);
 8000bc4:	2380      	movs	r3, #128	; 0x80
 8000bc6:	05db      	lsls	r3, r3, #23
 8000bc8:	2260      	movs	r2, #96	; 0x60
 8000bca:	2101      	movs	r1, #1
 8000bcc:	0018      	movs	r0, r3
 8000bce:	f7ff ffab 	bl	8000b28 <LL_TIM_OC_SetMode>
  LL_TIM_CC_EnableChannel(TIM2, LL_TIM_CHANNEL_CH1);
 8000bd2:	2380      	movs	r3, #128	; 0x80
 8000bd4:	05db      	lsls	r3, r3, #23
 8000bd6:	2101      	movs	r1, #1
 8000bd8:	0018      	movs	r0, r3
 8000bda:	f7ff ff95 	bl	8000b08 <LL_TIM_CC_EnableChannel>

  LL_TIM_OC_SetMode(TIM2, LL_TIM_CHANNEL_CH2, LL_TIM_OCMODE_PWM1);
 8000bde:	2380      	movs	r3, #128	; 0x80
 8000be0:	05db      	lsls	r3, r3, #23
 8000be2:	2260      	movs	r2, #96	; 0x60
 8000be4:	2110      	movs	r1, #16
 8000be6:	0018      	movs	r0, r3
 8000be8:	f7ff ff9e 	bl	8000b28 <LL_TIM_OC_SetMode>
  LL_TIM_CC_EnableChannel(TIM2, LL_TIM_CHANNEL_CH2);
 8000bec:	2380      	movs	r3, #128	; 0x80
 8000bee:	05db      	lsls	r3, r3, #23
 8000bf0:	2110      	movs	r1, #16
 8000bf2:	0018      	movs	r0, r3
 8000bf4:	f7ff ff88 	bl	8000b08 <LL_TIM_CC_EnableChannel>

  LL_TIM_EnableCounter(TIM2);
 8000bf8:	2380      	movs	r3, #128	; 0x80
 8000bfa:	05db      	lsls	r3, r3, #23
 8000bfc:	0018      	movs	r0, r3
 8000bfe:	f7ff ff75 	bl	8000aec <LL_TIM_EnableCounter>
  TIM2->PSC = 0;
 8000c02:	2380      	movs	r3, #128	; 0x80
 8000c04:	05db      	lsls	r3, r3, #23
 8000c06:	2200      	movs	r2, #0
 8000c08:	629a      	str	r2, [r3, #40]	; 0x28
   * 	405		80KHz
   * 	540		60KHz
   * 	675		48KHz
   */

  TIM2->ARR = 540;
 8000c0a:	2380      	movs	r3, #128	; 0x80
 8000c0c:	05db      	lsls	r3, r3, #23
 8000c0e:	2287      	movs	r2, #135	; 0x87
 8000c10:	0092      	lsls	r2, r2, #2
 8000c12:	62da      	str	r2, [r3, #44]	; 0x2c
  // init the PWM duty to 0%
  TIM2->CCR1 = 0;
 8000c14:	2380      	movs	r3, #128	; 0x80
 8000c16:	05db      	lsls	r3, r3, #23
 8000c18:	2200      	movs	r2, #0
 8000c1a:	635a      	str	r2, [r3, #52]	; 0x34
  TIM2->CCR2 = 0;
 8000c1c:	2380      	movs	r3, #128	; 0x80
 8000c1e:	05db      	lsls	r3, r3, #23
 8000c20:	2200      	movs	r2, #0
 8000c22:	639a      	str	r2, [r3, #56]	; 0x38



  // init bypass soft switches
  // clean routing enabled, fx routing disabled
  CLEAN_ENABLE_GPIO_Port->ODR |= (CLEAN_ENABLE_Pin);
 8000c24:	4b13      	ldr	r3, [pc, #76]	; (8000c74 <main+0xd8>)
 8000c26:	695a      	ldr	r2, [r3, #20]
 8000c28:	4b12      	ldr	r3, [pc, #72]	; (8000c74 <main+0xd8>)
 8000c2a:	2180      	movs	r1, #128	; 0x80
 8000c2c:	01c9      	lsls	r1, r1, #7
 8000c2e:	430a      	orrs	r2, r1
 8000c30:	615a      	str	r2, [r3, #20]
  FX_ENABLE_GPIO_Port->ODR &= ~(FX_ENABLE_Pin);
 8000c32:	23a0      	movs	r3, #160	; 0xa0
 8000c34:	05db      	lsls	r3, r3, #23
 8000c36:	695a      	ldr	r2, [r3, #20]
 8000c38:	23a0      	movs	r3, #160	; 0xa0
 8000c3a:	05db      	lsls	r3, r3, #23
 8000c3c:	490e      	ldr	r1, [pc, #56]	; (8000c78 <main+0xdc>)
 8000c3e:	400a      	ands	r2, r1
 8000c40:	615a      	str	r2, [r3, #20]


  // debounce timer
  //LL_TIM_EnableIT_UPDATE(TIM21);
  LL_TIM_EnableCounter(TIM21);
 8000c42:	4b0e      	ldr	r3, [pc, #56]	; (8000c7c <main+0xe0>)
 8000c44:	0018      	movs	r0, r3
 8000c46:	f7ff ff51 	bl	8000aec <LL_TIM_EnableCounter>
  TIM21->PSC = 65535;
 8000c4a:	4b0c      	ldr	r3, [pc, #48]	; (8000c7c <main+0xe0>)
 8000c4c:	4a0c      	ldr	r2, [pc, #48]	; (8000c80 <main+0xe4>)
 8000c4e:	629a      	str	r2, [r3, #40]	; 0x28
  TIM21->ARR = 65535;
 8000c50:	4b0a      	ldr	r3, [pc, #40]	; (8000c7c <main+0xe0>)
 8000c52:	4a0b      	ldr	r2, [pc, #44]	; (8000c80 <main+0xe4>)
 8000c54:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if(FX_ENABLE_GPIO_Port->ODR)
 8000c56:	23a0      	movs	r3, #160	; 0xa0
 8000c58:	05db      	lsls	r3, r3, #23
 8000c5a:	695b      	ldr	r3, [r3, #20]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d005      	beq.n	8000c6c <main+0xd0>
	  {
		  LL_mDelay(100);
 8000c60:	2064      	movs	r0, #100	; 0x64
 8000c62:	f001 f86b 	bl	8001d3c <LL_mDelay>
		  //ledprogram_contfade();
		  ledprogram_symcontfade();
 8000c66:	f7ff fc65 	bl	8000534 <ledprogram_symcontfade>
 8000c6a:	e7f4      	b.n	8000c56 <main+0xba>
		  //ledprogram_stepfade();
	  }
	  else
	  {
		  ledprogram_resetall();
 8000c6c:	f7ff fca4 	bl	80005b8 <ledprogram_resetall>
	  if(FX_ENABLE_GPIO_Port->ODR)
 8000c70:	e7f1      	b.n	8000c56 <main+0xba>
 8000c72:	46c0      	nop			; (mov r8, r8)
 8000c74:	50000800 	.word	0x50000800
 8000c78:	fffffdff 	.word	0xfffffdff
 8000c7c:	40010800 	.word	0x40010800
 8000c80:	0000ffff 	.word	0x0000ffff

08000c84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);
 8000c88:	2001      	movs	r0, #1
 8000c8a:	f7ff fef9 	bl	8000a80 <LL_FLASH_SetLatency>

  if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_1)
 8000c8e:	f7ff ff0b 	bl	8000aa8 <LL_FLASH_GetLatency>
 8000c92:	0003      	movs	r3, r0
 8000c94:	2b01      	cmp	r3, #1
 8000c96:	d001      	beq.n	8000c9c <SystemClock_Config+0x18>
  {
  Error_Handler();  
 8000c98:	f000 f842 	bl	8000d20 <Error_Handler>
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8000c9c:	2380      	movs	r3, #128	; 0x80
 8000c9e:	011b      	lsls	r3, r3, #4
 8000ca0:	0018      	movs	r0, r3
 8000ca2:	f7ff ff0d 	bl	8000ac0 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSI_Enable();
 8000ca6:	f7ff fdd7 	bl	8000858 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8000caa:	46c0      	nop			; (mov r8, r8)
 8000cac:	f7ff fde2 	bl	8000874 <LL_RCC_HSI_IsReady>
 8000cb0:	0003      	movs	r3, r0
 8000cb2:	2b01      	cmp	r3, #1
 8000cb4:	d1fa      	bne.n	8000cac <SystemClock_Config+0x28>
  {
    
  }
  LL_RCC_HSI_SetCalibTrimming(16);
 8000cb6:	2010      	movs	r0, #16
 8000cb8:	f7ff fdec 	bl	8000894 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLL_MUL_4, LL_RCC_PLL_DIV_2);
 8000cbc:	2380      	movs	r3, #128	; 0x80
 8000cbe:	03da      	lsls	r2, r3, #15
 8000cc0:	2380      	movs	r3, #128	; 0x80
 8000cc2:	02db      	lsls	r3, r3, #11
 8000cc4:	0019      	movs	r1, r3
 8000cc6:	2000      	movs	r0, #0
 8000cc8:	f7ff fe92 	bl	80009f0 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8000ccc:	f7ff fe6e 	bl	80009ac <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8000cd0:	46c0      	nop			; (mov r8, r8)
 8000cd2:	f7ff fe79 	bl	80009c8 <LL_RCC_PLL_IsReady>
 8000cd6:	0003      	movs	r3, r0
 8000cd8:	2b01      	cmp	r3, #1
 8000cda:	d1fa      	bne.n	8000cd2 <SystemClock_Config+0x4e>
  {
    
  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000cdc:	2000      	movs	r0, #0
 8000cde:	f7ff fe0f 	bl	8000900 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000ce2:	2000      	movs	r0, #0
 8000ce4:	f7ff fe20 	bl	8000928 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000ce8:	2000      	movs	r0, #0
 8000cea:	f7ff fe33 	bl	8000954 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8000cee:	2003      	movs	r0, #3
 8000cf0:	f7ff fde6 	bl	80008c0 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8000cf4:	46c0      	nop			; (mov r8, r8)
 8000cf6:	f7ff fdf7 	bl	80008e8 <LL_RCC_GetSysClkSource>
 8000cfa:	0003      	movs	r3, r0
 8000cfc:	2b0c      	cmp	r3, #12
 8000cfe:	d1fa      	bne.n	8000cf6 <SystemClock_Config+0x72>
  {
  
  }

  LL_Init1msTick(32000000);
 8000d00:	4b06      	ldr	r3, [pc, #24]	; (8000d1c <SystemClock_Config+0x98>)
 8000d02:	0018      	movs	r0, r3
 8000d04:	f001 f80a 	bl	8001d1c <LL_Init1msTick>

  LL_SetSystemCoreClock(32000000);
 8000d08:	4b04      	ldr	r3, [pc, #16]	; (8000d1c <SystemClock_Config+0x98>)
 8000d0a:	0018      	movs	r0, r3
 8000d0c:	f001 f838 	bl	8001d80 <LL_SetSystemCoreClock>
  LL_RCC_SetLPTIMClockSource(LL_RCC_LPTIM1_CLKSOURCE_PCLK1);
 8000d10:	2000      	movs	r0, #0
 8000d12:	f7ff fe35 	bl	8000980 <LL_RCC_SetLPTIMClockSource>
}
 8000d16:	46c0      	nop			; (mov r8, r8)
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	01e84800 	.word	0x01e84800

08000d20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000d24:	46c0      	nop			; (mov r8, r8)
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
	...

08000d2c <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 8000d34:	4b06      	ldr	r3, [pc, #24]	; (8000d50 <LL_EXTI_IsActiveFlag_0_31+0x24>)
 8000d36:	695b      	ldr	r3, [r3, #20]
 8000d38:	687a      	ldr	r2, [r7, #4]
 8000d3a:	4013      	ands	r3, r2
 8000d3c:	687a      	ldr	r2, [r7, #4]
 8000d3e:	1ad3      	subs	r3, r2, r3
 8000d40:	425a      	negs	r2, r3
 8000d42:	4153      	adcs	r3, r2
 8000d44:	b2db      	uxtb	r3, r3
}
 8000d46:	0018      	movs	r0, r3
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	b002      	add	sp, #8
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	46c0      	nop			; (mov r8, r8)
 8000d50:	40010400 	.word	0x40010400

08000d54 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 8000d5c:	4b03      	ldr	r3, [pc, #12]	; (8000d6c <LL_EXTI_ClearFlag_0_31+0x18>)
 8000d5e:	687a      	ldr	r2, [r7, #4]
 8000d60:	615a      	str	r2, [r3, #20]
}
 8000d62:	46c0      	nop			; (mov r8, r8)
 8000d64:	46bd      	mov	sp, r7
 8000d66:	b002      	add	sp, #8
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	46c0      	nop			; (mov r8, r8)
 8000d6c:	40010400 	.word	0x40010400

08000d70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000d74:	46c0      	nop			; (mov r8, r8)
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}

08000d7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d7a:	b580      	push	{r7, lr}
 8000d7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d7e:	e7fe      	b.n	8000d7e <HardFault_Handler+0x4>

08000d80 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000d84:	46c0      	nop			; (mov r8, r8)
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}

08000d8a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d8a:	b580      	push	{r7, lr}
 8000d8c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d8e:	46c0      	nop			; (mov r8, r8)
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}

08000d94 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */
  
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d98:	46c0      	nop			; (mov r8, r8)
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
	...

08000da0 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */
	uint16_t interrupt_time = TIM21->CNT;
 8000da6:	4b18      	ldr	r3, [pc, #96]	; (8000e08 <EXTI4_15_IRQHandler+0x68>)
 8000da8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000daa:	1dbb      	adds	r3, r7, #6
 8000dac:	801a      	strh	r2, [r3, #0]
	if ((interrupt_time - last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8000dae:	1dbb      	adds	r3, r7, #6
 8000db0:	881b      	ldrh	r3, [r3, #0]
 8000db2:	4a16      	ldr	r2, [pc, #88]	; (8000e0c <EXTI4_15_IRQHandler+0x6c>)
 8000db4:	8812      	ldrh	r2, [r2, #0]
 8000db6:	1a9b      	subs	r3, r3, r2
 8000db8:	2b40      	cmp	r3, #64	; 0x40
 8000dba:	dd15      	ble.n	8000de8 <EXTI4_15_IRQHandler+0x48>
	{
		// flash leds to indicate bypass switch

		if(CLEAN_ENABLE_GPIO_Port->ODR)
 8000dbc:	4b14      	ldr	r3, [pc, #80]	; (8000e10 <EXTI4_15_IRQHandler+0x70>)
 8000dbe:	695b      	ldr	r3, [r3, #20]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d101      	bne.n	8000dc8 <EXTI4_15_IRQHandler+0x28>
		{
			//ledprogram_flash(4, 100);				// slower for fx enable
		}
		else
		{
			ledprogram_resetall();
 8000dc4:	f7ff fbf8 	bl	80005b8 <ledprogram_resetall>
		}

		// toggle bypass soft switches
		CLEAN_ENABLE_GPIO_Port->ODR ^= CLEAN_ENABLE_Pin;
 8000dc8:	4b11      	ldr	r3, [pc, #68]	; (8000e10 <EXTI4_15_IRQHandler+0x70>)
 8000dca:	695a      	ldr	r2, [r3, #20]
 8000dcc:	4b10      	ldr	r3, [pc, #64]	; (8000e10 <EXTI4_15_IRQHandler+0x70>)
 8000dce:	2180      	movs	r1, #128	; 0x80
 8000dd0:	01c9      	lsls	r1, r1, #7
 8000dd2:	404a      	eors	r2, r1
 8000dd4:	615a      	str	r2, [r3, #20]
		FX_ENABLE_GPIO_Port->ODR ^= FX_ENABLE_Pin;
 8000dd6:	23a0      	movs	r3, #160	; 0xa0
 8000dd8:	05db      	lsls	r3, r3, #23
 8000dda:	695a      	ldr	r2, [r3, #20]
 8000ddc:	23a0      	movs	r3, #160	; 0xa0
 8000dde:	05db      	lsls	r3, r3, #23
 8000de0:	2180      	movs	r1, #128	; 0x80
 8000de2:	0089      	lsls	r1, r1, #2
 8000de4:	404a      	eors	r2, r1
 8000de6:	615a      	str	r2, [r3, #20]
	}
	last_interrupt_time = interrupt_time;
 8000de8:	4b08      	ldr	r3, [pc, #32]	; (8000e0c <EXTI4_15_IRQHandler+0x6c>)
 8000dea:	1dba      	adds	r2, r7, #6
 8000dec:	8812      	ldrh	r2, [r2, #0]
 8000dee:	801a      	strh	r2, [r3, #0]
  /* USER CODE END EXTI4_15_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_4) != RESET)
 8000df0:	2010      	movs	r0, #16
 8000df2:	f7ff ff9b 	bl	8000d2c <LL_EXTI_IsActiveFlag_0_31>
 8000df6:	1e03      	subs	r3, r0, #0
 8000df8:	d002      	beq.n	8000e00 <EXTI4_15_IRQHandler+0x60>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_4);
 8000dfa:	2010      	movs	r0, #16
 8000dfc:	f7ff ffaa 	bl	8000d54 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_4 */
  }
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000e00:	46c0      	nop			; (mov r8, r8)
 8000e02:	46bd      	mov	sp, r7
 8000e04:	b002      	add	sp, #8
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	40010800 	.word	0x40010800
 8000e0c:	200000a6 	.word	0x200000a6
 8000e10:	50000800 	.word	0x50000800

08000e14 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt / LPTIM1 wake-up interrupt through EXTI line 29.
  */
void LPTIM1_IRQHandler(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
	//TIM2->CCR2 = led_value2;
  /* USER CODE END LPTIM1_IRQn 0 */
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 8000e18:	46c0      	nop			; (mov r8, r8)
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}

08000e1e <TIM21_IRQHandler>:

/**
  * @brief This function handles TIM21 global interrupt.
  */
void TIM21_IRQHandler(void)
{
 8000e1e:	b580      	push	{r7, lr}
 8000e20:	af00      	add	r7, sp, #0

  /* USER CODE END TIM21_IRQn 0 */
  /* USER CODE BEGIN TIM21_IRQn 1 */

  /* USER CODE END TIM21_IRQn 1 */
}
 8000e22:	46c0      	nop			; (mov r8, r8)
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}

08000e28 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8000e2c:	4b17      	ldr	r3, [pc, #92]	; (8000e8c <SystemInit+0x64>)
 8000e2e:	681a      	ldr	r2, [r3, #0]
 8000e30:	4b16      	ldr	r3, [pc, #88]	; (8000e8c <SystemInit+0x64>)
 8000e32:	2180      	movs	r1, #128	; 0x80
 8000e34:	0049      	lsls	r1, r1, #1
 8000e36:	430a      	orrs	r2, r1
 8000e38:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8000e3a:	4b14      	ldr	r3, [pc, #80]	; (8000e8c <SystemInit+0x64>)
 8000e3c:	68da      	ldr	r2, [r3, #12]
 8000e3e:	4b13      	ldr	r3, [pc, #76]	; (8000e8c <SystemInit+0x64>)
 8000e40:	4913      	ldr	r1, [pc, #76]	; (8000e90 <SystemInit+0x68>)
 8000e42:	400a      	ands	r2, r1
 8000e44:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8000e46:	4b11      	ldr	r3, [pc, #68]	; (8000e8c <SystemInit+0x64>)
 8000e48:	681a      	ldr	r2, [r3, #0]
 8000e4a:	4b10      	ldr	r3, [pc, #64]	; (8000e8c <SystemInit+0x64>)
 8000e4c:	4911      	ldr	r1, [pc, #68]	; (8000e94 <SystemInit+0x6c>)
 8000e4e:	400a      	ands	r2, r1
 8000e50:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8000e52:	4b0e      	ldr	r3, [pc, #56]	; (8000e8c <SystemInit+0x64>)
 8000e54:	689a      	ldr	r2, [r3, #8]
 8000e56:	4b0d      	ldr	r3, [pc, #52]	; (8000e8c <SystemInit+0x64>)
 8000e58:	2101      	movs	r1, #1
 8000e5a:	438a      	bics	r2, r1
 8000e5c:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8000e5e:	4b0b      	ldr	r3, [pc, #44]	; (8000e8c <SystemInit+0x64>)
 8000e60:	681a      	ldr	r2, [r3, #0]
 8000e62:	4b0a      	ldr	r3, [pc, #40]	; (8000e8c <SystemInit+0x64>)
 8000e64:	490c      	ldr	r1, [pc, #48]	; (8000e98 <SystemInit+0x70>)
 8000e66:	400a      	ands	r2, r1
 8000e68:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8000e6a:	4b08      	ldr	r3, [pc, #32]	; (8000e8c <SystemInit+0x64>)
 8000e6c:	68da      	ldr	r2, [r3, #12]
 8000e6e:	4b07      	ldr	r3, [pc, #28]	; (8000e8c <SystemInit+0x64>)
 8000e70:	490a      	ldr	r1, [pc, #40]	; (8000e9c <SystemInit+0x74>)
 8000e72:	400a      	ands	r2, r1
 8000e74:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000e76:	4b05      	ldr	r3, [pc, #20]	; (8000e8c <SystemInit+0x64>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000e7c:	4b08      	ldr	r3, [pc, #32]	; (8000ea0 <SystemInit+0x78>)
 8000e7e:	2280      	movs	r2, #128	; 0x80
 8000e80:	0512      	lsls	r2, r2, #20
 8000e82:	609a      	str	r2, [r3, #8]
#endif
}
 8000e84:	46c0      	nop			; (mov r8, r8)
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	46c0      	nop			; (mov r8, r8)
 8000e8c:	40021000 	.word	0x40021000
 8000e90:	88ff400c 	.word	0x88ff400c
 8000e94:	fef6fff6 	.word	0xfef6fff6
 8000e98:	fffbffff 	.word	0xfffbffff
 8000e9c:	ff02ffff 	.word	0xff02ffff
 8000ea0:	e000ed00 	.word	0xe000ed00

08000ea4 <NVIC_EnableIRQ>:
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	0002      	movs	r2, r0
 8000eac:	1dfb      	adds	r3, r7, #7
 8000eae:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000eb0:	1dfb      	adds	r3, r7, #7
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	001a      	movs	r2, r3
 8000eb6:	231f      	movs	r3, #31
 8000eb8:	401a      	ands	r2, r3
 8000eba:	4b04      	ldr	r3, [pc, #16]	; (8000ecc <NVIC_EnableIRQ+0x28>)
 8000ebc:	2101      	movs	r1, #1
 8000ebe:	4091      	lsls	r1, r2
 8000ec0:	000a      	movs	r2, r1
 8000ec2:	601a      	str	r2, [r3, #0]
}
 8000ec4:	46c0      	nop			; (mov r8, r8)
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	b002      	add	sp, #8
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	e000e100 	.word	0xe000e100

08000ed0 <NVIC_SetPriority>:
{
 8000ed0:	b590      	push	{r4, r7, lr}
 8000ed2:	b083      	sub	sp, #12
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	0002      	movs	r2, r0
 8000ed8:	6039      	str	r1, [r7, #0]
 8000eda:	1dfb      	adds	r3, r7, #7
 8000edc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8000ede:	1dfb      	adds	r3, r7, #7
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	2b7f      	cmp	r3, #127	; 0x7f
 8000ee4:	d932      	bls.n	8000f4c <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ee6:	4a2f      	ldr	r2, [pc, #188]	; (8000fa4 <NVIC_SetPriority+0xd4>)
 8000ee8:	1dfb      	adds	r3, r7, #7
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	0019      	movs	r1, r3
 8000eee:	230f      	movs	r3, #15
 8000ef0:	400b      	ands	r3, r1
 8000ef2:	3b08      	subs	r3, #8
 8000ef4:	089b      	lsrs	r3, r3, #2
 8000ef6:	3306      	adds	r3, #6
 8000ef8:	009b      	lsls	r3, r3, #2
 8000efa:	18d3      	adds	r3, r2, r3
 8000efc:	3304      	adds	r3, #4
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	1dfa      	adds	r2, r7, #7
 8000f02:	7812      	ldrb	r2, [r2, #0]
 8000f04:	0011      	movs	r1, r2
 8000f06:	2203      	movs	r2, #3
 8000f08:	400a      	ands	r2, r1
 8000f0a:	00d2      	lsls	r2, r2, #3
 8000f0c:	21ff      	movs	r1, #255	; 0xff
 8000f0e:	4091      	lsls	r1, r2
 8000f10:	000a      	movs	r2, r1
 8000f12:	43d2      	mvns	r2, r2
 8000f14:	401a      	ands	r2, r3
 8000f16:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	019b      	lsls	r3, r3, #6
 8000f1c:	22ff      	movs	r2, #255	; 0xff
 8000f1e:	401a      	ands	r2, r3
 8000f20:	1dfb      	adds	r3, r7, #7
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	0018      	movs	r0, r3
 8000f26:	2303      	movs	r3, #3
 8000f28:	4003      	ands	r3, r0
 8000f2a:	00db      	lsls	r3, r3, #3
 8000f2c:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f2e:	481d      	ldr	r0, [pc, #116]	; (8000fa4 <NVIC_SetPriority+0xd4>)
 8000f30:	1dfb      	adds	r3, r7, #7
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	001c      	movs	r4, r3
 8000f36:	230f      	movs	r3, #15
 8000f38:	4023      	ands	r3, r4
 8000f3a:	3b08      	subs	r3, #8
 8000f3c:	089b      	lsrs	r3, r3, #2
 8000f3e:	430a      	orrs	r2, r1
 8000f40:	3306      	adds	r3, #6
 8000f42:	009b      	lsls	r3, r3, #2
 8000f44:	18c3      	adds	r3, r0, r3
 8000f46:	3304      	adds	r3, #4
 8000f48:	601a      	str	r2, [r3, #0]
}
 8000f4a:	e027      	b.n	8000f9c <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f4c:	4a16      	ldr	r2, [pc, #88]	; (8000fa8 <NVIC_SetPriority+0xd8>)
 8000f4e:	1dfb      	adds	r3, r7, #7
 8000f50:	781b      	ldrb	r3, [r3, #0]
 8000f52:	b25b      	sxtb	r3, r3
 8000f54:	089b      	lsrs	r3, r3, #2
 8000f56:	33c0      	adds	r3, #192	; 0xc0
 8000f58:	009b      	lsls	r3, r3, #2
 8000f5a:	589b      	ldr	r3, [r3, r2]
 8000f5c:	1dfa      	adds	r2, r7, #7
 8000f5e:	7812      	ldrb	r2, [r2, #0]
 8000f60:	0011      	movs	r1, r2
 8000f62:	2203      	movs	r2, #3
 8000f64:	400a      	ands	r2, r1
 8000f66:	00d2      	lsls	r2, r2, #3
 8000f68:	21ff      	movs	r1, #255	; 0xff
 8000f6a:	4091      	lsls	r1, r2
 8000f6c:	000a      	movs	r2, r1
 8000f6e:	43d2      	mvns	r2, r2
 8000f70:	401a      	ands	r2, r3
 8000f72:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	019b      	lsls	r3, r3, #6
 8000f78:	22ff      	movs	r2, #255	; 0xff
 8000f7a:	401a      	ands	r2, r3
 8000f7c:	1dfb      	adds	r3, r7, #7
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	0018      	movs	r0, r3
 8000f82:	2303      	movs	r3, #3
 8000f84:	4003      	ands	r3, r0
 8000f86:	00db      	lsls	r3, r3, #3
 8000f88:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f8a:	4807      	ldr	r0, [pc, #28]	; (8000fa8 <NVIC_SetPriority+0xd8>)
 8000f8c:	1dfb      	adds	r3, r7, #7
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	b25b      	sxtb	r3, r3
 8000f92:	089b      	lsrs	r3, r3, #2
 8000f94:	430a      	orrs	r2, r1
 8000f96:	33c0      	adds	r3, #192	; 0xc0
 8000f98:	009b      	lsls	r3, r3, #2
 8000f9a:	501a      	str	r2, [r3, r0]
}
 8000f9c:	46c0      	nop			; (mov r8, r8)
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	b003      	add	sp, #12
 8000fa2:	bd90      	pop	{r4, r7, pc}
 8000fa4:	e000ed00 	.word	0xe000ed00
 8000fa8:	e000e100 	.word	0xe000e100

08000fac <LL_APB1_GRP1_EnableClock>:
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b084      	sub	sp, #16
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8000fb4:	4b07      	ldr	r3, [pc, #28]	; (8000fd4 <LL_APB1_GRP1_EnableClock+0x28>)
 8000fb6:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8000fb8:	4b06      	ldr	r3, [pc, #24]	; (8000fd4 <LL_APB1_GRP1_EnableClock+0x28>)
 8000fba:	687a      	ldr	r2, [r7, #4]
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	639a      	str	r2, [r3, #56]	; 0x38
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000fc0:	4b04      	ldr	r3, [pc, #16]	; (8000fd4 <LL_APB1_GRP1_EnableClock+0x28>)
 8000fc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fc4:	687a      	ldr	r2, [r7, #4]
 8000fc6:	4013      	ands	r3, r2
 8000fc8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fca:	68fb      	ldr	r3, [r7, #12]
}
 8000fcc:	46c0      	nop			; (mov r8, r8)
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	b004      	add	sp, #16
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	40021000 	.word	0x40021000

08000fd8 <LL_APB2_GRP1_EnableClock>:
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8000fe0:	4b07      	ldr	r3, [pc, #28]	; (8001000 <LL_APB2_GRP1_EnableClock+0x28>)
 8000fe2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000fe4:	4b06      	ldr	r3, [pc, #24]	; (8001000 <LL_APB2_GRP1_EnableClock+0x28>)
 8000fe6:	687a      	ldr	r2, [r7, #4]
 8000fe8:	430a      	orrs	r2, r1
 8000fea:	635a      	str	r2, [r3, #52]	; 0x34
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000fec:	4b04      	ldr	r3, [pc, #16]	; (8001000 <LL_APB2_GRP1_EnableClock+0x28>)
 8000fee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ff0:	687a      	ldr	r2, [r7, #4]
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ff6:	68fb      	ldr	r3, [r7, #12]
}
 8000ff8:	46c0      	nop			; (mov r8, r8)
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	b004      	add	sp, #16
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	40021000 	.word	0x40021000

08001004 <LL_IOP_GRP1_EnableClock>:
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->IOPENR, Periphs);
 800100c:	4b07      	ldr	r3, [pc, #28]	; (800102c <LL_IOP_GRP1_EnableClock+0x28>)
 800100e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001010:	4b06      	ldr	r3, [pc, #24]	; (800102c <LL_IOP_GRP1_EnableClock+0x28>)
 8001012:	687a      	ldr	r2, [r7, #4]
 8001014:	430a      	orrs	r2, r1
 8001016:	62da      	str	r2, [r3, #44]	; 0x2c
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8001018:	4b04      	ldr	r3, [pc, #16]	; (800102c <LL_IOP_GRP1_EnableClock+0x28>)
 800101a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800101c:	687a      	ldr	r2, [r7, #4]
 800101e:	4013      	ands	r3, r2
 8001020:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001022:	68fb      	ldr	r3, [r7, #12]
}
 8001024:	46c0      	nop			; (mov r8, r8)
 8001026:	46bd      	mov	sp, r7
 8001028:	b004      	add	sp, #16
 800102a:	bd80      	pop	{r7, pc}
 800102c:	40021000 	.word	0x40021000

08001030 <LL_TIM_DisableARRPreload>:
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1,TIM_CR1_ARPE);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2280      	movs	r2, #128	; 0x80
 800103e:	4393      	bics	r3, r2
 8001040:	001a      	movs	r2, r3
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	601a      	str	r2, [r3, #0]
}
 8001046:	46c0      	nop			; (mov r8, r8)
 8001048:	46bd      	mov	sp, r7
 800104a:	b002      	add	sp, #8
 800104c:	bd80      	pop	{r7, pc}
	...

08001050 <LL_TIM_OC_EnableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8001050:	b5b0      	push	{r4, r5, r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
 8001058:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	2b01      	cmp	r3, #1
 800105e:	d00d      	beq.n	800107c <LL_TIM_OC_EnableFast+0x2c>
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	2b10      	cmp	r3, #16
 8001064:	d008      	beq.n	8001078 <LL_TIM_OC_EnableFast+0x28>
 8001066:	683a      	ldr	r2, [r7, #0]
 8001068:	2380      	movs	r3, #128	; 0x80
 800106a:	005b      	lsls	r3, r3, #1
 800106c:	429a      	cmp	r2, r3
 800106e:	d101      	bne.n	8001074 <LL_TIM_OC_EnableFast+0x24>
 8001070:	2304      	movs	r3, #4
 8001072:	e004      	b.n	800107e <LL_TIM_OC_EnableFast+0x2e>
 8001074:	2306      	movs	r3, #6
 8001076:	e002      	b.n	800107e <LL_TIM_OC_EnableFast+0x2e>
 8001078:	2302      	movs	r3, #2
 800107a:	e000      	b.n	800107e <LL_TIM_OC_EnableFast+0x2e>
 800107c:	2300      	movs	r3, #0
 800107e:	001d      	movs	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	3318      	adds	r3, #24
 8001084:	001a      	movs	r2, r3
 8001086:	0029      	movs	r1, r5
 8001088:	4b08      	ldr	r3, [pc, #32]	; (80010ac <LL_TIM_OC_EnableFast+0x5c>)
 800108a:	5c5b      	ldrb	r3, [r3, r1]
 800108c:	18d3      	adds	r3, r2, r3
 800108e:	001c      	movs	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8001090:	6822      	ldr	r2, [r4, #0]
 8001092:	0029      	movs	r1, r5
 8001094:	4b06      	ldr	r3, [pc, #24]	; (80010b0 <LL_TIM_OC_EnableFast+0x60>)
 8001096:	5c5b      	ldrb	r3, [r3, r1]
 8001098:	0019      	movs	r1, r3
 800109a:	2304      	movs	r3, #4
 800109c:	408b      	lsls	r3, r1
 800109e:	4313      	orrs	r3, r2
 80010a0:	6023      	str	r3, [r4, #0]

}
 80010a2:	46c0      	nop			; (mov r8, r8)
 80010a4:	46bd      	mov	sp, r7
 80010a6:	b002      	add	sp, #8
 80010a8:	bdb0      	pop	{r4, r5, r7, pc}
 80010aa:	46c0      	nop			; (mov r8, r8)
 80010ac:	08001e1c 	.word	0x08001e1c
 80010b0:	08001e24 	.word	0x08001e24

080010b4 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 80010b4:	b5b0      	push	{r4, r5, r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
 80010bc:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	2b01      	cmp	r3, #1
 80010c2:	d00d      	beq.n	80010e0 <LL_TIM_OC_EnablePreload+0x2c>
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	2b10      	cmp	r3, #16
 80010c8:	d008      	beq.n	80010dc <LL_TIM_OC_EnablePreload+0x28>
 80010ca:	683a      	ldr	r2, [r7, #0]
 80010cc:	2380      	movs	r3, #128	; 0x80
 80010ce:	005b      	lsls	r3, r3, #1
 80010d0:	429a      	cmp	r2, r3
 80010d2:	d101      	bne.n	80010d8 <LL_TIM_OC_EnablePreload+0x24>
 80010d4:	2304      	movs	r3, #4
 80010d6:	e004      	b.n	80010e2 <LL_TIM_OC_EnablePreload+0x2e>
 80010d8:	2306      	movs	r3, #6
 80010da:	e002      	b.n	80010e2 <LL_TIM_OC_EnablePreload+0x2e>
 80010dc:	2302      	movs	r3, #2
 80010de:	e000      	b.n	80010e2 <LL_TIM_OC_EnablePreload+0x2e>
 80010e0:	2300      	movs	r3, #0
 80010e2:	001d      	movs	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	3318      	adds	r3, #24
 80010e8:	001a      	movs	r2, r3
 80010ea:	0029      	movs	r1, r5
 80010ec:	4b08      	ldr	r3, [pc, #32]	; (8001110 <LL_TIM_OC_EnablePreload+0x5c>)
 80010ee:	5c5b      	ldrb	r3, [r3, r1]
 80010f0:	18d3      	adds	r3, r2, r3
 80010f2:	001c      	movs	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80010f4:	6822      	ldr	r2, [r4, #0]
 80010f6:	0029      	movs	r1, r5
 80010f8:	4b06      	ldr	r3, [pc, #24]	; (8001114 <LL_TIM_OC_EnablePreload+0x60>)
 80010fa:	5c5b      	ldrb	r3, [r3, r1]
 80010fc:	0019      	movs	r1, r3
 80010fe:	2308      	movs	r3, #8
 8001100:	408b      	lsls	r3, r1
 8001102:	4313      	orrs	r3, r2
 8001104:	6023      	str	r3, [r4, #0]
}
 8001106:	46c0      	nop			; (mov r8, r8)
 8001108:	46bd      	mov	sp, r7
 800110a:	b002      	add	sp, #8
 800110c:	bdb0      	pop	{r4, r5, r7, pc}
 800110e:	46c0      	nop			; (mov r8, r8)
 8001110:	08001e1c 	.word	0x08001e1c
 8001114:	08001e24 	.word	0x08001e24

08001118 <LL_TIM_OC_DisablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8001118:	b5b0      	push	{r4, r5, r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
 8001120:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	2b01      	cmp	r3, #1
 8001126:	d00d      	beq.n	8001144 <LL_TIM_OC_DisablePreload+0x2c>
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	2b10      	cmp	r3, #16
 800112c:	d008      	beq.n	8001140 <LL_TIM_OC_DisablePreload+0x28>
 800112e:	683a      	ldr	r2, [r7, #0]
 8001130:	2380      	movs	r3, #128	; 0x80
 8001132:	005b      	lsls	r3, r3, #1
 8001134:	429a      	cmp	r2, r3
 8001136:	d101      	bne.n	800113c <LL_TIM_OC_DisablePreload+0x24>
 8001138:	2304      	movs	r3, #4
 800113a:	e004      	b.n	8001146 <LL_TIM_OC_DisablePreload+0x2e>
 800113c:	2306      	movs	r3, #6
 800113e:	e002      	b.n	8001146 <LL_TIM_OC_DisablePreload+0x2e>
 8001140:	2302      	movs	r3, #2
 8001142:	e000      	b.n	8001146 <LL_TIM_OC_DisablePreload+0x2e>
 8001144:	2300      	movs	r3, #0
 8001146:	001d      	movs	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	3318      	adds	r3, #24
 800114c:	001a      	movs	r2, r3
 800114e:	0029      	movs	r1, r5
 8001150:	4b08      	ldr	r3, [pc, #32]	; (8001174 <LL_TIM_OC_DisablePreload+0x5c>)
 8001152:	5c5b      	ldrb	r3, [r3, r1]
 8001154:	18d3      	adds	r3, r2, r3
 8001156:	001c      	movs	r4, r3
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8001158:	6823      	ldr	r3, [r4, #0]
 800115a:	0029      	movs	r1, r5
 800115c:	4a06      	ldr	r2, [pc, #24]	; (8001178 <LL_TIM_OC_DisablePreload+0x60>)
 800115e:	5c52      	ldrb	r2, [r2, r1]
 8001160:	0011      	movs	r1, r2
 8001162:	2208      	movs	r2, #8
 8001164:	408a      	lsls	r2, r1
 8001166:	43d2      	mvns	r2, r2
 8001168:	4013      	ands	r3, r2
 800116a:	6023      	str	r3, [r4, #0]
}
 800116c:	46c0      	nop			; (mov r8, r8)
 800116e:	46bd      	mov	sp, r7
 8001170:	b002      	add	sp, #8
 8001172:	bdb0      	pop	{r4, r5, r7, pc}
 8001174:	08001e1c 	.word	0x08001e1c
 8001178:	08001e24 	.word	0x08001e24

0800117c <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
 8001184:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	689b      	ldr	r3, [r3, #8]
 800118a:	4a05      	ldr	r2, [pc, #20]	; (80011a0 <LL_TIM_SetClockSource+0x24>)
 800118c:	401a      	ands	r2, r3
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	431a      	orrs	r2, r3
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	609a      	str	r2, [r3, #8]
}
 8001196:	46c0      	nop			; (mov r8, r8)
 8001198:	46bd      	mov	sp, r7
 800119a:	b002      	add	sp, #8
 800119c:	bd80      	pop	{r7, pc}
 800119e:	46c0      	nop			; (mov r8, r8)
 80011a0:	ffffbff8 	.word	0xffffbff8

080011a4 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
 80011ac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	2270      	movs	r2, #112	; 0x70
 80011b4:	4393      	bics	r3, r2
 80011b6:	001a      	movs	r2, r3
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	431a      	orrs	r2, r3
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	605a      	str	r2, [r3, #4]
}
 80011c0:	46c0      	nop			; (mov r8, r8)
 80011c2:	46bd      	mov	sp, r7
 80011c4:	b002      	add	sp, #8
 80011c6:	bd80      	pop	{r7, pc}

080011c8 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	689b      	ldr	r3, [r3, #8]
 80011d4:	2280      	movs	r2, #128	; 0x80
 80011d6:	4393      	bics	r3, r2
 80011d8:	001a      	movs	r2, r3
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	609a      	str	r2, [r3, #8]
}
 80011de:	46c0      	nop			; (mov r8, r8)
 80011e0:	46bd      	mov	sp, r7
 80011e2:	b002      	add	sp, #8
 80011e4:	bd80      	pop	{r7, pc}

080011e6 <MX_TIM2_Init>:

/* USER CODE END 0 */

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80011e6:	b5b0      	push	{r4, r5, r7, lr}
 80011e8:	b08e      	sub	sp, #56	; 0x38
 80011ea:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80011ec:	2528      	movs	r5, #40	; 0x28
 80011ee:	197b      	adds	r3, r7, r5
 80011f0:	0018      	movs	r0, r3
 80011f2:	2310      	movs	r3, #16
 80011f4:	001a      	movs	r2, r3
 80011f6:	2100      	movs	r1, #0
 80011f8:	f000 fdf4 	bl	8001de4 <memset>
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80011fc:	2418      	movs	r4, #24
 80011fe:	193b      	adds	r3, r7, r4
 8001200:	0018      	movs	r0, r3
 8001202:	2310      	movs	r3, #16
 8001204:	001a      	movs	r2, r3
 8001206:	2100      	movs	r1, #0
 8001208:	f000 fdec 	bl	8001de4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800120c:	003b      	movs	r3, r7
 800120e:	0018      	movs	r0, r3
 8001210:	2318      	movs	r3, #24
 8001212:	001a      	movs	r2, r3
 8001214:	2100      	movs	r1, #0
 8001216:	f000 fde5 	bl	8001de4 <memset>
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 800121a:	2001      	movs	r0, #1
 800121c:	f7ff fec6 	bl	8000fac <LL_APB1_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 0;
 8001220:	197b      	adds	r3, r7, r5
 8001222:	2200      	movs	r2, #0
 8001224:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001226:	197b      	adds	r3, r7, r5
 8001228:	2200      	movs	r2, #0
 800122a:	605a      	str	r2, [r3, #4]
  TIM_InitStruct.Autoreload = 32;
 800122c:	197b      	adds	r3, r7, r5
 800122e:	2220      	movs	r2, #32
 8001230:	609a      	str	r2, [r3, #8]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001232:	197b      	adds	r3, r7, r5
 8001234:	2200      	movs	r2, #0
 8001236:	60da      	str	r2, [r3, #12]
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8001238:	197a      	adds	r2, r7, r5
 800123a:	2380      	movs	r3, #128	; 0x80
 800123c:	05db      	lsls	r3, r3, #23
 800123e:	0011      	movs	r1, r2
 8001240:	0018      	movs	r0, r3
 8001242:	f000 fb91 	bl	8001968 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 8001246:	2380      	movs	r3, #128	; 0x80
 8001248:	05db      	lsls	r3, r3, #23
 800124a:	0018      	movs	r0, r3
 800124c:	f7ff fef0 	bl	8001030 <LL_TIM_DisableARRPreload>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH1);
 8001250:	2380      	movs	r3, #128	; 0x80
 8001252:	05db      	lsls	r3, r3, #23
 8001254:	2101      	movs	r1, #1
 8001256:	0018      	movs	r0, r3
 8001258:	f7ff ff2c 	bl	80010b4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM2;
 800125c:	193b      	adds	r3, r7, r4
 800125e:	2270      	movs	r2, #112	; 0x70
 8001260:	601a      	str	r2, [r3, #0]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8001262:	193b      	adds	r3, r7, r4
 8001264:	2200      	movs	r2, #0
 8001266:	605a      	str	r2, [r3, #4]
  TIM_OC_InitStruct.CompareValue = 0;
 8001268:	193b      	adds	r3, r7, r4
 800126a:	2200      	movs	r2, #0
 800126c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 800126e:	193b      	adds	r3, r7, r4
 8001270:	2200      	movs	r2, #0
 8001272:	60da      	str	r2, [r3, #12]
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8001274:	193a      	adds	r2, r7, r4
 8001276:	2380      	movs	r3, #128	; 0x80
 8001278:	05db      	lsls	r3, r3, #23
 800127a:	2101      	movs	r1, #1
 800127c:	0018      	movs	r0, r3
 800127e:	f000 fbbb 	bl	80019f8 <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM2, LL_TIM_CHANNEL_CH1);
 8001282:	2380      	movs	r3, #128	; 0x80
 8001284:	05db      	lsls	r3, r3, #23
 8001286:	2101      	movs	r1, #1
 8001288:	0018      	movs	r0, r3
 800128a:	f7ff fee1 	bl	8001050 <LL_TIM_OC_EnableFast>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH2);
 800128e:	2380      	movs	r3, #128	; 0x80
 8001290:	05db      	lsls	r3, r3, #23
 8001292:	2110      	movs	r1, #16
 8001294:	0018      	movs	r0, r3
 8001296:	f7ff ff0d 	bl	80010b4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 800129a:	193b      	adds	r3, r7, r4
 800129c:	2200      	movs	r2, #0
 800129e:	605a      	str	r2, [r3, #4]
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 80012a0:	193a      	adds	r2, r7, r4
 80012a2:	2380      	movs	r3, #128	; 0x80
 80012a4:	05db      	lsls	r3, r3, #23
 80012a6:	2110      	movs	r1, #16
 80012a8:	0018      	movs	r0, r3
 80012aa:	f000 fba5 	bl	80019f8 <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM2, LL_TIM_CHANNEL_CH2);
 80012ae:	2380      	movs	r3, #128	; 0x80
 80012b0:	05db      	lsls	r3, r3, #23
 80012b2:	2110      	movs	r1, #16
 80012b4:	0018      	movs	r0, r3
 80012b6:	f7ff fecb 	bl	8001050 <LL_TIM_OC_EnableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 80012ba:	2380      	movs	r3, #128	; 0x80
 80012bc:	05db      	lsls	r3, r3, #23
 80012be:	2100      	movs	r1, #0
 80012c0:	0018      	movs	r0, r3
 80012c2:	f7ff ff6f 	bl	80011a4 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 80012c6:	2380      	movs	r3, #128	; 0x80
 80012c8:	05db      	lsls	r3, r3, #23
 80012ca:	0018      	movs	r0, r3
 80012cc:	f7ff ff7c 	bl	80011c8 <LL_TIM_DisableMasterSlaveMode>
  LL_TIM_OC_DisablePreload(TIM2, LL_TIM_CHANNEL_CH2);
 80012d0:	2380      	movs	r3, #128	; 0x80
 80012d2:	05db      	lsls	r3, r3, #23
 80012d4:	2110      	movs	r1, #16
 80012d6:	0018      	movs	r0, r3
 80012d8:	f7ff ff1e 	bl	8001118 <LL_TIM_OC_DisablePreload>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 80012dc:	2001      	movs	r0, #1
 80012de:	f7ff fe91 	bl	8001004 <LL_IOP_GRP1_EnableClock>
    /**TIM2 GPIO Configuration    
    PA0-CK_IN     ------> TIM2_CH1
    PA1     ------> TIM2_CH2 
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 80012e2:	003b      	movs	r3, r7
 80012e4:	2201      	movs	r2, #1
 80012e6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80012e8:	003b      	movs	r3, r7
 80012ea:	2202      	movs	r2, #2
 80012ec:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80012ee:	003b      	movs	r3, r7
 80012f0:	2200      	movs	r2, #0
 80012f2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80012f4:	003b      	movs	r3, r7
 80012f6:	2200      	movs	r2, #0
 80012f8:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80012fa:	003b      	movs	r3, r7
 80012fc:	2200      	movs	r2, #0
 80012fe:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8001300:	003b      	movs	r3, r7
 8001302:	2202      	movs	r2, #2
 8001304:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001306:	003a      	movs	r2, r7
 8001308:	23a0      	movs	r3, #160	; 0xa0
 800130a:	05db      	lsls	r3, r3, #23
 800130c:	0011      	movs	r1, r2
 800130e:	0018      	movs	r0, r3
 8001310:	f000 fa6d 	bl	80017ee <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8001314:	003b      	movs	r3, r7
 8001316:	2202      	movs	r2, #2
 8001318:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800131a:	003b      	movs	r3, r7
 800131c:	2202      	movs	r2, #2
 800131e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001320:	003b      	movs	r3, r7
 8001322:	2200      	movs	r2, #0
 8001324:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001326:	003b      	movs	r3, r7
 8001328:	2200      	movs	r2, #0
 800132a:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800132c:	003b      	movs	r3, r7
 800132e:	2200      	movs	r2, #0
 8001330:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8001332:	003b      	movs	r3, r7
 8001334:	2202      	movs	r2, #2
 8001336:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001338:	003a      	movs	r2, r7
 800133a:	23a0      	movs	r3, #160	; 0xa0
 800133c:	05db      	lsls	r3, r3, #23
 800133e:	0011      	movs	r1, r2
 8001340:	0018      	movs	r0, r3
 8001342:	f000 fa54 	bl	80017ee <LL_GPIO_Init>

}
 8001346:	46c0      	nop			; (mov r8, r8)
 8001348:	46bd      	mov	sp, r7
 800134a:	b00e      	add	sp, #56	; 0x38
 800134c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001350 <MX_TIM21_Init>:
/* TIM21 init function */
void MX_TIM21_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b084      	sub	sp, #16
 8001354:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001356:	003b      	movs	r3, r7
 8001358:	0018      	movs	r0, r3
 800135a:	2310      	movs	r3, #16
 800135c:	001a      	movs	r2, r3
 800135e:	2100      	movs	r1, #0
 8001360:	f000 fd40 	bl	8001de4 <memset>

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM21);
 8001364:	2004      	movs	r0, #4
 8001366:	f7ff fe37 	bl	8000fd8 <LL_APB2_GRP1_EnableClock>

  /* TIM21 interrupt Init */
  NVIC_SetPriority(TIM21_IRQn, 0);
 800136a:	2100      	movs	r1, #0
 800136c:	2014      	movs	r0, #20
 800136e:	f7ff fdaf 	bl	8000ed0 <NVIC_SetPriority>
  NVIC_EnableIRQ(TIM21_IRQn);
 8001372:	2014      	movs	r0, #20
 8001374:	f7ff fd96 	bl	8000ea4 <NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 65535;
 8001378:	003b      	movs	r3, r7
 800137a:	2201      	movs	r2, #1
 800137c:	4252      	negs	r2, r2
 800137e:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001380:	003b      	movs	r3, r7
 8001382:	2200      	movs	r2, #0
 8001384:	605a      	str	r2, [r3, #4]
  TIM_InitStruct.Autoreload = 65535;
 8001386:	003b      	movs	r3, r7
 8001388:	4a10      	ldr	r2, [pc, #64]	; (80013cc <MX_TIM21_Init+0x7c>)
 800138a:	609a      	str	r2, [r3, #8]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800138c:	003b      	movs	r3, r7
 800138e:	2200      	movs	r2, #0
 8001390:	60da      	str	r2, [r3, #12]
  LL_TIM_Init(TIM21, &TIM_InitStruct);
 8001392:	003b      	movs	r3, r7
 8001394:	4a0e      	ldr	r2, [pc, #56]	; (80013d0 <MX_TIM21_Init+0x80>)
 8001396:	0019      	movs	r1, r3
 8001398:	0010      	movs	r0, r2
 800139a:	f000 fae5 	bl	8001968 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM21);
 800139e:	4b0c      	ldr	r3, [pc, #48]	; (80013d0 <MX_TIM21_Init+0x80>)
 80013a0:	0018      	movs	r0, r3
 80013a2:	f7ff fe45 	bl	8001030 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM21, LL_TIM_CLOCKSOURCE_INTERNAL);
 80013a6:	4b0a      	ldr	r3, [pc, #40]	; (80013d0 <MX_TIM21_Init+0x80>)
 80013a8:	2100      	movs	r1, #0
 80013aa:	0018      	movs	r0, r3
 80013ac:	f7ff fee6 	bl	800117c <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM21, LL_TIM_TRGO_RESET);
 80013b0:	4b07      	ldr	r3, [pc, #28]	; (80013d0 <MX_TIM21_Init+0x80>)
 80013b2:	2100      	movs	r1, #0
 80013b4:	0018      	movs	r0, r3
 80013b6:	f7ff fef5 	bl	80011a4 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM21);
 80013ba:	4b05      	ldr	r3, [pc, #20]	; (80013d0 <MX_TIM21_Init+0x80>)
 80013bc:	0018      	movs	r0, r3
 80013be:	f7ff ff03 	bl	80011c8 <LL_TIM_DisableMasterSlaveMode>

}
 80013c2:	46c0      	nop			; (mov r8, r8)
 80013c4:	46bd      	mov	sp, r7
 80013c6:	b004      	add	sp, #16
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	46c0      	nop			; (mov r8, r8)
 80013cc:	0000ffff 	.word	0x0000ffff
 80013d0:	40010800 	.word	0x40010800

080013d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80013d4:	4813      	ldr	r0, [pc, #76]	; (8001424 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80013d6:	4685      	mov	sp, r0

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 80013d8:	4813      	ldr	r0, [pc, #76]	; (8001428 <LoopForever+0x6>)
    LDR R1, [R0]
 80013da:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 80013dc:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 80013de:	4a13      	ldr	r2, [pc, #76]	; (800142c <LoopForever+0xa>)
    CMP R1, R2
 80013e0:	4291      	cmp	r1, r2
    BNE ApplicationStart
 80013e2:	d105      	bne.n	80013f0 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 80013e4:	4812      	ldr	r0, [pc, #72]	; (8001430 <LoopForever+0xe>)
    LDR R1,=0x00000001
 80013e6:	4913      	ldr	r1, [pc, #76]	; (8001434 <LoopForever+0x12>)
    STR R1, [R0]
 80013e8:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 80013ea:	4813      	ldr	r0, [pc, #76]	; (8001438 <LoopForever+0x16>)
    LDR R1,=0x00000000
 80013ec:	4913      	ldr	r1, [pc, #76]	; (800143c <LoopForever+0x1a>)
    STR R1, [R0]
 80013ee:	6001      	str	r1, [r0, #0]

080013f0 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 80013f0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80013f2:	e003      	b.n	80013fc <LoopCopyDataInit>

080013f4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80013f4:	4b12      	ldr	r3, [pc, #72]	; (8001440 <LoopForever+0x1e>)
  ldr  r3, [r3, r1]
 80013f6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80013f8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80013fa:	3104      	adds	r1, #4

080013fc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 80013fc:	4811      	ldr	r0, [pc, #68]	; (8001444 <LoopForever+0x22>)
  ldr  r3, =_edata
 80013fe:	4b12      	ldr	r3, [pc, #72]	; (8001448 <LoopForever+0x26>)
  adds  r2, r0, r1
 8001400:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001402:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001404:	d3f6      	bcc.n	80013f4 <CopyDataInit>
  ldr  r2, =_sbss
 8001406:	4a11      	ldr	r2, [pc, #68]	; (800144c <LoopForever+0x2a>)
  b  LoopFillZerobss
 8001408:	e002      	b.n	8001410 <LoopFillZerobss>

0800140a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 800140a:	2300      	movs	r3, #0
  str  r3, [r2]
 800140c:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800140e:	3204      	adds	r2, #4

08001410 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8001410:	4b0f      	ldr	r3, [pc, #60]	; (8001450 <LoopForever+0x2e>)
  cmp  r2, r3
 8001412:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001414:	d3f9      	bcc.n	800140a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001416:	f7ff fd07 	bl	8000e28 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800141a:	f000 fcbf 	bl	8001d9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800141e:	f7ff fbbd 	bl	8000b9c <main>

08001422 <LoopForever>:

LoopForever:
    b LoopForever
 8001422:	e7fe      	b.n	8001422 <LoopForever>
   ldr   r0, =_estack
 8001424:	20000800 	.word	0x20000800
    LDR R0,=0x00000004
 8001428:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 800142c:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 8001430:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8001434:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8001438:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 800143c:	00000000 	.word	0x00000000
  ldr  r3, =_sidata
 8001440:	08001e34 	.word	0x08001e34
  ldr  r0, =_sdata
 8001444:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001448:	20000088 	.word	0x20000088
  ldr  r2, =_sbss
 800144c:	20000088 	.word	0x20000088
  ldr  r3, = _ebss
 8001450:	200000a8 	.word	0x200000a8

08001454 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001454:	e7fe      	b.n	8001454 <ADC1_COMP_IRQHandler>
	...

08001458 <LL_EXTI_EnableIT_0_31>:
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8001460:	4b04      	ldr	r3, [pc, #16]	; (8001474 <LL_EXTI_EnableIT_0_31+0x1c>)
 8001462:	6819      	ldr	r1, [r3, #0]
 8001464:	4b03      	ldr	r3, [pc, #12]	; (8001474 <LL_EXTI_EnableIT_0_31+0x1c>)
 8001466:	687a      	ldr	r2, [r7, #4]
 8001468:	430a      	orrs	r2, r1
 800146a:	601a      	str	r2, [r3, #0]
}
 800146c:	46c0      	nop			; (mov r8, r8)
 800146e:	46bd      	mov	sp, r7
 8001470:	b002      	add	sp, #8
 8001472:	bd80      	pop	{r7, pc}
 8001474:	40010400 	.word	0x40010400

08001478 <LL_EXTI_DisableIT_0_31>:
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8001480:	4b05      	ldr	r3, [pc, #20]	; (8001498 <LL_EXTI_DisableIT_0_31+0x20>)
 8001482:	681a      	ldr	r2, [r3, #0]
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	43d9      	mvns	r1, r3
 8001488:	4b03      	ldr	r3, [pc, #12]	; (8001498 <LL_EXTI_DisableIT_0_31+0x20>)
 800148a:	400a      	ands	r2, r1
 800148c:	601a      	str	r2, [r3, #0]
}
 800148e:	46c0      	nop			; (mov r8, r8)
 8001490:	46bd      	mov	sp, r7
 8001492:	b002      	add	sp, #8
 8001494:	bd80      	pop	{r7, pc}
 8001496:	46c0      	nop			; (mov r8, r8)
 8001498:	40010400 	.word	0x40010400

0800149c <LL_EXTI_EnableEvent_0_31>:
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 80014a4:	4b04      	ldr	r3, [pc, #16]	; (80014b8 <LL_EXTI_EnableEvent_0_31+0x1c>)
 80014a6:	6859      	ldr	r1, [r3, #4]
 80014a8:	4b03      	ldr	r3, [pc, #12]	; (80014b8 <LL_EXTI_EnableEvent_0_31+0x1c>)
 80014aa:	687a      	ldr	r2, [r7, #4]
 80014ac:	430a      	orrs	r2, r1
 80014ae:	605a      	str	r2, [r3, #4]
}
 80014b0:	46c0      	nop			; (mov r8, r8)
 80014b2:	46bd      	mov	sp, r7
 80014b4:	b002      	add	sp, #8
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	40010400 	.word	0x40010400

080014bc <LL_EXTI_DisableEvent_0_31>:
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b082      	sub	sp, #8
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 80014c4:	4b05      	ldr	r3, [pc, #20]	; (80014dc <LL_EXTI_DisableEvent_0_31+0x20>)
 80014c6:	685a      	ldr	r2, [r3, #4]
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	43d9      	mvns	r1, r3
 80014cc:	4b03      	ldr	r3, [pc, #12]	; (80014dc <LL_EXTI_DisableEvent_0_31+0x20>)
 80014ce:	400a      	ands	r2, r1
 80014d0:	605a      	str	r2, [r3, #4]
}
 80014d2:	46c0      	nop			; (mov r8, r8)
 80014d4:	46bd      	mov	sp, r7
 80014d6:	b002      	add	sp, #8
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	46c0      	nop			; (mov r8, r8)
 80014dc:	40010400 	.word	0x40010400

080014e0 <LL_EXTI_EnableRisingTrig_0_31>:
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 80014e8:	4b04      	ldr	r3, [pc, #16]	; (80014fc <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 80014ea:	6899      	ldr	r1, [r3, #8]
 80014ec:	4b03      	ldr	r3, [pc, #12]	; (80014fc <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 80014ee:	687a      	ldr	r2, [r7, #4]
 80014f0:	430a      	orrs	r2, r1
 80014f2:	609a      	str	r2, [r3, #8]
}
 80014f4:	46c0      	nop			; (mov r8, r8)
 80014f6:	46bd      	mov	sp, r7
 80014f8:	b002      	add	sp, #8
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	40010400 	.word	0x40010400

08001500 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8001508:	4b05      	ldr	r3, [pc, #20]	; (8001520 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 800150a:	689a      	ldr	r2, [r3, #8]
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	43d9      	mvns	r1, r3
 8001510:	4b03      	ldr	r3, [pc, #12]	; (8001520 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 8001512:	400a      	ands	r2, r1
 8001514:	609a      	str	r2, [r3, #8]
}
 8001516:	46c0      	nop			; (mov r8, r8)
 8001518:	46bd      	mov	sp, r7
 800151a:	b002      	add	sp, #8
 800151c:	bd80      	pop	{r7, pc}
 800151e:	46c0      	nop			; (mov r8, r8)
 8001520:	40010400 	.word	0x40010400

08001524 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 800152c:	4b04      	ldr	r3, [pc, #16]	; (8001540 <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 800152e:	68d9      	ldr	r1, [r3, #12]
 8001530:	4b03      	ldr	r3, [pc, #12]	; (8001540 <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 8001532:	687a      	ldr	r2, [r7, #4]
 8001534:	430a      	orrs	r2, r1
 8001536:	60da      	str	r2, [r3, #12]
}
 8001538:	46c0      	nop			; (mov r8, r8)
 800153a:	46bd      	mov	sp, r7
 800153c:	b002      	add	sp, #8
 800153e:	bd80      	pop	{r7, pc}
 8001540:	40010400 	.word	0x40010400

08001544 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 800154c:	4b05      	ldr	r3, [pc, #20]	; (8001564 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 800154e:	68da      	ldr	r2, [r3, #12]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	43d9      	mvns	r1, r3
 8001554:	4b03      	ldr	r3, [pc, #12]	; (8001564 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 8001556:	400a      	ands	r2, r1
 8001558:	60da      	str	r2, [r3, #12]
}
 800155a:	46c0      	nop			; (mov r8, r8)
 800155c:	46bd      	mov	sp, r7
 800155e:	b002      	add	sp, #8
 8001560:	bd80      	pop	{r7, pc}
 8001562:	46c0      	nop			; (mov r8, r8)
 8001564:	40010400 	.word	0x40010400

08001568 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b084      	sub	sp, #16
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8001570:	230f      	movs	r3, #15
 8001572:	18fb      	adds	r3, r7, r3
 8001574:	2200      	movs	r2, #0
 8001576:	701a      	strb	r2, [r3, #0]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	791b      	ldrb	r3, [r3, #4]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d065      	beq.n	800164c <LL_EXTI_Init+0xe4>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d100      	bne.n	800158a <LL_EXTI_Init+0x22>
 8001588:	e06b      	b.n	8001662 <LL_EXTI_Init+0xfa>
    {
      switch (EXTI_InitStruct->Mode)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	795b      	ldrb	r3, [r3, #5]
 800158e:	2b01      	cmp	r3, #1
 8001590:	d00e      	beq.n	80015b0 <LL_EXTI_Init+0x48>
 8001592:	2b02      	cmp	r3, #2
 8001594:	d017      	beq.n	80015c6 <LL_EXTI_Init+0x5e>
 8001596:	2b00      	cmp	r3, #0
 8001598:	d120      	bne.n	80015dc <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	0018      	movs	r0, r3
 80015a0:	f7ff ff8c 	bl	80014bc <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	0018      	movs	r0, r3
 80015aa:	f7ff ff55 	bl	8001458 <LL_EXTI_EnableIT_0_31>
          break;
 80015ae:	e01a      	b.n	80015e6 <LL_EXTI_Init+0x7e>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	0018      	movs	r0, r3
 80015b6:	f7ff ff5f 	bl	8001478 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	0018      	movs	r0, r3
 80015c0:	f7ff ff6c 	bl	800149c <LL_EXTI_EnableEvent_0_31>
          break;
 80015c4:	e00f      	b.n	80015e6 <LL_EXTI_Init+0x7e>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	0018      	movs	r0, r3
 80015cc:	f7ff ff44 	bl	8001458 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	0018      	movs	r0, r3
 80015d6:	f7ff ff61 	bl	800149c <LL_EXTI_EnableEvent_0_31>
          break;
 80015da:	e004      	b.n	80015e6 <LL_EXTI_Init+0x7e>
        default:
          status = ERROR;
 80015dc:	230f      	movs	r3, #15
 80015de:	18fb      	adds	r3, r7, r3
 80015e0:	2201      	movs	r2, #1
 80015e2:	701a      	strb	r2, [r3, #0]
          break;
 80015e4:	46c0      	nop			; (mov r8, r8)
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	799b      	ldrb	r3, [r3, #6]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d039      	beq.n	8001662 <LL_EXTI_Init+0xfa>
      {
        switch (EXTI_InitStruct->Trigger)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	799b      	ldrb	r3, [r3, #6]
 80015f2:	2b02      	cmp	r3, #2
 80015f4:	d00e      	beq.n	8001614 <LL_EXTI_Init+0xac>
 80015f6:	2b03      	cmp	r3, #3
 80015f8:	d017      	beq.n	800162a <LL_EXTI_Init+0xc2>
 80015fa:	2b01      	cmp	r3, #1
 80015fc:	d120      	bne.n	8001640 <LL_EXTI_Init+0xd8>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	0018      	movs	r0, r3
 8001604:	f7ff ff9e 	bl	8001544 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	0018      	movs	r0, r3
 800160e:	f7ff ff67 	bl	80014e0 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8001612:	e027      	b.n	8001664 <LL_EXTI_Init+0xfc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	0018      	movs	r0, r3
 800161a:	f7ff ff71 	bl	8001500 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	0018      	movs	r0, r3
 8001624:	f7ff ff7e 	bl	8001524 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8001628:	e01c      	b.n	8001664 <LL_EXTI_Init+0xfc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	0018      	movs	r0, r3
 8001630:	f7ff ff56 	bl	80014e0 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	0018      	movs	r0, r3
 800163a:	f7ff ff73 	bl	8001524 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800163e:	e011      	b.n	8001664 <LL_EXTI_Init+0xfc>
          default:
            status = ERROR;
 8001640:	230f      	movs	r3, #15
 8001642:	18fb      	adds	r3, r7, r3
 8001644:	2201      	movs	r2, #1
 8001646:	701a      	strb	r2, [r3, #0]
            break;
 8001648:	46c0      	nop			; (mov r8, r8)
 800164a:	e00b      	b.n	8001664 <LL_EXTI_Init+0xfc>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	0018      	movs	r0, r3
 8001652:	f7ff ff11 	bl	8001478 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	0018      	movs	r0, r3
 800165c:	f7ff ff2e 	bl	80014bc <LL_EXTI_DisableEvent_0_31>
 8001660:	e000      	b.n	8001664 <LL_EXTI_Init+0xfc>
      }
 8001662:	46c0      	nop			; (mov r8, r8)
  }
  return status;
 8001664:	230f      	movs	r3, #15
 8001666:	18fb      	adds	r3, r7, r3
 8001668:	781b      	ldrb	r3, [r3, #0]
}
 800166a:	0018      	movs	r0, r3
 800166c:	46bd      	mov	sp, r7
 800166e:	b004      	add	sp, #16
 8001670:	bd80      	pop	{r7, pc}

08001672 <LL_GPIO_SetPinMode>:
{
 8001672:	b580      	push	{r7, lr}
 8001674:	b084      	sub	sp, #16
 8001676:	af00      	add	r7, sp, #0
 8001678:	60f8      	str	r0, [r7, #12]
 800167a:	60b9      	str	r1, [r7, #8]
 800167c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	6819      	ldr	r1, [r3, #0]
 8001682:	68bb      	ldr	r3, [r7, #8]
 8001684:	68ba      	ldr	r2, [r7, #8]
 8001686:	435a      	muls	r2, r3
 8001688:	0013      	movs	r3, r2
 800168a:	005b      	lsls	r3, r3, #1
 800168c:	189b      	adds	r3, r3, r2
 800168e:	43db      	mvns	r3, r3
 8001690:	400b      	ands	r3, r1
 8001692:	001a      	movs	r2, r3
 8001694:	68bb      	ldr	r3, [r7, #8]
 8001696:	68b9      	ldr	r1, [r7, #8]
 8001698:	434b      	muls	r3, r1
 800169a:	6879      	ldr	r1, [r7, #4]
 800169c:	434b      	muls	r3, r1
 800169e:	431a      	orrs	r2, r3
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	601a      	str	r2, [r3, #0]
}
 80016a4:	46c0      	nop			; (mov r8, r8)
 80016a6:	46bd      	mov	sp, r7
 80016a8:	b004      	add	sp, #16
 80016aa:	bd80      	pop	{r7, pc}

080016ac <LL_GPIO_SetPinOutputType>:
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b084      	sub	sp, #16
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	60f8      	str	r0, [r7, #12]
 80016b4:	60b9      	str	r1, [r7, #8]
 80016b6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	68ba      	ldr	r2, [r7, #8]
 80016be:	43d2      	mvns	r2, r2
 80016c0:	401a      	ands	r2, r3
 80016c2:	68bb      	ldr	r3, [r7, #8]
 80016c4:	6879      	ldr	r1, [r7, #4]
 80016c6:	434b      	muls	r3, r1
 80016c8:	431a      	orrs	r2, r3
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	605a      	str	r2, [r3, #4]
}
 80016ce:	46c0      	nop			; (mov r8, r8)
 80016d0:	46bd      	mov	sp, r7
 80016d2:	b004      	add	sp, #16
 80016d4:	bd80      	pop	{r7, pc}

080016d6 <LL_GPIO_SetPinSpeed>:
{
 80016d6:	b580      	push	{r7, lr}
 80016d8:	b084      	sub	sp, #16
 80016da:	af00      	add	r7, sp, #0
 80016dc:	60f8      	str	r0, [r7, #12]
 80016de:	60b9      	str	r1, [r7, #8]
 80016e0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDER_OSPEED0), ((Pin * Pin) * Speed));
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	6899      	ldr	r1, [r3, #8]
 80016e6:	68bb      	ldr	r3, [r7, #8]
 80016e8:	68ba      	ldr	r2, [r7, #8]
 80016ea:	435a      	muls	r2, r3
 80016ec:	0013      	movs	r3, r2
 80016ee:	005b      	lsls	r3, r3, #1
 80016f0:	189b      	adds	r3, r3, r2
 80016f2:	43db      	mvns	r3, r3
 80016f4:	400b      	ands	r3, r1
 80016f6:	001a      	movs	r2, r3
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	68b9      	ldr	r1, [r7, #8]
 80016fc:	434b      	muls	r3, r1
 80016fe:	6879      	ldr	r1, [r7, #4]
 8001700:	434b      	muls	r3, r1
 8001702:	431a      	orrs	r2, r3
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	609a      	str	r2, [r3, #8]
}
 8001708:	46c0      	nop			; (mov r8, r8)
 800170a:	46bd      	mov	sp, r7
 800170c:	b004      	add	sp, #16
 800170e:	bd80      	pop	{r7, pc}

08001710 <LL_GPIO_SetPinPull>:
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b084      	sub	sp, #16
 8001714:	af00      	add	r7, sp, #0
 8001716:	60f8      	str	r0, [r7, #12]
 8001718:	60b9      	str	r1, [r7, #8]
 800171a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	68d9      	ldr	r1, [r3, #12]
 8001720:	68bb      	ldr	r3, [r7, #8]
 8001722:	68ba      	ldr	r2, [r7, #8]
 8001724:	435a      	muls	r2, r3
 8001726:	0013      	movs	r3, r2
 8001728:	005b      	lsls	r3, r3, #1
 800172a:	189b      	adds	r3, r3, r2
 800172c:	43db      	mvns	r3, r3
 800172e:	400b      	ands	r3, r1
 8001730:	001a      	movs	r2, r3
 8001732:	68bb      	ldr	r3, [r7, #8]
 8001734:	68b9      	ldr	r1, [r7, #8]
 8001736:	434b      	muls	r3, r1
 8001738:	6879      	ldr	r1, [r7, #4]
 800173a:	434b      	muls	r3, r1
 800173c:	431a      	orrs	r2, r3
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	60da      	str	r2, [r3, #12]
}
 8001742:	46c0      	nop			; (mov r8, r8)
 8001744:	46bd      	mov	sp, r7
 8001746:	b004      	add	sp, #16
 8001748:	bd80      	pop	{r7, pc}

0800174a <LL_GPIO_SetAFPin_0_7>:
{
 800174a:	b580      	push	{r7, lr}
 800174c:	b084      	sub	sp, #16
 800174e:	af00      	add	r7, sp, #0
 8001750:	60f8      	str	r0, [r7, #12]
 8001752:	60b9      	str	r1, [r7, #8]
 8001754:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	6a19      	ldr	r1, [r3, #32]
 800175a:	68bb      	ldr	r3, [r7, #8]
 800175c:	68ba      	ldr	r2, [r7, #8]
 800175e:	4353      	muls	r3, r2
 8001760:	68ba      	ldr	r2, [r7, #8]
 8001762:	4353      	muls	r3, r2
 8001764:	68ba      	ldr	r2, [r7, #8]
 8001766:	435a      	muls	r2, r3
 8001768:	0013      	movs	r3, r2
 800176a:	011b      	lsls	r3, r3, #4
 800176c:	1a9b      	subs	r3, r3, r2
 800176e:	43db      	mvns	r3, r3
 8001770:	400b      	ands	r3, r1
 8001772:	001a      	movs	r2, r3
 8001774:	68bb      	ldr	r3, [r7, #8]
 8001776:	68b9      	ldr	r1, [r7, #8]
 8001778:	434b      	muls	r3, r1
 800177a:	68b9      	ldr	r1, [r7, #8]
 800177c:	434b      	muls	r3, r1
 800177e:	68b9      	ldr	r1, [r7, #8]
 8001780:	434b      	muls	r3, r1
 8001782:	6879      	ldr	r1, [r7, #4]
 8001784:	434b      	muls	r3, r1
 8001786:	431a      	orrs	r2, r3
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	621a      	str	r2, [r3, #32]
}
 800178c:	46c0      	nop			; (mov r8, r8)
 800178e:	46bd      	mov	sp, r7
 8001790:	b004      	add	sp, #16
 8001792:	bd80      	pop	{r7, pc}

08001794 <LL_GPIO_SetAFPin_8_15>:
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b084      	sub	sp, #16
 8001798:	af00      	add	r7, sp, #0
 800179a:	60f8      	str	r0, [r7, #12]
 800179c:	60b9      	str	r1, [r7, #8]
 800179e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80017a4:	68bb      	ldr	r3, [r7, #8]
 80017a6:	0a1b      	lsrs	r3, r3, #8
 80017a8:	68ba      	ldr	r2, [r7, #8]
 80017aa:	0a12      	lsrs	r2, r2, #8
 80017ac:	4353      	muls	r3, r2
 80017ae:	68ba      	ldr	r2, [r7, #8]
 80017b0:	0a12      	lsrs	r2, r2, #8
 80017b2:	4353      	muls	r3, r2
 80017b4:	68ba      	ldr	r2, [r7, #8]
 80017b6:	0a12      	lsrs	r2, r2, #8
 80017b8:	435a      	muls	r2, r3
 80017ba:	0013      	movs	r3, r2
 80017bc:	011b      	lsls	r3, r3, #4
 80017be:	1a9b      	subs	r3, r3, r2
 80017c0:	43db      	mvns	r3, r3
 80017c2:	400b      	ands	r3, r1
 80017c4:	001a      	movs	r2, r3
 80017c6:	68bb      	ldr	r3, [r7, #8]
 80017c8:	0a1b      	lsrs	r3, r3, #8
 80017ca:	68b9      	ldr	r1, [r7, #8]
 80017cc:	0a09      	lsrs	r1, r1, #8
 80017ce:	434b      	muls	r3, r1
 80017d0:	68b9      	ldr	r1, [r7, #8]
 80017d2:	0a09      	lsrs	r1, r1, #8
 80017d4:	434b      	muls	r3, r1
 80017d6:	68b9      	ldr	r1, [r7, #8]
 80017d8:	0a09      	lsrs	r1, r1, #8
 80017da:	434b      	muls	r3, r1
 80017dc:	6879      	ldr	r1, [r7, #4]
 80017de:	434b      	muls	r3, r1
 80017e0:	431a      	orrs	r2, r3
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	625a      	str	r2, [r3, #36]	; 0x24
}
 80017e6:	46c0      	nop			; (mov r8, r8)
 80017e8:	46bd      	mov	sp, r7
 80017ea:	b004      	add	sp, #16
 80017ec:	bd80      	pop	{r7, pc}

080017ee <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80017ee:	b580      	push	{r7, lr}
 80017f0:	b084      	sub	sp, #16
 80017f2:	af00      	add	r7, sp, #0
 80017f4:	6078      	str	r0, [r7, #4]
 80017f6:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80017f8:	2300      	movs	r3, #0
 80017fa:	60fb      	str	r3, [r7, #12]
  uint32_t currentpin = 0x00000000U;
 80017fc:	2300      	movs	r3, #0
 80017fe:	60bb      	str	r3, [r7, #8]
  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  /* pinpos = 0; useless as already done in default initialization */

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001800:	e040      	b.n	8001884 <LL_GPIO_Init+0x96>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	2101      	movs	r1, #1
 8001808:	68fa      	ldr	r2, [r7, #12]
 800180a:	4091      	lsls	r1, r2
 800180c:	000a      	movs	r2, r1
 800180e:	4013      	ands	r3, r2
 8001810:	60bb      	str	r3, [r7, #8]

    if (currentpin)
 8001812:	68bb      	ldr	r3, [r7, #8]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d032      	beq.n	800187e <LL_GPIO_Init+0x90>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	685a      	ldr	r2, [r3, #4]
 800181c:	68b9      	ldr	r1, [r7, #8]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	0018      	movs	r0, r3
 8001822:	f7ff ff26 	bl	8001672 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	2b01      	cmp	r3, #1
 800182c:	d003      	beq.n	8001836 <LL_GPIO_Init+0x48>
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	2b02      	cmp	r3, #2
 8001834:	d106      	bne.n	8001844 <LL_GPIO_Init+0x56>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	689a      	ldr	r2, [r3, #8]
 800183a:	68b9      	ldr	r1, [r7, #8]
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	0018      	movs	r0, r3
 8001840:	f7ff ff49 	bl	80016d6 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	691a      	ldr	r2, [r3, #16]
 8001848:	68b9      	ldr	r1, [r7, #8]
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	0018      	movs	r0, r3
 800184e:	f7ff ff5f 	bl	8001710 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	2b02      	cmp	r3, #2
 8001858:	d111      	bne.n	800187e <LL_GPIO_Init+0x90>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800185a:	68bb      	ldr	r3, [r7, #8]
 800185c:	2bff      	cmp	r3, #255	; 0xff
 800185e:	d807      	bhi.n	8001870 <LL_GPIO_Init+0x82>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	695a      	ldr	r2, [r3, #20]
 8001864:	68b9      	ldr	r1, [r7, #8]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	0018      	movs	r0, r3
 800186a:	f7ff ff6e 	bl	800174a <LL_GPIO_SetAFPin_0_7>
 800186e:	e006      	b.n	800187e <LL_GPIO_Init+0x90>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	695a      	ldr	r2, [r3, #20]
 8001874:	68b9      	ldr	r1, [r7, #8]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	0018      	movs	r0, r3
 800187a:	f7ff ff8b 	bl	8001794 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	3301      	adds	r3, #1
 8001882:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	681a      	ldr	r2, [r3, #0]
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	40da      	lsrs	r2, r3
 800188c:	1e13      	subs	r3, r2, #0
 800188e:	d1b8      	bne.n	8001802 <LL_GPIO_Init+0x14>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	2b01      	cmp	r3, #1
 8001896:	d003      	beq.n	80018a0 <LL_GPIO_Init+0xb2>
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	2b02      	cmp	r3, #2
 800189e:	d107      	bne.n	80018b0 <LL_GPIO_Init+0xc2>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	6819      	ldr	r1, [r3, #0]
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	68da      	ldr	r2, [r3, #12]
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	0018      	movs	r0, r3
 80018ac:	f7ff fefe 	bl	80016ac <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 80018b0:	2300      	movs	r3, #0
}
 80018b2:	0018      	movs	r0, r3
 80018b4:	46bd      	mov	sp, r7
 80018b6:	b004      	add	sp, #16
 80018b8:	bd80      	pop	{r7, pc}

080018ba <LL_TIM_SetPrescaler>:
{
 80018ba:	b580      	push	{r7, lr}
 80018bc:	b082      	sub	sp, #8
 80018be:	af00      	add	r7, sp, #0
 80018c0:	6078      	str	r0, [r7, #4]
 80018c2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	683a      	ldr	r2, [r7, #0]
 80018c8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80018ca:	46c0      	nop			; (mov r8, r8)
 80018cc:	46bd      	mov	sp, r7
 80018ce:	b002      	add	sp, #8
 80018d0:	bd80      	pop	{r7, pc}

080018d2 <LL_TIM_SetAutoReload>:
{
 80018d2:	b580      	push	{r7, lr}
 80018d4:	b082      	sub	sp, #8
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	6078      	str	r0, [r7, #4]
 80018da:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	683a      	ldr	r2, [r7, #0]
 80018e0:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80018e2:	46c0      	nop			; (mov r8, r8)
 80018e4:	46bd      	mov	sp, r7
 80018e6:	b002      	add	sp, #8
 80018e8:	bd80      	pop	{r7, pc}

080018ea <LL_TIM_OC_SetCompareCH1>:
{
 80018ea:	b580      	push	{r7, lr}
 80018ec:	b082      	sub	sp, #8
 80018ee:	af00      	add	r7, sp, #0
 80018f0:	6078      	str	r0, [r7, #4]
 80018f2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	683a      	ldr	r2, [r7, #0]
 80018f8:	635a      	str	r2, [r3, #52]	; 0x34
}
 80018fa:	46c0      	nop			; (mov r8, r8)
 80018fc:	46bd      	mov	sp, r7
 80018fe:	b002      	add	sp, #8
 8001900:	bd80      	pop	{r7, pc}

08001902 <LL_TIM_OC_SetCompareCH2>:
{
 8001902:	b580      	push	{r7, lr}
 8001904:	b082      	sub	sp, #8
 8001906:	af00      	add	r7, sp, #0
 8001908:	6078      	str	r0, [r7, #4]
 800190a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	683a      	ldr	r2, [r7, #0]
 8001910:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001912:	46c0      	nop			; (mov r8, r8)
 8001914:	46bd      	mov	sp, r7
 8001916:	b002      	add	sp, #8
 8001918:	bd80      	pop	{r7, pc}

0800191a <LL_TIM_OC_SetCompareCH3>:
{
 800191a:	b580      	push	{r7, lr}
 800191c:	b082      	sub	sp, #8
 800191e:	af00      	add	r7, sp, #0
 8001920:	6078      	str	r0, [r7, #4]
 8001922:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	683a      	ldr	r2, [r7, #0]
 8001928:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800192a:	46c0      	nop			; (mov r8, r8)
 800192c:	46bd      	mov	sp, r7
 800192e:	b002      	add	sp, #8
 8001930:	bd80      	pop	{r7, pc}

08001932 <LL_TIM_OC_SetCompareCH4>:
{
 8001932:	b580      	push	{r7, lr}
 8001934:	b082      	sub	sp, #8
 8001936:	af00      	add	r7, sp, #0
 8001938:	6078      	str	r0, [r7, #4]
 800193a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	683a      	ldr	r2, [r7, #0]
 8001940:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001942:	46c0      	nop			; (mov r8, r8)
 8001944:	46bd      	mov	sp, r7
 8001946:	b002      	add	sp, #8
 8001948:	bd80      	pop	{r7, pc}

0800194a <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800194a:	b580      	push	{r7, lr}
 800194c:	b082      	sub	sp, #8
 800194e:	af00      	add	r7, sp, #0
 8001950:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	695b      	ldr	r3, [r3, #20]
 8001956:	2201      	movs	r2, #1
 8001958:	431a      	orrs	r2, r3
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	615a      	str	r2, [r3, #20]
}
 800195e:	46c0      	nop			; (mov r8, r8)
 8001960:	46bd      	mov	sp, r7
 8001962:	b002      	add	sp, #8
 8001964:	bd80      	pop	{r7, pc}
	...

08001968 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b084      	sub	sp, #16
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
 8001970:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001978:	687a      	ldr	r2, [r7, #4]
 800197a:	2380      	movs	r3, #128	; 0x80
 800197c:	05db      	lsls	r3, r3, #23
 800197e:	429a      	cmp	r2, r3
 8001980:	d003      	beq.n	800198a <LL_TIM_Init+0x22>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	4a1a      	ldr	r2, [pc, #104]	; (80019f0 <LL_TIM_Init+0x88>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d107      	bne.n	800199a <LL_TIM_Init+0x32>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	2270      	movs	r2, #112	; 0x70
 800198e:	4393      	bics	r3, r2
 8001990:	001a      	movs	r2, r3
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	4313      	orrs	r3, r2
 8001998:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800199a:	687a      	ldr	r2, [r7, #4]
 800199c:	2380      	movs	r3, #128	; 0x80
 800199e:	05db      	lsls	r3, r3, #23
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d003      	beq.n	80019ac <LL_TIM_Init+0x44>
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	4a12      	ldr	r2, [pc, #72]	; (80019f0 <LL_TIM_Init+0x88>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d106      	bne.n	80019ba <LL_TIM_Init+0x52>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	4a11      	ldr	r2, [pc, #68]	; (80019f4 <LL_TIM_Init+0x8c>)
 80019b0:	401a      	ands	r2, r3
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	68db      	ldr	r3, [r3, #12]
 80019b6:	4313      	orrs	r3, r2
 80019b8:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	68fa      	ldr	r2, [r7, #12]
 80019be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	689a      	ldr	r2, [r3, #8]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	0011      	movs	r1, r2
 80019c8:	0018      	movs	r0, r3
 80019ca:	f7ff ff82 	bl	80018d2 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	881b      	ldrh	r3, [r3, #0]
 80019d2:	001a      	movs	r2, r3
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	0011      	movs	r1, r2
 80019d8:	0018      	movs	r0, r3
 80019da:	f7ff ff6e 	bl	80018ba <LL_TIM_SetPrescaler>
  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	0018      	movs	r0, r3
 80019e2:	f7ff ffb2 	bl	800194a <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80019e6:	2300      	movs	r3, #0
}
 80019e8:	0018      	movs	r0, r3
 80019ea:	46bd      	mov	sp, r7
 80019ec:	b004      	add	sp, #16
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	40010800 	.word	0x40010800
 80019f4:	fffffcff 	.word	0xfffffcff

080019f8 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 80019f8:	b590      	push	{r4, r7, lr}
 80019fa:	b087      	sub	sp, #28
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	60f8      	str	r0, [r7, #12]
 8001a00:	60b9      	str	r1, [r7, #8]
 8001a02:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8001a04:	2317      	movs	r3, #23
 8001a06:	18fb      	adds	r3, r7, r3
 8001a08:	2201      	movs	r2, #1
 8001a0a:	701a      	strb	r2, [r3, #0]

  switch (Channel)
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	2b10      	cmp	r3, #16
 8001a10:	d017      	beq.n	8001a42 <LL_TIM_OC_Init+0x4a>
 8001a12:	d802      	bhi.n	8001a1a <LL_TIM_OC_Init+0x22>
 8001a14:	2b01      	cmp	r3, #1
 8001a16:	d009      	beq.n	8001a2c <LL_TIM_OC_Init+0x34>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8001a18:	e034      	b.n	8001a84 <LL_TIM_OC_Init+0x8c>
  switch (Channel)
 8001a1a:	2280      	movs	r2, #128	; 0x80
 8001a1c:	0052      	lsls	r2, r2, #1
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d01a      	beq.n	8001a58 <LL_TIM_OC_Init+0x60>
 8001a22:	2280      	movs	r2, #128	; 0x80
 8001a24:	0152      	lsls	r2, r2, #5
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d021      	beq.n	8001a6e <LL_TIM_OC_Init+0x76>
      break;
 8001a2a:	e02b      	b.n	8001a84 <LL_TIM_OC_Init+0x8c>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8001a2c:	2317      	movs	r3, #23
 8001a2e:	18fc      	adds	r4, r7, r3
 8001a30:	687a      	ldr	r2, [r7, #4]
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	0011      	movs	r1, r2
 8001a36:	0018      	movs	r0, r3
 8001a38:	f000 f82b 	bl	8001a92 <OC1Config>
 8001a3c:	0003      	movs	r3, r0
 8001a3e:	7023      	strb	r3, [r4, #0]
      break;
 8001a40:	e020      	b.n	8001a84 <LL_TIM_OC_Init+0x8c>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8001a42:	2317      	movs	r3, #23
 8001a44:	18fc      	adds	r4, r7, r3
 8001a46:	687a      	ldr	r2, [r7, #4]
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	0011      	movs	r1, r2
 8001a4c:	0018      	movs	r0, r3
 8001a4e:	f000 f867 	bl	8001b20 <OC2Config>
 8001a52:	0003      	movs	r3, r0
 8001a54:	7023      	strb	r3, [r4, #0]
      break;
 8001a56:	e015      	b.n	8001a84 <LL_TIM_OC_Init+0x8c>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8001a58:	2317      	movs	r3, #23
 8001a5a:	18fc      	adds	r4, r7, r3
 8001a5c:	687a      	ldr	r2, [r7, #4]
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	0011      	movs	r1, r2
 8001a62:	0018      	movs	r0, r3
 8001a64:	f000 f8a8 	bl	8001bb8 <OC3Config>
 8001a68:	0003      	movs	r3, r0
 8001a6a:	7023      	strb	r3, [r4, #0]
      break;
 8001a6c:	e00a      	b.n	8001a84 <LL_TIM_OC_Init+0x8c>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8001a6e:	2317      	movs	r3, #23
 8001a70:	18fc      	adds	r4, r7, r3
 8001a72:	687a      	ldr	r2, [r7, #4]
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	0011      	movs	r1, r2
 8001a78:	0018      	movs	r0, r3
 8001a7a:	f000 f8e7 	bl	8001c4c <OC4Config>
 8001a7e:	0003      	movs	r3, r0
 8001a80:	7023      	strb	r3, [r4, #0]
      break;
 8001a82:	46c0      	nop			; (mov r8, r8)
  }

  return result;
 8001a84:	2317      	movs	r3, #23
 8001a86:	18fb      	adds	r3, r7, r3
 8001a88:	781b      	ldrb	r3, [r3, #0]
}
 8001a8a:	0018      	movs	r0, r3
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	b007      	add	sp, #28
 8001a90:	bd90      	pop	{r4, r7, pc}

08001a92 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001a92:	b580      	push	{r7, lr}
 8001a94:	b086      	sub	sp, #24
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	6078      	str	r0, [r7, #4]
 8001a9a:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6a1b      	ldr	r3, [r3, #32]
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	4393      	bics	r3, r2
 8001aa4:	001a      	movs	r2, r3
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6a1b      	ldr	r3, [r3, #32]
 8001aae:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	699b      	ldr	r3, [r3, #24]
 8001aba:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	2203      	movs	r2, #3
 8001ac0:	4393      	bics	r3, r2
 8001ac2:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	2270      	movs	r2, #112	; 0x70
 8001ac8:	4393      	bics	r3, r2
 8001aca:	001a      	movs	r2, r3
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	2202      	movs	r2, #2
 8001ad8:	4393      	bics	r3, r2
 8001ada:	001a      	movs	r2, r3
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	4393      	bics	r3, r2
 8001aea:	001a      	movs	r2, r3
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	4313      	orrs	r3, r2
 8001af2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	693a      	ldr	r2, [r7, #16]
 8001af8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	68fa      	ldr	r2, [r7, #12]
 8001afe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	689a      	ldr	r2, [r3, #8]
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	0011      	movs	r1, r2
 8001b08:	0018      	movs	r0, r3
 8001b0a:	f7ff feee 	bl	80018ea <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	697a      	ldr	r2, [r7, #20]
 8001b12:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001b14:	2300      	movs	r3, #0
}
 8001b16:	0018      	movs	r0, r3
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	b006      	add	sp, #24
 8001b1c:	bd80      	pop	{r7, pc}
	...

08001b20 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b086      	sub	sp, #24
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
 8001b28:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6a1b      	ldr	r3, [r3, #32]
 8001b2e:	2210      	movs	r2, #16
 8001b30:	4393      	bics	r3, r2
 8001b32:	001a      	movs	r2, r3
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6a1b      	ldr	r3, [r3, #32]
 8001b3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	699b      	ldr	r3, [r3, #24]
 8001b48:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	4a18      	ldr	r2, [pc, #96]	; (8001bb0 <OC2Config+0x90>)
 8001b4e:	4013      	ands	r3, r2
 8001b50:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	4a17      	ldr	r2, [pc, #92]	; (8001bb4 <OC2Config+0x94>)
 8001b56:	401a      	ands	r2, r3
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	021b      	lsls	r3, r3, #8
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	2220      	movs	r2, #32
 8001b66:	4393      	bics	r3, r2
 8001b68:	001a      	movs	r2, r3
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	68db      	ldr	r3, [r3, #12]
 8001b6e:	011b      	lsls	r3, r3, #4
 8001b70:	4313      	orrs	r3, r2
 8001b72:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	2210      	movs	r2, #16
 8001b78:	4393      	bics	r3, r2
 8001b7a:	001a      	movs	r2, r3
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	011b      	lsls	r3, r3, #4
 8001b82:	4313      	orrs	r3, r2
 8001b84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	693a      	ldr	r2, [r7, #16]
 8001b8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	68fa      	ldr	r2, [r7, #12]
 8001b90:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	689a      	ldr	r2, [r3, #8]
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	0011      	movs	r1, r2
 8001b9a:	0018      	movs	r0, r3
 8001b9c:	f7ff feb1 	bl	8001902 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	697a      	ldr	r2, [r7, #20]
 8001ba4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001ba6:	2300      	movs	r3, #0
}
 8001ba8:	0018      	movs	r0, r3
 8001baa:	46bd      	mov	sp, r7
 8001bac:	b006      	add	sp, #24
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	fffffcff 	.word	0xfffffcff
 8001bb4:	ffff8fff 	.word	0xffff8fff

08001bb8 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b086      	sub	sp, #24
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
 8001bc0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6a1b      	ldr	r3, [r3, #32]
 8001bc6:	4a1f      	ldr	r2, [pc, #124]	; (8001c44 <OC3Config+0x8c>)
 8001bc8:	401a      	ands	r2, r3
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6a1b      	ldr	r3, [r3, #32]
 8001bd2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	69db      	ldr	r3, [r3, #28]
 8001bde:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	2203      	movs	r2, #3
 8001be4:	4393      	bics	r3, r2
 8001be6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	2270      	movs	r2, #112	; 0x70
 8001bec:	4393      	bics	r3, r2
 8001bee:	001a      	movs	r2, r3
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	4a13      	ldr	r2, [pc, #76]	; (8001c48 <OC3Config+0x90>)
 8001bfc:	401a      	ands	r2, r3
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	68db      	ldr	r3, [r3, #12]
 8001c02:	021b      	lsls	r3, r3, #8
 8001c04:	4313      	orrs	r3, r2
 8001c06:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	4a0e      	ldr	r2, [pc, #56]	; (8001c44 <OC3Config+0x8c>)
 8001c0c:	401a      	ands	r2, r3
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	021b      	lsls	r3, r3, #8
 8001c14:	4313      	orrs	r3, r2
 8001c16:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	693a      	ldr	r2, [r7, #16]
 8001c1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	68fa      	ldr	r2, [r7, #12]
 8001c22:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	689a      	ldr	r2, [r3, #8]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	0011      	movs	r1, r2
 8001c2c:	0018      	movs	r0, r3
 8001c2e:	f7ff fe74 	bl	800191a <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	697a      	ldr	r2, [r7, #20]
 8001c36:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001c38:	2300      	movs	r3, #0
}
 8001c3a:	0018      	movs	r0, r3
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	b006      	add	sp, #24
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	46c0      	nop			; (mov r8, r8)
 8001c44:	fffffeff 	.word	0xfffffeff
 8001c48:	fffffdff 	.word	0xfffffdff

08001c4c <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b086      	sub	sp, #24
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
 8001c54:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6a1b      	ldr	r3, [r3, #32]
 8001c5a:	4a1f      	ldr	r2, [pc, #124]	; (8001cd8 <OC4Config+0x8c>)
 8001c5c:	401a      	ands	r2, r3
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6a1b      	ldr	r3, [r3, #32]
 8001c66:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	69db      	ldr	r3, [r3, #28]
 8001c72:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	4a19      	ldr	r2, [pc, #100]	; (8001cdc <OC4Config+0x90>)
 8001c78:	4013      	ands	r3, r2
 8001c7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	4a18      	ldr	r2, [pc, #96]	; (8001ce0 <OC4Config+0x94>)
 8001c80:	401a      	ands	r2, r3
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	021b      	lsls	r3, r3, #8
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	4a15      	ldr	r2, [pc, #84]	; (8001ce4 <OC4Config+0x98>)
 8001c90:	401a      	ands	r2, r3
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	68db      	ldr	r3, [r3, #12]
 8001c96:	031b      	lsls	r3, r3, #12
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	4a0e      	ldr	r2, [pc, #56]	; (8001cd8 <OC4Config+0x8c>)
 8001ca0:	401a      	ands	r2, r3
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	031b      	lsls	r3, r3, #12
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	693a      	ldr	r2, [r7, #16]
 8001cb0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	68fa      	ldr	r2, [r7, #12]
 8001cb6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	689a      	ldr	r2, [r3, #8]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	0011      	movs	r1, r2
 8001cc0:	0018      	movs	r0, r3
 8001cc2:	f7ff fe36 	bl	8001932 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	697a      	ldr	r2, [r7, #20]
 8001cca:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001ccc:	2300      	movs	r3, #0
}
 8001cce:	0018      	movs	r0, r3
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	b006      	add	sp, #24
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	46c0      	nop			; (mov r8, r8)
 8001cd8:	ffffefff 	.word	0xffffefff
 8001cdc:	fffffcff 	.word	0xfffffcff
 8001ce0:	ffff8fff 	.word	0xffff8fff
 8001ce4:	ffffdfff 	.word	0xffffdfff

08001ce8 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
 8001cf0:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8001cf2:	6839      	ldr	r1, [r7, #0]
 8001cf4:	6878      	ldr	r0, [r7, #4]
 8001cf6:	f7fe fa07 	bl	8000108 <__udivsi3>
 8001cfa:	0003      	movs	r3, r0
 8001cfc:	001a      	movs	r2, r3
 8001cfe:	4b06      	ldr	r3, [pc, #24]	; (8001d18 <LL_InitTick+0x30>)
 8001d00:	3a01      	subs	r2, #1
 8001d02:	605a      	str	r2, [r3, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8001d04:	4b04      	ldr	r3, [pc, #16]	; (8001d18 <LL_InitTick+0x30>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d0a:	4b03      	ldr	r3, [pc, #12]	; (8001d18 <LL_InitTick+0x30>)
 8001d0c:	2205      	movs	r2, #5
 8001d0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8001d10:	46c0      	nop			; (mov r8, r8)
 8001d12:	46bd      	mov	sp, r7
 8001d14:	b002      	add	sp, #8
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	e000e010 	.word	0xe000e010

08001d1c <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8001d24:	23fa      	movs	r3, #250	; 0xfa
 8001d26:	009a      	lsls	r2, r3, #2
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	0011      	movs	r1, r2
 8001d2c:	0018      	movs	r0, r3
 8001d2e:	f7ff ffdb 	bl	8001ce8 <LL_InitTick>
}
 8001d32:	46c0      	nop			; (mov r8, r8)
 8001d34:	46bd      	mov	sp, r7
 8001d36:	b002      	add	sp, #8
 8001d38:	bd80      	pop	{r7, pc}
	...

08001d3c <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b084      	sub	sp, #16
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8001d44:	4b0d      	ldr	r3, [pc, #52]	; (8001d7c <LL_mDelay+0x40>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8001d4a:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	3301      	adds	r3, #1
 8001d50:	d00c      	beq.n	8001d6c <LL_mDelay+0x30>
  {
    Delay++;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	3301      	adds	r3, #1
 8001d56:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8001d58:	e008      	b.n	8001d6c <LL_mDelay+0x30>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8001d5a:	4b08      	ldr	r3, [pc, #32]	; (8001d7c <LL_mDelay+0x40>)
 8001d5c:	681a      	ldr	r2, [r3, #0]
 8001d5e:	2380      	movs	r3, #128	; 0x80
 8001d60:	025b      	lsls	r3, r3, #9
 8001d62:	4013      	ands	r3, r2
 8001d64:	d002      	beq.n	8001d6c <LL_mDelay+0x30>
    {
      Delay--;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	3b01      	subs	r3, #1
 8001d6a:	607b      	str	r3, [r7, #4]
  while (Delay)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d1f3      	bne.n	8001d5a <LL_mDelay+0x1e>
    }
  }
}
 8001d72:	46c0      	nop			; (mov r8, r8)
 8001d74:	46bd      	mov	sp, r7
 8001d76:	b004      	add	sp, #16
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	46c0      	nop			; (mov r8, r8)
 8001d7c:	e000e010 	.word	0xe000e010

08001d80 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8001d88:	4b03      	ldr	r3, [pc, #12]	; (8001d98 <LL_SetSystemCoreClock+0x18>)
 8001d8a:	687a      	ldr	r2, [r7, #4]
 8001d8c:	601a      	str	r2, [r3, #0]
}
 8001d8e:	46c0      	nop			; (mov r8, r8)
 8001d90:	46bd      	mov	sp, r7
 8001d92:	b002      	add	sp, #8
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	46c0      	nop			; (mov r8, r8)
 8001d98:	20000084 	.word	0x20000084

08001d9c <__libc_init_array>:
 8001d9c:	b570      	push	{r4, r5, r6, lr}
 8001d9e:	2600      	movs	r6, #0
 8001da0:	4d0c      	ldr	r5, [pc, #48]	; (8001dd4 <__libc_init_array+0x38>)
 8001da2:	4c0d      	ldr	r4, [pc, #52]	; (8001dd8 <__libc_init_array+0x3c>)
 8001da4:	1b64      	subs	r4, r4, r5
 8001da6:	10a4      	asrs	r4, r4, #2
 8001da8:	42a6      	cmp	r6, r4
 8001daa:	d109      	bne.n	8001dc0 <__libc_init_array+0x24>
 8001dac:	2600      	movs	r6, #0
 8001dae:	f000 f821 	bl	8001df4 <_init>
 8001db2:	4d0a      	ldr	r5, [pc, #40]	; (8001ddc <__libc_init_array+0x40>)
 8001db4:	4c0a      	ldr	r4, [pc, #40]	; (8001de0 <__libc_init_array+0x44>)
 8001db6:	1b64      	subs	r4, r4, r5
 8001db8:	10a4      	asrs	r4, r4, #2
 8001dba:	42a6      	cmp	r6, r4
 8001dbc:	d105      	bne.n	8001dca <__libc_init_array+0x2e>
 8001dbe:	bd70      	pop	{r4, r5, r6, pc}
 8001dc0:	00b3      	lsls	r3, r6, #2
 8001dc2:	58eb      	ldr	r3, [r5, r3]
 8001dc4:	4798      	blx	r3
 8001dc6:	3601      	adds	r6, #1
 8001dc8:	e7ee      	b.n	8001da8 <__libc_init_array+0xc>
 8001dca:	00b3      	lsls	r3, r6, #2
 8001dcc:	58eb      	ldr	r3, [r5, r3]
 8001dce:	4798      	blx	r3
 8001dd0:	3601      	adds	r6, #1
 8001dd2:	e7f2      	b.n	8001dba <__libc_init_array+0x1e>
 8001dd4:	08001e2c 	.word	0x08001e2c
 8001dd8:	08001e2c 	.word	0x08001e2c
 8001ddc:	08001e2c 	.word	0x08001e2c
 8001de0:	08001e30 	.word	0x08001e30

08001de4 <memset>:
 8001de4:	0003      	movs	r3, r0
 8001de6:	1812      	adds	r2, r2, r0
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d100      	bne.n	8001dee <memset+0xa>
 8001dec:	4770      	bx	lr
 8001dee:	7019      	strb	r1, [r3, #0]
 8001df0:	3301      	adds	r3, #1
 8001df2:	e7f9      	b.n	8001de8 <memset+0x4>

08001df4 <_init>:
 8001df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001df6:	46c0      	nop			; (mov r8, r8)
 8001df8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001dfa:	bc08      	pop	{r3}
 8001dfc:	469e      	mov	lr, r3
 8001dfe:	4770      	bx	lr

08001e00 <_fini>:
 8001e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e02:	46c0      	nop			; (mov r8, r8)
 8001e04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e06:	bc08      	pop	{r3}
 8001e08:	469e      	mov	lr, r3
 8001e0a:	4770      	bx	lr
