Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED
Verilog Include Directory          : /home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45-csg324-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 31.
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 93.
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" into library work
Parsing module <top>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 53.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22384: Port I_LOCK_O is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22489: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22498: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22554: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22595: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22701: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22732: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22760: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22791: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22819: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22850: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22878: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22909: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22937: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22968: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22996: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23027: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23055: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23086: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23114: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23145: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23173: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23204: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23232: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23263: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23291: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23322: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23350: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23381: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23409: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23440: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23468: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23499: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23527: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23558: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23586: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23617: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23645: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23671: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23872: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23924: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23943: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23962: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23986: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24011: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24030: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24049: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24073: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24098: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24117: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24136: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24160: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24280: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24332: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24351: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24370: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24394: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24419: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24438: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24457: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24481: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24506: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24525: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24544: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24568: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24738: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24758: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24825: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24857: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24894: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24926: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24963: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24995: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25163: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25194: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25226: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25263: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25295: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25332: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25364: Port OQ is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 98: Using initial value of videosoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 111: Using initial value of videosoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 130: Using initial value of videosoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 147: Using initial value of videosoc_uart_phy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 148: Using initial value of videosoc_uart_phy_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 184: Using initial value of videosoc_uart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 185: Using initial value of videosoc_uart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 199: Using initial value of videosoc_uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 232: Using initial value of videosoc_uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 259: Using initial value of videosoc_timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 287: Using initial value of interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 291: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 298: Using initial value of crg_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 333: Using initial value of bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 536: Using initial value of sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 552: Using initial value of sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 660: Using initial value of sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 661: Using initial value of sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 689: Using initial value of sdram_bankmachine0_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 690: Using initial value of sdram_bankmachine0_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 706: Using initial value of sdram_bankmachine0_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 754: Using initial value of sdram_bankmachine1_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 755: Using initial value of sdram_bankmachine1_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 771: Using initial value of sdram_bankmachine1_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 819: Using initial value of sdram_bankmachine2_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 820: Using initial value of sdram_bankmachine2_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 836: Using initial value of sdram_bankmachine2_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 884: Using initial value of sdram_bankmachine3_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 885: Using initial value of sdram_bankmachine3_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 901: Using initial value of sdram_bankmachine3_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 949: Using initial value of sdram_bankmachine4_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 950: Using initial value of sdram_bankmachine4_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 966: Using initial value of sdram_bankmachine4_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1014: Using initial value of sdram_bankmachine5_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1015: Using initial value of sdram_bankmachine5_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1031: Using initial value of sdram_bankmachine5_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1079: Using initial value of sdram_bankmachine6_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1080: Using initial value of sdram_bankmachine6_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1096: Using initial value of sdram_bankmachine6_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1144: Using initial value of sdram_bankmachine7_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1145: Using initial value of sdram_bankmachine7_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1161: Using initial value of sdram_bankmachine7_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1188: Using initial value of sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1189: Using initial value of sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1190: Using initial value of sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1207: Using initial value of sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1222: Using initial value of sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1223: Using initial value of sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1224: Using initial value of sdram_nop_cas since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1225: Using initial value of sdram_nop_ras since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1226: Using initial value of sdram_nop_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1240: Using initial value of sdram_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1243: Using initial value of sdram_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1357: Using initial value of hdmi_in0_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1360: Using initial value of hdmi_in0_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1367: Using initial value of hdmi_in0_pix_o_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1383: Using initial value of hdmi_in0_s6datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1388: Using initial value of hdmi_in0_s6datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1474: Using initial value of hdmi_in0_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1503: Using initial value of hdmi_in0_s6datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1508: Using initial value of hdmi_in0_s6datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1594: Using initial value of hdmi_in0_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1623: Using initial value of hdmi_in0_s6datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1628: Using initial value of hdmi_in0_s6datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1714: Using initial value of hdmi_in0_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1862: Using initial value of hdmi_in0_frame_rgb2ycbcr_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 1863: Using initial value of hdmi_in0_frame_rgb2ycbcr_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2021: Using initial value of hdmi_in0_frame_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2022: Using initial value of hdmi_in0_frame_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2150: Using initial value of hdmi_in0_dma_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2151: Using initial value of hdmi_in0_dma_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2165: Using initial value of hdmi_in0_dma_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2238: Using initial value of hdmi_in1_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2241: Using initial value of hdmi_in1_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2248: Using initial value of hdmi_in1_pix_o_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2264: Using initial value of hdmi_in1_s6datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2269: Using initial value of hdmi_in1_s6datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2355: Using initial value of hdmi_in1_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2384: Using initial value of hdmi_in1_s6datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2389: Using initial value of hdmi_in1_s6datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2475: Using initial value of hdmi_in1_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2504: Using initial value of hdmi_in1_s6datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2509: Using initial value of hdmi_in1_s6datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2595: Using initial value of hdmi_in1_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2743: Using initial value of hdmi_in1_frame_rgb2ycbcr_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2744: Using initial value of hdmi_in1_frame_rgb2ycbcr_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2902: Using initial value of hdmi_in1_frame_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 2903: Using initial value of hdmi_in1_frame_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3031: Using initial value of hdmi_in1_dma_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3032: Using initial value of hdmi_in1_dma_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3046: Using initial value of hdmi_in1_dma_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3069: Using initial value of litedramport2_wdata_payload_data since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3070: Using initial value of litedramport2_wdata_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3073: Using initial value of litedramport2_rdata_first0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3074: Using initial value of litedramport2_rdata_last0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3078: Using initial value of litedramport0_cmd_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3079: Using initial value of litedramport0_cmd_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3080: Using initial value of litedramport0_cmd_payload_we1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3177: Using initial value of litedramport1_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3178: Using initial value of litedramport1_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3183: Using initial value of litedramportconverter0_cmd_buffer_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3184: Using initial value of litedramportconverter0_cmd_buffer_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3198: Using initial value of litedramportconverter0_cmd_buffer_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3273: Using initial value of hdmi_out0_core_underflow_update_underflow_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3291: Using initial value of hdmi_out0_core_initiator_cdc_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3292: Using initial value of hdmi_out0_core_initiator_cdc_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3459: Using initial value of hdmi_out0_core_dmareader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3503: Using initial value of hdmi_out0_driver_clocking_send_cmd_data_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3506: Using initial value of hdmi_out0_driver_clocking_send_go_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3521: Using initial value of hdmi_out0_driver_clocking_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3524: Using initial value of hdmi_out0_driver_clocking_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3640: Using initial value of hdmi_out0_resetinserter_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3641: Using initial value of hdmi_out0_resetinserter_source_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3647: Using initial value of hdmi_out0_resetinserter_y_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3648: Using initial value of hdmi_out0_resetinserter_y_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3662: Using initial value of hdmi_out0_resetinserter_y_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3680: Using initial value of hdmi_out0_resetinserter_cb_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3681: Using initial value of hdmi_out0_resetinserter_cb_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3695: Using initial value of hdmi_out0_resetinserter_cb_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3713: Using initial value of hdmi_out0_resetinserter_cr_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3714: Using initial value of hdmi_out0_resetinserter_cr_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3728: Using initial value of hdmi_out0_resetinserter_cr_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3838: Using initial value of litedramport3_wdata_payload_data since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3839: Using initial value of litedramport3_wdata_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3842: Using initial value of litedramport3_rdata_first0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3843: Using initial value of litedramport3_rdata_last0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3847: Using initial value of litedramport2_cmd_first1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3848: Using initial value of litedramport2_cmd_last1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3849: Using initial value of litedramport2_cmd_payload_we1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3946: Using initial value of litedramport3_rdata_first1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3947: Using initial value of litedramport3_rdata_last1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3952: Using initial value of litedramportconverter1_cmd_buffer_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3953: Using initial value of litedramportconverter1_cmd_buffer_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 3967: Using initial value of litedramportconverter1_cmd_buffer_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4042: Using initial value of hdmi_out1_core_underflow_update_underflow_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4060: Using initial value of hdmi_out1_core_initiator_cdc_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4061: Using initial value of hdmi_out1_core_initiator_cdc_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4228: Using initial value of hdmi_out1_core_dmareader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4364: Using initial value of hdmi_out1_resetinserter_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4365: Using initial value of hdmi_out1_resetinserter_source_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4371: Using initial value of hdmi_out1_resetinserter_y_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4372: Using initial value of hdmi_out1_resetinserter_y_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4386: Using initial value of hdmi_out1_resetinserter_y_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4404: Using initial value of hdmi_out1_resetinserter_cb_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4405: Using initial value of hdmi_out1_resetinserter_cb_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4419: Using initial value of hdmi_out1_resetinserter_cb_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4437: Using initial value of hdmi_out1_resetinserter_cr_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4438: Using initial value of hdmi_out1_resetinserter_cr_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 4452: Using initial value of hdmi_out1_resetinserter_cr_fifo_replace since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22425: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
Reading initialization file \"edid_mem.init\".
Reading initialization file \"edid_mem_1.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6064: Assignment to videosoc_uart_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6065: Assignment to videosoc_uart_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6069: Assignment to videosoc_uart_phy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6172: Assignment to videosoc_uart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6173: Assignment to videosoc_uart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6258: Assignment to ddrphy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6259: Assignment to ddrphy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6262: Assignment to ddrphy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6263: Assignment to ddrphy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6319: Assignment to sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6334: Assignment to sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6634: Assignment to sdram_bankmachine0_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6635: Assignment to sdram_bankmachine0_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6785: Assignment to sdram_bankmachine1_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6786: Assignment to sdram_bankmachine1_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6936: Assignment to sdram_bankmachine2_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 6937: Assignment to sdram_bankmachine2_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7087: Assignment to sdram_bankmachine3_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7088: Assignment to sdram_bankmachine3_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7238: Assignment to sdram_bankmachine4_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7239: Assignment to sdram_bankmachine4_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7389: Assignment to sdram_bankmachine5_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7390: Assignment to sdram_bankmachine5_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7540: Assignment to sdram_bankmachine6_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7541: Assignment to sdram_bankmachine6_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7691: Assignment to sdram_bankmachine7_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7692: Assignment to sdram_bankmachine7_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7849: Assignment to sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 7914: Assignment to sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8228: Assignment to litedramport2_wdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8229: Assignment to litedramport3_wdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8231: Assignment to litedramport0_rdata_valid0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8232: Assignment to litedramport1_rdata_valid0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8273: Assignment to litedramport0_rdata_payload_data0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8274: Assignment to litedramport1_rdata_payload_data0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8340: Assignment to litedramport2_cmd_first0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8341: Assignment to litedramport2_cmd_last0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8398: Assignment to litedramport2_rdata_ready0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8485: Assignment to litedramportconverter0_cmd_buffer_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8491: Assignment to litedramportconverter0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8492: Assignment to litedramportconverter0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8520: Assignment to litedramportconverter0_rdata_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8542: Assignment to litedramportconverter0_rdata_converter_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8543: Assignment to litedramportconverter0_rdata_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8581: Assignment to litedramportconverter0_rdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8645: Assignment to litedramport3_cmd_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8646: Assignment to litedramport3_cmd_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8703: Assignment to litedramport3_rdata_ready0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8790: Assignment to litedramportconverter1_cmd_buffer_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8796: Assignment to litedramportconverter1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8797: Assignment to litedramportconverter1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8825: Assignment to litedramportconverter1_rdata_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8847: Assignment to litedramportconverter1_rdata_converter_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8848: Assignment to litedramportconverter1_rdata_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8886: Assignment to litedramportconverter1_rdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8932: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 8937: Assignment to word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9007: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9015: Assignment to port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9094: Assignment to hdmi_in0_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9095: Assignment to hdmi_in0_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9098: Assignment to hdmi_in0_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9099: Assignment to hdmi_in0_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9111: Assignment to hdmi_in0_dma_frame_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9112: Assignment to hdmi_in0_dma_frame_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9116: Assignment to hdmi_in0_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9118: Assignment to hdmi_in0_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9440: Assignment to hdmi_in0_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9467: Assignment to hdmi_in0_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9473: Assignment to hdmi_in0_frame_rgb2ycbcr_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9475: Assignment to hdmi_in0_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9488: Assignment to hdmi_in0_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9489: Assignment to hdmi_in0_frame_chroma_downsampler_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9490: Assignment to hdmi_in0_frame_chroma_downsampler_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9558: Result of 256-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9572: Assignment to hdmi_in0_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9597: Assignment to hdmi_in0_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9655: Assignment to hdmi_in0_dma_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9656: Assignment to hdmi_in0_dma_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9759: Assignment to hdmi_in1_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9760: Assignment to hdmi_in1_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9763: Assignment to hdmi_in1_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9764: Assignment to hdmi_in1_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9776: Assignment to hdmi_in1_dma_frame_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9777: Assignment to hdmi_in1_dma_frame_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9781: Assignment to hdmi_in1_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 9783: Assignment to hdmi_in1_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10105: Assignment to hdmi_in1_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10132: Assignment to hdmi_in1_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10138: Assignment to hdmi_in1_frame_rgb2ycbcr_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10140: Assignment to hdmi_in1_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10153: Assignment to hdmi_in1_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10154: Assignment to hdmi_in1_frame_chroma_downsampler_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10155: Assignment to hdmi_in1_frame_chroma_downsampler_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10223: Result of 256-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10237: Assignment to hdmi_in1_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10262: Assignment to hdmi_in1_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10320: Assignment to hdmi_in1_dma_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10321: Assignment to hdmi_in1_dma_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10467: Assignment to hdmi_out0_core_initiator_source_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10468: Assignment to hdmi_out0_core_initiator_source_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10481: Assignment to hdmi_out0_core_initiator_cdc_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10570: Result of 31-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10571: Result of 31-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10575: Assignment to hdmi_out0_core_dmareader_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10576: Assignment to hdmi_out0_core_dmareader_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10578: Assignment to litedramport1_cmd_payload_we1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10608: Assignment to hdmi_out0_core_dmareader_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10636: Assignment to hdmi_out0_core_dmareader_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10672: Assignment to hdmi_out0_driver_hdmi_phy_sink_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10674: Assignment to hdmi_out0_driver_hdmi_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10675: Assignment to hdmi_out0_driver_hdmi_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10747: Assignment to hdmi_out0_resetinserter_y_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10748: Assignment to hdmi_out0_resetinserter_y_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10781: Assignment to hdmi_out0_resetinserter_cb_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10782: Assignment to hdmi_out0_resetinserter_cb_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10815: Assignment to hdmi_out0_resetinserter_cr_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10816: Assignment to hdmi_out0_resetinserter_cr_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10844: Assignment to hdmi_out0_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10935: Assignment to hdmi_out1_core_initiator_source_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10936: Assignment to hdmi_out1_core_initiator_source_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 10949: Assignment to hdmi_out1_core_initiator_cdc_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11038: Result of 31-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11039: Result of 31-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11043: Assignment to hdmi_out1_core_dmareader_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11044: Assignment to hdmi_out1_core_dmareader_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11046: Assignment to litedramport3_cmd_payload_we1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11076: Assignment to hdmi_out1_core_dmareader_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11104: Assignment to hdmi_out1_core_dmareader_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11140: Assignment to hdmi_out1_driver_hdmi_phy_sink_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11142: Assignment to hdmi_out1_driver_hdmi_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11143: Assignment to hdmi_out1_driver_hdmi_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11210: Assignment to hdmi_out1_resetinserter_y_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11211: Assignment to hdmi_out1_resetinserter_y_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11244: Assignment to hdmi_out1_resetinserter_cb_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11245: Assignment to hdmi_out1_resetinserter_cb_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11278: Assignment to hdmi_out1_resetinserter_cr_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11279: Assignment to hdmi_out1_resetinserter_cr_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11307: Assignment to hdmi_out1_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11326: Assignment to interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11327: Assignment to interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11331: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11364: Assignment to videosoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11365: Assignment to videosoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11367: Assignment to videosoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11368: Assignment to videosoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11369: Assignment to videosoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11375: Assignment to videosoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11376: Assignment to videosoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11379: Assignment to videosoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11382: Assignment to videosoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11383: Assignment to videosoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11385: Assignment to bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11386: Assignment to bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11388: Assignment to bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11389: Assignment to bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11390: Assignment to bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11424: Assignment to videosoc_csrbank0_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11425: Assignment to videosoc_csrbank0_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11430: Assignment to videosoc_csrbank0_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11431: Assignment to videosoc_csrbank0_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11434: Assignment to videosoc_csrbank0_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11435: Assignment to videosoc_csrbank0_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11436: Assignment to videosoc_csrbank0_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11437: Assignment to videosoc_csrbank0_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11442: Assignment to hdmi_in0_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11444: Assignment to hdmi_in0_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11446: Assignment to videosoc_csrbank0_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11447: Assignment to videosoc_csrbank0_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11450: Assignment to videosoc_csrbank0_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11451: Assignment to videosoc_csrbank0_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11452: Assignment to videosoc_csrbank0_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11453: Assignment to videosoc_csrbank0_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11454: Assignment to hdmi_in0_s6datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11456: Assignment to videosoc_csrbank0_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11457: Assignment to videosoc_csrbank0_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11458: Assignment to videosoc_csrbank0_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11459: Assignment to videosoc_csrbank0_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11460: Assignment to hdmi_in0_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11462: Assignment to videosoc_csrbank0_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11463: Assignment to videosoc_csrbank0_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11464: Assignment to videosoc_csrbank0_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11465: Assignment to videosoc_csrbank0_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11466: Assignment to videosoc_csrbank0_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11467: Assignment to videosoc_csrbank0_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11470: Assignment to videosoc_csrbank0_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11471: Assignment to videosoc_csrbank0_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11472: Assignment to videosoc_csrbank0_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11473: Assignment to videosoc_csrbank0_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11474: Assignment to hdmi_in0_s6datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11476: Assignment to videosoc_csrbank0_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11477: Assignment to videosoc_csrbank0_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11478: Assignment to videosoc_csrbank0_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11479: Assignment to videosoc_csrbank0_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11480: Assignment to hdmi_in0_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11482: Assignment to videosoc_csrbank0_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11483: Assignment to videosoc_csrbank0_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11484: Assignment to videosoc_csrbank0_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11485: Assignment to videosoc_csrbank0_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11486: Assignment to videosoc_csrbank0_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11487: Assignment to videosoc_csrbank0_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11490: Assignment to videosoc_csrbank0_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11491: Assignment to videosoc_csrbank0_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11492: Assignment to videosoc_csrbank0_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11493: Assignment to videosoc_csrbank0_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11494: Assignment to hdmi_in0_s6datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11496: Assignment to videosoc_csrbank0_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11497: Assignment to videosoc_csrbank0_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11498: Assignment to videosoc_csrbank0_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11499: Assignment to videosoc_csrbank0_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11500: Assignment to hdmi_in0_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11502: Assignment to videosoc_csrbank0_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11503: Assignment to videosoc_csrbank0_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11504: Assignment to videosoc_csrbank0_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11505: Assignment to videosoc_csrbank0_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11506: Assignment to videosoc_csrbank0_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11507: Assignment to videosoc_csrbank0_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11508: Assignment to videosoc_csrbank0_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11509: Assignment to videosoc_csrbank0_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11510: Assignment to videosoc_csrbank0_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11511: Assignment to videosoc_csrbank0_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11512: Assignment to videosoc_csrbank0_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11513: Assignment to videosoc_csrbank0_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11514: Assignment to videosoc_csrbank0_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11515: Assignment to videosoc_csrbank0_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11516: Assignment to videosoc_csrbank0_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11517: Assignment to videosoc_csrbank0_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11518: Assignment to hdmi_in0_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11548: Assignment to hdmi_in0_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11549: Assignment to hdmi_in0_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11555: Assignment to hdmi_in0_edid_storage ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11598: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11605: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11612: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11633: Assignment to videosoc_csrbank1_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11634: Assignment to videosoc_csrbank1_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11639: Assignment to videosoc_csrbank1_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11640: Assignment to videosoc_csrbank1_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11643: Assignment to videosoc_csrbank1_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11644: Assignment to videosoc_csrbank1_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11645: Assignment to videosoc_csrbank1_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11646: Assignment to videosoc_csrbank1_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11651: Assignment to hdmi_in1_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11653: Assignment to hdmi_in1_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11655: Assignment to videosoc_csrbank1_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11656: Assignment to videosoc_csrbank1_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11659: Assignment to videosoc_csrbank1_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11660: Assignment to videosoc_csrbank1_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11661: Assignment to videosoc_csrbank1_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11662: Assignment to videosoc_csrbank1_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11663: Assignment to hdmi_in1_s6datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11665: Assignment to videosoc_csrbank1_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11666: Assignment to videosoc_csrbank1_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11667: Assignment to videosoc_csrbank1_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11668: Assignment to videosoc_csrbank1_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11669: Assignment to hdmi_in1_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11671: Assignment to videosoc_csrbank1_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11672: Assignment to videosoc_csrbank1_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11673: Assignment to videosoc_csrbank1_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11674: Assignment to videosoc_csrbank1_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11675: Assignment to videosoc_csrbank1_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11676: Assignment to videosoc_csrbank1_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11679: Assignment to videosoc_csrbank1_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11680: Assignment to videosoc_csrbank1_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11681: Assignment to videosoc_csrbank1_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11682: Assignment to videosoc_csrbank1_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11683: Assignment to hdmi_in1_s6datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11685: Assignment to videosoc_csrbank1_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11686: Assignment to videosoc_csrbank1_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11687: Assignment to videosoc_csrbank1_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11688: Assignment to videosoc_csrbank1_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11689: Assignment to hdmi_in1_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11691: Assignment to videosoc_csrbank1_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11692: Assignment to videosoc_csrbank1_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11693: Assignment to videosoc_csrbank1_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11694: Assignment to videosoc_csrbank1_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11695: Assignment to videosoc_csrbank1_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11696: Assignment to videosoc_csrbank1_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11699: Assignment to videosoc_csrbank1_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11700: Assignment to videosoc_csrbank1_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11701: Assignment to videosoc_csrbank1_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11702: Assignment to videosoc_csrbank1_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11703: Assignment to hdmi_in1_s6datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11705: Assignment to videosoc_csrbank1_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11706: Assignment to videosoc_csrbank1_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11707: Assignment to videosoc_csrbank1_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11708: Assignment to videosoc_csrbank1_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11709: Assignment to hdmi_in1_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11711: Assignment to videosoc_csrbank1_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11712: Assignment to videosoc_csrbank1_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11713: Assignment to videosoc_csrbank1_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11714: Assignment to videosoc_csrbank1_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11715: Assignment to videosoc_csrbank1_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11716: Assignment to videosoc_csrbank1_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11717: Assignment to videosoc_csrbank1_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11718: Assignment to videosoc_csrbank1_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11719: Assignment to videosoc_csrbank1_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11720: Assignment to videosoc_csrbank1_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11721: Assignment to videosoc_csrbank1_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11722: Assignment to videosoc_csrbank1_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11723: Assignment to videosoc_csrbank1_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11724: Assignment to videosoc_csrbank1_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11725: Assignment to videosoc_csrbank1_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11726: Assignment to videosoc_csrbank1_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11727: Assignment to hdmi_in1_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11757: Assignment to hdmi_in1_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11758: Assignment to hdmi_in1_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11764: Assignment to hdmi_in1_edid_storage ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11807: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11814: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11821: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11827: Assignment to hdmi_out0_core_underflow_update_underflow_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11829: Assignment to videosoc_csrbank2_core_underflow_counter3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11830: Assignment to videosoc_csrbank2_core_underflow_counter3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11831: Assignment to videosoc_csrbank2_core_underflow_counter2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11832: Assignment to videosoc_csrbank2_core_underflow_counter2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11833: Assignment to videosoc_csrbank2_core_underflow_counter1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11834: Assignment to videosoc_csrbank2_core_underflow_counter1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11835: Assignment to videosoc_csrbank2_core_underflow_counter0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11836: Assignment to videosoc_csrbank2_core_underflow_counter0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11891: Assignment to hdmi_out0_driver_clocking_send_cmd_data_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11893: Assignment to hdmi_out0_driver_clocking_send_go_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11895: Assignment to videosoc_csrbank2_driver_clocking_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11896: Assignment to videosoc_csrbank2_driver_clocking_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11901: Assignment to videosoc_csrbank2_driver_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11902: Assignment to videosoc_csrbank2_driver_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11903: Assignment to videosoc_csrbank2_driver_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11904: Assignment to videosoc_csrbank2_driver_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11909: Assignment to hdmi_out0_driver_clocking_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11911: Assignment to hdmi_out0_driver_clocking_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11913: Assignment to videosoc_csrbank2_driver_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11914: Assignment to videosoc_csrbank2_driver_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11974: Assignment to hdmi_out1_core_underflow_update_underflow_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11976: Assignment to videosoc_csrbank3_core_underflow_counter3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11977: Assignment to videosoc_csrbank3_core_underflow_counter3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11978: Assignment to videosoc_csrbank3_core_underflow_counter2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11979: Assignment to videosoc_csrbank3_core_underflow_counter2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11980: Assignment to videosoc_csrbank3_core_underflow_counter1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11981: Assignment to videosoc_csrbank3_core_underflow_counter1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11982: Assignment to videosoc_csrbank3_core_underflow_counter0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 11983: Assignment to videosoc_csrbank3_core_underflow_counter0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12092: Assignment to videosoc_csrbank4_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12093: Assignment to videosoc_csrbank4_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12094: Assignment to videosoc_csrbank4_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12095: Assignment to videosoc_csrbank4_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12096: Assignment to videosoc_csrbank4_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12097: Assignment to videosoc_csrbank4_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12098: Assignment to videosoc_csrbank4_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12099: Assignment to videosoc_csrbank4_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12100: Assignment to videosoc_csrbank4_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12101: Assignment to videosoc_csrbank4_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12102: Assignment to videosoc_csrbank4_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12103: Assignment to videosoc_csrbank4_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12104: Assignment to videosoc_csrbank4_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12105: Assignment to videosoc_csrbank4_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12106: Assignment to videosoc_csrbank4_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12107: Assignment to videosoc_csrbank4_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12108: Assignment to videosoc_csrbank4_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12109: Assignment to videosoc_csrbank4_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12110: Assignment to videosoc_csrbank4_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12111: Assignment to videosoc_csrbank4_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12112: Assignment to videosoc_csrbank4_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12113: Assignment to videosoc_csrbank4_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12114: Assignment to videosoc_csrbank4_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12115: Assignment to videosoc_csrbank4_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12116: Assignment to videosoc_csrbank4_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12117: Assignment to videosoc_csrbank4_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12118: Assignment to videosoc_csrbank4_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12119: Assignment to videosoc_csrbank4_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12120: Assignment to videosoc_csrbank4_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12121: Assignment to videosoc_csrbank4_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12122: Assignment to videosoc_csrbank4_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12123: Assignment to videosoc_csrbank4_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12124: Assignment to videosoc_csrbank4_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12125: Assignment to videosoc_csrbank4_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12126: Assignment to videosoc_csrbank4_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12127: Assignment to videosoc_csrbank4_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12128: Assignment to videosoc_csrbank4_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12129: Assignment to videosoc_csrbank4_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12130: Assignment to videosoc_csrbank4_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12131: Assignment to videosoc_csrbank4_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12132: Assignment to videosoc_csrbank4_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12133: Assignment to videosoc_csrbank4_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12134: Assignment to videosoc_csrbank4_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12135: Assignment to videosoc_csrbank4_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12136: Assignment to videosoc_csrbank4_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12137: Assignment to videosoc_csrbank4_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12138: Assignment to videosoc_csrbank4_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12139: Assignment to videosoc_csrbank4_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12140: Assignment to videosoc_csrbank4_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12141: Assignment to videosoc_csrbank4_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12142: Assignment to videosoc_csrbank4_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12143: Assignment to videosoc_csrbank4_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12144: Assignment to videosoc_csrbank4_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12145: Assignment to videosoc_csrbank4_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12146: Assignment to videosoc_csrbank4_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12147: Assignment to videosoc_csrbank4_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12148: Assignment to videosoc_csrbank4_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12149: Assignment to videosoc_csrbank4_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12150: Assignment to videosoc_csrbank4_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12151: Assignment to videosoc_csrbank4_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12152: Assignment to videosoc_csrbank4_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12153: Assignment to videosoc_csrbank4_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12154: Assignment to videosoc_csrbank4_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12155: Assignment to videosoc_csrbank4_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12156: Assignment to videosoc_csrbank4_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12157: Assignment to videosoc_csrbank4_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12158: Assignment to videosoc_csrbank4_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12159: Assignment to videosoc_csrbank4_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12160: Assignment to videosoc_csrbank4_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12161: Assignment to videosoc_csrbank4_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12162: Assignment to videosoc_csrbank4_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12163: Assignment to videosoc_csrbank4_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12164: Assignment to videosoc_csrbank4_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12165: Assignment to videosoc_csrbank4_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12166: Assignment to videosoc_csrbank4_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12167: Assignment to videosoc_csrbank4_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12168: Assignment to videosoc_csrbank4_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12169: Assignment to videosoc_csrbank4_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12170: Assignment to videosoc_csrbank4_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12171: Assignment to videosoc_csrbank4_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12172: Assignment to videosoc_csrbank4_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12173: Assignment to videosoc_csrbank4_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12174: Assignment to videosoc_csrbank4_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12175: Assignment to videosoc_csrbank4_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12176: Assignment to videosoc_csrbank4_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12177: Assignment to videosoc_csrbank4_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12178: Assignment to videosoc_csrbank4_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12179: Assignment to videosoc_csrbank4_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12229: Assignment to sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12245: Assignment to videosoc_csrbank5_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12246: Assignment to videosoc_csrbank5_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12247: Assignment to videosoc_csrbank5_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12248: Assignment to videosoc_csrbank5_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12249: Assignment to videosoc_csrbank5_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12250: Assignment to videosoc_csrbank5_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12251: Assignment to videosoc_csrbank5_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12252: Assignment to videosoc_csrbank5_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12255: Assignment to sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12271: Assignment to videosoc_csrbank5_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12272: Assignment to videosoc_csrbank5_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12273: Assignment to videosoc_csrbank5_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12274: Assignment to videosoc_csrbank5_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12275: Assignment to videosoc_csrbank5_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12276: Assignment to videosoc_csrbank5_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12277: Assignment to videosoc_csrbank5_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12278: Assignment to videosoc_csrbank5_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12279: Assignment to sdram_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12281: Assignment to videosoc_csrbank5_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12282: Assignment to videosoc_csrbank5_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12283: Assignment to videosoc_csrbank5_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12284: Assignment to videosoc_csrbank5_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12285: Assignment to videosoc_csrbank5_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12286: Assignment to videosoc_csrbank5_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12287: Assignment to videosoc_csrbank5_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12288: Assignment to videosoc_csrbank5_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12289: Assignment to videosoc_csrbank5_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12290: Assignment to videosoc_csrbank5_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12291: Assignment to videosoc_csrbank5_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12292: Assignment to videosoc_csrbank5_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12293: Assignment to videosoc_csrbank5_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12294: Assignment to videosoc_csrbank5_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12339: Assignment to videosoc_csrbank6_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12340: Assignment to videosoc_csrbank6_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12367: Assignment to videosoc_timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12369: Assignment to videosoc_csrbank7_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12370: Assignment to videosoc_csrbank7_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12371: Assignment to videosoc_csrbank7_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12372: Assignment to videosoc_csrbank7_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12373: Assignment to videosoc_csrbank7_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12374: Assignment to videosoc_csrbank7_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12375: Assignment to videosoc_csrbank7_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12376: Assignment to videosoc_csrbank7_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12377: Assignment to videosoc_timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12378: Assignment to videosoc_timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12404: Assignment to videosoc_csrbank8_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12405: Assignment to videosoc_csrbank8_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12406: Assignment to videosoc_csrbank8_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12407: Assignment to videosoc_csrbank8_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12408: Assignment to videosoc_uart_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12409: Assignment to videosoc_uart_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12457: Assignment to videosoc_interface2_sram_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 12470: Assignment to videosoc_interface2_sram_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14800: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14800: Assignment to xilinxmultiregimpl12 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14814: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14814: Assignment to xilinxmultiregimpl25 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14828: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14828: Assignment to xilinxmultiregimpl38 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14855: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14855: Assignment to xilinxmultiregimpl62 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14869: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14869: Assignment to xilinxmultiregimpl75 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14883: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14883: Assignment to xilinxmultiregimpl88 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14970: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15070: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15170: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15423: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15439: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15448: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15457: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 14914: Assignment to hdmi_in0_frame_rgb2ycbcr_record7_rgb_n_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15941: Assignment to hdmi_in0_syncpol_c0 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 16008: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 16108: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 16208: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 16461: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 16477: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 16486: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 16495: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 15952: Assignment to hdmi_in1_frame_rgb2ycbcr_record7_rgb_n_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 16979: Assignment to hdmi_in1_syncpol_c0 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17240: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17241: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17242: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17249: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17258: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17267: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 16990: Assignment to hdmi_out0_record3_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17699: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17700: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17701: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17708: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17717: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17726: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17449: Assignment to hdmi_out1_record3_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17950: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17917: Assignment to ddrphy_record0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17994: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17995: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 18139: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 18159: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 19794: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 20044: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 17984: Assignment to hdmi_in0_edid_re ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22455: Assignment to videosoc_uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22469: Assignment to videosoc_uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b110,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=2'b10,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=4'b1001,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=3'b100,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=270.0,CLKOUT3_DIVIDE=3'b100,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=250.0,CLKOUT4_DIVIDE=4'b1100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22532: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22535: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 22544: Assignment to crg_unbuf_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23708: Assignment to sdram_bankmachine0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23722: Assignment to sdram_bankmachine1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23736: Assignment to sdram_bankmachine2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23750: Assignment to sdram_bankmachine3_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23764: Assignment to sdram_bankmachine4_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23778: Assignment to sdram_bankmachine5_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23792: Assignment to sdram_bankmachine6_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 23806: Assignment to sdram_bankmachine7_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFDS>.

Elaborating module <PLL_ADV(CLKFBOUT_MULT=4'b1010,CLKOUT0_DIVIDE=1'b1,CLKOUT1_DIVIDE=3'b101,CLKOUT2_DIVIDE=4'b1010,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=3'b101)>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="STAY_AT_LIMIT",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="MASTER")>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="WRAPAROUND",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="SLAVE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="MASTER")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24190: Assignment to hdmi_in0_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24204: Assignment to hdmi_in0_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24218: Assignment to hdmi_in0_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24234: Assignment to hdmi_in0_frame_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24248: Assignment to hdmi_in0_dma_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24598: Assignment to hdmi_in1_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24612: Assignment to hdmi_in1_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24626: Assignment to hdmi_in1_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24642: Assignment to hdmi_in1_frame_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24656: Assignment to hdmi_in1_dma_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24672: Assignment to litedramportcdc0_cmd_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24688: Assignment to litedramportcdc0_rdata_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24702: Assignment to litedramportconverter0_cmd_buffer_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24718: Assignment to hdmi_out0_core_initiator_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 24735: Assignment to hdmi_out0_core_dmareader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=2.0,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=20.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="MASTER")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25043: Assignment to hdmi_out0_resetinserter_y_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25057: Assignment to hdmi_out0_resetinserter_cb_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25071: Assignment to hdmi_out0_resetinserter_cr_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25087: Assignment to litedramportcdc1_cmd_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25103: Assignment to litedramportcdc1_rdata_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25117: Assignment to litedramportconverter1_cmd_buffer_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25133: Assignment to hdmi_out1_core_initiator_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25150: Assignment to hdmi_out1_core_dmareader_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25412: Assignment to hdmi_out1_resetinserter_y_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25426: Assignment to hdmi_out1_resetinserter_cb_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25440: Assignment to hdmi_out1_resetinserter_cr_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25500: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" Line 25520: Assignment to encoder_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v".
    Set property "register_balancing = no" for signal <hdmi_in0_frame_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_in0_frame_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_in1_frame_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_in1_frame_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <litedramportcdc0_cmd_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <litedramportcdc0_cmd_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <litedramportcdc0_rdata_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <litedramportcdc0_rdata_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_out0_core_initiator_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_out0_core_initiator_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <litedramportcdc1_cmd_fifo_graycounter2_q>.
    Set property "register_balancing = no" for signal <litedramportcdc1_cmd_fifo_graycounter3_q>.
    Set property "register_balancing = no" for signal <litedramportcdc1_rdata_fifo_graycounter2_q>.
    Set property "register_balancing = no" for signal <litedramportcdc1_rdata_fifo_graycounter3_q>.
    Set property "register_balancing = no" for signal <hdmi_out1_core_initiator_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_out1_core_initiator_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl12_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl12_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl12_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl12_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl15_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl15_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl15_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl15_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl25_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl25_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl25_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl25_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl28_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl28_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl28_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl28_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl38_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl38_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl38_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl38_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl41_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl41_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl41_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl41_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl44_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl44_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl44_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl44_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl45_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl45_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl45_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl45_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl46_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl46_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl46_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl46_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl47_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl47_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl47_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl47_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl62_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl62_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl62_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl62_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl65_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl65_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl65_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl65_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl75_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl75_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl75_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl75_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl78_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl78_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl78_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl78_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl88_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl88_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl88_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl88_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl91_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl91_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl91_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl91_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl94_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl94_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl94_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl94_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl95_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl95_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl95_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl95_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl96_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl96_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl96_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl96_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl97_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl97_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl97_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl97_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl101_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl101_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl101_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl101_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl102_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl102_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl102_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl102_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl103_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl103_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl103_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl103_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl104_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl104_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl104_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl104_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl105_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl105_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl105_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl105_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl106_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl106_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl106_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl106_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl110_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl110_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl110_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl110_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl111_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl111_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl111_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl111_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl112_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl112_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl112_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl112_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl113_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl113_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl113_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl113_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl114_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl114_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl114_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl114_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl115_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl115_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl115_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl115_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl11_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl11_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl11_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl11_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl13_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl13_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl13_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl13_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl14_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl14_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl14_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl14_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl16_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl16_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl16_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl16_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl17_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl17_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl17_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl17_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl18_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl18_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl18_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl18_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl19_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl19_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl19_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl19_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl20_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl20_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl20_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl20_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl21_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl21_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl21_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl21_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl22_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl22_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl22_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl22_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl23_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl23_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl23_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl23_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl24_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl24_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl24_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl24_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl26_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl26_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl26_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl26_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl27_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl27_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl27_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl27_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl29_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl29_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl29_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl29_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl30_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl30_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl30_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl30_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl31_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl31_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl31_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl31_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl32_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl32_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl32_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl32_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl33_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl33_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl33_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl33_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl34_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl34_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl34_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl34_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl35_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl35_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl35_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl35_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl36_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl36_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl36_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl36_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl37_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl37_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl37_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl37_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl39_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl39_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl39_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl39_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl40_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl40_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl40_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl40_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl42_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl42_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl42_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl42_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl43_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl43_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl43_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl43_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl48_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl48_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl48_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl48_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl49_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl49_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl49_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl49_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl50_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl50_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl50_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl50_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl51_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl51_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl51_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl51_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl52_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl52_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl52_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl52_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl53_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl53_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl53_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl53_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl54_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl54_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl54_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl54_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl55_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl55_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl55_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl55_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl56_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl56_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl56_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl56_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl57_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl57_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl57_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl57_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl58_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl58_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl58_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl58_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl59_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl59_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl59_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl59_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl60_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl60_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl60_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl60_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl61_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl61_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl61_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl61_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl63_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl63_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl63_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl63_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl64_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl64_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl64_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl64_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl66_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl66_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl66_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl66_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl67_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl67_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl67_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl67_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl68_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl68_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl68_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl68_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl69_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl69_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl69_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl69_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl70_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl70_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl70_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl70_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl71_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl71_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl71_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl71_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl72_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl72_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl72_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl72_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl73_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl73_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl73_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl73_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl74_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl74_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl74_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl74_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl76_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl76_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl76_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl76_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl77_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl77_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl77_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl77_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl79_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl79_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl79_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl79_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl80_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl80_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl80_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl80_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl81_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl81_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl81_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl81_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl82_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl82_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl82_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl82_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl83_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl83_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl83_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl83_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl84_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl84_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl84_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl84_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl85_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl85_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl85_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl85_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl86_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl86_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl86_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl86_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl87_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl87_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl87_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl87_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl89_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl89_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl89_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl89_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl90_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl90_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl90_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl90_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl92_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl92_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl92_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl92_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl93_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl93_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl93_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl93_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl98_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl98_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl98_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl98_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl99_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl99_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl99_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl99_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl100_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl100_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl100_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl100_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl107_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl107_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl107_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl107_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl108_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl108_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl108_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl108_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl109_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl109_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl109_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl109_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl116_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl116_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl116_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl116_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl117_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl117_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl117_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl117_regs1>.
WARNING:Xst:647 - Input <hdmi_out0_scl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi_out0_sda> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" line 22386: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" line 22386: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" line 22386: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" line 22386: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" line 22386: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_video_lm32/gateware/top.v" line 22386: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
WARNING:Xst:2999 - Signal 'mem_2', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 4096x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_2>, simulation mismatch.
    Found 9x8-bit single-port Read Only RAM <Mram_mem_2> for signal <mem_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x24-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x24-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x24-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x24-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 1024x64-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 1024x22-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
    Found 8x21-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 8x21-bit dual-port RAM <Mram_storage_11> for signal <storage_11>.
    Found 8x21-bit dual-port RAM <Mram_storage_12> for signal <storage_12>.
    Found 512x67-bit dual-port RAM <Mram_storage_13> for signal <storage_13>.
    Found 16x66-bit dual-port RAM <Mram_storage_14> for signal <storage_14>.
    Found 8x21-bit dual-port RAM <Mram_storage_15> for signal <storage_15>.
    Found 8x21-bit dual-port RAM <Mram_storage_16> for signal <storage_16>.
    Found 8x21-bit dual-port RAM <Mram_storage_17> for signal <storage_17>.
    Found 512x67-bit dual-port RAM <Mram_storage_18> for signal <storage_18>.
    Found 16x66-bit dual-port RAM <Mram_storage_19> for signal <storage_19>.
    Found 4x27-bit dual-port RAM <Mram_storage_20> for signal <storage_20>.
    Found 16x66-bit dual-port RAM <Mram_storage_21> for signal <storage_21>.
    Found 4x6-bit dual-port RAM <Mram_storage_22> for signal <storage_22>.
    Found 2x162-bit dual-port RAM <Mram_storage_23> for signal <storage_23>.
    Found 4096x18-bit dual-port RAM <Mram_storage_24> for signal <storage_24>.
    Found 4x10-bit dual-port RAM <Mram_storage_25> for signal <storage_25>.
    Found 4x10-bit dual-port RAM <Mram_storage_26> for signal <storage_26>.
    Found 4x10-bit dual-port RAM <Mram_storage_27> for signal <storage_27>.
    Found 4x27-bit dual-port RAM <Mram_storage_28> for signal <storage_28>.
    Found 16x66-bit dual-port RAM <Mram_storage_29> for signal <storage_29>.
    Found 4x6-bit dual-port RAM <Mram_storage_30> for signal <storage_30>.
    Found 2x162-bit dual-port RAM <Mram_storage_31> for signal <storage_31>.
    Found 4096x18-bit dual-port RAM <Mram_storage_32> for signal <storage_32>.
    Found 4x10-bit dual-port RAM <Mram_storage_33> for signal <storage_33>.
    Found 4x10-bit dual-port RAM <Mram_storage_34> for signal <storage_34>.
    Found 4x10-bit dual-port RAM <Mram_storage_35> for signal <storage_35>.
    Register <hdmi_out0_driver_hdmi_phy_es2_new_de0> equivalent to <hdmi_out0_driver_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_out0_driver_hdmi_phy_es1_new_de0> equivalent to <hdmi_out0_driver_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_in1_frame_next_vsync0> equivalent to <hdmi_in1_resdetection_vsync_r> has been removed
    Register <hdmi_in0_frame_next_de0> equivalent to <hdmi_in0_resdetection_de_r> has been removed
    Register <hdmi_in0_frame_de_r> equivalent to <hdmi_in0_resdetection_de_r> has been removed
    Register <hdmi_out1_driver_hdmi_phy_es2_new_de0> equivalent to <hdmi_out1_driver_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_out1_driver_hdmi_phy_es1_new_de0> equivalent to <hdmi_out1_driver_hdmi_phy_es0_new_de0> has been removed
    Register <memadr_13> equivalent to <memadr_6> has been removed
    Register <hdmi_out0_next_s12> equivalent to <hdmi_out0_de_r> has been removed
    Register <hdmi_in1_frame_next_de0> equivalent to <hdmi_in1_resdetection_de_r> has been removed
    Register <hdmi_in1_frame_de_r> equivalent to <hdmi_in1_resdetection_de_r> has been removed
    Register <hdmi_in0_frame_next_vsync0> equivalent to <hdmi_in0_resdetection_vsync_r> has been removed
    Register <hdmi_out1_next_s12> equivalent to <hdmi_out1_de_r> has been removed
    Register <ddrphy_record1_odt> equivalent to <ddrphy_record0_odt> has been removed
    Register <ddrphy_record1_cke> equivalent to <ddrphy_record0_cke> has been removed
    Register <memadr_4> equivalent to <memadr_3> has been removed
    Register <hdmi_out1_driver_hdmi_phy_es1_new_de1> equivalent to <hdmi_out1_driver_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out1_driver_hdmi_phy_es2_new_de1> equivalent to <hdmi_out1_driver_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out0_driver_hdmi_phy_es1_new_de1> equivalent to <hdmi_out0_driver_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out0_driver_hdmi_phy_es2_new_de1> equivalent to <hdmi_out0_driver_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out1_driver_hdmi_phy_es2_new_de2> equivalent to <hdmi_out1_driver_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_out1_driver_hdmi_phy_es1_new_de2> equivalent to <hdmi_out1_driver_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_out0_driver_hdmi_phy_es2_new_de2> equivalent to <hdmi_out0_driver_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_out0_driver_hdmi_phy_es1_new_de2> equivalent to <hdmi_out0_driver_hdmi_phy_es0_new_de2> has been removed
    Found 10-bit register for signal <hdmi_in0_charsync0_raw_data1>.
    Found 1-bit register for signal <hdmi_in0_charsync0_found_control>.
    Found 4-bit register for signal <hdmi_in0_charsync0_control_position>.
    Found 3-bit register for signal <hdmi_in0_charsync0_control_counter>.
    Found 1-bit register for signal <hdmi_in0_charsync0_synced>.
    Found 4-bit register for signal <hdmi_in0_charsync0_word_sel>.
    Found 4-bit register for signal <hdmi_in0_charsync0_previous_control_position>.
    Found 10-bit register for signal <hdmi_in0_charsync0_data>.
    Found 9-bit register for signal <hdmi_in0_wer0_data_r>.
    Found 4-bit register for signal <hdmi_in0_wer0_transition_count>.
    Found 1-bit register for signal <hdmi_in0_wer0_is_control>.
    Found 1-bit register for signal <hdmi_in0_wer0_is_error>.
    Found 24-bit register for signal <hdmi_in0_wer0_period_counter>.
    Found 1-bit register for signal <hdmi_in0_wer0_period_done>.
    Found 1-bit register for signal <hdmi_in0_wer0_wer_counter_r_updated>.
    Found 24-bit register for signal <hdmi_in0_wer0_wer_counter_r>.
    Found 24-bit register for signal <hdmi_in0_wer0_wer_counter>.
    Found 1-bit register for signal <hdmi_in0_wer0_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_decoding0_output_de>.
    Found 2-bit register for signal <hdmi_in0_decoding0_output_c>.
    Found 10-bit register for signal <hdmi_in0_decoding0_output_raw>.
    Found 8-bit register for signal <hdmi_in0_decoding0_output_d>.
    Found 1-bit register for signal <hdmi_in0_decoding0_valid_o>.
    Found 10-bit register for signal <hdmi_in0_s6datacapture1_d>.
    Found 10-bit register for signal <hdmi_in0_charsync1_raw_data1>.
    Found 1-bit register for signal <hdmi_in0_charsync1_found_control>.
    Found 4-bit register for signal <hdmi_in0_charsync1_control_position>.
    Found 3-bit register for signal <hdmi_in0_charsync1_control_counter>.
    Found 1-bit register for signal <hdmi_in0_charsync1_synced>.
    Found 4-bit register for signal <hdmi_in0_charsync1_word_sel>.
    Found 4-bit register for signal <hdmi_in0_charsync1_previous_control_position>.
    Found 10-bit register for signal <hdmi_in0_charsync1_data>.
    Found 9-bit register for signal <hdmi_in0_wer1_data_r>.
    Found 4-bit register for signal <hdmi_in0_wer1_transition_count>.
    Found 1-bit register for signal <hdmi_in0_wer1_is_control>.
    Found 1-bit register for signal <hdmi_in0_wer1_is_error>.
    Found 24-bit register for signal <hdmi_in0_wer1_period_counter>.
    Found 1-bit register for signal <hdmi_in0_wer1_period_done>.
    Found 1-bit register for signal <hdmi_in0_wer1_wer_counter_r_updated>.
    Found 24-bit register for signal <hdmi_in0_wer1_wer_counter_r>.
    Found 24-bit register for signal <hdmi_in0_wer1_wer_counter>.
    Found 1-bit register for signal <hdmi_in0_wer1_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_decoding1_output_de>.
    Found 2-bit register for signal <hdmi_in0_decoding1_output_c>.
    Found 10-bit register for signal <hdmi_in0_decoding1_output_raw>.
    Found 8-bit register for signal <hdmi_in0_decoding1_output_d>.
    Found 1-bit register for signal <hdmi_in0_decoding1_valid_o>.
    Found 10-bit register for signal <hdmi_in0_s6datacapture2_d>.
    Found 10-bit register for signal <hdmi_in0_charsync2_raw_data1>.
    Found 1-bit register for signal <hdmi_in0_charsync2_found_control>.
    Found 4-bit register for signal <hdmi_in0_charsync2_control_position>.
    Found 3-bit register for signal <hdmi_in0_charsync2_control_counter>.
    Found 1-bit register for signal <hdmi_in0_charsync2_synced>.
    Found 4-bit register for signal <hdmi_in0_charsync2_word_sel>.
    Found 4-bit register for signal <hdmi_in0_charsync2_previous_control_position>.
    Found 10-bit register for signal <hdmi_in0_charsync2_data>.
    Found 9-bit register for signal <hdmi_in0_wer2_data_r>.
    Found 4-bit register for signal <hdmi_in0_wer2_transition_count>.
    Found 1-bit register for signal <hdmi_in0_wer2_is_control>.
    Found 1-bit register for signal <hdmi_in0_wer2_is_error>.
    Found 24-bit register for signal <hdmi_in0_wer2_period_counter>.
    Found 1-bit register for signal <hdmi_in0_wer2_period_done>.
    Found 1-bit register for signal <hdmi_in0_wer2_wer_counter_r_updated>.
    Found 24-bit register for signal <hdmi_in0_wer2_wer_counter_r>.
    Found 24-bit register for signal <hdmi_in0_wer2_wer_counter>.
    Found 1-bit register for signal <hdmi_in0_wer2_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_decoding2_output_de>.
    Found 2-bit register for signal <hdmi_in0_decoding2_output_c>.
    Found 10-bit register for signal <hdmi_in0_decoding2_output_raw>.
    Found 8-bit register for signal <hdmi_in0_decoding2_output_d>.
    Found 1-bit register for signal <hdmi_in0_decoding2_valid_o>.
    Found 1-bit register for signal <hdmi_in0_chansync_chan_synced>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <hdmi_in0_syncpol_valid_o>.
    Found 8-bit register for signal <hdmi_in0_syncpol_r>.
    Found 8-bit register for signal <hdmi_in0_syncpol_g>.
    Found 8-bit register for signal <hdmi_in0_syncpol_b>.
    Found 1-bit register for signal <hdmi_in0_syncpol_de_r>.
    Found 2-bit register for signal <hdmi_in0_syncpol_c_polarity>.
    Found 2-bit register for signal <hdmi_in0_syncpol_c_out>.
    Found 1-bit register for signal <hdmi_in0_resdetection_de_r>.
    Found 11-bit register for signal <hdmi_in0_resdetection_hcounter>.
    Found 11-bit register for signal <hdmi_in0_resdetection_hcounter_st>.
    Found 1-bit register for signal <hdmi_in0_resdetection_vsync_r>.
    Found 11-bit register for signal <hdmi_in0_resdetection_vcounter>.
    Found 11-bit register for signal <hdmi_in0_resdetection_vcounter_st>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de1>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync1>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de2>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync2>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de3>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync3>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de4>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync4>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de5>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync5>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de6>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync6>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de7>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync7>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de8>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync8>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de9>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync9>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de10>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync10>.
    Found 1-bit register for signal <hdmi_in0_frame_vsync_r>.
    Found 1-bit register for signal <hdmi_in0_frame_cur_word_valid>.
    Found 2-bit register for signal <hdmi_in0_frame_pack_counter>.
    Found 64-bit register for signal <hdmi_in0_frame_cur_word>.
    Found 1-bit register for signal <hdmi_in0_frame_fifo_sink_payload_sof>.
    Found 1-bit register for signal <hdmi_in0_frame_pix_overflow>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n7>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <hdmi_in0_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cr>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_source_cr>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <hdmi_in0_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <hdmi_in0_frame_chroma_downsampler_cr_sum>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_source_cb_cr>.
    Found 10-bit register for signal <hdmi_in0_frame_fifo_graycounter0_q_binary>.
    Found 10-bit register for signal <hdmi_in0_frame_fifo_graycounter0_q>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_ack_toggle_i>.
    Found 10-bit register for signal <xilinxmultiregimpl47_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl47_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl49_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl49_regs1>.
    Found 8-bit register for signal <hdmi_in0_s6datacapture0_lateness>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_slave_pending>.
    Found 10-bit register for signal <hdmi_in0_s6datacapture0_dsr>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <hdmi_in0_s6datacapture1_lateness>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_slave_pending>.
    Found 10-bit register for signal <hdmi_in0_s6datacapture1_dsr>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <hdmi_in0_s6datacapture2_lateness>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_slave_pending>.
    Found 10-bit register for signal <hdmi_in0_s6datacapture2_dsr>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_reset_lateness_toggle_o_r>.
    Found 1-bit register for signal <xilinxmultiregimpl6_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl6_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl7_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl7_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl8_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl8_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl9_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl9_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl10_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl10_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl11_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl11_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl13_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl13_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl19_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl19_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl20_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl20_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl21_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl21_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl22_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl22_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl23_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl23_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl24_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl24_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl26_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl26_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl32_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl32_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl33_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl33_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl34_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl34_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl35_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl35_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl36_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl36_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl37_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl37_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl39_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl39_regs1>.
    Found 10-bit register for signal <hdmi_in1_s6datacapture0_d>.
    Found 10-bit register for signal <hdmi_in1_charsync0_raw_data1>.
    Found 1-bit register for signal <hdmi_in1_charsync0_found_control>.
    Found 4-bit register for signal <hdmi_in1_charsync0_control_position>.
    Found 3-bit register for signal <hdmi_in1_charsync0_control_counter>.
    Found 1-bit register for signal <hdmi_in1_charsync0_synced>.
    Found 4-bit register for signal <hdmi_in1_charsync0_word_sel>.
    Found 4-bit register for signal <hdmi_in1_charsync0_previous_control_position>.
    Found 10-bit register for signal <hdmi_in1_charsync0_data>.
    Found 9-bit register for signal <hdmi_in1_wer0_data_r>.
    Found 4-bit register for signal <hdmi_in1_wer0_transition_count>.
    Found 1-bit register for signal <hdmi_in1_wer0_is_control>.
    Found 1-bit register for signal <hdmi_in1_wer0_is_error>.
    Found 24-bit register for signal <hdmi_in1_wer0_period_counter>.
    Found 1-bit register for signal <hdmi_in1_wer0_period_done>.
    Found 1-bit register for signal <hdmi_in1_wer0_wer_counter_r_updated>.
    Found 24-bit register for signal <hdmi_in1_wer0_wer_counter_r>.
    Found 24-bit register for signal <hdmi_in1_wer0_wer_counter>.
    Found 1-bit register for signal <hdmi_in1_wer0_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_decoding0_output_de>.
    Found 2-bit register for signal <hdmi_in1_decoding0_output_c>.
    Found 10-bit register for signal <hdmi_in1_decoding0_output_raw>.
    Found 8-bit register for signal <hdmi_in1_decoding0_output_d>.
    Found 1-bit register for signal <hdmi_in1_decoding0_valid_o>.
    Found 10-bit register for signal <hdmi_in1_s6datacapture1_d>.
    Found 10-bit register for signal <hdmi_in1_charsync1_raw_data1>.
    Found 1-bit register for signal <hdmi_in1_charsync1_found_control>.
    Found 4-bit register for signal <hdmi_in1_charsync1_control_position>.
    Found 3-bit register for signal <hdmi_in1_charsync1_control_counter>.
    Found 1-bit register for signal <hdmi_in1_charsync1_synced>.
    Found 4-bit register for signal <hdmi_in1_charsync1_word_sel>.
    Found 4-bit register for signal <hdmi_in1_charsync1_previous_control_position>.
    Found 10-bit register for signal <hdmi_in1_charsync1_data>.
    Found 9-bit register for signal <hdmi_in1_wer1_data_r>.
    Found 4-bit register for signal <hdmi_in1_wer1_transition_count>.
    Found 1-bit register for signal <hdmi_in1_wer1_is_control>.
    Found 1-bit register for signal <hdmi_in1_wer1_is_error>.
    Found 24-bit register for signal <hdmi_in1_wer1_period_counter>.
    Found 1-bit register for signal <hdmi_in1_wer1_period_done>.
    Found 1-bit register for signal <hdmi_in1_wer1_wer_counter_r_updated>.
    Found 24-bit register for signal <hdmi_in1_wer1_wer_counter_r>.
    Found 24-bit register for signal <hdmi_in1_wer1_wer_counter>.
    Found 1-bit register for signal <hdmi_in1_wer1_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_decoding1_output_de>.
    Found 2-bit register for signal <hdmi_in1_decoding1_output_c>.
    Found 10-bit register for signal <hdmi_in1_decoding1_output_raw>.
    Found 8-bit register for signal <hdmi_in1_decoding1_output_d>.
    Found 1-bit register for signal <hdmi_in1_decoding1_valid_o>.
    Found 10-bit register for signal <hdmi_in1_s6datacapture2_d>.
    Found 10-bit register for signal <hdmi_in1_charsync2_raw_data1>.
    Found 1-bit register for signal <hdmi_in1_charsync2_found_control>.
    Found 4-bit register for signal <hdmi_in1_charsync2_control_position>.
    Found 3-bit register for signal <hdmi_in1_charsync2_control_counter>.
    Found 1-bit register for signal <hdmi_in1_charsync2_synced>.
    Found 4-bit register for signal <hdmi_in1_charsync2_word_sel>.
    Found 4-bit register for signal <hdmi_in1_charsync2_previous_control_position>.
    Found 10-bit register for signal <hdmi_in1_charsync2_data>.
    Found 9-bit register for signal <hdmi_in1_wer2_data_r>.
    Found 4-bit register for signal <hdmi_in1_wer2_transition_count>.
    Found 1-bit register for signal <hdmi_in1_wer2_is_control>.
    Found 1-bit register for signal <hdmi_in1_wer2_is_error>.
    Found 24-bit register for signal <hdmi_in1_wer2_period_counter>.
    Found 1-bit register for signal <hdmi_in1_wer2_period_done>.
    Found 1-bit register for signal <hdmi_in1_wer2_wer_counter_r_updated>.
    Found 24-bit register for signal <hdmi_in1_wer2_wer_counter_r>.
    Found 24-bit register for signal <hdmi_in1_wer2_wer_counter>.
    Found 1-bit register for signal <hdmi_in1_wer2_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_decoding2_output_de>.
    Found 2-bit register for signal <hdmi_in1_decoding2_output_c>.
    Found 10-bit register for signal <hdmi_in1_decoding2_output_raw>.
    Found 8-bit register for signal <hdmi_in1_decoding2_output_d>.
    Found 1-bit register for signal <hdmi_in1_decoding2_valid_o>.
    Found 1-bit register for signal <hdmi_in1_chansync_chan_synced>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <hdmi_in1_syncpol_valid_o>.
    Found 8-bit register for signal <hdmi_in1_syncpol_r>.
    Found 8-bit register for signal <hdmi_in1_syncpol_g>.
    Found 8-bit register for signal <hdmi_in1_syncpol_b>.
    Found 1-bit register for signal <hdmi_in1_syncpol_de_r>.
    Found 2-bit register for signal <hdmi_in1_syncpol_c_polarity>.
    Found 2-bit register for signal <hdmi_in1_syncpol_c_out>.
    Found 1-bit register for signal <hdmi_in1_resdetection_de_r>.
    Found 11-bit register for signal <hdmi_in1_resdetection_hcounter>.
    Found 11-bit register for signal <hdmi_in1_resdetection_hcounter_st>.
    Found 1-bit register for signal <hdmi_in1_resdetection_vsync_r>.
    Found 11-bit register for signal <hdmi_in1_resdetection_vcounter>.
    Found 11-bit register for signal <hdmi_in1_resdetection_vcounter_st>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de1>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync1>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de2>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync2>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de3>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync3>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de4>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync4>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de5>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync5>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de6>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync6>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de7>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync7>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de8>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync8>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de9>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync9>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de10>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync10>.
    Found 1-bit register for signal <hdmi_in1_frame_vsync_r>.
    Found 1-bit register for signal <hdmi_in1_frame_cur_word_valid>.
    Found 2-bit register for signal <hdmi_in1_frame_pack_counter>.
    Found 64-bit register for signal <hdmi_in1_frame_cur_word>.
    Found 1-bit register for signal <hdmi_in1_frame_fifo_sink_payload_sof>.
    Found 1-bit register for signal <hdmi_in1_frame_pix_overflow>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n7>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <hdmi_in1_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cr>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_source_cr>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <hdmi_in1_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <hdmi_in1_frame_chroma_downsampler_cr_sum>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_source_cb_cr>.
    Found 10-bit register for signal <hdmi_in1_frame_fifo_graycounter0_q_binary>.
    Found 10-bit register for signal <hdmi_in1_frame_fifo_graycounter0_q>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_ack_toggle_i>.
    Found 10-bit register for signal <xilinxmultiregimpl97_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl97_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl99_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl99_regs1>.
    Found 8-bit register for signal <hdmi_in1_s6datacapture0_lateness>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_slave_pending>.
    Found 10-bit register for signal <hdmi_in1_s6datacapture0_dsr>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <hdmi_in1_s6datacapture1_lateness>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_slave_pending>.
    Found 10-bit register for signal <hdmi_in1_s6datacapture1_dsr>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <hdmi_in1_s6datacapture2_lateness>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_slave_pending>.
    Found 10-bit register for signal <hdmi_in1_s6datacapture2_dsr>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_reset_lateness_toggle_o_r>.
    Found 1-bit register for signal <xilinxmultiregimpl56_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl56_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl57_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl57_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl58_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl58_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl59_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl59_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl60_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl60_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl61_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl61_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl63_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl63_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl69_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl69_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl70_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl70_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl71_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl71_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl72_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl72_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl73_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl73_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl74_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl74_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl76_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl76_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl82_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl82_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl83_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl83_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl84_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl84_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl85_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl85_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl86_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl86_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl87_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl87_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl89_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl89_regs1>.
    Found 3-bit register for signal <litedramportcdc0_cmd_fifo_graycounter0_q_binary>.
    Found 3-bit register for signal <litedramportcdc0_cmd_fifo_graycounter0_q>.
    Found 5-bit register for signal <litedramportcdc0_rdata_fifo_graycounter1_q_binary>.
    Found 5-bit register for signal <litedramportcdc0_rdata_fifo_graycounter1_q>.
    Found 2-bit register for signal <litedramportconverter0_counter>.
    Found 4-bit register for signal <litedramportconverter0_rdata_chunk>.
    Found 2-bit register for signal <litedramportconverter0_cmd_buffer_produce>.
    Found 2-bit register for signal <litedramportconverter0_cmd_buffer_consume>.
    Found 3-bit register for signal <litedramportconverter0_cmd_buffer_level>.
    Found 1-bit register for signal <litedramportconverter0_rdata_buffer_valid_n>.
    Found 64-bit register for signal <litedramportconverter0_rdata_buffer_source_payload_data>.
    Found 2-bit register for signal <litedramportconverter0_rdata_converter_converter_mux>.
    Found 1-bit register for signal <hdmi_out0_de_r>.
    Found 1-bit register for signal <hdmi_out0_core_source_valid_d>.
    Found 16-bit register for signal <hdmi_out0_core_source_data_d>.
    Found 32-bit register for signal <hdmi_out0_core_underflow_counter>.
    Found 32-bit register for signal <hdmi_out0_core_underflow_counter_status>.
    Found 2-bit register for signal <hdmi_out0_core_initiator_cdc_graycounter1_q_binary>.
    Found 2-bit register for signal <hdmi_out0_core_initiator_cdc_graycounter1_q>.
    Found 1-bit register for signal <hdmi_out0_core_timinggenerator_hactive>.
    Found 1-bit register for signal <hdmi_out0_core_timinggenerator_vactive>.
    Found 12-bit register for signal <hdmi_out0_core_timinggenerator_hcounter>.
    Found 12-bit register for signal <hdmi_out0_core_timinggenerator_vcounter>.
    Found 1-bit register for signal <hdmi_out0_core_timinggenerator_source_last>.
    Found 1-bit register for signal <hdmi_out0_core_timinggenerator_source_payload_hsync>.
    Found 1-bit register for signal <hdmi_out0_core_timinggenerator_source_payload_vsync>.
    Found 13-bit register for signal <hdmi_out0_core_dmareader_rsv_level>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_fifo_readable>.
    Found 12-bit register for signal <hdmi_out0_core_dmareader_fifo_produce>.
    Found 12-bit register for signal <hdmi_out0_core_dmareader_fifo_consume>.
    Found 13-bit register for signal <hdmi_out0_core_dmareader_fifo_level0>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_sink_sink_valid>.
    Found 26-bit register for signal <hdmi_out0_core_dmareader_offset>.
    Found 1-bit register for signal <hdmi_out0_core_toggle_o_r>.
    Found 1-bit register for signal <hdmi_out0_resetinserter_parity_in>.
    Found 1-bit register for signal <hdmi_out0_resetinserter_parity_out>.
    Found 2-bit register for signal <hdmi_out0_resetinserter_y_fifo_produce>.
    Found 2-bit register for signal <hdmi_out0_resetinserter_y_fifo_consume>.
    Found 3-bit register for signal <hdmi_out0_resetinserter_y_fifo_level>.
    Found 2-bit register for signal <hdmi_out0_resetinserter_cb_fifo_produce>.
    Found 2-bit register for signal <hdmi_out0_resetinserter_cb_fifo_consume>.
    Found 3-bit register for signal <hdmi_out0_resetinserter_cb_fifo_level>.
    Found 2-bit register for signal <hdmi_out0_resetinserter_cr_fifo_produce>.
    Found 2-bit register for signal <hdmi_out0_resetinserter_cr_fifo_consume>.
    Found 3-bit register for signal <hdmi_out0_resetinserter_cr_fifo_level>.
    Found 8-bit register for signal <hdmi_out0_record0_ycbcr_n_y>.
    Found 9-bit register for signal <hdmi_out0_cb_minus_coffset>.
    Found 9-bit register for signal <hdmi_out0_cr_minus_coffset>.
    Found 9-bit register for signal <hdmi_out0_y_minus_yoffset>.
    Found 20-bit register for signal <hdmi_out0_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <hdmi_out0_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <hdmi_out0_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <hdmi_out0_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <hdmi_out0_r>.
    Found 12-bit register for signal <hdmi_out0_g>.
    Found 12-bit register for signal <hdmi_out0_b>.
    Found 8-bit register for signal <hdmi_out0_source_r>.
    Found 8-bit register for signal <hdmi_out0_source_g>.
    Found 8-bit register for signal <hdmi_out0_source_b>.
    Found 1-bit register for signal <hdmi_out0_next_s0>.
    Found 1-bit register for signal <hdmi_out0_next_s1>.
    Found 1-bit register for signal <hdmi_out0_next_s2>.
    Found 1-bit register for signal <hdmi_out0_next_s3>.
    Found 1-bit register for signal <hdmi_out0_next_s4>.
    Found 1-bit register for signal <hdmi_out0_next_s5>.
    Found 1-bit register for signal <hdmi_out0_next_s6>.
    Found 1-bit register for signal <hdmi_out0_next_s7>.
    Found 1-bit register for signal <hdmi_out0_next_s8>.
    Found 1-bit register for signal <hdmi_out0_next_s9>.
    Found 1-bit register for signal <hdmi_out0_next_s10>.
    Found 1-bit register for signal <hdmi_out0_next_s11>.
    Found 1-bit register for signal <hdmi_out0_next_s13>.
    Found 1-bit register for signal <hdmi_out0_next_s14>.
    Found 1-bit register for signal <hdmi_out0_next_s15>.
    Found 1-bit register for signal <hdmi_out0_next_s16>.
    Found 1-bit register for signal <hdmi_out0_next_s17>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_out>.
    Found 6-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_out>.
    Found 6-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_out>.
    Found 6-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_cnt>.
    Found 3-bit register for signal <xilinxmultiregimpl102_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl102_regs1>.
    Found 5-bit register for signal <xilinxmultiregimpl103_regs0>.
    Found 5-bit register for signal <xilinxmultiregimpl103_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl105_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl105_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl108_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl108_regs1>.
    Found 5-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol>.
    Found 5-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_ed_2x_pol>.
    Found 5-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_ed_2x_pol>.
    Found 3-bit register for signal <litedramportcdc1_cmd_fifo_graycounter2_q_binary>.
    Found 3-bit register for signal <litedramportcdc1_cmd_fifo_graycounter2_q>.
    Found 5-bit register for signal <litedramportcdc1_rdata_fifo_graycounter3_q_binary>.
    Found 5-bit register for signal <litedramportcdc1_rdata_fifo_graycounter3_q>.
    Found 2-bit register for signal <litedramportconverter1_counter>.
    Found 4-bit register for signal <litedramportconverter1_rdata_chunk>.
    Found 2-bit register for signal <litedramportconverter1_cmd_buffer_produce>.
    Found 2-bit register for signal <litedramportconverter1_cmd_buffer_consume>.
    Found 3-bit register for signal <litedramportconverter1_cmd_buffer_level>.
    Found 1-bit register for signal <litedramportconverter1_rdata_buffer_valid_n>.
    Found 64-bit register for signal <litedramportconverter1_rdata_buffer_source_payload_data>.
    Found 2-bit register for signal <litedramportconverter1_rdata_converter_converter_mux>.
    Found 1-bit register for signal <hdmi_out1_de_r>.
    Found 1-bit register for signal <hdmi_out1_core_source_valid_d>.
    Found 16-bit register for signal <hdmi_out1_core_source_data_d>.
    Found 32-bit register for signal <hdmi_out1_core_underflow_counter>.
    Found 32-bit register for signal <hdmi_out1_core_underflow_counter_status>.
    Found 2-bit register for signal <hdmi_out1_core_initiator_cdc_graycounter1_q_binary>.
    Found 2-bit register for signal <hdmi_out1_core_initiator_cdc_graycounter1_q>.
    Found 1-bit register for signal <hdmi_out1_core_timinggenerator_hactive>.
    Found 1-bit register for signal <hdmi_out1_core_timinggenerator_vactive>.
    Found 12-bit register for signal <hdmi_out1_core_timinggenerator_hcounter>.
    Found 12-bit register for signal <hdmi_out1_core_timinggenerator_vcounter>.
    Found 1-bit register for signal <hdmi_out1_core_timinggenerator_source_last>.
    Found 1-bit register for signal <hdmi_out1_core_timinggenerator_source_payload_hsync>.
    Found 1-bit register for signal <hdmi_out1_core_timinggenerator_source_payload_vsync>.
    Found 13-bit register for signal <hdmi_out1_core_dmareader_rsv_level>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_fifo_readable>.
    Found 12-bit register for signal <hdmi_out1_core_dmareader_fifo_produce>.
    Found 12-bit register for signal <hdmi_out1_core_dmareader_fifo_consume>.
    Found 13-bit register for signal <hdmi_out1_core_dmareader_fifo_level0>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_sink_sink_valid>.
    Found 26-bit register for signal <hdmi_out1_core_dmareader_offset>.
    Found 1-bit register for signal <hdmi_out1_core_toggle_o_r>.
    Found 1-bit register for signal <hdmi_out1_resetinserter_parity_in>.
    Found 1-bit register for signal <hdmi_out1_resetinserter_parity_out>.
    Found 2-bit register for signal <hdmi_out1_resetinserter_y_fifo_produce>.
    Found 2-bit register for signal <hdmi_out1_resetinserter_y_fifo_consume>.
    Found 3-bit register for signal <hdmi_out1_resetinserter_y_fifo_level>.
    Found 2-bit register for signal <hdmi_out1_resetinserter_cb_fifo_produce>.
    Found 2-bit register for signal <hdmi_out1_resetinserter_cb_fifo_consume>.
    Found 3-bit register for signal <hdmi_out1_resetinserter_cb_fifo_level>.
    Found 2-bit register for signal <hdmi_out1_resetinserter_cr_fifo_produce>.
    Found 2-bit register for signal <hdmi_out1_resetinserter_cr_fifo_consume>.
    Found 3-bit register for signal <hdmi_out1_resetinserter_cr_fifo_level>.
    Found 8-bit register for signal <hdmi_out1_record0_ycbcr_n_y>.
    Found 9-bit register for signal <hdmi_out1_cb_minus_coffset>.
    Found 9-bit register for signal <hdmi_out1_cr_minus_coffset>.
    Found 9-bit register for signal <hdmi_out1_y_minus_yoffset>.
    Found 20-bit register for signal <hdmi_out1_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <hdmi_out1_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <hdmi_out1_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <hdmi_out1_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <hdmi_out1_r>.
    Found 12-bit register for signal <hdmi_out1_g>.
    Found 12-bit register for signal <hdmi_out1_b>.
    Found 8-bit register for signal <hdmi_out1_source_r>.
    Found 8-bit register for signal <hdmi_out1_source_g>.
    Found 8-bit register for signal <hdmi_out1_source_b>.
    Found 1-bit register for signal <hdmi_out1_next_s0>.
    Found 1-bit register for signal <hdmi_out1_next_s1>.
    Found 1-bit register for signal <hdmi_out1_next_s2>.
    Found 1-bit register for signal <hdmi_out1_next_s3>.
    Found 1-bit register for signal <hdmi_out1_next_s4>.
    Found 1-bit register for signal <hdmi_out1_next_s5>.
    Found 1-bit register for signal <hdmi_out1_next_s6>.
    Found 1-bit register for signal <hdmi_out1_next_s7>.
    Found 1-bit register for signal <hdmi_out1_next_s8>.
    Found 1-bit register for signal <hdmi_out1_next_s9>.
    Found 1-bit register for signal <hdmi_out1_next_s10>.
    Found 1-bit register for signal <hdmi_out1_next_s11>.
    Found 1-bit register for signal <hdmi_out1_next_s13>.
    Found 1-bit register for signal <hdmi_out1_next_s14>.
    Found 1-bit register for signal <hdmi_out1_next_s15>.
    Found 1-bit register for signal <hdmi_out1_next_s16>.
    Found 1-bit register for signal <hdmi_out1_next_s17>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_out>.
    Found 6-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_out>.
    Found 6-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_out>.
    Found 6-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_cnt>.
    Found 3-bit register for signal <xilinxmultiregimpl111_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl111_regs1>.
    Found 5-bit register for signal <xilinxmultiregimpl112_regs0>.
    Found 5-bit register for signal <xilinxmultiregimpl112_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl114_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl114_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl117_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl117_regs1>.
    Found 5-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_ed_2x_pol>.
    Found 5-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_ed_2x_pol>.
    Found 5-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_ed_2x_pol>.
    Found 11-bit register for signal <crg_por>.
    Found 1-bit register for signal <ddrphy_phase_sel>.
    Found 1-bit register for signal <ddrphy_phase_half>.
    Found 1-bit register for signal <ddrphy_record0_odt>.
    Found 13-bit register for signal <ddrphy_record0_address>.
    Found 3-bit register for signal <ddrphy_record0_bank>.
    Found 1-bit register for signal <ddrphy_record0_cke>.
    Found 1-bit register for signal <ddrphy_record0_cas_n>.
    Found 1-bit register for signal <ddrphy_record0_ras_n>.
    Found 1-bit register for signal <ddrphy_record0_we_n>.
    Found 13-bit register for signal <ddrphy_record1_address>.
    Found 3-bit register for signal <ddrphy_record1_bank>.
    Found 1-bit register for signal <ddrphy_record1_cas_n>.
    Found 1-bit register for signal <ddrphy_record1_ras_n>.
    Found 1-bit register for signal <ddrphy_record1_we_n>.
    Found 13-bit register for signal <ddram_a>.
    Found 3-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddram_odt>.
    Found 1-bit register for signal <ddrphy_postamble>.
    Found 2-bit register for signal <ddrphy_r_dfi_wrdata_en<1:0>>.
    Found 1-bit register for signal <videosoc_rom_bus_ack>.
    Found 1-bit register for signal <videosoc_sram_bus_ack>.
    Found 1-bit register for signal <videosoc_interface_we>.
    Found 8-bit register for signal <videosoc_interface_dat_w>.
    Found 14-bit register for signal <videosoc_interface_adr>.
    Found 32-bit register for signal <videosoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <videosoc_bus_wishbone_ack>.
    Found 2-bit register for signal <videosoc_counter>.
    Found 1-bit register for signal <videosoc_uart_phy_sink_ready>.
    Found 8-bit register for signal <videosoc_uart_phy_tx_reg>.
    Found 4-bit register for signal <videosoc_uart_phy_tx_bitcount>.
    Found 1-bit register for signal <videosoc_uart_phy_tx_busy>.
    Found 1-bit register for signal <serial_tx>.
    Found 32-bit register for signal <videosoc_uart_phy_phase_accumulator_tx>.
    Found 1-bit register for signal <videosoc_uart_phy_uart_clk_txen>.
    Found 1-bit register for signal <videosoc_uart_phy_source_valid>.
    Found 1-bit register for signal <videosoc_uart_phy_rx_r>.
    Found 1-bit register for signal <videosoc_uart_phy_rx_busy>.
    Found 4-bit register for signal <videosoc_uart_phy_rx_bitcount>.
    Found 8-bit register for signal <videosoc_uart_phy_source_payload_data>.
    Found 8-bit register for signal <videosoc_uart_phy_rx_reg>.
    Found 32-bit register for signal <videosoc_uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <videosoc_uart_phy_uart_clk_rxen>.
    Found 1-bit register for signal <videosoc_uart_tx_pending>.
    Found 1-bit register for signal <videosoc_uart_tx_old_trigger>.
    Found 1-bit register for signal <videosoc_uart_rx_pending>.
    Found 1-bit register for signal <videosoc_uart_rx_old_trigger>.
    Found 4-bit register for signal <videosoc_uart_tx_fifo_produce>.
    Found 4-bit register for signal <videosoc_uart_tx_fifo_consume>.
    Found 5-bit register for signal <videosoc_uart_tx_fifo_level>.
    Found 4-bit register for signal <videosoc_uart_rx_fifo_produce>.
    Found 4-bit register for signal <videosoc_uart_rx_fifo_consume>.
    Found 5-bit register for signal <videosoc_uart_rx_fifo_level>.
    Found 32-bit register for signal <videosoc_timer0_value>.
    Found 32-bit register for signal <videosoc_timer0_value_status>.
    Found 1-bit register for signal <videosoc_timer0_zero_pending>.
    Found 1-bit register for signal <videosoc_timer0_zero_old_trigger>.
    Found 7-bit register for signal <dna_cnt>.
    Found 57-bit register for signal <dna_status>.
    Found 1-bit register for signal <clk>.
    Found 4-bit register for signal <dqi>.
    Found 2-bit register for signal <i1>.
    Found 32-bit register for signal <sr>.
    Found 1-bit register for signal <dq_oe>.
    Found 1-bit register for signal <cs_n>.
    Found 1-bit register for signal <bus_ack>.
    Found 8-bit register for signal <counter>.
    Found 1-bit register for signal <ddrphy_phase_sys>.
    Found 1-bit register for signal <ddrphy_bitslip_inc>.
    Found 4-bit register for signal <ddrphy_bitslip_cnt>.
    Found 32-bit register for signal <ddrphy_record2_wrdata>.
    Found 4-bit register for signal <ddrphy_record2_wrdata_mask>.
    Found 32-bit register for signal <ddrphy_record3_wrdata>.
    Found 4-bit register for signal <ddrphy_record3_wrdata_mask>.
    Found 1-bit register for signal <ddrphy_drive_dq_n1>.
    Found 1-bit register for signal <ddrphy_wrdata_en_d>.
    Found 5-bit register for signal <ddrphy_rddata_sr>.
    Found 32-bit register for signal <sdram_phaseinjector0_status>.
    Found 32-bit register for signal <sdram_phaseinjector1_status>.
    Found 13-bit register for signal <sdram_cmd_payload_a>.
    Found 1-bit register for signal <sdram_cmd_payload_cas>.
    Found 1-bit register for signal <sdram_cmd_payload_ras>.
    Found 1-bit register for signal <sdram_cmd_payload_we>.
    Found 1-bit register for signal <sdram_seq_done>.
    Found 4-bit register for signal <sdram_counter>.
    Found 10-bit register for signal <sdram_count>.
    Found 2-bit register for signal <refresher_state>.
    Found 1-bit register for signal <sdram_bankmachine0_has_openrow>.
    Found 13-bit register for signal <sdram_bankmachine0_openrow>.
    Found 3-bit register for signal <sdram_bankmachine0_produce>.
    Found 3-bit register for signal <sdram_bankmachine0_consume>.
    Found 4-bit register for signal <sdram_bankmachine0_level>.
    Found 3-bit register for signal <sdram_bankmachine0_count>.
    Found 3-bit register for signal <bankmachine0_state>.
    Found 1-bit register for signal <sdram_bankmachine1_has_openrow>.
    Found 13-bit register for signal <sdram_bankmachine1_openrow>.
    Found 3-bit register for signal <sdram_bankmachine1_produce>.
    Found 3-bit register for signal <sdram_bankmachine1_consume>.
    Found 4-bit register for signal <sdram_bankmachine1_level>.
    Found 3-bit register for signal <sdram_bankmachine1_count>.
    Found 3-bit register for signal <bankmachine1_state>.
    Found 1-bit register for signal <sdram_bankmachine2_has_openrow>.
    Found 13-bit register for signal <sdram_bankmachine2_openrow>.
    Found 3-bit register for signal <sdram_bankmachine2_produce>.
    Found 3-bit register for signal <sdram_bankmachine2_consume>.
    Found 4-bit register for signal <sdram_bankmachine2_level>.
    Found 3-bit register for signal <sdram_bankmachine2_count>.
    Found 3-bit register for signal <bankmachine2_state>.
    Found 1-bit register for signal <sdram_bankmachine3_has_openrow>.
    Found 13-bit register for signal <sdram_bankmachine3_openrow>.
    Found 3-bit register for signal <sdram_bankmachine3_produce>.
    Found 3-bit register for signal <sdram_bankmachine3_consume>.
    Found 4-bit register for signal <sdram_bankmachine3_level>.
    Found 3-bit register for signal <sdram_bankmachine3_count>.
    Found 3-bit register for signal <bankmachine3_state>.
    Found 1-bit register for signal <sdram_bankmachine4_has_openrow>.
    Found 13-bit register for signal <sdram_bankmachine4_openrow>.
    Found 3-bit register for signal <sdram_bankmachine4_produce>.
    Found 3-bit register for signal <sdram_bankmachine4_consume>.
    Found 4-bit register for signal <sdram_bankmachine4_level>.
    Found 3-bit register for signal <sdram_bankmachine4_count>.
    Found 3-bit register for signal <bankmachine4_state>.
    Found 1-bit register for signal <sdram_bankmachine5_has_openrow>.
    Found 13-bit register for signal <sdram_bankmachine5_openrow>.
    Found 3-bit register for signal <sdram_bankmachine5_produce>.
    Found 3-bit register for signal <sdram_bankmachine5_consume>.
    Found 4-bit register for signal <sdram_bankmachine5_level>.
    Found 3-bit register for signal <sdram_bankmachine5_count>.
    Found 3-bit register for signal <bankmachine5_state>.
    Found 1-bit register for signal <sdram_bankmachine6_has_openrow>.
    Found 13-bit register for signal <sdram_bankmachine6_openrow>.
    Found 3-bit register for signal <sdram_bankmachine6_produce>.
    Found 3-bit register for signal <sdram_bankmachine6_consume>.
    Found 4-bit register for signal <sdram_bankmachine6_level>.
    Found 3-bit register for signal <sdram_bankmachine6_count>.
    Found 3-bit register for signal <bankmachine6_state>.
    Found 1-bit register for signal <sdram_bankmachine7_has_openrow>.
    Found 13-bit register for signal <sdram_bankmachine7_openrow>.
    Found 3-bit register for signal <sdram_bankmachine7_produce>.
    Found 3-bit register for signal <sdram_bankmachine7_consume>.
    Found 4-bit register for signal <sdram_bankmachine7_level>.
    Found 3-bit register for signal <sdram_bankmachine7_count>.
    Found 3-bit register for signal <bankmachine7_state>.
    Found 5-bit register for signal <sdram_time0>.
    Found 4-bit register for signal <sdram_time1>.
    Found 3-bit register for signal <sdram_choose_cmd_grant>.
    Found 3-bit register for signal <sdram_choose_req_grant>.
    Found 13-bit register for signal <sdram_dfi_p0_address>.
    Found 3-bit register for signal <sdram_dfi_p0_bank>.
    Found 1-bit register for signal <sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <sdram_dfi_p0_rddata_en>.
    Found 1-bit register for signal <sdram_dfi_p0_wrdata_en>.
    Found 13-bit register for signal <sdram_dfi_p1_address>.
    Found 3-bit register for signal <sdram_dfi_p1_bank>.
    Found 1-bit register for signal <sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <sdram_dfi_p1_rddata_en>.
    Found 1-bit register for signal <sdram_dfi_p1_wrdata_en>.
    Found 4-bit register for signal <multiplexer_state>.
    Found 1-bit register for signal <sdram_bandwidth_cmd_valid>.
    Found 1-bit register for signal <sdram_bandwidth_cmd_ready>.
    Found 1-bit register for signal <sdram_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <sdram_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <sdram_bandwidth_counter>.
    Found 1-bit register for signal <sdram_bandwidth_period>.
    Found 24-bit register for signal <sdram_bandwidth_nreads_r>.
    Found 24-bit register for signal <sdram_bandwidth_nwrites_r>.
    Found 24-bit register for signal <sdram_bandwidth_nreads>.
    Found 24-bit register for signal <sdram_bandwidth_nwrites>.
    Found 24-bit register for signal <sdram_bandwidth_nreads_status>.
    Found 24-bit register for signal <sdram_bandwidth_nwrites_status>.
    Found 1-bit register for signal <new_master_wdata_ready0>.
    Found 1-bit register for signal <new_master_wdata_ready1>.
    Found 1-bit register for signal <new_master_wdata_ready2>.
    Found 1-bit register for signal <new_master_wdata_ready3>.
    Found 1-bit register for signal <new_master_wdata_ready4>.
    Found 1-bit register for signal <new_master_rdata_valid0>.
    Found 1-bit register for signal <new_master_rdata_valid1>.
    Found 1-bit register for signal <new_master_rdata_valid2>.
    Found 1-bit register for signal <new_master_rdata_valid3>.
    Found 1-bit register for signal <new_master_rdata_valid4>.
    Found 1-bit register for signal <new_master_rdata_valid5>.
    Found 1-bit register for signal <new_master_rdata_valid18>.
    Found 1-bit register for signal <new_master_rdata_valid19>.
    Found 1-bit register for signal <new_master_rdata_valid20>.
    Found 1-bit register for signal <new_master_rdata_valid21>.
    Found 1-bit register for signal <new_master_rdata_valid22>.
    Found 1-bit register for signal <new_master_rdata_valid23>.
    Found 1-bit register for signal <new_master_rdata_valid24>.
    Found 1-bit register for signal <new_master_rdata_valid25>.
    Found 1-bit register for signal <new_master_rdata_valid26>.
    Found 1-bit register for signal <new_master_rdata_valid27>.
    Found 1-bit register for signal <new_master_rdata_valid28>.
    Found 1-bit register for signal <new_master_rdata_valid29>.
    Found 3-bit register for signal <litedramportcdc0_cmd_fifo_graycounter1_q_binary>.
    Found 3-bit register for signal <litedramportcdc0_cmd_fifo_graycounter1_q>.
    Found 5-bit register for signal <litedramportcdc0_rdata_fifo_graycounter0_q_binary>.
    Found 5-bit register for signal <litedramportcdc0_rdata_fifo_graycounter0_q>.
    Found 3-bit register for signal <litedramportcdc1_cmd_fifo_graycounter3_q_binary>.
    Found 3-bit register for signal <litedramportcdc1_cmd_fifo_graycounter3_q>.
    Found 5-bit register for signal <litedramportcdc1_rdata_fifo_graycounter2_q_binary>.
    Found 5-bit register for signal <litedramportcdc1_rdata_fifo_graycounter2_q>.
    Found 3-bit register for signal <roundrobin0_grant>.
    Found 3-bit register for signal <roundrobin1_grant>.
    Found 3-bit register for signal <roundrobin2_grant>.
    Found 3-bit register for signal <roundrobin3_grant>.
    Found 3-bit register for signal <roundrobin4_grant>.
    Found 3-bit register for signal <roundrobin5_grant>.
    Found 3-bit register for signal <roundrobin6_grant>.
    Found 3-bit register for signal <roundrobin7_grant>.
    Found 1-bit register for signal <adr_offset_r>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <litedramwishbonebridge_state>.
    Found 1-bit register for signal <hdmi_in0_edid_sda_drv_reg>.
    Found 6-bit register for signal <hdmi_in0_edid_samp_count>.
    Found 1-bit register for signal <hdmi_in0_edid_samp_carry>.
    Found 1-bit register for signal <hdmi_in0_edid_scl_i>.
    Found 1-bit register for signal <hdmi_in0_edid_sda_i>.
    Found 1-bit register for signal <hdmi_in0_edid_scl_r>.
    Found 1-bit register for signal <hdmi_in0_edid_sda_r>.
    Found 4-bit register for signal <hdmi_in0_edid_counter>.
    Found 8-bit register for signal <hdmi_in0_edid_din>.
    Found 1-bit register for signal <hdmi_in0_edid_is_read>.
    Found 7-bit register for signal <hdmi_in0_edid_offset_counter>.
    Found 1-bit register for signal <hdmi_in0_edid_data_drv>.
    Found 1-bit register for signal <hdmi_in0_edid_data_bit>.
    Found 4-bit register for signal <edid0_state>.
    Found 1-bit register for signal <hdmi_in0_pll_drdy_status>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in0_wer0_wer_counter_sys>.
    Found 24-bit register for signal <hdmi_in0_wer0_status>.
    Found 1-bit register for signal <hdmi_in0_wer0_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in0_wer1_wer_counter_sys>.
    Found 24-bit register for signal <hdmi_in0_wer1_status>.
    Found 1-bit register for signal <hdmi_in0_wer1_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in0_wer2_wer_counter_sys>.
    Found 24-bit register for signal <hdmi_in0_wer2_status>.
    Found 1-bit register for signal <hdmi_in0_wer2_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_mask>.
    Found 10-bit register for signal <hdmi_in0_frame_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <hdmi_in0_frame_fifo_graycounter1_q>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_ack_toggle_o_r>.
    Found 24-bit register for signal <hdmi_in0_dma_current_address>.
    Found 24-bit register for signal <hdmi_in0_dma_mwords_remaining>.
    Found 1-bit register for signal <hdmi_in0_dma_slot_array_current_slot>.
    Found 4-bit register for signal <hdmi_in0_dma_fifo_produce>.
    Found 4-bit register for signal <hdmi_in0_dma_fifo_consume>.
    Found 5-bit register for signal <hdmi_in0_dma_fifo_level>.
    Found 2-bit register for signal <dma0_state>.
    Found 1-bit register for signal <hdmi_in1_edid_sda_drv_reg>.
    Found 6-bit register for signal <hdmi_in1_edid_samp_count>.
    Found 1-bit register for signal <hdmi_in1_edid_samp_carry>.
    Found 1-bit register for signal <hdmi_in1_edid_scl_i>.
    Found 1-bit register for signal <hdmi_in1_edid_sda_i>.
    Found 1-bit register for signal <hdmi_in1_edid_scl_r>.
    Found 1-bit register for signal <hdmi_in1_edid_sda_r>.
    Found 4-bit register for signal <hdmi_in1_edid_counter>.
    Found 8-bit register for signal <hdmi_in1_edid_din>.
    Found 1-bit register for signal <hdmi_in1_edid_is_read>.
    Found 7-bit register for signal <hdmi_in1_edid_offset_counter>.
    Found 1-bit register for signal <hdmi_in1_edid_data_drv>.
    Found 1-bit register for signal <hdmi_in1_edid_data_bit>.
    Found 4-bit register for signal <edid1_state>.
    Found 1-bit register for signal <hdmi_in1_pll_drdy_status>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in1_wer0_wer_counter_sys>.
    Found 24-bit register for signal <hdmi_in1_wer0_status>.
    Found 1-bit register for signal <hdmi_in1_wer0_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in1_wer1_wer_counter_sys>.
    Found 24-bit register for signal <hdmi_in1_wer1_status>.
    Found 1-bit register for signal <hdmi_in1_wer1_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in1_wer2_wer_counter_sys>.
    Found 24-bit register for signal <hdmi_in1_wer2_status>.
    Found 1-bit register for signal <hdmi_in1_wer2_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_mask>.
    Found 10-bit register for signal <hdmi_in1_frame_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <hdmi_in1_frame_fifo_graycounter1_q>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_ack_toggle_o_r>.
    Found 24-bit register for signal <hdmi_in1_dma_current_address>.
    Found 24-bit register for signal <hdmi_in1_dma_mwords_remaining>.
    Found 1-bit register for signal <hdmi_in1_dma_slot_array_current_slot>.
    Found 4-bit register for signal <hdmi_in1_dma_fifo_produce>.
    Found 4-bit register for signal <hdmi_in1_dma_fifo_consume>.
    Found 5-bit register for signal <hdmi_in1_dma_fifo_level>.
    Found 2-bit register for signal <dma1_state>.
    Found 2-bit register for signal <hdmi_out0_core_initiator_cdc_graycounter0_q_binary>.
    Found 2-bit register for signal <hdmi_out0_core_initiator_cdc_graycounter0_q>.
    Found 1-bit register for signal <hdmi_out0_core_toggle_i>.
    Found 4-bit register for signal <hdmi_out0_driver_clocking_remaining_bits>.
    Found 10-bit register for signal <hdmi_out0_driver_clocking_sr>.
    Found 4-bit register for signal <hdmi_out0_driver_clocking_busy_counter>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_drdy_status>.
    Found 2-bit register for signal <hdmi_out1_core_initiator_cdc_graycounter0_q_binary>.
    Found 2-bit register for signal <hdmi_out1_core_initiator_cdc_graycounter0_q>.
    Found 1-bit register for signal <hdmi_out1_core_toggle_i>.
    Found 1-bit register for signal <videosoc_grant>.
    Found 5-bit register for signal <videosoc_slave_sel_r>.
    Found 1-bit register for signal <videosoc_sram0_sel_r>.
    Found 8-bit register for signal <videosoc_interface0_bank_bus_dat_r>.
    Found 1-bit register for signal <hdmi_in0_edid_storage_full>.
    Found 1-bit register for signal <hdmi_in0_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi_in0_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<4>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<3>>.
    Found 2-bit register for signal <hdmi_in0_dma_slot_array_slot0_status_storage_full>.
    Found 27-bit register for signal <hdmi_in0_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <hdmi_in0_dma_slot_array_slot1_status_storage_full>.
    Found 27-bit register for signal <hdmi_in0_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <hdmi_in0_dma_slot_array_storage_full>.
    Found 1-bit register for signal <videosoc_sram1_sel_r>.
    Found 8-bit register for signal <videosoc_interface1_bank_bus_dat_r>.
    Found 1-bit register for signal <hdmi_in1_edid_storage_full>.
    Found 1-bit register for signal <hdmi_in1_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi_in1_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<4>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<3>>.
    Found 2-bit register for signal <hdmi_in1_dma_slot_array_slot0_status_storage_full>.
    Found 27-bit register for signal <hdmi_in1_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <hdmi_in1_dma_slot_array_slot1_status_storage_full>.
    Found 27-bit register for signal <hdmi_in1_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <hdmi_in1_dma_slot_array_storage_full>.
    Found 8-bit register for signal <videosoc_interface2_bank_bus_dat_r>.
    Found 1-bit register for signal <hdmi_out0_core_underflow_enable_storage_full>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_enable_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank2_core_initiator_hres_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage0_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank2_core_initiator_hsync_start_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage1_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank2_core_initiator_hsync_end_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage2_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank2_core_initiator_hscan_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage3_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank2_core_initiator_vres_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage4_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank2_core_initiator_vsync_start_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage5_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank2_core_initiator_vsync_end_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage6_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank2_core_initiator_vscan_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage7_storage_full>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_base_backstore<23>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_base_backstore<22>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_base_backstore<21>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_base_backstore<20>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_base_backstore<19>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_base_backstore<18>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_base_backstore<17>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_base_backstore<16>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_base_backstore<15>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_base_backstore<14>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_base_backstore<13>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_base_backstore<12>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_base_backstore<11>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_base_backstore<10>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_base_backstore<9>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_base_backstore<8>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_base_backstore<7>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_base_backstore<6>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_base_backstore<5>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_base_backstore<4>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_base_backstore<3>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_base_backstore<2>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_base_backstore<1>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_base_backstore<0>>.
    Found 32-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_length_backstore<23>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_length_backstore<22>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_length_backstore<21>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_length_backstore<20>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_length_backstore<19>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_length_backstore<18>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_length_backstore<17>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_length_backstore<16>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_length_backstore<15>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_length_backstore<14>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_length_backstore<13>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_length_backstore<12>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_length_backstore<11>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_length_backstore<10>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_length_backstore<9>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_length_backstore<8>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_length_backstore<7>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_length_backstore<6>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_length_backstore<5>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_length_backstore<4>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_length_backstore<3>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_length_backstore<2>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_length_backstore<1>>.
    Found 1-bit register for signal <videosoc_csrbank2_core_initiator_length_backstore<0>>.
    Found 32-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi_out0_driver_clocking_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<0>>.
    Found 8-bit register for signal <videosoc_interface3_bank_bus_dat_r>.
    Found 1-bit register for signal <hdmi_out1_core_underflow_enable_storage_full>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_enable_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank3_core_initiator_hres_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage0_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank3_core_initiator_hsync_start_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage1_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank3_core_initiator_hsync_end_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage2_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank3_core_initiator_hscan_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage3_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank3_core_initiator_vres_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage4_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank3_core_initiator_vsync_start_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage5_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank3_core_initiator_vsync_end_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage6_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank3_core_initiator_vscan_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage7_storage_full>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_base_backstore<23>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_base_backstore<22>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_base_backstore<21>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_base_backstore<20>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_base_backstore<19>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_base_backstore<18>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_base_backstore<17>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_base_backstore<16>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_base_backstore<15>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_base_backstore<14>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_base_backstore<13>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_base_backstore<12>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_base_backstore<11>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_base_backstore<10>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_base_backstore<9>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_base_backstore<8>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_base_backstore<7>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_base_backstore<6>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_base_backstore<5>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_base_backstore<4>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_base_backstore<3>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_base_backstore<2>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_base_backstore<1>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_base_backstore<0>>.
    Found 32-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_length_backstore<23>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_length_backstore<22>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_length_backstore<21>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_length_backstore<20>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_length_backstore<19>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_length_backstore<18>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_length_backstore<17>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_length_backstore<16>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_length_backstore<15>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_length_backstore<14>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_length_backstore<13>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_length_backstore<12>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_length_backstore<11>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_length_backstore<10>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_length_backstore<9>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_length_backstore<8>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_length_backstore<7>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_length_backstore<6>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_length_backstore<5>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_length_backstore<4>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_length_backstore<3>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_length_backstore<2>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_length_backstore<1>>.
    Found 1-bit register for signal <videosoc_csrbank3_core_initiator_length_backstore<0>>.
    Found 32-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full>.
    Found 1-bit register for signal <videosoc_sram2_sel_r>.
    Found 8-bit register for signal <videosoc_interface4_bank_bus_dat_r>.
    Found 8-bit register for signal <videosoc_interface5_bank_bus_dat_r>.
    Found 4-bit register for signal <sdram_storage_full>.
    Found 6-bit register for signal <sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 6-bit register for signal <sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 8-bit register for signal <videosoc_interface6_bank_bus_dat_r>.
    Found 4-bit register for signal <bitbang_storage_full>.
    Found 1-bit register for signal <bitbang_en_storage_full>.
    Found 8-bit register for signal <videosoc_interface7_bank_bus_dat_r>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<31>>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<30>>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<29>>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<28>>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<27>>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<26>>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<25>>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<24>>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<23>>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<22>>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<21>>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<20>>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<19>>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<18>>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<17>>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<16>>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<15>>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<14>>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<13>>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<12>>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<11>>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<10>>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<9>>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<8>>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<7>>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<6>>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<5>>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<4>>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<3>>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<2>>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<1>>.
    Found 1-bit register for signal <videosoc_timer0_load_storage_full<0>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <videosoc_timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <videosoc_timer0_en_storage_full>.
    Found 1-bit register for signal <videosoc_timer0_eventmanager_storage_full>.
    Found 8-bit register for signal <videosoc_interface8_bank_bus_dat_r>.
    Found 2-bit register for signal <videosoc_uart_storage_full>.
    Found 8-bit register for signal <videosoc_interface9_bank_bus_dat_r>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<31>>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<30>>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<29>>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<28>>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<27>>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<26>>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<25>>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<24>>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<23>>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<22>>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<21>>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<20>>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<19>>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<18>>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<17>>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<16>>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<15>>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<14>>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<13>>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<12>>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<11>>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<10>>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<9>>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<8>>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<7>>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<6>>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<5>>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<4>>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<3>>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<2>>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<1>>.
    Found 1-bit register for signal <videosoc_uart_phy_storage_full<0>>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl4_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl4_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl5_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl5_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl12_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl12_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl14_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl14_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl15_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl15_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl16_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl16_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl17_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl17_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl18_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl18_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl25_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl25_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl27_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl27_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl28_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl28_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl29_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl29_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl30_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl30_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl31_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl31_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl38_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl38_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl40_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl40_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl41_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl41_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl42_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl42_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl43_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl43_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl44_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl44_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl45_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl45_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl46_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl46_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl48_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl48_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl50_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl50_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl51_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl51_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl52_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl52_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl53_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl53_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl54_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl54_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl55_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl55_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl62_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl62_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl64_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl64_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl65_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl65_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl66_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl66_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl67_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl67_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl68_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl68_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl75_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl75_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl77_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl77_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl78_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl78_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl79_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl79_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl80_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl80_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl81_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl81_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl88_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl88_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl90_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl90_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl91_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl91_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl92_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl92_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl93_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl93_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl94_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl94_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl95_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl95_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl96_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl96_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl98_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl98_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl100_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl100_regs1>.
    Found 3-bit register for signal <xilinxmultiregimpl101_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl101_regs1>.
    Found 5-bit register for signal <xilinxmultiregimpl104_regs0>.
    Found 5-bit register for signal <xilinxmultiregimpl104_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl106_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl106_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl107_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl107_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl109_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl109_regs1>.
    Found 3-bit register for signal <xilinxmultiregimpl110_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl110_regs1>.
    Found 5-bit register for signal <xilinxmultiregimpl113_regs0>.
    Found 5-bit register for signal <xilinxmultiregimpl113_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl115_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl115_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl116_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl116_regs1>.
    Found 13-bit register for signal <memadr>.
    Found 12-bit register for signal <memadr_1>.
    Found 4-bit register for signal <memadr_2>.
    Found 10-bit register for signal <memadr_3>.
    Found 7-bit register for signal <memadr_5>.
    Found 7-bit register for signal <memadr_6>.
    Found 9-bit register for signal <memadr_11>.
    Found 7-bit register for signal <memadr_12>.
    Found 9-bit register for signal <memadr_18>.
    Found 2-bit register for signal <memadr_20>.
    Found 4-bit register for signal <memadr_22>.
    Found 1-bit register for signal <memadr_24>.
    Found 18-bit register for signal <memdat_14>.
    Found 2-bit register for signal <memadr_26>.
    Found 4-bit register for signal <memadr_28>.
    Found 1-bit register for signal <memadr_30>.
    Found 18-bit register for signal <memdat_20>.
    Found 10-bit register for signal <hdmi_in0_s6datacapture0_d>.
    Found finite state machine <FSM_0> for signal <refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 58                                             |
    | Inputs             | 14                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <roundrobin0_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <roundrobin1_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <roundrobin2_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <roundrobin3_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <roundrobin4_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <roundrobin5_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <roundrobin6_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <roundrobin7_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_20> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_21> for signal <litedramwishbonebridge_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_22> for signal <edid0_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 55                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_23> for signal <dma0_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_24> for signal <edid1_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 55                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_25> for signal <dma1_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 26-bit subtractor for signal <hdmi_out0_core_dmareader_length[25]_GND_1_o_sub_1836_OUT> created at line 10650.
    Found 26-bit subtractor for signal <hdmi_out1_core_dmareader_length[25]_GND_1_o_sub_1996_OUT> created at line 11118.
    Found 9-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_4006_OUT> created at line 15418.
    Found 9-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_4007_OUT> created at line 15419.
    Found 12-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4012_OUT> created at line 15424.
    Found 12-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4013_OUT> created at line 15425.
    Found 8-bit subtractor for signal <hdmi_in0_s6datacapture0_lateness[7]_GND_1_o_sub_4284_OUT> created at line 15738.
    Found 8-bit subtractor for signal <hdmi_in0_s6datacapture1_lateness[7]_GND_1_o_sub_4290_OUT> created at line 15786.
    Found 8-bit subtractor for signal <hdmi_in0_s6datacapture2_lateness[7]_GND_1_o_sub_4296_OUT> created at line 15834.
    Found 9-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_4642_OUT> created at line 16456.
    Found 9-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_4643_OUT> created at line 16457.
    Found 12-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4648_OUT> created at line 16462.
    Found 12-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4649_OUT> created at line 16463.
    Found 8-bit subtractor for signal <hdmi_in1_s6datacapture0_lateness[7]_GND_1_o_sub_4920_OUT> created at line 16776.
    Found 8-bit subtractor for signal <hdmi_in1_s6datacapture1_lateness[7]_GND_1_o_sub_4926_OUT> created at line 16824.
    Found 8-bit subtractor for signal <hdmi_in1_s6datacapture2_lateness[7]_GND_1_o_sub_4932_OUT> created at line 16872.
    Found 3-bit subtractor for signal <litedramportconverter0_cmd_buffer_level[2]_GND_1_o_sub_4964_OUT> created at line 17013.
    Found 13-bit subtractor for signal <hdmi_out0_core_dmareader_rsv_level[12]_GND_1_o_sub_4996_OUT> created at line 17098.
    Found 13-bit subtractor for signal <hdmi_out0_core_dmareader_fifo_level0[12]_GND_1_o_sub_5005_OUT> created at line 17120.
    Found 3-bit subtractor for signal <hdmi_out0_resetinserter_y_fifo_level[2]_GND_1_o_sub_5015_OUT> created at line 17146.
    Found 3-bit subtractor for signal <hdmi_out0_resetinserter_cb_fifo_level[2]_GND_1_o_sub_5024_OUT> created at line 17161.
    Found 3-bit subtractor for signal <hdmi_out0_resetinserter_cr_fifo_level[2]_GND_1_o_sub_5033_OUT> created at line 17176.
    Found 9-bit subtractor for signal <hdmi_out0_cb_minus_coffset[8]_GND_1_o_mux_5079_OUT> created at line 17233.
    Found 9-bit subtractor for signal <hdmi_out0_cr_minus_coffset[8]_GND_1_o_mux_5080_OUT> created at line 17234.
    Found 9-bit subtractor for signal <hdmi_out0_y_minus_yoffset[8]_GND_1_o_mux_5081_OUT> created at line 17235.
    Found 3-bit subtractor for signal <litedramportconverter1_cmd_buffer_level[2]_GND_1_o_sub_5377_OUT> created at line 17472.
    Found 13-bit subtractor for signal <hdmi_out1_core_dmareader_rsv_level[12]_GND_1_o_sub_5409_OUT> created at line 17557.
    Found 13-bit subtractor for signal <hdmi_out1_core_dmareader_fifo_level0[12]_GND_1_o_sub_5418_OUT> created at line 17579.
    Found 3-bit subtractor for signal <hdmi_out1_resetinserter_y_fifo_level[2]_GND_1_o_sub_5428_OUT> created at line 17605.
    Found 3-bit subtractor for signal <hdmi_out1_resetinserter_cb_fifo_level[2]_GND_1_o_sub_5437_OUT> created at line 17620.
    Found 3-bit subtractor for signal <hdmi_out1_resetinserter_cr_fifo_level[2]_GND_1_o_sub_5446_OUT> created at line 17635.
    Found 9-bit subtractor for signal <hdmi_out1_cb_minus_coffset[8]_GND_1_o_mux_5492_OUT> created at line 17692.
    Found 9-bit subtractor for signal <hdmi_out1_cr_minus_coffset[8]_GND_1_o_mux_5493_OUT> created at line 17693.
    Found 9-bit subtractor for signal <hdmi_out1_y_minus_yoffset[8]_GND_1_o_mux_5494_OUT> created at line 17694.
    Found 11-bit subtractor for signal <crg_por[10]_GND_1_o_sub_5782_OUT> created at line 17910.
    Found 5-bit subtractor for signal <videosoc_uart_tx_fifo_level[4]_GND_1_o_sub_5839_OUT> created at line 18099.
    Found 5-bit subtractor for signal <videosoc_uart_rx_fifo_level[4]_GND_1_o_sub_5848_OUT> created at line 18114.
    Found 32-bit subtractor for signal <videosoc_timer0_value[31]_GND_1_o_sub_5852_OUT> created at line 18121.
    Found 10-bit subtractor for signal <sdram_count[9]_GND_1_o_sub_5896_OUT> created at line 18234.
    Found 4-bit subtractor for signal <sdram_bankmachine0_level[3]_GND_1_o_sub_5907_OUT> created at line 18260.
    Found 3-bit subtractor for signal <sdram_bankmachine0_count[2]_GND_1_o_sub_5910_OUT> created at line 18265.
    Found 4-bit subtractor for signal <sdram_bankmachine1_level[3]_GND_1_o_sub_5921_OUT> created at line 18291.
    Found 3-bit subtractor for signal <sdram_bankmachine1_count[2]_GND_1_o_sub_5924_OUT> created at line 18296.
    Found 4-bit subtractor for signal <sdram_bankmachine2_level[3]_GND_1_o_sub_5935_OUT> created at line 18322.
    Found 3-bit subtractor for signal <sdram_bankmachine2_count[2]_GND_1_o_sub_5938_OUT> created at line 18327.
    Found 4-bit subtractor for signal <sdram_bankmachine3_level[3]_GND_1_o_sub_5949_OUT> created at line 18353.
    Found 3-bit subtractor for signal <sdram_bankmachine3_count[2]_GND_1_o_sub_5952_OUT> created at line 18358.
    Found 4-bit subtractor for signal <sdram_bankmachine4_level[3]_GND_1_o_sub_5963_OUT> created at line 18384.
    Found 3-bit subtractor for signal <sdram_bankmachine4_count[2]_GND_1_o_sub_5966_OUT> created at line 18389.
    Found 4-bit subtractor for signal <sdram_bankmachine5_level[3]_GND_1_o_sub_5977_OUT> created at line 18415.
    Found 3-bit subtractor for signal <sdram_bankmachine5_count[2]_GND_1_o_sub_5980_OUT> created at line 18420.
    Found 4-bit subtractor for signal <sdram_bankmachine6_level[3]_GND_1_o_sub_5991_OUT> created at line 18446.
    Found 3-bit subtractor for signal <sdram_bankmachine6_count[2]_GND_1_o_sub_5994_OUT> created at line 18451.
    Found 4-bit subtractor for signal <sdram_bankmachine7_level[3]_GND_1_o_sub_6005_OUT> created at line 18477.
    Found 3-bit subtractor for signal <sdram_bankmachine7_count[2]_GND_1_o_sub_6008_OUT> created at line 18482.
    Found 5-bit subtractor for signal <sdram_time0[4]_GND_1_o_sub_6011_OUT> created at line 18492.
    Found 4-bit subtractor for signal <sdram_time1[3]_GND_1_o_sub_6014_OUT> created at line 18499.
    Found 24-bit subtractor for signal <hdmi_in0_dma_mwords_remaining[23]_GND_1_o_sub_6429_OUT> created at line 19994.
    Found 5-bit subtractor for signal <hdmi_in0_dma_fifo_level[4]_GND_1_o_sub_6440_OUT> created at line 20017.
    Found 24-bit subtractor for signal <hdmi_in1_dma_mwords_remaining[23]_GND_1_o_sub_6470_OUT> created at line 20244.
    Found 5-bit subtractor for signal <hdmi_in1_dma_fifo_level[4]_GND_1_o_sub_6481_OUT> created at line 20267.
    Found 4-bit subtractor for signal <hdmi_out0_driver_clocking_remaining_bits[3]_GND_1_o_sub_6484_OUT> created at line 20281.
    Found 4-bit subtractor for signal <hdmi_out0_driver_clocking_busy_counter[3]_GND_1_o_sub_6489_OUT> created at line 20289.
    Found 3-bit adder for signal <litedramportcdc0_cmd_fifo_graycounter0_q_binary[2]_GND_1_o_add_1207_OUT> created at line 8307.
    Found 3-bit adder for signal <litedramportcdc0_cmd_fifo_graycounter1_q_binary[2]_GND_1_o_add_1210_OUT> created at line 8323.
    Found 5-bit adder for signal <litedramportcdc0_rdata_fifo_graycounter0_q_binary[4]_GND_1_o_add_1227_OUT> created at line 8372.
    Found 5-bit adder for signal <litedramportcdc0_rdata_fifo_graycounter1_q_binary[4]_GND_1_o_add_1230_OUT> created at line 8388.
    Found 3-bit adder for signal <litedramportcdc1_cmd_fifo_graycounter2_q_binary[2]_GND_1_o_add_1274_OUT> created at line 8612.
    Found 3-bit adder for signal <litedramportcdc1_cmd_fifo_graycounter3_q_binary[2]_GND_1_o_add_1277_OUT> created at line 8628.
    Found 5-bit adder for signal <litedramportcdc1_rdata_fifo_graycounter2_q_binary[4]_GND_1_o_add_1294_OUT> created at line 8677.
    Found 5-bit adder for signal <litedramportcdc1_rdata_fifo_graycounter3_q_binary[4]_GND_1_o_add_1297_OUT> created at line 8693.
    Found 10-bit adder for signal <hdmi_in0_frame_fifo_graycounter0_q_binary[9]_GND_1_o_add_1515_OUT> created at line 9529.
    Found 10-bit adder for signal <hdmi_in0_frame_fifo_graycounter1_q_binary[9]_GND_1_o_add_1518_OUT> created at line 9545.
    Found 10-bit adder for signal <hdmi_in1_frame_fifo_graycounter0_q_binary[9]_GND_1_o_add_1695_OUT> created at line 10194.
    Found 10-bit adder for signal <hdmi_in1_frame_fifo_graycounter1_q_binary[9]_GND_1_o_add_1698_OUT> created at line 10210.
    Found 2-bit adder for signal <hdmi_out0_core_initiator_cdc_graycounter0_q_binary[1]_GND_1_o_add_1809_OUT> created at line 10525.
    Found 2-bit adder for signal <hdmi_out0_core_initiator_cdc_graycounter1_q_binary[1]_GND_1_o_add_1812_OUT> created at line 10541.
    Found 26-bit adder for signal <hdmi_out0_core_dmareader_sink_sink_payload_address> created at line 10572.
    Found 26-bit adder for signal <hdmi_out0_core_dmareader_offset[25]_GND_1_o_add_1834_OUT> created at line 10648.
    Found 2-bit adder for signal <hdmi_out1_core_initiator_cdc_graycounter0_q_binary[1]_GND_1_o_add_1969_OUT> created at line 10993.
    Found 2-bit adder for signal <hdmi_out1_core_initiator_cdc_graycounter1_q_binary[1]_GND_1_o_add_1972_OUT> created at line 11009.
    Found 26-bit adder for signal <hdmi_out1_core_dmareader_sink_sink_payload_address> created at line 11040.
    Found 26-bit adder for signal <hdmi_out1_core_dmareader_offset[25]_GND_1_o_add_1994_OUT> created at line 11116.
    Found 3-bit adder for signal <hdmi_in0_charsync0_control_counter[2]_GND_1_o_add_3734_OUT> created at line 14964.
    Found 2-bit adder for signal <n16145[1:0]> created at line 14972.
    Found 3-bit adder for signal <n16148[2:0]> created at line 14972.
    Found 25-bit adder for signal <n16165> created at line 14975.
    Found 24-bit adder for signal <hdmi_in0_wer0_wer_counter[23]_GND_1_o_add_3751_OUT> created at line 14982.
    Found 3-bit adder for signal <hdmi_in0_charsync1_control_counter[2]_GND_1_o_add_3815_OUT> created at line 15064.
    Found 2-bit adder for signal <n16172[1:0]> created at line 15072.
    Found 3-bit adder for signal <n16175[2:0]> created at line 15072.
    Found 25-bit adder for signal <n16192> created at line 15075.
    Found 24-bit adder for signal <hdmi_in0_wer1_wer_counter[23]_GND_1_o_add_3832_OUT> created at line 15082.
    Found 3-bit adder for signal <hdmi_in0_charsync2_control_counter[2]_GND_1_o_add_3896_OUT> created at line 15164.
    Found 2-bit adder for signal <n16199[1:0]> created at line 15172.
    Found 3-bit adder for signal <n16202[2:0]> created at line 15172.
    Found 25-bit adder for signal <n16219> created at line 15175.
    Found 24-bit adder for signal <hdmi_in0_wer2_wer_counter[23]_GND_1_o_add_3913_OUT> created at line 15182.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer0_produce[2]_GND_1_o_add_3925_OUT> created at line 15226.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer0_consume[2]_GND_1_o_add_3926_OUT> created at line 15228.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer1_produce[2]_GND_1_o_add_3928_OUT> created at line 15230.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer1_consume[2]_GND_1_o_add_3929_OUT> created at line 15232.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer2_produce[2]_GND_1_o_add_3931_OUT> created at line 15234.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer2_consume[2]_GND_1_o_add_3932_OUT> created at line 15236.
    Found 11-bit adder for signal <hdmi_in0_resdetection_hcounter[10]_GND_1_o_add_3937_OUT> created at line 15251.
    Found 11-bit adder for signal <hdmi_in0_resdetection_vcounter[10]_GND_1_o_add_3941_OUT> created at line 15267.
    Found 2-bit adder for signal <hdmi_in0_frame_pack_counter[1]_GND_1_o_add_3952_OUT> created at line 15320.
    Found 18-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_3961_OUT> created at line 15422.
    Found 17-bit adder for signal <n13294> created at line 15423.
    Found 11-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_y[10]_hdmi_in0_frame_rgb2ycbcr_yraw_r1[10]_mux_4018_OUT> created at line 15430.
    Found 12-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_cb[11]_hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_4019_OUT> created at line 15431.
    Found 12-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_cr[11]_hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_4020_OUT> created at line 15432.
    Found 9-bit adder for signal <n15443> created at line 15498.
    Found 9-bit adder for signal <n15444> created at line 15499.
    Found 8-bit adder for signal <hdmi_in0_s6datacapture0_lateness[7]_GND_1_o_add_4285_OUT> created at line 15741.
    Found 8-bit adder for signal <hdmi_in0_s6datacapture1_lateness[7]_GND_1_o_add_4291_OUT> created at line 15789.
    Found 8-bit adder for signal <hdmi_in0_s6datacapture2_lateness[7]_GND_1_o_add_4297_OUT> created at line 15837.
    Found 3-bit adder for signal <hdmi_in1_charsync0_control_counter[2]_GND_1_o_add_4370_OUT> created at line 16002.
    Found 2-bit adder for signal <n16268[1:0]> created at line 16010.
    Found 3-bit adder for signal <n16271[2:0]> created at line 16010.
    Found 25-bit adder for signal <n16288> created at line 16013.
    Found 24-bit adder for signal <hdmi_in1_wer0_wer_counter[23]_GND_1_o_add_4387_OUT> created at line 16020.
    Found 3-bit adder for signal <hdmi_in1_charsync1_control_counter[2]_GND_1_o_add_4451_OUT> created at line 16102.
    Found 2-bit adder for signal <n16295[1:0]> created at line 16110.
    Found 3-bit adder for signal <n16298[2:0]> created at line 16110.
    Found 25-bit adder for signal <n16315> created at line 16113.
    Found 24-bit adder for signal <hdmi_in1_wer1_wer_counter[23]_GND_1_o_add_4468_OUT> created at line 16120.
    Found 3-bit adder for signal <hdmi_in1_charsync2_control_counter[2]_GND_1_o_add_4532_OUT> created at line 16202.
    Found 2-bit adder for signal <n16322[1:0]> created at line 16210.
    Found 3-bit adder for signal <n16325[2:0]> created at line 16210.
    Found 25-bit adder for signal <n16342> created at line 16213.
    Found 24-bit adder for signal <hdmi_in1_wer2_wer_counter[23]_GND_1_o_add_4549_OUT> created at line 16220.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer0_produce[2]_GND_1_o_add_4561_OUT> created at line 16264.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer0_consume[2]_GND_1_o_add_4562_OUT> created at line 16266.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer1_produce[2]_GND_1_o_add_4564_OUT> created at line 16268.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer1_consume[2]_GND_1_o_add_4565_OUT> created at line 16270.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer2_produce[2]_GND_1_o_add_4567_OUT> created at line 16272.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer2_consume[2]_GND_1_o_add_4568_OUT> created at line 16274.
    Found 11-bit adder for signal <hdmi_in1_resdetection_hcounter[10]_GND_1_o_add_4573_OUT> created at line 16289.
    Found 11-bit adder for signal <hdmi_in1_resdetection_vcounter[10]_GND_1_o_add_4577_OUT> created at line 16305.
    Found 2-bit adder for signal <hdmi_in1_frame_pack_counter[1]_GND_1_o_add_4588_OUT> created at line 16358.
    Found 18-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_4597_OUT> created at line 16460.
    Found 17-bit adder for signal <n13602> created at line 16461.
    Found 11-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_y[10]_hdmi_in1_frame_rgb2ycbcr_yraw_r1[10]_mux_4654_OUT> created at line 16468.
    Found 12-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_cb[11]_hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_4655_OUT> created at line 16469.
    Found 12-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_cr[11]_hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_4656_OUT> created at line 16470.
    Found 9-bit adder for signal <n15505> created at line 16536.
    Found 9-bit adder for signal <n15506> created at line 16537.
    Found 8-bit adder for signal <hdmi_in1_s6datacapture0_lateness[7]_GND_1_o_add_4921_OUT> created at line 16779.
    Found 8-bit adder for signal <hdmi_in1_s6datacapture1_lateness[7]_GND_1_o_add_4927_OUT> created at line 16827.
    Found 8-bit adder for signal <hdmi_in1_s6datacapture2_lateness[7]_GND_1_o_add_4933_OUT> created at line 16875.
    Found 2-bit adder for signal <litedramportconverter0_counter[1]_GND_1_o_add_4954_OUT> created at line 16996.
    Found 2-bit adder for signal <litedramportconverter0_cmd_buffer_produce[1]_GND_1_o_add_4957_OUT> created at line 17002.
    Found 2-bit adder for signal <litedramportconverter0_cmd_buffer_consume[1]_GND_1_o_add_4959_OUT> created at line 17005.
    Found 3-bit adder for signal <litedramportconverter0_cmd_buffer_level[2]_GND_1_o_add_4961_OUT> created at line 17009.
    Found 2-bit adder for signal <litedramportconverter0_rdata_converter_converter_mux[1]_GND_1_o_add_4967_OUT> created at line 17030.
    Found 32-bit adder for signal <hdmi_out0_core_underflow_counter[31]_GND_1_o_add_4970_OUT> created at line 17038.
    Found 12-bit adder for signal <hdmi_out0_core_timinggenerator_hcounter[11]_GND_1_o_add_4974_OUT> created at line 17056.
    Found 12-bit adder for signal <hdmi_out0_core_timinggenerator_vcounter[11]_GND_1_o_add_4981_OUT> created at line 17075.
    Found 13-bit adder for signal <hdmi_out0_core_dmareader_rsv_level[12]_GND_1_o_add_4993_OUT> created at line 17094.
    Found 12-bit adder for signal <hdmi_out0_core_dmareader_fifo_produce[11]_GND_1_o_add_4998_OUT> created at line 17109.
    Found 12-bit adder for signal <hdmi_out0_core_dmareader_fifo_consume[11]_GND_1_o_add_5000_OUT> created at line 17112.
    Found 13-bit adder for signal <hdmi_out0_core_dmareader_fifo_level0[12]_GND_1_o_add_5002_OUT> created at line 17116.
    Found 2-bit adder for signal <hdmi_out0_resetinserter_y_fifo_produce[1]_GND_1_o_add_5008_OUT> created at line 17135.
    Found 2-bit adder for signal <hdmi_out0_resetinserter_y_fifo_consume[1]_GND_1_o_add_5010_OUT> created at line 17138.
    Found 3-bit adder for signal <hdmi_out0_resetinserter_y_fifo_level[2]_GND_1_o_add_5012_OUT> created at line 17142.
    Found 2-bit adder for signal <hdmi_out0_resetinserter_cb_fifo_produce[1]_GND_1_o_add_5017_OUT> created at line 17150.
    Found 2-bit adder for signal <hdmi_out0_resetinserter_cb_fifo_consume[1]_GND_1_o_add_5019_OUT> created at line 17153.
    Found 3-bit adder for signal <hdmi_out0_resetinserter_cb_fifo_level[2]_GND_1_o_add_5021_OUT> created at line 17157.
    Found 2-bit adder for signal <hdmi_out0_resetinserter_cr_fifo_produce[1]_GND_1_o_add_5026_OUT> created at line 17165.
    Found 2-bit adder for signal <hdmi_out0_resetinserter_cr_fifo_consume[1]_GND_1_o_add_5028_OUT> created at line 17168.
    Found 3-bit adder for signal <hdmi_out0_resetinserter_cr_fifo_level[2]_GND_1_o_add_5030_OUT> created at line 17172.
    Found 14-bit adder for signal <n13870> created at line 17240.
    Found 14-bit adder for signal <n16435> created at line 17241.
    Found 14-bit adder for signal <n13872> created at line 17241.
    Found 14-bit adder for signal <n13873> created at line 17242.
    Found 2-bit adder for signal <n16443[1:0]> created at line 17289.
    Found 3-bit adder for signal <n16446[2:0]> created at line 17289.
    Found 4-bit adder for signal <n16465> created at line 17300.
    Found 4-bit adder for signal <n16468> created at line 17300.
    Found 4-bit adder for signal <n16471> created at line 17300.
    Found 4-bit adder for signal <n16474> created at line 17300.
    Found 4-bit adder for signal <n16477> created at line 17300.
    Found 4-bit adder for signal <n16480> created at line 17300.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5113_OUT> created at line 17300.
    Found 2-bit adder for signal <n16485[1:0]> created at line 17301.
    Found 3-bit adder for signal <n16488[2:0]> created at line 17301.
    Found 2-bit adder for signal <n16521[1:0]> created at line 17337.
    Found 3-bit adder for signal <n16524[2:0]> created at line 17337.
    Found 4-bit adder for signal <n16543> created at line 17348.
    Found 4-bit adder for signal <n16546> created at line 17348.
    Found 4-bit adder for signal <n16549> created at line 17348.
    Found 4-bit adder for signal <n16552> created at line 17348.
    Found 4-bit adder for signal <n16555> created at line 17348.
    Found 4-bit adder for signal <n16558> created at line 17348.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5170_OUT> created at line 17348.
    Found 2-bit adder for signal <n16563[1:0]> created at line 17349.
    Found 3-bit adder for signal <n16566[2:0]> created at line 17349.
    Found 2-bit adder for signal <n16599[1:0]> created at line 17385.
    Found 3-bit adder for signal <n16602[2:0]> created at line 17385.
    Found 4-bit adder for signal <n16621> created at line 17396.
    Found 4-bit adder for signal <n16624> created at line 17396.
    Found 4-bit adder for signal <n16627> created at line 17396.
    Found 4-bit adder for signal <n16630> created at line 17396.
    Found 4-bit adder for signal <n16633> created at line 17396.
    Found 4-bit adder for signal <n16636> created at line 17396.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5227_OUT> created at line 17396.
    Found 2-bit adder for signal <n16641[1:0]> created at line 17397.
    Found 3-bit adder for signal <n16644[2:0]> created at line 17397.
    Found 2-bit adder for signal <litedramportconverter1_counter[1]_GND_1_o_add_5367_OUT> created at line 17455.
    Found 2-bit adder for signal <litedramportconverter1_cmd_buffer_produce[1]_GND_1_o_add_5370_OUT> created at line 17461.
    Found 2-bit adder for signal <litedramportconverter1_cmd_buffer_consume[1]_GND_1_o_add_5372_OUT> created at line 17464.
    Found 3-bit adder for signal <litedramportconverter1_cmd_buffer_level[2]_GND_1_o_add_5374_OUT> created at line 17468.
    Found 2-bit adder for signal <litedramportconverter1_rdata_converter_converter_mux[1]_GND_1_o_add_5380_OUT> created at line 17489.
    Found 32-bit adder for signal <hdmi_out1_core_underflow_counter[31]_GND_1_o_add_5383_OUT> created at line 17497.
    Found 12-bit adder for signal <hdmi_out1_core_timinggenerator_hcounter[11]_GND_1_o_add_5387_OUT> created at line 17515.
    Found 12-bit adder for signal <hdmi_out1_core_timinggenerator_vcounter[11]_GND_1_o_add_5394_OUT> created at line 17534.
    Found 13-bit adder for signal <hdmi_out1_core_dmareader_rsv_level[12]_GND_1_o_add_5406_OUT> created at line 17553.
    Found 12-bit adder for signal <hdmi_out1_core_dmareader_fifo_produce[11]_GND_1_o_add_5411_OUT> created at line 17568.
    Found 12-bit adder for signal <hdmi_out1_core_dmareader_fifo_consume[11]_GND_1_o_add_5413_OUT> created at line 17571.
    Found 13-bit adder for signal <hdmi_out1_core_dmareader_fifo_level0[12]_GND_1_o_add_5415_OUT> created at line 17575.
    Found 2-bit adder for signal <hdmi_out1_resetinserter_y_fifo_produce[1]_GND_1_o_add_5421_OUT> created at line 17594.
    Found 2-bit adder for signal <hdmi_out1_resetinserter_y_fifo_consume[1]_GND_1_o_add_5423_OUT> created at line 17597.
    Found 3-bit adder for signal <hdmi_out1_resetinserter_y_fifo_level[2]_GND_1_o_add_5425_OUT> created at line 17601.
    Found 2-bit adder for signal <hdmi_out1_resetinserter_cb_fifo_produce[1]_GND_1_o_add_5430_OUT> created at line 17609.
    Found 2-bit adder for signal <hdmi_out1_resetinserter_cb_fifo_consume[1]_GND_1_o_add_5432_OUT> created at line 17612.
    Found 3-bit adder for signal <hdmi_out1_resetinserter_cb_fifo_level[2]_GND_1_o_add_5434_OUT> created at line 17616.
    Found 2-bit adder for signal <hdmi_out1_resetinserter_cr_fifo_produce[1]_GND_1_o_add_5439_OUT> created at line 17624.
    Found 2-bit adder for signal <hdmi_out1_resetinserter_cr_fifo_consume[1]_GND_1_o_add_5441_OUT> created at line 17627.
    Found 3-bit adder for signal <hdmi_out1_resetinserter_cr_fifo_level[2]_GND_1_o_add_5443_OUT> created at line 17631.
    Found 14-bit adder for signal <n14134> created at line 17699.
    Found 14-bit adder for signal <n16723> created at line 17700.
    Found 14-bit adder for signal <n14136> created at line 17700.
    Found 14-bit adder for signal <n14137> created at line 17701.
    Found 2-bit adder for signal <n16731[1:0]> created at line 17748.
    Found 3-bit adder for signal <n16734[2:0]> created at line 17748.
    Found 4-bit adder for signal <n16753> created at line 17759.
    Found 4-bit adder for signal <n16756> created at line 17759.
    Found 4-bit adder for signal <n16759> created at line 17759.
    Found 4-bit adder for signal <n16762> created at line 17759.
    Found 4-bit adder for signal <n16765> created at line 17759.
    Found 4-bit adder for signal <n16768> created at line 17759.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5526_OUT> created at line 17759.
    Found 2-bit adder for signal <n16773[1:0]> created at line 17760.
    Found 3-bit adder for signal <n16776[2:0]> created at line 17760.
    Found 2-bit adder for signal <n16809[1:0]> created at line 17796.
    Found 3-bit adder for signal <n16812[2:0]> created at line 17796.
    Found 4-bit adder for signal <n16831> created at line 17807.
    Found 4-bit adder for signal <n16834> created at line 17807.
    Found 4-bit adder for signal <n16837> created at line 17807.
    Found 4-bit adder for signal <n16840> created at line 17807.
    Found 4-bit adder for signal <n16843> created at line 17807.
    Found 4-bit adder for signal <n16846> created at line 17807.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5583_OUT> created at line 17807.
    Found 2-bit adder for signal <n16851[1:0]> created at line 17808.
    Found 3-bit adder for signal <n16854[2:0]> created at line 17808.
    Found 2-bit adder for signal <n16887[1:0]> created at line 17844.
    Found 3-bit adder for signal <n16890[2:0]> created at line 17844.
    Found 4-bit adder for signal <n16909> created at line 17855.
    Found 4-bit adder for signal <n16912> created at line 17855.
    Found 4-bit adder for signal <n16915> created at line 17855.
    Found 4-bit adder for signal <n16918> created at line 17855.
    Found 4-bit adder for signal <n16921> created at line 17855.
    Found 4-bit adder for signal <n16924> created at line 17855.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5640_OUT> created at line 17855.
    Found 2-bit adder for signal <n16929[1:0]> created at line 17856.
    Found 3-bit adder for signal <n16932[2:0]> created at line 17856.
    Found 1-bit adder for signal <ddrphy_phase_sel_PWR_1_o_add_5787_OUT<0>> created at line 17921.
    Found 1-bit adder for signal <ddrphy_phase_half_PWR_1_o_add_5788_OUT<0>> created at line 17923.
    Found 2-bit adder for signal <videosoc_counter[1]_GND_1_o_add_5801_OUT> created at line 18007.
    Found 4-bit adder for signal <videosoc_uart_phy_tx_bitcount[3]_GND_1_o_add_5804_OUT> created at line 18021.
    Found 33-bit adder for signal <n16973> created at line 18037.
    Found 4-bit adder for signal <videosoc_uart_phy_rx_bitcount[3]_GND_1_o_add_5816_OUT> created at line 18050.
    Found 33-bit adder for signal <n16978> created at line 18069.
    Found 4-bit adder for signal <videosoc_uart_tx_fifo_produce[3]_GND_1_o_add_5832_OUT> created at line 18088.
    Found 4-bit adder for signal <videosoc_uart_tx_fifo_consume[3]_GND_1_o_add_5834_OUT> created at line 18091.
    Found 5-bit adder for signal <videosoc_uart_tx_fifo_level[4]_GND_1_o_add_5836_OUT> created at line 18095.
    Found 4-bit adder for signal <videosoc_uart_rx_fifo_produce[3]_GND_1_o_add_5841_OUT> created at line 18103.
    Found 4-bit adder for signal <videosoc_uart_rx_fifo_consume[3]_GND_1_o_add_5843_OUT> created at line 18106.
    Found 5-bit adder for signal <videosoc_uart_rx_fifo_level[4]_GND_1_o_add_5845_OUT> created at line 18110.
    Found 7-bit adder for signal <dna_cnt[6]_GND_1_o_add_5856_OUT> created at line 18137.
    Found 2-bit adder for signal <i1[1]_GND_1_o_add_5863_OUT> created at line 18151.
    Found 8-bit adder for signal <counter[7]_GND_1_o_add_5876_OUT> created at line 18177.
    Found 4-bit adder for signal <ddrphy_bitslip_cnt[3]_GND_1_o_add_5882_OUT> created at line 18188.
    Found 4-bit adder for signal <sdram_counter[3]_GND_1_o_add_5891_OUT> created at line 18225.
    Found 3-bit adder for signal <sdram_bankmachine0_produce[2]_GND_1_o_add_5900_OUT> created at line 18249.
    Found 3-bit adder for signal <sdram_bankmachine0_consume[2]_GND_1_o_add_5902_OUT> created at line 18252.
    Found 4-bit adder for signal <sdram_bankmachine0_level[3]_GND_1_o_add_5904_OUT> created at line 18256.
    Found 3-bit adder for signal <sdram_bankmachine1_produce[2]_GND_1_o_add_5914_OUT> created at line 18280.
    Found 3-bit adder for signal <sdram_bankmachine1_consume[2]_GND_1_o_add_5916_OUT> created at line 18283.
    Found 4-bit adder for signal <sdram_bankmachine1_level[3]_GND_1_o_add_5918_OUT> created at line 18287.
    Found 3-bit adder for signal <sdram_bankmachine2_produce[2]_GND_1_o_add_5928_OUT> created at line 18311.
    Found 3-bit adder for signal <sdram_bankmachine2_consume[2]_GND_1_o_add_5930_OUT> created at line 18314.
    Found 4-bit adder for signal <sdram_bankmachine2_level[3]_GND_1_o_add_5932_OUT> created at line 18318.
    Found 3-bit adder for signal <sdram_bankmachine3_produce[2]_GND_1_o_add_5942_OUT> created at line 18342.
    Found 3-bit adder for signal <sdram_bankmachine3_consume[2]_GND_1_o_add_5944_OUT> created at line 18345.
    Found 4-bit adder for signal <sdram_bankmachine3_level[3]_GND_1_o_add_5946_OUT> created at line 18349.
    Found 3-bit adder for signal <sdram_bankmachine4_produce[2]_GND_1_o_add_5956_OUT> created at line 18373.
    Found 3-bit adder for signal <sdram_bankmachine4_consume[2]_GND_1_o_add_5958_OUT> created at line 18376.
    Found 4-bit adder for signal <sdram_bankmachine4_level[3]_GND_1_o_add_5960_OUT> created at line 18380.
    Found 3-bit adder for signal <sdram_bankmachine5_produce[2]_GND_1_o_add_5970_OUT> created at line 18404.
    Found 3-bit adder for signal <sdram_bankmachine5_consume[2]_GND_1_o_add_5972_OUT> created at line 18407.
    Found 4-bit adder for signal <sdram_bankmachine5_level[3]_GND_1_o_add_5974_OUT> created at line 18411.
    Found 3-bit adder for signal <sdram_bankmachine6_produce[2]_GND_1_o_add_5984_OUT> created at line 18435.
    Found 3-bit adder for signal <sdram_bankmachine6_consume[2]_GND_1_o_add_5986_OUT> created at line 18438.
    Found 4-bit adder for signal <sdram_bankmachine6_level[3]_GND_1_o_add_5988_OUT> created at line 18442.
    Found 3-bit adder for signal <sdram_bankmachine7_produce[2]_GND_1_o_add_5998_OUT> created at line 18466.
    Found 3-bit adder for signal <sdram_bankmachine7_consume[2]_GND_1_o_add_6000_OUT> created at line 18469.
    Found 4-bit adder for signal <sdram_bankmachine7_level[3]_GND_1_o_add_6002_OUT> created at line 18473.
    Found 25-bit adder for signal <n17050> created at line 18993.
    Found 24-bit adder for signal <sdram_bandwidth_nreads[23]_GND_1_o_add_6133_OUT> created at line 19002.
    Found 24-bit adder for signal <sdram_bandwidth_nwrites[23]_GND_1_o_add_6135_OUT> created at line 19005.
    Found 7-bit adder for signal <n17056> created at line 19772.
    Found 4-bit adder for signal <hdmi_in0_edid_counter[3]_GND_1_o_add_6404_OUT> created at line 19786.
    Found 7-bit adder for signal <hdmi_in0_edid_offset_counter[6]_GND_1_o_add_6409_OUT> created at line 19797.
    Found 24-bit adder for signal <hdmi_in0_dma_current_address[23]_GND_1_o_add_6427_OUT> created at line 19993.
    Found 4-bit adder for signal <hdmi_in0_dma_fifo_produce[3]_GND_1_o_add_6433_OUT> created at line 20006.
    Found 4-bit adder for signal <hdmi_in0_dma_fifo_consume[3]_GND_1_o_add_6435_OUT> created at line 20009.
    Found 5-bit adder for signal <hdmi_in0_dma_fifo_level[4]_GND_1_o_add_6437_OUT> created at line 20013.
    Found 7-bit adder for signal <n17070> created at line 20022.
    Found 4-bit adder for signal <hdmi_in1_edid_counter[3]_GND_1_o_add_6445_OUT> created at line 20036.
    Found 7-bit adder for signal <hdmi_in1_edid_offset_counter[6]_GND_1_o_add_6450_OUT> created at line 20047.
    Found 24-bit adder for signal <hdmi_in1_dma_current_address[23]_GND_1_o_add_6468_OUT> created at line 20243.
    Found 4-bit adder for signal <hdmi_in1_dma_fifo_produce[3]_GND_1_o_add_6474_OUT> created at line 20256.
    Found 4-bit adder for signal <hdmi_in1_dma_fifo_consume[3]_GND_1_o_add_6476_OUT> created at line 20259.
    Found 5-bit adder for signal <hdmi_in1_dma_fifo_level[4]_GND_1_o_add_6478_OUT> created at line 20263.
    Found 4-bit adder for signal <_n24242> created at line 17796.
    Found 4-bit adder for signal <_n24243> created at line 17796.
    Found 4-bit adder for signal <_n24244> created at line 17796.
    Found 4-bit adder for signal <_n24245> created at line 17796.
    Found 4-bit adder for signal <BUS_0277_GND_1_o_add_5568_OUT> created at line 17796.
    Found 4-bit adder for signal <_n24248> created at line 17808.
    Found 4-bit adder for signal <_n24249> created at line 17808.
    Found 4-bit adder for signal <_n24250> created at line 17808.
    Found 4-bit adder for signal <_n24251> created at line 17808.
    Found 4-bit adder for signal <BUS_0291_GND_1_o_add_5590_OUT> created at line 17808.
    Found 6-bit subtractor for signal <_n24253> created at line 17837.
    Found 6-bit subtractor for signal <_n24254> created at line 17837.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5615_OUT> created at line 17837.
    Found 4-bit adder for signal <_n24265> created at line 17748.
    Found 4-bit adder for signal <_n24266> created at line 17748.
    Found 4-bit adder for signal <_n24267> created at line 17748.
    Found 4-bit adder for signal <_n24268> created at line 17748.
    Found 4-bit adder for signal <BUS_0251_GND_1_o_add_5511_OUT> created at line 17748.
    Found 4-bit adder for signal <_n24270> created at line 15172.
    Found 4-bit adder for signal <_n24271> created at line 15172.
    Found 4-bit adder for signal <_n24272> created at line 15172.
    Found 4-bit adder for signal <_n24273> created at line 15172.
    Found 4-bit adder for signal <BUS_0046_GND_1_o_add_3908_OUT> created at line 15172.
    Found 4-bit adder for signal <_n24275> created at line 17844.
    Found 4-bit adder for signal <_n24276> created at line 17844.
    Found 4-bit adder for signal <_n24277> created at line 17844.
    Found 4-bit adder for signal <_n24278> created at line 17844.
    Found 4-bit adder for signal <BUS_0303_GND_1_o_add_5625_OUT> created at line 17844.
    Found 6-bit subtractor for signal <_n24301> created at line 17366.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5187_OUT> created at line 17366.
    Found 4-bit adder for signal <_n24304> created at line 17289.
    Found 4-bit adder for signal <_n24305> created at line 17289.
    Found 4-bit adder for signal <_n24306> created at line 17289.
    Found 4-bit adder for signal <_n24307> created at line 17289.
    Found 4-bit adder for signal <BUS_0148_GND_1_o_add_5098_OUT> created at line 17289.
    Found 4-bit adder for signal <_n24309> created at line 17385.
    Found 4-bit adder for signal <_n24310> created at line 17385.
    Found 4-bit adder for signal <_n24311> created at line 17385.
    Found 4-bit adder for signal <_n24312> created at line 17385.
    Found 4-bit adder for signal <BUS_0200_GND_1_o_add_5212_OUT> created at line 17385.
    Found 6-bit subtractor for signal <_n24315> created at line 17378.
    Found 6-bit subtractor for signal <_n24316> created at line 17378.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5202_OUT> created at line 17378.
    Found 4-bit adder for signal <_n24351> created at line 17301.
    Found 4-bit adder for signal <_n24352> created at line 17301.
    Found 4-bit adder for signal <_n24353> created at line 17301.
    Found 4-bit adder for signal <_n24354> created at line 17301.
    Found 4-bit adder for signal <BUS_0162_GND_1_o_add_5120_OUT> created at line 17301.
    Found 4-bit adder for signal <_n24356> created at line 16110.
    Found 4-bit adder for signal <_n24357> created at line 16110.
    Found 4-bit adder for signal <_n24358> created at line 16110.
    Found 4-bit adder for signal <_n24359> created at line 16110.
    Found 4-bit adder for signal <BUS_0085_GND_1_o_add_4463_OUT> created at line 16110.
    Found 4-bit adder for signal <_n24379> created at line 17337.
    Found 4-bit adder for signal <_n24380> created at line 17337.
    Found 4-bit adder for signal <_n24381> created at line 17337.
    Found 4-bit adder for signal <_n24382> created at line 17337.
    Found 4-bit adder for signal <BUS_0174_GND_1_o_add_5155_OUT> created at line 17337.
    Found 4-bit adder for signal <_n24420> created at line 17397.
    Found 4-bit adder for signal <_n24421> created at line 17397.
    Found 4-bit adder for signal <_n24422> created at line 17397.
    Found 4-bit adder for signal <_n24423> created at line 17397.
    Found 4-bit adder for signal <BUS_0214_GND_1_o_add_5234_OUT> created at line 17397.
    Found 4-bit adder for signal <_n24450> created at line 17349.
    Found 4-bit adder for signal <_n24451> created at line 17349.
    Found 4-bit adder for signal <_n24452> created at line 17349.
    Found 4-bit adder for signal <_n24453> created at line 17349.
    Found 4-bit adder for signal <BUS_0188_GND_1_o_add_5177_OUT> created at line 17349.
    Found 4-bit adder for signal <_n24464> created at line 15072.
    Found 4-bit adder for signal <_n24465> created at line 15072.
    Found 4-bit adder for signal <_n24466> created at line 15072.
    Found 4-bit adder for signal <_n24467> created at line 15072.
    Found 4-bit adder for signal <BUS_0036_GND_1_o_add_3827_OUT> created at line 15072.
    Found 6-bit subtractor for signal <_n24487> created at line 17885.
    Found 6-bit subtractor for signal <_n24488> created at line 17885.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5672_OUT> created at line 17885.
    Found 6-bit subtractor for signal <_n24490> created at line 17880.
    Found 6-bit adder for signal <_n24491> created at line 17880.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5669_OUT> created at line 17880.
    Found 4-bit adder for signal <_n24493> created at line 17856.
    Found 4-bit adder for signal <_n24494> created at line 17856.
    Found 4-bit adder for signal <_n24495> created at line 17856.
    Found 4-bit adder for signal <_n24496> created at line 17856.
    Found 4-bit adder for signal <BUS_0317_GND_1_o_add_5647_OUT> created at line 17856.
    Found 4-bit adder for signal <_n24534> created at line 14972.
    Found 4-bit adder for signal <_n24535> created at line 14972.
    Found 4-bit adder for signal <_n24536> created at line 14972.
    Found 4-bit adder for signal <_n24537> created at line 14972.
    Found 4-bit adder for signal <BUS_0026_GND_1_o_add_3746_OUT> created at line 14972.
    Found 6-bit subtractor for signal <_n24539> created at line 17318.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5130_OUT> created at line 17318.
    Found 6-bit subtractor for signal <_n24541> created at line 17325.
    Found 6-bit adder for signal <_n24542> created at line 17325.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5142_OUT> created at line 17325.
    Found 6-bit subtractor for signal <_n24544> created at line 17315.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5127_OUT> created at line 17315.
    Found 6-bit subtractor for signal <_n24546> created at line 17330.
    Found 6-bit subtractor for signal <_n24547> created at line 17330.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5145_OUT> created at line 17330.
    Found 6-bit subtractor for signal <_n24549> created at line 17784.
    Found 6-bit adder for signal <_n24550> created at line 17784.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5555_OUT> created at line 17784.
    Found 6-bit subtractor for signal <_n24552> created at line 17777.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5543_OUT> created at line 17777.
    Found 6-bit subtractor for signal <_n24556> created at line 17363.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5184_OUT> created at line 17363.
    Found 6-bit subtractor for signal <_n24558> created at line 17373.
    Found 6-bit adder for signal <_n24559> created at line 17373.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5199_OUT> created at line 17373.
    Found 4-bit adder for signal <_n24561> created at line 16210.
    Found 4-bit adder for signal <_n24562> created at line 16210.
    Found 4-bit adder for signal <_n24563> created at line 16210.
    Found 4-bit adder for signal <_n24564> created at line 16210.
    Found 4-bit adder for signal <BUS_0095_GND_1_o_add_4544_OUT> created at line 16210.
    Found 6-bit subtractor for signal <_n24566> created at line 17789.
    Found 6-bit subtractor for signal <_n24567> created at line 17789.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5558_OUT> created at line 17789.
    Found 6-bit subtractor for signal <_n24569> created at line 17825.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5600_OUT> created at line 17825.
    Found 4-bit adder for signal <_n24580> created at line 16010.
    Found 4-bit adder for signal <_n24581> created at line 16010.
    Found 4-bit adder for signal <_n24582> created at line 16010.
    Found 4-bit adder for signal <_n24583> created at line 16010.
    Found 4-bit adder for signal <BUS_0075_GND_1_o_add_4382_OUT> created at line 16010.
    Found 6-bit subtractor for signal <_n24605> created at line 17832.
    Found 6-bit adder for signal <_n24606> created at line 17832.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5612_OUT> created at line 17832.
    Found 6-bit subtractor for signal <_n24608> created at line 17411.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5241_OUT> created at line 17411.
    Found 6-bit subtractor for signal <_n24610> created at line 17426.
    Found 6-bit subtractor for signal <_n24611> created at line 17426.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5259_OUT> created at line 17426.
    Found 6-bit subtractor for signal <_n24613> created at line 17414.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5244_OUT> created at line 17414.
    Found 6-bit subtractor for signal <_n24615> created at line 17421.
    Found 6-bit adder for signal <_n24616> created at line 17421.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5256_OUT> created at line 17421.
    Found 6-bit subtractor for signal <_n24618> created at line 17822.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5597_OUT> created at line 17822.
    Found 4-bit adder for signal <_n24629> created at line 17760.
    Found 4-bit adder for signal <_n24630> created at line 17760.
    Found 4-bit adder for signal <_n24631> created at line 17760.
    Found 4-bit adder for signal <_n24632> created at line 17760.
    Found 4-bit adder for signal <BUS_0265_GND_1_o_add_5533_OUT> created at line 17760.
    Found 6-bit subtractor for signal <_n24634> created at line 17870.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5654_OUT> created at line 17870.
    Found 6-bit subtractor for signal <_n24636> created at line 17873.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5657_OUT> created at line 17873.
    Found 6-bit subtractor for signal <_n24640> created at line 17774.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5540_OUT> created at line 17774.
    Found 20-bit shifter logical right for signal <n13182> created at line 14970
    Found 20-bit shifter logical right for signal <n13214> created at line 15070
    Found 20-bit shifter logical right for signal <n13246> created at line 15170
    Found 9x7-bit multiplier for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_3959_OUT> created at line 15420.
    Found 9x5-bit multiplier for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_3960_OUT> created at line 15421.
    Found 12x9-bit multiplier for signal <n13297> created at line 15427.
    Found 12x9-bit multiplier for signal <n13298> created at line 15428.
    Found 20-bit shifter logical right for signal <n13490> created at line 16008
    Found 20-bit shifter logical right for signal <n13522> created at line 16108
    Found 20-bit shifter logical right for signal <n13554> created at line 16208
    Found 9x7-bit multiplier for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4595_OUT> created at line 16458.
    Found 9x5-bit multiplier for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4596_OUT> created at line 16459.
    Found 12x9-bit multiplier for signal <n13605> created at line 16465.
    Found 12x9-bit multiplier for signal <n13606> created at line 16466.
    Found 9x8-bit multiplier for signal <hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_5047_OUT> created at line 17236.
    Found 9x5-bit multiplier for signal <hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_5048_OUT> created at line 17237.
    Found 9x6-bit multiplier for signal <hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_5049_OUT> created at line 17238.
    Found 9x8-bit multiplier for signal <hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_5050_OUT> created at line 17239.
    Found 9x8-bit multiplier for signal <hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_5460_OUT> created at line 17695.
    Found 9x5-bit multiplier for signal <hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_5461_OUT> created at line 17696.
    Found 9x6-bit multiplier for signal <hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_5462_OUT> created at line 17697.
    Found 9x8-bit multiplier for signal <hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_5463_OUT> created at line 17698.
    Found 4x10-bit Read Only RAM for signal <sync_f_array_muxed0>
    Found 4x10-bit Read Only RAM for signal <sync_f_array_muxed3>
    Found 128x8-bit dual-port RAM <Mram_edid_mem> for signal <edid_mem>.
    Found 128x8-bit dual-port RAM <Mram_edid_mem_1> for signal <edid_mem_1>.
    Found 16-bit 4-to-1 multiplexer for signal <litedramportconverter0_rdata_converter_converter_source_payload_data> created at line 8563.
    Found 16-bit 4-to-1 multiplexer for signal <litedramportconverter1_rdata_converter_converter_source_payload_data> created at line 8868.
    Found 1-bit 3-to-1 multiplexer for signal <interface_ack> created at line 9023.
    Found 1-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed0> created at line 12550.
    Found 13-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed1> created at line 12586.
    Found 1-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed3> created at line 12658.
    Found 1-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed4> created at line 12694.
    Found 1-bit 8-to-1 multiplexer for signal <comb_t_array_muxed0> created at line 12766.
    Found 1-bit 8-to-1 multiplexer for signal <comb_t_array_muxed1> created at line 12802.
    Found 1-bit 8-to-1 multiplexer for signal <comb_t_array_muxed2> created at line 12838.
    Found 1-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed6> created at line 12874.
    Found 13-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed7> created at line 12910.
    Found 1-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed9> created at line 12982.
    Found 1-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed10> created at line 13018.
    Found 1-bit 8-to-1 multiplexer for signal <comb_t_array_muxed3> created at line 13090.
    Found 1-bit 8-to-1 multiplexer for signal <comb_t_array_muxed4> created at line 13126.
    Found 1-bit 8-to-1 multiplexer for signal <comb_t_array_muxed5> created at line 13162.
    Found 13-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed7> created at line 14452.
    Found 3-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed8> created at line 14476.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed9> created at line 14500.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed10> created at line 14524.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed11> created at line 14548.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed12> created at line 14572.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed13> created at line 14596.
    Found 13-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed14> created at line 14620.
    Found 3-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed15> created at line 14644.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed16> created at line 14668.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed17> created at line 14692.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed18> created at line 14716.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed19> created at line 14740.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed20> created at line 14764.
    Found 8-bit 47-to-1 multiplexer for signal <videosoc_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_6511_OUT> created at line 20889.
    Found 8-bit 32-to-1 multiplexer for signal <videosoc_interface3_bank_bus_adr[4]_GND_1_o_wide_mux_6532_OUT> created at line 21141.
    Found 8-bit 4-to-1 multiplexer for signal <videosoc_interface6_bank_bus_adr[1]_GND_1_o_wide_mux_6561_OUT> created at line 21637.
    Found 8-bit 21-to-1 multiplexer for signal <videosoc_interface7_bank_bus_adr[4]_GND_1_o_wide_mux_6564_OUT> created at line 21659.
    Found 8-bit 7-to-1 multiplexer for signal <videosoc_interface8_bank_bus_adr[2]_GND_1_o_wide_mux_6566_OUT> created at line 21749.
    Found 8-bit 4-to-1 multiplexer for signal <videosoc_interface9_bank_bus_adr[1]_videosoc_csrbank9_tuning_word0_w[7]_wide_mux_6569_OUT> created at line 21776.
    Found 21-bit 4-to-1 multiplexer for signal <_n24263> created at line 5688.
    Found 1-bit 4-to-1 multiplexer for signal <_n24287> created at line 5687.
    Found 1-bit 4-to-1 multiplexer for signal <_n24299> created at line 5699.
    Found 1-bit 8-to-1 multiplexer for signal <_n24331> created at line 20058.
    Found 1-bit 4-to-1 multiplexer for signal <_n24340> created at line 5693.
    Found 21-bit 4-to-1 multiplexer for signal <_n24349> created at line 5700.
    Found 1-bit 4-to-1 multiplexer for signal <_n24368> created at line 5696.
    Found 1-bit 4-to-1 multiplexer for signal <_n24377> created at line 5708.
    Found 21-bit 4-to-1 multiplexer for signal <_n24391> created at line 5694.
    Found 21-bit 4-to-1 multiplexer for signal <_n24400> created at line 5697.
    Found 21-bit 4-to-1 multiplexer for signal <_n24409> created at line 5706.
    Found 1-bit 4-to-1 multiplexer for signal <_n24418> created at line 5695.
    Found 1-bit 8-to-1 multiplexer for signal <_n24438> created at line 19808.
    Found 21-bit 4-to-1 multiplexer for signal <_n24447> created at line 5703.
    Found 1-bit 4-to-1 multiplexer for signal <_n24462> created at line 5707.
    Found 21-bit 4-to-1 multiplexer for signal <_n24476> created at line 5691.
    Found 1-bit 4-to-1 multiplexer for signal <_n24485> created at line 5692.
    Found 1-bit 4-to-1 multiplexer for signal <_n24505> created at line 5702.
    Found 21-bit 4-to-1 multiplexer for signal <_n24514> created at line 5685.
    Found 1-bit 4-to-1 multiplexer for signal <_n24523> created at line 5686.
    Found 1-bit 4-to-1 multiplexer for signal <_n24532> created at line 5701.
    Found 1-bit 4-to-1 multiplexer for signal <_n24578> created at line 5705.
    Found 1-bit 4-to-1 multiplexer for signal <_n24592> created at line 5690.
    Found 1-bit 4-to-1 multiplexer for signal <_n24603> created at line 5698.
    Found 1-bit 4-to-1 multiplexer for signal <_n24627> created at line 5704.
    Found 1-bit 4-to-1 multiplexer for signal <_n24650> created at line 5689.
    Found 1-bit tristate buffer for signal <spiflash4x_dq<3>> created at line 22624
    Found 1-bit tristate buffer for signal <spiflash4x_dq<2>> created at line 22624
    Found 1-bit tristate buffer for signal <spiflash4x_dq<1>> created at line 22624
    Found 1-bit tristate buffer for signal <spiflash4x_dq<0>> created at line 22624
    Found 1-bit tristate buffer for signal <hdmi_in0_sda> created at line 23863
    Found 1-bit tristate buffer for signal <hdmi_in1_sda> created at line 24271
    Found 13-bit comparator equal for signal <sdram_bankmachine0_hit> created at line 6607
    Found 13-bit comparator equal for signal <sdram_bankmachine1_hit> created at line 6758
    Found 13-bit comparator equal for signal <sdram_bankmachine2_hit> created at line 6909
    Found 13-bit comparator equal for signal <sdram_bankmachine3_hit> created at line 7060
    Found 13-bit comparator equal for signal <sdram_bankmachine4_hit> created at line 7211
    Found 13-bit comparator equal for signal <sdram_bankmachine5_hit> created at line 7362
    Found 13-bit comparator equal for signal <sdram_bankmachine6_hit> created at line 7513
    Found 13-bit comparator equal for signal <sdram_bankmachine7_hit> created at line 7664
    Found 1-bit comparator equal for signal <sdram_bankmachine0_cmd_payload_is_read_sdram_choose_req_want_reads_equal_424_o> created at line 7896
    Found 1-bit comparator equal for signal <sdram_bankmachine0_cmd_payload_is_write_sdram_choose_req_want_writes_equal_425_o> created at line 7896
    Found 1-bit comparator equal for signal <sdram_bankmachine1_cmd_payload_is_read_sdram_choose_req_want_reads_equal_426_o> created at line 7897
    Found 1-bit comparator equal for signal <sdram_bankmachine1_cmd_payload_is_write_sdram_choose_req_want_writes_equal_427_o> created at line 7897
    Found 1-bit comparator equal for signal <sdram_bankmachine2_cmd_payload_is_read_sdram_choose_req_want_reads_equal_428_o> created at line 7898
    Found 1-bit comparator equal for signal <sdram_bankmachine2_cmd_payload_is_write_sdram_choose_req_want_writes_equal_429_o> created at line 7898
    Found 1-bit comparator equal for signal <sdram_bankmachine3_cmd_payload_is_read_sdram_choose_req_want_reads_equal_430_o> created at line 7899
    Found 1-bit comparator equal for signal <sdram_bankmachine3_cmd_payload_is_write_sdram_choose_req_want_writes_equal_431_o> created at line 7899
    Found 1-bit comparator equal for signal <sdram_bankmachine4_cmd_payload_is_read_sdram_choose_req_want_reads_equal_432_o> created at line 7900
    Found 1-bit comparator equal for signal <sdram_bankmachine4_cmd_payload_is_write_sdram_choose_req_want_writes_equal_433_o> created at line 7900
    Found 1-bit comparator equal for signal <sdram_bankmachine5_cmd_payload_is_read_sdram_choose_req_want_reads_equal_434_o> created at line 7901
    Found 1-bit comparator equal for signal <sdram_bankmachine5_cmd_payload_is_write_sdram_choose_req_want_writes_equal_435_o> created at line 7901
    Found 1-bit comparator equal for signal <sdram_bankmachine6_cmd_payload_is_read_sdram_choose_req_want_reads_equal_436_o> created at line 7902
    Found 1-bit comparator equal for signal <sdram_bankmachine6_cmd_payload_is_write_sdram_choose_req_want_writes_equal_437_o> created at line 7902
    Found 1-bit comparator equal for signal <sdram_bankmachine7_cmd_payload_is_read_sdram_choose_req_want_reads_equal_438_o> created at line 7903
    Found 1-bit comparator equal for signal <sdram_bankmachine7_cmd_payload_is_write_sdram_choose_req_want_writes_equal_439_o> created at line 7903
    Found 1-bit comparator equal for signal <litedramportcdc0_cmd_fifo_graycounter0_q[2]_litedramportcdc0_cmd_fifo_consume_wdomain[2]_equal_1200_o> created at line 8293
    Found 1-bit comparator equal for signal <litedramportcdc0_cmd_fifo_graycounter0_q[1]_litedramportcdc0_cmd_fifo_consume_wdomain[1]_equal_1201_o> created at line 8293
    Found 1-bit comparator not equal for signal <n1411> created at line 8293
    Found 3-bit comparator equal for signal <n1414> created at line 8294
    Found 1-bit comparator equal for signal <litedramportcdc0_rdata_fifo_graycounter0_q[4]_litedramportcdc0_rdata_fifo_consume_wdomain[4]_equal_1220_o> created at line 8358
    Found 1-bit comparator equal for signal <litedramportcdc0_rdata_fifo_graycounter0_q[3]_litedramportcdc0_rdata_fifo_consume_wdomain[3]_equal_1221_o> created at line 8358
    Found 3-bit comparator not equal for signal <n1447> created at line 8358
    Found 5-bit comparator not equal for signal <n1450> created at line 8359
    Found 1-bit comparator equal for signal <litedramportcdc1_cmd_fifo_graycounter2_q[2]_litedramportcdc1_cmd_fifo_consume_wdomain[2]_equal_1267_o> created at line 8598
    Found 1-bit comparator equal for signal <litedramportcdc1_cmd_fifo_graycounter2_q[1]_litedramportcdc1_cmd_fifo_consume_wdomain[1]_equal_1268_o> created at line 8598
    Found 1-bit comparator not equal for signal <n1544> created at line 8598
    Found 3-bit comparator equal for signal <n1547> created at line 8599
    Found 1-bit comparator equal for signal <litedramportcdc1_rdata_fifo_graycounter2_q[4]_litedramportcdc1_rdata_fifo_consume_wdomain[4]_equal_1287_o> created at line 8663
    Found 1-bit comparator equal for signal <litedramportcdc1_rdata_fifo_graycounter2_q[3]_litedramportcdc1_rdata_fifo_consume_wdomain[3]_equal_1288_o> created at line 8663
    Found 3-bit comparator not equal for signal <n1577> created at line 8663
    Found 5-bit comparator not equal for signal <n1580> created at line 8664
    Found 21-bit comparator equal for signal <tag_do_tag[20]_GND_1_o_equal_1347_o> created at line 8952
    Found 1-bit comparator equal for signal <hdmi_in0_frame_fifo_graycounter0_q[9]_hdmi_in0_frame_fifo_consume_wdomain[9]_equal_1508_o> created at line 9515
    Found 1-bit comparator equal for signal <hdmi_in0_frame_fifo_graycounter0_q[8]_hdmi_in0_frame_fifo_consume_wdomain[8]_equal_1509_o> created at line 9515
    Found 8-bit comparator not equal for signal <n2004> created at line 9515
    Found 10-bit comparator equal for signal <n2007> created at line 9516
    Found 1-bit comparator equal for signal <hdmi_in1_frame_fifo_graycounter0_q[9]_hdmi_in1_frame_fifo_consume_wdomain[9]_equal_1688_o> created at line 10180
    Found 1-bit comparator equal for signal <hdmi_in1_frame_fifo_graycounter0_q[8]_hdmi_in1_frame_fifo_consume_wdomain[8]_equal_1689_o> created at line 10180
    Found 8-bit comparator not equal for signal <n2389> created at line 10180
    Found 10-bit comparator equal for signal <n2392> created at line 10181
    Found 1-bit comparator equal for signal <hdmi_out0_core_initiator_cdc_graycounter0_q[1]_hdmi_out0_core_initiator_cdc_consume_wdomain[1]_equal_1805_o> created at line 10511
    Found 1-bit comparator equal for signal <hdmi_out0_core_initiator_cdc_graycounter0_q[0]_hdmi_out0_core_initiator_cdc_consume_wdomain[0]_equal_1806_o> created at line 10511
    Found 2-bit comparator equal for signal <hdmi_out0_core_timinggenerator_sink_valid_INV_578_o> created at line 10512
    Found 26-bit comparator equal for signal <hdmi_out0_core_dmareader_offset[25]_hdmi_out0_core_dmareader_length[25]_equal_1837_o> created at line 10650
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out0_driver_hdmi_phy_es0_n1d[3]_LessThan_1854_o> created at line 10698
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out0_driver_hdmi_phy_es1_n1d[3]_LessThan_1857_o> created at line 10700
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out0_driver_hdmi_phy_es2_n1d[3]_LessThan_1860_o> created at line 10702
    Found 1-bit comparator equal for signal <hdmi_out1_core_initiator_cdc_graycounter0_q[1]_hdmi_out1_core_initiator_cdc_consume_wdomain[1]_equal_1965_o> created at line 10979
    Found 1-bit comparator equal for signal <hdmi_out1_core_initiator_cdc_graycounter0_q[0]_hdmi_out1_core_initiator_cdc_consume_wdomain[0]_equal_1966_o> created at line 10979
    Found 2-bit comparator equal for signal <hdmi_out1_core_timinggenerator_sink_valid_INV_657_o> created at line 10980
    Found 26-bit comparator equal for signal <hdmi_out1_core_dmareader_offset[25]_hdmi_out1_core_dmareader_length[25]_equal_1997_o> created at line 11118
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out1_driver_hdmi_phy_es0_n1d[3]_LessThan_2011_o> created at line 11161
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out1_driver_hdmi_phy_es1_n1d[3]_LessThan_2014_o> created at line 11163
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out1_driver_hdmi_phy_es2_n1d[3]_LessThan_2017_o> created at line 11165
    Found 11-bit comparator greater for signal <GND_1_o_crg_por[10]_LessThan_3649_o> created at line 14784
    Found 4-bit comparator equal for signal <hdmi_in0_charsync0_control_position[3]_hdmi_in0_charsync0_previous_control_position[3]_equal_3733_o> created at line 14958
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in0_wer0_transition_count[3]_LessThan_3750_o> created at line 14974
    Found 4-bit comparator equal for signal <hdmi_in0_charsync1_control_position[3]_hdmi_in0_charsync1_previous_control_position[3]_equal_3814_o> created at line 15058
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in0_wer1_transition_count[3]_LessThan_3831_o> created at line 15074
    Found 4-bit comparator equal for signal <hdmi_in0_charsync2_control_position[3]_hdmi_in0_charsync2_previous_control_position[3]_equal_3895_o> created at line 15158
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in0_wer2_transition_count[3]_LessThan_3912_o> created at line 15174
    Found 11-bit comparator greater for signal <hdmi_in0_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_3971_o> created at line 15433
    Found 11-bit comparator greater for signal <GND_1_o_hdmi_in0_frame_rgb2ycbcr_y[10]_LessThan_3972_o> created at line 15436
    Found 12-bit comparator greater for signal <hdmi_in0_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_3975_o> created at line 15442
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in0_frame_rgb2ycbcr_cb[11]_LessThan_3976_o> created at line 15445
    Found 12-bit comparator greater for signal <hdmi_in0_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_3979_o> created at line 15451
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in0_frame_rgb2ycbcr_cr[11]_LessThan_3980_o> created at line 15454
    Found 4-bit comparator equal for signal <hdmi_in1_charsync0_control_position[3]_hdmi_in1_charsync0_previous_control_position[3]_equal_4369_o> created at line 15996
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in1_wer0_transition_count[3]_LessThan_4386_o> created at line 16012
    Found 4-bit comparator equal for signal <hdmi_in1_charsync1_control_position[3]_hdmi_in1_charsync1_previous_control_position[3]_equal_4450_o> created at line 16096
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in1_wer1_transition_count[3]_LessThan_4467_o> created at line 16112
    Found 4-bit comparator equal for signal <hdmi_in1_charsync2_control_position[3]_hdmi_in1_charsync2_previous_control_position[3]_equal_4531_o> created at line 16196
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in1_wer2_transition_count[3]_LessThan_4548_o> created at line 16212
    Found 11-bit comparator greater for signal <hdmi_in1_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_4607_o> created at line 16471
    Found 11-bit comparator greater for signal <GND_1_o_hdmi_in1_frame_rgb2ycbcr_y[10]_LessThan_4608_o> created at line 16474
    Found 12-bit comparator greater for signal <hdmi_in1_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_4611_o> created at line 16480
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in1_frame_rgb2ycbcr_cb[11]_LessThan_4612_o> created at line 16483
    Found 12-bit comparator greater for signal <hdmi_in1_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_4615_o> created at line 16489
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in1_frame_rgb2ycbcr_cr[11]_LessThan_4616_o> created at line 16492
    Found 12-bit comparator not equal for signal <hdmi_out0_core_timinggenerator_hcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_hres[11]_equal_4977_o> created at line 17060
    Found 12-bit comparator equal for signal <hdmi_out0_core_timinggenerator_hcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_hsync_start[11]_equal_4978_o> created at line 17063
    Found 12-bit comparator equal for signal <hdmi_out0_core_timinggenerator_hcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_hsync_end[11]_equal_4979_o> created at line 17066
    Found 12-bit comparator equal for signal <hdmi_out0_core_timinggenerator_hcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_hscan[11]_equal_4980_o> created at line 17069
    Found 12-bit comparator equal for signal <hdmi_out0_core_timinggenerator_vcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_vscan[11]_equal_4981_o> created at line 17071
    Found 12-bit comparator not equal for signal <hdmi_out0_core_timinggenerator_vcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_vres[11]_equal_4987_o> created at line 17081
    Found 12-bit comparator equal for signal <hdmi_out0_core_timinggenerator_vcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_vsync_start[11]_equal_4988_o> created at line 17084
    Found 12-bit comparator equal for signal <hdmi_out0_core_timinggenerator_vcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_vsync_end[11]_equal_4989_o> created at line 17087
    Found 12-bit comparator greater for signal <hdmi_out0_r[11]_GND_1_o_LessThan_5056_o> created at line 17243
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out0_r[11]_LessThan_5057_o> created at line 17246
    Found 12-bit comparator greater for signal <hdmi_out0_g[11]_GND_1_o_LessThan_5060_o> created at line 17252
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out0_g[11]_LessThan_5061_o> created at line 17255
    Found 12-bit comparator greater for signal <hdmi_out0_b[11]_GND_1_o_LessThan_5064_o> created at line 17261
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out0_b[11]_LessThan_5065_o> created at line 17264
    Found 4-bit comparator equal for signal <hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_equal_5123_o> created at line 17310
    Found 4-bit comparator greater for signal <hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_LessThan_5133_o> created at line 17321
    Found 4-bit comparator greater for signal <hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_LessThan_5135_o> created at line 17321
    Found 4-bit comparator equal for signal <hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_equal_5180_o> created at line 17358
    Found 4-bit comparator greater for signal <hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_LessThan_5190_o> created at line 17369
    Found 4-bit comparator greater for signal <hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_LessThan_5192_o> created at line 17369
    Found 4-bit comparator equal for signal <hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_equal_5237_o> created at line 17406
    Found 4-bit comparator greater for signal <hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_LessThan_5247_o> created at line 17417
    Found 4-bit comparator greater for signal <hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_LessThan_5249_o> created at line 17417
    Found 12-bit comparator not equal for signal <hdmi_out1_core_timinggenerator_hcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_hres[11]_equal_5390_o> created at line 17519
    Found 12-bit comparator equal for signal <hdmi_out1_core_timinggenerator_hcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_hsync_start[11]_equal_5391_o> created at line 17522
    Found 12-bit comparator equal for signal <hdmi_out1_core_timinggenerator_hcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_hsync_end[11]_equal_5392_o> created at line 17525
    Found 12-bit comparator equal for signal <hdmi_out1_core_timinggenerator_hcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_hscan[11]_equal_5393_o> created at line 17528
    Found 12-bit comparator equal for signal <hdmi_out1_core_timinggenerator_vcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_vscan[11]_equal_5394_o> created at line 17530
    Found 12-bit comparator not equal for signal <hdmi_out1_core_timinggenerator_vcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_vres[11]_equal_5400_o> created at line 17540
    Found 12-bit comparator equal for signal <hdmi_out1_core_timinggenerator_vcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_vsync_start[11]_equal_5401_o> created at line 17543
    Found 12-bit comparator equal for signal <hdmi_out1_core_timinggenerator_vcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_vsync_end[11]_equal_5402_o> created at line 17546
    Found 12-bit comparator greater for signal <hdmi_out1_r[11]_GND_1_o_LessThan_5469_o> created at line 17702
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out1_r[11]_LessThan_5470_o> created at line 17705
    Found 12-bit comparator greater for signal <hdmi_out1_g[11]_GND_1_o_LessThan_5473_o> created at line 17711
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out1_g[11]_LessThan_5474_o> created at line 17714
    Found 12-bit comparator greater for signal <hdmi_out1_b[11]_GND_1_o_LessThan_5477_o> created at line 17720
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out1_b[11]_LessThan_5478_o> created at line 17723
    Found 4-bit comparator equal for signal <hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_equal_5536_o> created at line 17769
    Found 4-bit comparator greater for signal <hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_LessThan_5546_o> created at line 17780
    Found 4-bit comparator greater for signal <hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_LessThan_5548_o> created at line 17780
    Found 4-bit comparator equal for signal <hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_equal_5593_o> created at line 17817
    Found 4-bit comparator greater for signal <hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_LessThan_5603_o> created at line 17828
    Found 4-bit comparator greater for signal <hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_LessThan_5605_o> created at line 17828
    Found 4-bit comparator equal for signal <hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_equal_5650_o> created at line 17865
    Found 4-bit comparator greater for signal <hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_LessThan_5660_o> created at line 17876
    Found 4-bit comparator greater for signal <hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_LessThan_5662_o> created at line 17876
    Found 1-bit comparator equal for signal <ddrphy_phase_half_ddrphy_phase_sys_equal_5787_o> created at line 17918
    Found 7-bit comparator greater for signal <dna_cnt[6]_PWR_1_o_LessThan_5856_o> created at line 18136
    Found 7-bit comparator greater for signal <dna_cnt[6]_GND_1_o_LessThan_7147_o> created at line 22619
    WARNING:Xst:2404 -  FFs/Latches <sdram_cmd_payload_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_driver_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_driver_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_driver_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_driver_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_driver_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_driver_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_driver_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_driver_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_driver_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_driver_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_driver_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_driver_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    Summary:
	inferred  47 RAM(s).
	inferred  16 Multiplier(s).
	inferred 410 Adder/Subtractor(s).
	inferred 7146 D-type flip-flop(s).
	inferred 137 Comparator(s).
	inferred 1483 Multiplexer(s).
	inferred   6 Combinational logic shifter(s).
	inferred   6 Tristate(s).
	inferred  26 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_8_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_9_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_9_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_26> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_10_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_10_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_14_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_27> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_15_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_15_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_17_o_GND_17_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_28> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_22_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 53
 1024x22-bit dual-port RAM                             : 1
 1024x32-bit dual-port RAM                             : 2
 1024x64-bit dual-port RAM                             : 1
 128x8-bit dual-port RAM                               : 4
 16x10-bit dual-port RAM                               : 2
 16x66-bit dual-port RAM                               : 4
 256x21-bit dual-port RAM                              : 2
 2x162-bit dual-port RAM                               : 2
 32x32-bit dual-port RAM                               : 2
 4096x18-bit dual-port RAM                             : 2
 4096x32-bit dual-port RAM                             : 1
 4x10-bit dual-port RAM                                : 6
 4x10-bit single-port Read Only RAM                    : 2
 4x27-bit dual-port RAM                                : 2
 4x6-bit dual-port RAM                                 : 2
 512x67-bit dual-port RAM                              : 2
 8192x32-bit single-port Read Only RAM                 : 1
 8x21-bit dual-port RAM                                : 6
 8x24-bit dual-port RAM                                : 8
 9x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 17
 12x9-bit multiplier                                   : 4
 32x32-bit multiplier                                  : 1
 9x5-bit multiplier                                    : 4
 9x6-bit multiplier                                    : 2
 9x7-bit multiplier                                    : 2
 9x8-bit multiplier                                    : 4
# Adders/Subtractors                                   : 425
 1-bit adder                                           : 2
 10-bit adder                                          : 4
 10-bit subtractor                                     : 1
 11-bit adder                                          : 6
 11-bit subtractor                                     : 1
 12-bit adder                                          : 12
 12-bit subtractor                                     : 4
 13-bit addsub                                         : 4
 14-bit adder                                          : 8
 17-bit adder                                          : 2
 18-bit adder                                          : 2
 2-bit adder                                           : 50
 24-bit adder                                          : 10
 24-bit subtractor                                     : 2
 25-bit adder                                          : 7
 26-bit adder                                          : 4
 26-bit subtractor                                     : 2
 3-bit adder                                           : 56
 3-bit addsub                                          : 8
 3-bit subtractor                                      : 8
 30-bit adder                                          : 2
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 146
 4-bit addsub                                          : 8
 4-bit subtractor                                      : 3
 5-bit adder                                           : 4
 5-bit addsub                                          : 4
 5-bit subtractor                                      : 1
 6-bit adder                                           : 6
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 13
 7-bit adder                                           : 5
 8-bit adder                                           : 1
 8-bit addsub                                          : 6
 8-bit subtractor                                      : 2
 9-bit adder                                           : 4
 9-bit subtractor                                      : 10
# Registers                                            : 1554
 1-bit register                                        : 746
 10-bit register                                       : 45
 11-bit register                                       : 25
 12-bit register                                       : 39
 13-bit register                                       : 19
 14-bit register                                       : 1
 16-bit register                                       : 2
 17-bit register                                       : 4
 18-bit register                                       : 2
 2-bit register                                        : 151
 20-bit register                                       : 18
 23-bit register                                       : 1
 24-bit register                                       : 34
 25-bit register                                       : 9
 26-bit register                                       : 2
 27-bit register                                       : 4
 3-bit register                                        : 77
 30-bit register                                       : 10
 32-bit register                                       : 43
 4-bit register                                        : 108
 5-bit register                                        : 35
 57-bit register                                       : 1
 6-bit register                                        : 9
 64-bit register                                       : 4
 7-bit register                                        : 8
 8-bit register                                        : 123
 9-bit register                                        : 34
# Comparators                                          : 148
 1-bit comparator equal                                : 34
 1-bit comparator not equal                            : 2
 10-bit comparator equal                               : 2
 11-bit comparator greater                             : 5
 12-bit comparator equal                               : 12
 12-bit comparator greater                             : 20
 12-bit comparator not equal                           : 4
 13-bit comparator equal                               : 8
 2-bit comparator equal                                : 2
 21-bit comparator equal                               : 3
 26-bit comparator equal                               : 2
 3-bit comparator equal                                : 2
 3-bit comparator not equal                            : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 12
 4-bit comparator greater                              : 24
 5-bit comparator equal                                : 6
 5-bit comparator not equal                            : 2
 7-bit comparator greater                              : 2
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 1631
 1-bit 2-to-1 multiplexer                              : 1088
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 58
 1-bit 8-to-1 multiplexer                              : 15
 10-bit 2-to-1 multiplexer                             : 9
 13-bit 2-to-1 multiplexer                             : 11
 13-bit 4-to-1 multiplexer                             : 2
 13-bit 8-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 6
 16-bit 4-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 22
 21-bit 2-to-1 multiplexer                             : 8
 21-bit 4-to-1 multiplexer                             : 8
 24-bit 2-to-1 multiplexer                             : 12
 3-bit 2-to-1 multiplexer                              : 23
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 48
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 59
 5-bit 2-to-1 multiplexer                              : 13
 6-bit 2-to-1 multiplexer                              : 31
 64-bit 2-to-1 multiplexer                             : 2
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 188
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 32-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 47-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
# Logic shifters                                       : 7
 20-bit shifter logical right                          : 6
 64-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 29
# Xors                                                 : 306
 1-bit xor2                                            : 288
 10-bit xor2                                           : 4
 2-bit xor2                                            : 6
 3-bit xor2                                            : 4
 5-bit xor2                                            : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into accumulator <hdmi_out0_driver_hdmi_phy_es1_cnt>: 1 register on signal <hdmi_out0_driver_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <hdmi_out1_driver_hdmi_phy_es1_cnt>: 1 register on signal <hdmi_out1_driver_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <hdmi_out0_driver_hdmi_phy_es0_cnt>: 1 register on signal <hdmi_out0_driver_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <hdmi_out0_driver_hdmi_phy_es2_cnt>: 1 register on signal <hdmi_out0_driver_hdmi_phy_es2_cnt>.
The following registers are absorbed into accumulator <hdmi_out1_driver_hdmi_phy_es0_cnt>: 1 register on signal <hdmi_out1_driver_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <hdmi_out1_driver_hdmi_phy_es2_cnt>: 1 register on signal <hdmi_out1_driver_hdmi_phy_es2_cnt>.
The following registers are absorbed into counter <litedramportcdc0_rdata_fifo_graycounter1_q_binary>: 1 register on signal <litedramportcdc0_rdata_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_out0_core_initiator_cdc_graycounter1_q_binary>: 1 register on signal <hdmi_out0_core_initiator_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <litedramportcdc1_cmd_fifo_graycounter2_q_binary>: 1 register on signal <litedramportcdc1_cmd_fifo_graycounter2_q_binary>.
The following registers are absorbed into counter <litedramportcdc1_rdata_fifo_graycounter3_q_binary>: 1 register on signal <litedramportcdc1_rdata_fifo_graycounter3_q_binary>.
The following registers are absorbed into counter <hdmi_out1_core_initiator_cdc_graycounter1_q_binary>: 1 register on signal <hdmi_out1_core_initiator_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <litedramportcdc0_cmd_fifo_graycounter1_q_binary>: 1 register on signal <litedramportcdc0_cmd_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <litedramportcdc1_cmd_fifo_graycounter3_q_binary>: 1 register on signal <litedramportcdc1_cmd_fifo_graycounter3_q_binary>.
The following registers are absorbed into counter <hdmi_in0_frame_fifo_graycounter1_q_binary>: 1 register on signal <hdmi_in0_frame_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_in1_frame_fifo_graycounter1_q_binary>: 1 register on signal <hdmi_in1_frame_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <crg_por>: 1 register on signal <crg_por>.
The following registers are absorbed into counter <hdmi_in0_s6datacapture0_lateness>: 1 register on signal <hdmi_in0_s6datacapture0_lateness>.
The following registers are absorbed into counter <hdmi_in0_s6datacapture1_lateness>: 1 register on signal <hdmi_in0_s6datacapture1_lateness>.
The following registers are absorbed into counter <hdmi_in0_s6datacapture2_lateness>: 1 register on signal <hdmi_in0_s6datacapture2_lateness>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer0_produce>: 1 register on signal <hdmi_in0_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer1_produce>: 1 register on signal <hdmi_in0_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer2_produce>: 1 register on signal <hdmi_in0_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <hdmi_in0_frame_fifo_graycounter0_q_binary>: 1 register on signal <hdmi_in0_frame_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_in0_charsync0_control_counter>: 1 register on signal <hdmi_in0_charsync0_control_counter>.
The following registers are absorbed into counter <hdmi_in0_charsync1_control_counter>: 1 register on signal <hdmi_in0_charsync1_control_counter>.
The following registers are absorbed into counter <hdmi_in0_charsync2_control_counter>: 1 register on signal <hdmi_in0_charsync2_control_counter>.
The following registers are absorbed into counter <hdmi_in0_resdetection_hcounter>: 1 register on signal <hdmi_in0_resdetection_hcounter>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer0_consume>: 1 register on signal <hdmi_in0_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer1_consume>: 1 register on signal <hdmi_in0_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <hdmi_in0_wer0_wer_counter>: 1 register on signal <hdmi_in0_wer0_wer_counter>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer2_consume>: 1 register on signal <hdmi_in0_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <hdmi_in0_wer1_wer_counter>: 1 register on signal <hdmi_in0_wer1_wer_counter>.
The following registers are absorbed into counter <hdmi_in0_wer2_wer_counter>: 1 register on signal <hdmi_in0_wer2_wer_counter>.
The following registers are absorbed into counter <hdmi_in0_resdetection_vcounter>: 1 register on signal <hdmi_in0_resdetection_vcounter>.
The following registers are absorbed into counter <hdmi_in0_frame_pack_counter>: 1 register on signal <hdmi_in0_frame_pack_counter>.
The following registers are absorbed into counter <hdmi_in1_s6datacapture0_lateness>: 1 register on signal <hdmi_in1_s6datacapture0_lateness>.
The following registers are absorbed into counter <hdmi_in1_s6datacapture1_lateness>: 1 register on signal <hdmi_in1_s6datacapture1_lateness>.
The following registers are absorbed into counter <hdmi_in1_s6datacapture2_lateness>: 1 register on signal <hdmi_in1_s6datacapture2_lateness>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer0_produce>: 1 register on signal <hdmi_in1_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer1_produce>: 1 register on signal <hdmi_in1_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer2_produce>: 1 register on signal <hdmi_in1_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <hdmi_in1_frame_fifo_graycounter0_q_binary>: 1 register on signal <hdmi_in1_frame_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_in1_charsync1_control_counter>: 1 register on signal <hdmi_in1_charsync1_control_counter>.
The following registers are absorbed into counter <hdmi_in1_charsync0_control_counter>: 1 register on signal <hdmi_in1_charsync0_control_counter>.
The following registers are absorbed into counter <hdmi_in1_charsync2_control_counter>: 1 register on signal <hdmi_in1_charsync2_control_counter>.
The following registers are absorbed into counter <hdmi_in1_resdetection_hcounter>: 1 register on signal <hdmi_in1_resdetection_hcounter>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer0_consume>: 1 register on signal <hdmi_in1_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer1_consume>: 1 register on signal <hdmi_in1_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer2_consume>: 1 register on signal <hdmi_in1_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <hdmi_in1_wer0_wer_counter>: 1 register on signal <hdmi_in1_wer0_wer_counter>.
The following registers are absorbed into counter <hdmi_in1_wer1_wer_counter>: 1 register on signal <hdmi_in1_wer1_wer_counter>.
The following registers are absorbed into counter <hdmi_in1_wer2_wer_counter>: 1 register on signal <hdmi_in1_wer2_wer_counter>.
The following registers are absorbed into counter <hdmi_in1_resdetection_vcounter>: 1 register on signal <hdmi_in1_resdetection_vcounter>.
The following registers are absorbed into counter <hdmi_in1_frame_pack_counter>: 1 register on signal <hdmi_in1_frame_pack_counter>.
The following registers are absorbed into counter <ddrphy_phase_half>: 1 register on signal <ddrphy_phase_half>.
The following registers are absorbed into counter <ddrphy_phase_sel>: 1 register on signal <ddrphy_phase_sel>.
The following registers are absorbed into counter <i1>: 1 register on signal <i1>.
The following registers are absorbed into counter <litedramportcdc0_rdata_fifo_graycounter0_q_binary>: 1 register on signal <litedramportcdc0_rdata_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <litedramportcdc1_rdata_fifo_graycounter2_q_binary>: 1 register on signal <litedramportcdc1_rdata_fifo_graycounter2_q_binary>.
The following registers are absorbed into counter <hdmi_out0_core_initiator_cdc_graycounter0_q_binary>: 1 register on signal <hdmi_out0_core_initiator_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_out1_core_initiator_cdc_graycounter0_q_binary>: 1 register on signal <hdmi_out1_core_initiator_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <sdram_count>: 1 register on signal <sdram_count>.
The following registers are absorbed into counter <videosoc_counter>: 1 register on signal <videosoc_counter>.
The following registers are absorbed into counter <videosoc_uart_phy_tx_bitcount>: 1 register on signal <videosoc_uart_phy_tx_bitcount>.
The following registers are absorbed into counter <videosoc_uart_phy_rx_bitcount>: 1 register on signal <videosoc_uart_phy_rx_bitcount>.
The following registers are absorbed into counter <videosoc_uart_tx_fifo_produce>: 1 register on signal <videosoc_uart_tx_fifo_produce>.
The following registers are absorbed into counter <videosoc_uart_tx_fifo_level>: 1 register on signal <videosoc_uart_tx_fifo_level>.
The following registers are absorbed into counter <videosoc_uart_tx_fifo_consume>: 1 register on signal <videosoc_uart_tx_fifo_consume>.
The following registers are absorbed into counter <videosoc_uart_rx_fifo_produce>: 1 register on signal <videosoc_uart_rx_fifo_produce>.
The following registers are absorbed into counter <videosoc_uart_rx_fifo_consume>: 1 register on signal <videosoc_uart_rx_fifo_consume>.
The following registers are absorbed into counter <videosoc_uart_rx_fifo_level>: 1 register on signal <videosoc_uart_rx_fifo_level>.
The following registers are absorbed into counter <dna_cnt>: 1 register on signal <dna_cnt>.
The following registers are absorbed into counter <ddrphy_bitslip_cnt>: 1 register on signal <ddrphy_bitslip_cnt>.
The following registers are absorbed into counter <sdram_bankmachine0_produce>: 1 register on signal <sdram_bankmachine0_produce>.
The following registers are absorbed into counter <sdram_bankmachine0_consume>: 1 register on signal <sdram_bankmachine0_consume>.
The following registers are absorbed into counter <sdram_bankmachine0_level>: 1 register on signal <sdram_bankmachine0_level>.
The following registers are absorbed into counter <sdram_bankmachine1_produce>: 1 register on signal <sdram_bankmachine1_produce>.
The following registers are absorbed into counter <sdram_bankmachine1_consume>: 1 register on signal <sdram_bankmachine1_consume>.
The following registers are absorbed into counter <sdram_bankmachine1_level>: 1 register on signal <sdram_bankmachine1_level>.
The following registers are absorbed into counter <sdram_bankmachine2_produce>: 1 register on signal <sdram_bankmachine2_produce>.
The following registers are absorbed into counter <sdram_bankmachine2_consume>: 1 register on signal <sdram_bankmachine2_consume>.
The following registers are absorbed into counter <sdram_bankmachine2_level>: 1 register on signal <sdram_bankmachine2_level>.
The following registers are absorbed into counter <sdram_bankmachine3_produce>: 1 register on signal <sdram_bankmachine3_produce>.
The following registers are absorbed into counter <sdram_bankmachine3_consume>: 1 register on signal <sdram_bankmachine3_consume>.
The following registers are absorbed into counter <sdram_bankmachine3_level>: 1 register on signal <sdram_bankmachine3_level>.
The following registers are absorbed into counter <sdram_bankmachine4_produce>: 1 register on signal <sdram_bankmachine4_produce>.
The following registers are absorbed into counter <sdram_bankmachine4_consume>: 1 register on signal <sdram_bankmachine4_consume>.
The following registers are absorbed into counter <sdram_bankmachine4_level>: 1 register on signal <sdram_bankmachine4_level>.
The following registers are absorbed into counter <sdram_bankmachine5_produce>: 1 register on signal <sdram_bankmachine5_produce>.
The following registers are absorbed into counter <sdram_bankmachine5_consume>: 1 register on signal <sdram_bankmachine5_consume>.
The following registers are absorbed into counter <sdram_bankmachine5_level>: 1 register on signal <sdram_bankmachine5_level>.
The following registers are absorbed into counter <sdram_bankmachine6_produce>: 1 register on signal <sdram_bankmachine6_produce>.
The following registers are absorbed into counter <sdram_bankmachine6_level>: 1 register on signal <sdram_bankmachine6_level>.
The following registers are absorbed into counter <sdram_bankmachine6_consume>: 1 register on signal <sdram_bankmachine6_consume>.
The following registers are absorbed into counter <sdram_bankmachine7_produce>: 1 register on signal <sdram_bankmachine7_produce>.
The following registers are absorbed into counter <sdram_bankmachine7_consume>: 1 register on signal <sdram_bankmachine7_consume>.
The following registers are absorbed into counter <sdram_bankmachine7_level>: 1 register on signal <sdram_bankmachine7_level>.
The following registers are absorbed into counter <sdram_bandwidth_nreads>: 1 register on signal <sdram_bandwidth_nreads>.
The following registers are absorbed into counter <sdram_bandwidth_nwrites>: 1 register on signal <sdram_bandwidth_nwrites>.
The following registers are absorbed into counter <hdmi_in0_edid_offset_counter>: 1 register on signal <hdmi_in0_edid_offset_counter>.
The following registers are absorbed into counter <hdmi_in0_dma_current_address>: 1 register on signal <hdmi_in0_dma_current_address>.
The following registers are absorbed into counter <hdmi_in0_dma_mwords_remaining>: 1 register on signal <hdmi_in0_dma_mwords_remaining>.
The following registers are absorbed into counter <hdmi_in0_dma_fifo_produce>: 1 register on signal <hdmi_in0_dma_fifo_produce>.
The following registers are absorbed into counter <hdmi_in0_dma_fifo_consume>: 1 register on signal <hdmi_in0_dma_fifo_consume>.
The following registers are absorbed into counter <hdmi_in0_dma_fifo_level>: 1 register on signal <hdmi_in0_dma_fifo_level>.
The following registers are absorbed into counter <hdmi_in1_edid_offset_counter>: 1 register on signal <hdmi_in1_edid_offset_counter>.
The following registers are absorbed into counter <hdmi_in1_dma_current_address>: 1 register on signal <hdmi_in1_dma_current_address>.
The following registers are absorbed into counter <hdmi_in1_dma_mwords_remaining>: 1 register on signal <hdmi_in1_dma_mwords_remaining>.
The following registers are absorbed into counter <hdmi_in1_dma_fifo_produce>: 1 register on signal <hdmi_in1_dma_fifo_produce>.
The following registers are absorbed into counter <hdmi_in1_dma_fifo_consume>: 1 register on signal <hdmi_in1_dma_fifo_consume>.
The following registers are absorbed into counter <hdmi_in1_dma_fifo_level>: 1 register on signal <hdmi_in1_dma_fifo_level>.
The following registers are absorbed into counter <hdmi_out0_driver_clocking_remaining_bits>: 1 register on signal <hdmi_out0_driver_clocking_remaining_bits>.
The following registers are absorbed into counter <hdmi_out0_driver_clocking_busy_counter>: 1 register on signal <hdmi_out0_driver_clocking_busy_counter>.
The following registers are absorbed into counter <sdram_time0>: 1 register on signal <sdram_time0>.
The following registers are absorbed into counter <sdram_time1>: 1 register on signal <sdram_time1>.
The following registers are absorbed into counter <sdram_bankmachine0_count>: 1 register on signal <sdram_bankmachine0_count>.
The following registers are absorbed into counter <sdram_bankmachine1_count>: 1 register on signal <sdram_bankmachine1_count>.
The following registers are absorbed into counter <sdram_bankmachine2_count>: 1 register on signal <sdram_bankmachine2_count>.
The following registers are absorbed into counter <sdram_bankmachine3_count>: 1 register on signal <sdram_bankmachine3_count>.
The following registers are absorbed into counter <sdram_bankmachine4_count>: 1 register on signal <sdram_bankmachine4_count>.
The following registers are absorbed into counter <sdram_bankmachine5_count>: 1 register on signal <sdram_bankmachine5_count>.
The following registers are absorbed into counter <sdram_bankmachine6_count>: 1 register on signal <sdram_bankmachine6_count>.
The following registers are absorbed into counter <sdram_bankmachine7_count>: 1 register on signal <sdram_bankmachine7_count>.
The following registers are absorbed into counter <hdmi_out0_core_underflow_counter>: 1 register on signal <hdmi_out0_core_underflow_counter>.
The following registers are absorbed into counter <hdmi_out1_core_underflow_counter>: 1 register on signal <hdmi_out1_core_underflow_counter>.
The following registers are absorbed into counter <litedramportcdc0_cmd_fifo_graycounter0_q_binary>: 1 register on signal <litedramportcdc0_cmd_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <litedramportconverter0_counter>: 1 register on signal <litedramportconverter0_counter>.
The following registers are absorbed into counter <litedramportconverter0_cmd_buffer_consume>: 1 register on signal <litedramportconverter0_cmd_buffer_consume>.
The following registers are absorbed into counter <litedramportconverter0_cmd_buffer_produce>: 1 register on signal <litedramportconverter0_cmd_buffer_produce>.
The following registers are absorbed into counter <litedramportconverter0_cmd_buffer_level>: 1 register on signal <litedramportconverter0_cmd_buffer_level>.
The following registers are absorbed into counter <hdmi_out0_core_dmareader_rsv_level>: 1 register on signal <hdmi_out0_core_dmareader_rsv_level>.
The following registers are absorbed into counter <hdmi_out0_core_dmareader_fifo_produce>: 1 register on signal <hdmi_out0_core_dmareader_fifo_produce>.
The following registers are absorbed into counter <hdmi_out0_core_dmareader_fifo_consume>: 1 register on signal <hdmi_out0_core_dmareader_fifo_consume>.
The following registers are absorbed into counter <hdmi_out0_core_dmareader_fifo_level0>: 1 register on signal <hdmi_out0_core_dmareader_fifo_level0>.
The following registers are absorbed into counter <litedramportconverter0_rdata_converter_converter_mux>: 1 register on signal <litedramportconverter0_rdata_converter_converter_mux>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_y_fifo_produce>: 1 register on signal <hdmi_out0_resetinserter_y_fifo_produce>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_y_fifo_consume>: 1 register on signal <hdmi_out0_resetinserter_y_fifo_consume>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_y_fifo_level>: 1 register on signal <hdmi_out0_resetinserter_y_fifo_level>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_cb_fifo_produce>: 1 register on signal <hdmi_out0_resetinserter_cb_fifo_produce>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_cb_fifo_consume>: 1 register on signal <hdmi_out0_resetinserter_cb_fifo_consume>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_cb_fifo_level>: 1 register on signal <hdmi_out0_resetinserter_cb_fifo_level>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_cr_fifo_produce>: 1 register on signal <hdmi_out0_resetinserter_cr_fifo_produce>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_cr_fifo_consume>: 1 register on signal <hdmi_out0_resetinserter_cr_fifo_consume>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_cr_fifo_level>: 1 register on signal <hdmi_out0_resetinserter_cr_fifo_level>.
The following registers are absorbed into counter <hdmi_out0_core_timinggenerator_hcounter>: 1 register on signal <hdmi_out0_core_timinggenerator_hcounter>.
The following registers are absorbed into counter <hdmi_out0_core_timinggenerator_vcounter>: 1 register on signal <hdmi_out0_core_timinggenerator_vcounter>.
The following registers are absorbed into counter <hdmi_out0_core_dmareader_offset>: 1 register on signal <hdmi_out0_core_dmareader_offset>.
The following registers are absorbed into counter <litedramportconverter1_counter>: 1 register on signal <litedramportconverter1_counter>.
The following registers are absorbed into counter <litedramportconverter1_cmd_buffer_produce>: 1 register on signal <litedramportconverter1_cmd_buffer_produce>.
The following registers are absorbed into counter <litedramportconverter1_cmd_buffer_consume>: 1 register on signal <litedramportconverter1_cmd_buffer_consume>.
The following registers are absorbed into counter <litedramportconverter1_cmd_buffer_level>: 1 register on signal <litedramportconverter1_cmd_buffer_level>.
The following registers are absorbed into counter <hdmi_out1_core_dmareader_rsv_level>: 1 register on signal <hdmi_out1_core_dmareader_rsv_level>.
The following registers are absorbed into counter <hdmi_out1_core_dmareader_fifo_produce>: 1 register on signal <hdmi_out1_core_dmareader_fifo_produce>.
The following registers are absorbed into counter <hdmi_out1_core_dmareader_fifo_consume>: 1 register on signal <hdmi_out1_core_dmareader_fifo_consume>.
The following registers are absorbed into counter <hdmi_out1_core_dmareader_fifo_level0>: 1 register on signal <hdmi_out1_core_dmareader_fifo_level0>.
The following registers are absorbed into counter <litedramportconverter1_rdata_converter_converter_mux>: 1 register on signal <litedramportconverter1_rdata_converter_converter_mux>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_y_fifo_produce>: 1 register on signal <hdmi_out1_resetinserter_y_fifo_produce>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_y_fifo_consume>: 1 register on signal <hdmi_out1_resetinserter_y_fifo_consume>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_y_fifo_level>: 1 register on signal <hdmi_out1_resetinserter_y_fifo_level>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_cb_fifo_produce>: 1 register on signal <hdmi_out1_resetinserter_cb_fifo_produce>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_cb_fifo_consume>: 1 register on signal <hdmi_out1_resetinserter_cb_fifo_consume>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_cb_fifo_level>: 1 register on signal <hdmi_out1_resetinserter_cb_fifo_level>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_cr_fifo_produce>: 1 register on signal <hdmi_out1_resetinserter_cr_fifo_produce>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_cr_fifo_consume>: 1 register on signal <hdmi_out1_resetinserter_cr_fifo_consume>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_cr_fifo_level>: 1 register on signal <hdmi_out1_resetinserter_cr_fifo_level>.
The following registers are absorbed into counter <hdmi_out1_core_timinggenerator_hcounter>: 1 register on signal <hdmi_out1_core_timinggenerator_hcounter>.
The following registers are absorbed into counter <hdmi_out1_core_timinggenerator_vcounter>: 1 register on signal <hdmi_out1_core_timinggenerator_vcounter>.
The following registers are absorbed into counter <hdmi_out1_core_dmareader_offset>: 1 register on signal <hdmi_out1_core_dmareader_offset>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0188_GND_1_o_add_5177_OUT_Madd1> :
 	<Madd__n24450> in block <top>, 	<Madd__n24451> in block <top>, 	<Madd__n24453_Madd> in block <top>, 	<Madd_n16563[1:0]> in block <top>, 	<Madd_BUS_0188_GND_1_o_add_5177_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0291_GND_1_o_add_5590_OUT_Madd1> :
 	<Madd__n24248> in block <top>, 	<Madd__n24249> in block <top>, 	<Madd__n24251_Madd> in block <top>, 	<Madd_n16851[1:0]> in block <top>, 	<Madd_BUS_0291_GND_1_o_add_5590_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0162_GND_1_o_add_5120_OUT_Madd1> :
 	<Madd__n24351> in block <top>, 	<Madd__n24352> in block <top>, 	<Madd__n24354_Madd> in block <top>, 	<Madd_n16485[1:0]> in block <top>, 	<Madd_BUS_0162_GND_1_o_add_5120_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0214_GND_1_o_add_5234_OUT_Madd1> :
 	<Madd__n24420> in block <top>, 	<Madd__n24421> in block <top>, 	<Madd__n24423_Madd> in block <top>, 	<Madd_n16641[1:0]> in block <top>, 	<Madd_BUS_0214_GND_1_o_add_5234_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0265_GND_1_o_add_5533_OUT_Madd1> :
 	<Madd__n24629> in block <top>, 	<Madd__n24630> in block <top>, 	<Madd__n24632_Madd> in block <top>, 	<Madd_n16773[1:0]> in block <top>, 	<Madd_BUS_0265_GND_1_o_add_5533_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0317_GND_1_o_add_5647_OUT_Madd1> :
 	<Madd__n24493> in block <top>, 	<Madd__n24494> in block <top>, 	<Madd__n24496_Madd> in block <top>, 	<Madd_n16929[1:0]> in block <top>, 	<Madd_BUS_0317_GND_1_o_add_5647_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0174_GND_1_o_add_5155_OUT_Madd1> :
 	<Madd__n24379> in block <top>, 	<Madd__n24380> in block <top>, 	<Madd__n24382_Madd> in block <top>, 	<Madd_n16521[1:0]> in block <top>, 	<Madd_BUS_0174_GND_1_o_add_5155_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0277_GND_1_o_add_5568_OUT_Madd1> :
 	<Madd__n24242> in block <top>, 	<Madd__n24243> in block <top>, 	<Madd__n24245_Madd> in block <top>, 	<Madd_n16809[1:0]> in block <top>, 	<Madd_BUS_0277_GND_1_o_add_5568_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0200_GND_1_o_add_5212_OUT_Madd1> :
 	<Madd__n24309> in block <top>, 	<Madd__n24310> in block <top>, 	<Madd__n24312_Madd> in block <top>, 	<Madd_n16599[1:0]> in block <top>, 	<Madd_BUS_0200_GND_1_o_add_5212_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0148_GND_1_o_add_5098_OUT_Madd1> :
 	<Madd__n24304> in block <top>, 	<Madd__n24305> in block <top>, 	<Madd__n24307_Madd> in block <top>, 	<Madd_n16443[1:0]> in block <top>, 	<Madd_BUS_0148_GND_1_o_add_5098_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0303_GND_1_o_add_5625_OUT_Madd1> :
 	<Madd__n24275> in block <top>, 	<Madd__n24276> in block <top>, 	<Madd__n24278_Madd> in block <top>, 	<Madd_n16887[1:0]> in block <top>, 	<Madd_BUS_0303_GND_1_o_add_5625_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0251_GND_1_o_add_5511_OUT_Madd1> :
 	<Madd__n24265> in block <top>, 	<Madd__n24266> in block <top>, 	<Madd__n24268_Madd> in block <top>, 	<Madd_n16731[1:0]> in block <top>, 	<Madd_BUS_0251_GND_1_o_add_5511_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0036_GND_1_o_add_3827_OUT_Madd1> :
 	<Madd__n24464> in block <top>, 	<Madd__n24465> in block <top>, 	<Madd__n24467_Madd> in block <top>, 	<Madd_n16172[1:0]> in block <top>, 	<Madd_BUS_0036_GND_1_o_add_3827_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0026_GND_1_o_add_3746_OUT_Madd1> :
 	<Madd__n24534> in block <top>, 	<Madd__n24535> in block <top>, 	<Madd__n24537_Madd> in block <top>, 	<Madd_n16145[1:0]> in block <top>, 	<Madd_BUS_0026_GND_1_o_add_3746_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0046_GND_1_o_add_3908_OUT_Madd1> :
 	<Madd__n24270> in block <top>, 	<Madd__n24271> in block <top>, 	<Madd__n24273_Madd> in block <top>, 	<Madd_n16199[1:0]> in block <top>, 	<Madd_BUS_0046_GND_1_o_add_3908_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0075_GND_1_o_add_4382_OUT_Madd1> :
 	<Madd__n24580> in block <top>, 	<Madd__n24581> in block <top>, 	<Madd__n24583_Madd> in block <top>, 	<Madd_n16268[1:0]> in block <top>, 	<Madd_BUS_0075_GND_1_o_add_4382_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0085_GND_1_o_add_4463_OUT_Madd1> :
 	<Madd__n24356> in block <top>, 	<Madd__n24357> in block <top>, 	<Madd__n24359_Madd> in block <top>, 	<Madd_n16295[1:0]> in block <top>, 	<Madd_BUS_0085_GND_1_o_add_4463_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0095_GND_1_o_add_4544_OUT_Madd1> :
 	<Madd__n24561> in block <top>, 	<Madd__n24562> in block <top>, 	<Madd__n24564_Madd> in block <top>, 	<Madd_n16322[1:0]> in block <top>, 	<Madd_BUS_0095_GND_1_o_add_4544_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5113_OUT1> :
 	<Madd_n16465> in block <top>, 	<Madd_n16468> in block <top>, 	<Madd_n16471> in block <top>, 	<Madd_n16474> in block <top>, 	<Madd_n16477> in block <top>, 	<Madd_n16480> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_5113_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5170_OUT1> :
 	<Madd_n16543> in block <top>, 	<Madd_n16546> in block <top>, 	<Madd_n16549> in block <top>, 	<Madd_n16552> in block <top>, 	<Madd_n16555> in block <top>, 	<Madd_n16558> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_5170_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5227_OUT1> :
 	<Madd_n16621> in block <top>, 	<Madd_n16624> in block <top>, 	<Madd_n16627> in block <top>, 	<Madd_n16630> in block <top>, 	<Madd_n16633> in block <top>, 	<Madd_n16636> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_5227_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5526_OUT1> :
 	<Madd_n16753> in block <top>, 	<Madd_n16756> in block <top>, 	<Madd_n16759> in block <top>, 	<Madd_n16762> in block <top>, 	<Madd_n16765> in block <top>, 	<Madd_n16768> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_5526_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5583_OUT1> :
 	<Madd_n16831> in block <top>, 	<Madd_n16834> in block <top>, 	<Madd_n16837> in block <top>, 	<Madd_n16840> in block <top>, 	<Madd_n16843> in block <top>, 	<Madd_n16846> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_5583_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5640_OUT1> :
 	<Madd_n16909> in block <top>, 	<Madd_n16912> in block <top>, 	<Madd_n16915> in block <top>, 	<Madd_n16918> in block <top>, 	<Madd_n16921> in block <top>, 	<Madd_n16924> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_5640_OUT> in block <top>.
	Multiplier <Mmult_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_3959_OUT> in block <top> and adder/subtractor <Madd_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_3961_OUT> in block <top> are combined into a MAC<Maddsub_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_3959_OUT>.
	The following registers are also absorbed by the MAC: <hdmi_in0_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Multiplier <Mmult_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4595_OUT> in block <top> and adder/subtractor <Madd_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_4597_OUT> in block <top> are combined into a MAC<Maddsub_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4595_OUT>.
	The following registers are also absorbed by the MAC: <hdmi_in1_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Found pipelined multiplier on signal <n13298>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n13297>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n13605>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n13606>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_3960_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4596_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_5048_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_5050_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_5047_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_5049_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_5461_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_5460_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_5463_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_5462_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Adder/Subtractor <Msub_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4013_OUT> in block <top> and  <Mmult_n13298> in block <top> are combined into a MULT with pre-adder <Mmult_n132981>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in0_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4012_OUT> in block <top> and  <Mmult_n13297> in block <top> are combined into a MULT with pre-adder <Mmult_n132971>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in0_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4648_OUT> in block <top> and  <Mmult_n13605> in block <top> are combined into a MULT with pre-adder <Mmult_n136051>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in1_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4649_OUT> in block <top> and  <Mmult_n13606> in block <top> are combined into a MULT with pre-adder <Mmult_n136061>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in1_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
INFO:Xst:3226 - The RAM <Mram_storage_13> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_11>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_in0_frame_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_in0_frame_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <("00",hdmi_in0_frame_cur_word,hdmi_in0_frame_fifo_sink_payload_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in0_frame_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <hdmi_in0_frame_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_18> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_18>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_in1_frame_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_in1_frame_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <("00",hdmi_in1_frame_cur_word,hdmi_in1_frame_fifo_sink_payload_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in1_frame_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <hdmi_in1_frame_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_sync_f_array_muxed0> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi_out0_driver_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sync_f_array_muxed0> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_sync_f_array_muxed3> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi_out1_driver_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sync_f_array_muxed3> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_25> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out0_resetinserter_y_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out0_resetinserter_y_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out0_core_source_data_d<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi_out0_resetinserter_y_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out0_resetinserter_y_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_33> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out1_resetinserter_y_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out1_resetinserter_y_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out1_core_source_data_d<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi_out1_resetinserter_y_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out1_resetinserter_y_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_24> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_14>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out0_core_dmareader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out0_core_dmareader_fifo_produce> |          |
    |     diA            | connected to signal <("00",litedramport1_rdata_payload_data1)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     enB            | connected to signal <hdmi_out0_core_dmareader_fifo_do_read> | high     |
    |     addrB          | connected to signal <hdmi_out0_core_dmareader_fifo_consume> |          |
    |     doB            | connected to signal <memdat_14>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_32> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_20>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out1_core_dmareader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out1_core_dmareader_fifo_produce> |          |
    |     diA            | connected to signal <("00",litedramport3_rdata_payload_data1)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     enB            | connected to signal <hdmi_out1_core_dmareader_fifo_do_read> | high     |
    |     addrB          | connected to signal <hdmi_out1_core_dmareader_fifo_consume> |          |
    |     doB            | connected to signal <memdat_20>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_20> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <litedramportcdc0_cmd_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <litedramportcdc0_cmd_fifo_graycounter0_q_binary<1:0>> |          |
    |     diA            | connected to signal <("00",litedramport0_cmd_payload_adr1,"0")> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     addrB          | connected to signal <memadr_20>     |          |
    |     doB            | connected to signal <litedramportcdc0_cmd_fifo_asyncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_28> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <litedramportcdc1_cmd_fifo_graycounter2_ce> | high     |
    |     addrA          | connected to signal <litedramportcdc1_cmd_fifo_graycounter2_q_binary<1:0>> |          |
    |     diA            | connected to signal <("00",litedramport2_cmd_payload_adr1,"0")> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     addrB          | connected to signal <memadr_26>     |          |
    |     doB            | connected to signal <litedramportcdc1_cmd_fifo_asyncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 64-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<10:1>> |          |
    |     diA            | connected to signal <data_port_dat_w> |          |
    |     doA            | connected to signal <interface_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_21> will be implemented as a BLOCK RAM, absorbing the following register(s): <litedramportconverter0_rdata_buffer_source_payload_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <litedramportcdc0_rdata_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <litedramportcdc0_rdata_fifo_graycounter0_q_binary<3:0>> |          |
    |     diA            | connected to signal <("00",sdram_interface_rdata)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     enB            | connected to signal <litedramportconverter0_rdata_buffer_pipe_ce> | high     |
    |     addrB          | connected to signal <memadr_22>     |          |
    |     doB            | connected to signal <litedramportconverter0_rdata_buffer_source_payload_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_29> will be implemented as a BLOCK RAM, absorbing the following register(s): <litedramportconverter1_rdata_buffer_source_payload_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <litedramportcdc1_rdata_fifo_graycounter2_ce> | high     |
    |     addrA          | connected to signal <litedramportcdc1_rdata_fifo_graycounter2_q_binary<3:0>> |          |
    |     diA            | connected to signal <("00",sdram_interface_rdata)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     enB            | connected to signal <litedramportconverter1_rdata_buffer_pipe_ce> | high     |
    |     addrB          | connected to signal <memadr_28>     |          |
    |     doB            | connected to signal <litedramportconverter1_rdata_buffer_source_payload_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_23> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out0_core_initiator_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_out0_core_initiator_cdc_graycounter0_q_binary<0>> |          |
    |     diA            | connected to signal <("00",hdmi_out0_core_initiator_csrstorage9_storage_full,hdmi_out0_core_initiator_csrstorage8_storage_full,hdmi_out0_core_initiator_csrstorage7_storage_full,hdmi_out0_core_initiator_csrstorage6_storage_full,hdmi_out0_core_initiator_csrstorage5_storage_full,hdmi_out0_core_initiator_csrstorage4_storage_full,hdmi_out0_core_initiator_csrstorage3_storage_full,hdmi_out0_core_initiator_csrstorage2_storage_full,hdmi_out0_core_initiator_csrstorage1_storage_full,hdmi_out0_core_initiator_csrstorage0_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     addrB          | connected to signal <memadr_24>     |          |
    |     doB            | connected to signal <hdmi_out0_core_initiator_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_31> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out1_core_initiator_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_out1_core_initiator_cdc_graycounter0_q_binary<0>> |          |
    |     diA            | connected to signal <("00",hdmi_out1_core_initiator_csrstorage9_storage_full,hdmi_out1_core_initiator_csrstorage8_storage_full,hdmi_out1_core_initiator_csrstorage7_storage_full,hdmi_out1_core_initiator_csrstorage6_storage_full,hdmi_out1_core_initiator_csrstorage5_storage_full,hdmi_out1_core_initiator_csrstorage4_storage_full,hdmi_out1_core_initiator_csrstorage3_storage_full,hdmi_out1_core_initiator_csrstorage2_storage_full,hdmi_out1_core_initiator_csrstorage1_storage_full,hdmi_out1_core_initiator_csrstorage0_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     addrB          | connected to signal <memadr_30>     |          |
    |     doB            | connected to signal <hdmi_out1_core_initiator_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 22-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <tag_port_we>   | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<10:1>> |          |
    |     diA            | connected to signal <(tag_di_dirty,"00",comb_rhs_array_muxed48<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_edid_mem1>, combined with <Mram_edid_mem>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_6> <memadr_5>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videosoc_sram0_we> | high     |
    |     addrA          | connected to signal <videosoc_interface_adr> |          |
    |     diA            | connected to signal <videosoc_interface_dat_w> |          |
    |     doA            | connected to signal <videosoc_sram0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in0_edid_offset_counter> |          |
    |     doB            | connected to signal <hdmi_in0_edid_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_edid_mem_11>, combined with <Mram_edid_mem_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_6> <memadr_12>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videosoc_sram1_we> | high     |
    |     addrA          | connected to signal <videosoc_interface_adr> |          |
    |     diA            | connected to signal <videosoc_interface_dat_w> |          |
    |     doA            | connected to signal <videosoc_sram1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in1_edid_offset_counter> |          |
    |     doB            | connected to signal <hdmi_in1_edid_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 9-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_2>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <videosoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <videosoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <videosoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <videosoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<11:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49> |          |
    |     doA            | connected to signal <videosoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videosoc_uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <videosoc_uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",videosoc_interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <videosoc_uart_tx_fifo_consume> |          |
    |     doB            | connected to signal <videosoc_uart_tx_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <videosoc_rom_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in0_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(hdmi_in0_decoding0_output_de,hdmi_in0_decoding0_output_c,hdmi_in0_decoding0_output_d,hdmi_in0_decoding0_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <hdmi_in0_chansync_syncbuffer0_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_11> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in0_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(hdmi_in0_decoding1_output_de,hdmi_in0_decoding1_output_c,hdmi_in0_decoding1_output_d,hdmi_in0_decoding1_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <hdmi_in0_chansync_syncbuffer1_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_12> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in0_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(hdmi_in0_decoding2_output_de,hdmi_in0_decoding2_output_c,hdmi_in0_decoding2_output_d,hdmi_in0_decoding2_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <hdmi_in0_chansync_syncbuffer2_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_15> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in1_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(hdmi_in1_decoding0_output_de,hdmi_in1_decoding0_output_c,hdmi_in1_decoding0_output_d,hdmi_in1_decoding0_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <hdmi_in1_chansync_syncbuffer0_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_16> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in1_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(hdmi_in1_decoding1_output_de,hdmi_in1_decoding1_output_c,hdmi_in1_decoding1_output_d,hdmi_in1_decoding1_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <hdmi_in1_chansync_syncbuffer1_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_17> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in1_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(hdmi_in1_decoding2_output_de,hdmi_in1_decoding2_output_c,hdmi_in1_decoding2_output_d,hdmi_in1_decoding2_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <hdmi_in1_chansync_syncbuffer2_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videosoc_uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <videosoc_uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",videosoc_uart_phy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <videosoc_uart_rx_fifo_consume> |          |
    |     doB            | connected to signal <videosoc_uart_rx_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine0_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine0_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed12,comb_rhs_array_muxed13)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine0_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine0_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine1_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine1_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed15,comb_rhs_array_muxed16)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine1_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine1_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine2_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine2_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed18,comb_rhs_array_muxed19)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine2_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine2_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine3_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine3_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed21,comb_rhs_array_muxed22)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine3_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine3_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine4_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine4_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed24,comb_rhs_array_muxed25)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine4_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine4_syncfifo4_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine5_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine5_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed27,comb_rhs_array_muxed28)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine5_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine5_syncfifo5_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine6_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine6_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed30,comb_rhs_array_muxed31)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine6_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine6_syncfifo6_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine7_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine7_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed33,comb_rhs_array_muxed34)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine7_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine7_syncfifo7_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_in0_dma_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_in0_dma_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_in0_frame_fifo_asyncfifo_dout<64:1>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     addrB          | connected to signal <hdmi_in0_dma_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_in0_dma_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_19> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_in1_dma_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_in1_dma_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_in1_frame_fifo_asyncfifo_dout<64:1>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     addrB          | connected to signal <hdmi_in1_dma_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_in1_dma_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_22> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 6-bit                      |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <litedramportconverter0_cmd_buffer_wrport_we> | high     |
    |     addrA          | connected to signal <litedramportconverter0_cmd_buffer_produce> |          |
    |     diA            | connected to signal <("00",litedramportconverter0_cmd_buffer_sink_valid,litedramportconverter0_cmd_buffer_sink_valid,litedramportconverter0_cmd_buffer_sink_valid,litedramportconverter0_cmd_buffer_sink_valid)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 6-bit                      |          |
    |     addrB          | connected to signal <litedramportconverter0_cmd_buffer_consume> |          |
    |     doB            | connected to signal <litedramportconverter0_cmd_buffer_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_26> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out0_resetinserter_cb_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out0_resetinserter_cb_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out0_resetinserter_cb_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi_out0_resetinserter_cb_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out0_resetinserter_cb_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_27> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out0_resetinserter_cr_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out0_resetinserter_cr_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out0_resetinserter_cr_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi_out0_resetinserter_cr_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out0_resetinserter_cr_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_30> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 6-bit                      |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <litedramportconverter1_cmd_buffer_wrport_we> | high     |
    |     addrA          | connected to signal <litedramportconverter1_cmd_buffer_produce> |          |
    |     diA            | connected to signal <("00",litedramportconverter1_cmd_buffer_sink_valid,litedramportconverter1_cmd_buffer_sink_valid,litedramportconverter1_cmd_buffer_sink_valid,litedramportconverter1_cmd_buffer_sink_valid)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 6-bit                      |          |
    |     addrB          | connected to signal <litedramportconverter1_cmd_buffer_consume> |          |
    |     doB            | connected to signal <litedramportconverter1_cmd_buffer_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_34> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out1_resetinserter_cb_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out1_resetinserter_cb_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out1_resetinserter_cb_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi_out1_resetinserter_cb_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out1_resetinserter_cb_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_35> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out1_resetinserter_cr_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out1_resetinserter_cr_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out1_resetinserter_cr_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi_out1_resetinserter_cr_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out1_resetinserter_cr_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n13298 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n13297 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n13605 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n13606 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_3960_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4596_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_5048_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_5050_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_5047_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_5049_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_5461_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_5460_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_5463_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_5462_OUT by adding 1 register level(s).
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <videosoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <videosoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 51
 1024x22-bit single-port block RAM                     : 1
 1024x32-bit dual-port block RAM                       : 2
 1024x64-bit single-port block RAM                     : 1
 128x8-bit dual-port block RAM                         : 2
 16x10-bit dual-port distributed RAM                   : 2
 16x66-bit dual-port block RAM                         : 2
 16x66-bit dual-port distributed RAM                   : 2
 256x21-bit dual-port block RAM                        : 2
 2x162-bit dual-port distributed RAM                   : 2
 32x32-bit dual-port distributed RAM                   : 2
 4096x18-bit dual-port block RAM                       : 2
 4096x32-bit single-port block RAM                     : 1
 4x10-bit dual-port distributed RAM                    : 6
 4x10-bit single-port distributed Read Only RAM        : 2
 4x27-bit dual-port distributed RAM                    : 2
 4x6-bit dual-port distributed RAM                     : 2
 512x67-bit dual-port block RAM                        : 2
 8192x32-bit single-port block Read Only RAM           : 1
 8x21-bit dual-port distributed RAM                    : 6
 8x24-bit dual-port distributed RAM                    : 8
 9x8-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 6
 9x12-to-21-bit Mult with pre-adder                    : 4
 9x7-to-18-bit MAC                                     : 2
# Multipliers                                          : 11
 32x32-bit registered multiplier                       : 1
 9x5-bit registered multiplier                         : 4
 9x6-bit registered multiplier                         : 2
 9x8-bit registered multiplier                         : 4
# Adders/Subtractors                                   : 93
 10-bit adder                                          : 4
 11-bit adder                                          : 4
 12-bit adder                                          : 12
 2-bit adder                                           : 8
 25-bit adder                                          : 7
 26-bit adder                                          : 2
 26-bit subtractor                                     : 2
 3-bit adder                                           : 4
 30-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 3
 5-bit adder                                           : 4
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 12
 7-bit adder                                           : 2
 8-bit adder                                           : 1
 9-bit adder                                           : 4
 9-bit subtractor                                      : 10
# Adder Trees                                          : 24
 4-bit / 6-inputs adder tree                           : 18
 4-bit / 8-inputs adder tree                           : 6
# Counters                                             : 166
 1-bit up counter                                      : 2
 10-bit down counter                                   : 1
 10-bit up counter                                     : 4
 11-bit down counter                                   : 1
 11-bit up counter                                     : 4
 12-bit up counter                                     : 8
 13-bit updown counter                                 : 4
 2-bit up counter                                      : 28
 24-bit down counter                                   : 2
 24-bit up counter                                     : 10
 26-bit up counter                                     : 2
 3-bit down counter                                    : 8
 3-bit up counter                                      : 38
 3-bit updown counter                                  : 8
 32-bit up counter                                     : 3
 4-bit down counter                                    : 3
 4-bit up counter                                      : 11
 4-bit updown counter                                  : 8
 5-bit down counter                                    : 1
 5-bit up counter                                      : 4
 5-bit updown counter                                  : 4
 6-bit down counter                                    : 1
 7-bit up counter                                      : 3
 8-bit down counter                                    : 2
 8-bit updown counter                                  : 6
# Accumulators                                         : 6
 6-bit up accumulator                                  : 6
# Registers                                            : 6600
 Flip-Flops                                            : 6600
# Comparators                                          : 148
 1-bit comparator equal                                : 34
 1-bit comparator not equal                            : 2
 10-bit comparator equal                               : 2
 11-bit comparator greater                             : 5
 12-bit comparator equal                               : 12
 12-bit comparator greater                             : 20
 12-bit comparator not equal                           : 4
 13-bit comparator equal                               : 8
 2-bit comparator equal                                : 2
 21-bit comparator equal                               : 3
 26-bit comparator equal                               : 2
 3-bit comparator equal                                : 2
 3-bit comparator not equal                            : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 12
 4-bit comparator greater                              : 24
 5-bit comparator equal                                : 6
 5-bit comparator not equal                            : 2
 7-bit comparator greater                              : 2
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 2196
 1-bit 2-to-1 multiplexer                              : 1708
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 32-to-1 multiplexer                             : 8
 1-bit 4-to-1 multiplexer                              : 84
 1-bit 8-to-1 multiplexer                              : 15
 10-bit 2-to-1 multiplexer                             : 7
 13-bit 2-to-1 multiplexer                             : 9
 13-bit 8-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 6
 16-bit 4-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 20
 21-bit 2-to-1 multiplexer                             : 8
 21-bit 4-to-1 multiplexer                             : 8
 24-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 7
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 38
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 55
 5-bit 2-to-1 multiplexer                              : 13
 6-bit 2-to-1 multiplexer                              : 30
 64-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 152
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 47-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
# Logic shifters                                       : 7
 20-bit shifter logical right                          : 6
 64-bit shifter logical right                          : 1
# FSMs                                                 : 29
# Xors                                                 : 306
 1-bit xor2                                            : 288
 10-bit xor2                                           : 4
 2-bit xor2                                            : 6
 3-bit xor2                                            : 4
 5-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding2_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding0_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding0_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding1_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding0_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding1_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding1_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding1_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer2_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding2_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer2_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding2_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding0_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding0_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <videosoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adr_offset_r> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding0_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer1_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding1_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer1_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding1_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer1_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding1_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding2_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding2_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding2_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding0_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding0_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding1_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding1_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer2_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding2_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding1_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer2_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding2_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer2_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding2_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding0_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding0_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer2_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding2_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding0_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer1_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding1_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer1_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding1_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer1_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding1_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding2_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding2_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding2_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding0_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding0_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding0_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding0_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding1_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding1_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer2_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding2_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer2_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding2_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding0_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding0_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer2_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding2_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding0_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer1_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding1_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer1_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding1_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer1_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding1_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding2_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding2_output_raw_6> 
WARNING:Xst:1710 - FF/Latch <data_bus_error_seen> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_bus_error_exception_m> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bus_error_f> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_error_d> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_22> on signal <edid0_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_24> on signal <edid1_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <multiplexer_state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 0010  | 000000100
 0011  | 000001000
 0100  | 000010000
 0101  | 000100000
 0110  | 001000000
 0111  | 010000000
 1000  | 100000000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_21> on signal <litedramwishbonebridge_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
INFO:Xst:2146 - In block <top>, Counter <hdmi_in0_chansync_syncbuffer0_produce> <hdmi_in0_chansync_syncbuffer1_produce> <hdmi_in0_chansync_syncbuffer2_produce> are equivalent, XST will keep only <hdmi_in0_chansync_syncbuffer0_produce>.
INFO:Xst:2146 - In block <top>, Counter <hdmi_in1_chansync_syncbuffer0_produce> <hdmi_in1_chansync_syncbuffer1_produce> <hdmi_in1_chansync_syncbuffer2_produce> are equivalent, XST will keep only <hdmi_in1_chansync_syncbuffer0_produce>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_23> on signal <dma0_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_25> on signal <dma1_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <roundrobin1_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <roundrobin0_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <roundrobin4_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <roundrobin2_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <roundrobin3_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <roundrobin5_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <roundrobin6_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <roundrobin7_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_20> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <bankmachine4_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <bankmachine5_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <bankmachine6_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <bankmachine7_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <sdram_choose_req_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <sdram_choose_cmd_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_26> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_27> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_28> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding0_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding1_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding2_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding0_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding1_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding2_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_118> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_119> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2397> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23124> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23125> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23126> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23127> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23156> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23160> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23162> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3197> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31125> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31124> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31126> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31127> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31156> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31160> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31162> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1465> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1466> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1965> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1966> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_360> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_361> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_241> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_242> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_623> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_624> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_423> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_424> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_923> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_924> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_723> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_724> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_823> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_824> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_101> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_102> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_103> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_104> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_105> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_106> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_107> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_108> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1111> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1112> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1115> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1113> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1114> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1116> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1117> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1118> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1119> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_122> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_121> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_123> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_124> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_125> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_126> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_127> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1210> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1219> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1220> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_151> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_152> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_153> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_154> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_155> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_156> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1510> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_162> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_163> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_164> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_165> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_166> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_167> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_168> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_169> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1610> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1619> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1620> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_171> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_172> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_175> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_173> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_174> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_176> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_177> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_178> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_179> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1710> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1719> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1720> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_225> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_226> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_259> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2510> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_269> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2610> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_279> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2710> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_305> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_306> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_359> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3510> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_339> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3310> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_349> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3410> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2026> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2027> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2826> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2827> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_247> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3214> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memop_pc_w_2> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_3> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_4> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_5> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_6> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_7> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_8> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_9> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_10> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_11> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_12> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_13> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_14> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_15> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_16> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_17> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_18> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_19> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_20> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_21> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_22> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_23> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_24> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_25> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_26> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_27> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_28> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_29> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_30> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_31> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface6_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface6_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface6_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface6_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <hdmi_in0_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1019> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1519> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <litedramportcdc0_cmd_fifo_graycounter1_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc0_cmd_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <ddrphy_record3_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <ddrphy_record3_wrdata_mask_1> <ddrphy_record3_wrdata_mask_2> <ddrphy_record3_wrdata_mask_3> <ddrphy_record2_wrdata_mask_0> <ddrphy_record2_wrdata_mask_1> <ddrphy_record2_wrdata_mask_2> <ddrphy_record2_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <litedramportcdc1_cmd_fifo_graycounter3_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc1_cmd_fifo_graycounter3_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <litedramportcdc1_rdata_fifo_graycounter3_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_28_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_core_initiator_cdc_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_24_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_core_initiator_cdc_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_30_0> 
INFO:Xst:2261 - The FF/Latch <litedramportcdc0_rdata_fifo_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_22_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_core_initiator_cdc_graycounter1_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_core_initiator_cdc_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_core_initiator_cdc_graycounter0_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_core_initiator_cdc_graycounter0_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_core_initiator_cdc_graycounter1_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_core_initiator_cdc_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_core_initiator_cdc_graycounter0_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_core_initiator_cdc_graycounter0_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_driver_hdmi_phy_es1_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_driver_hdmi_phy_es1_n1q_m_0> 

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...
WARNING:Xst:1710 - FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
INFO:Xst:2399 - RAMs <Mram_storage_221>, <Mram_storage_222> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_221>, <Mram_storage_223> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_221>, <Mram_storage_224> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_301>, <Mram_storage_302> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_301>, <Mram_storage_303> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_301>, <Mram_storage_304> are equivalent, second RAM is removed
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_dfi_p0_wrdata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_dfi_p1_rddata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <hdmi_out0_resetinserter_y_fifo_produce_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_resetinserter_cr_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_10> <hdmi_in0_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_11> <hdmi_in0_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_12> <hdmi_in0_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_toggle_i> <hdmi_in0_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_done> <hdmi_in0_wer2_period_done> <hdmi_in0_chansync_syncbuffer0_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_13> <hdmi_in0_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_14> <hdmi_in0_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <clk> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <hdmi_in1_edid_samp_count_0> <sdram_bandwidth_counter_0> <hdmi_in0_edid_samp_count_0> <i1_1> <lm32_cpu/cc_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_20> <hdmi_in0_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_15> <hdmi_in0_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_16> <hdmi_in0_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_21> <hdmi_in0_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_17> <hdmi_in0_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_22> <hdmi_in0_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_18> <hdmi_in0_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_23> <hdmi_in0_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_19> <hdmi_in0_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_g_11> 
INFO:Xst:2261 - The FF/Latch <litedramportcdc0_rdata_fifo_graycounter1_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc0_rdata_fifo_graycounter1_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_0> <hdmi_in0_wer2_period_counter_0> <hdmi_in0_chansync_syncbuffer0_produce_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_1> <hdmi_in0_wer2_period_counter_1> <hdmi_in0_chansync_syncbuffer0_produce_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_11> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_2> <hdmi_in0_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_12> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_3> <hdmi_in0_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_13> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_4> <hdmi_in0_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_14> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_5> <hdmi_in0_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_15> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_6> <hdmi_in0_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_16> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_21> 
INFO:Xst:2261 - The FF/Latch <litedramportcdc1_cmd_fifo_graycounter2_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc1_cmd_fifo_graycounter2_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_7> <hdmi_in0_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_17> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_22> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_8> <hdmi_in0_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_18> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_23> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_9> <hdmi_in0_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_19> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_20> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_6> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_7> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_edid_samp_count_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <sdram_bandwidth_counter_1> <hdmi_in0_edid_samp_count_1> <lm32_cpu/cc_2> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_edid_samp_count_2> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <sdram_bandwidth_counter_2> <hdmi_in0_edid_samp_count_2> <lm32_cpu/cc_3> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_edid_samp_count_3> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <sdram_bandwidth_counter_3> <hdmi_in0_edid_samp_count_3> <lm32_cpu/cc_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_edid_samp_count_4> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <sdram_bandwidth_counter_4> <hdmi_in0_edid_samp_count_4> <lm32_cpu/cc_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_edid_samp_count_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_edid_samp_count_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_wer_counter_r_updated> <hdmi_in0_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <memadr_28_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc1_rdata_fifo_graycounter3_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_g_11> 
INFO:Xst:2261 - The FF/Latch <memadr_28_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc1_rdata_fifo_graycounter3_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <memadr_28_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc1_rdata_fifo_graycounter3_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_frame_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_frame_fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_resetinserter_parity_out> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_resetinserter_y_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_resetinserter_parity_in> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_resetinserter_y_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_resetinserter_y_fifo_produce_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_resetinserter_cr_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_resetinserter_y_fifo_consume_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out0_resetinserter_cb_fifo_consume_0> <hdmi_out0_resetinserter_cr_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_0> <hdmi_in1_wer2_period_counter_0> <hdmi_in1_chansync_syncbuffer0_produce_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_1> <hdmi_in1_wer2_period_counter_1> <hdmi_in1_chansync_syncbuffer0_produce_2> 
INFO:Xst:2261 - The FF/Latch <memadr_22_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc0_rdata_fifo_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_2> <hdmi_in1_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <memadr_22_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc0_rdata_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_3> <hdmi_in1_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <memadr_22_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc0_rdata_fifo_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_4> <hdmi_in1_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_5> <hdmi_in1_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_6> <hdmi_in1_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_7> <hdmi_in1_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_8> <hdmi_in1_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_9> <hdmi_in1_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_frame_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_frame_fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_frame_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_frame_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <litedramportcdc1_rdata_fifo_graycounter2_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc1_rdata_fifo_graycounter2_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <litedramportcdc0_cmd_fifo_graycounter0_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc0_cmd_fifo_graycounter0_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_done> <hdmi_in1_wer2_period_done> <hdmi_in1_chansync_syncbuffer0_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_edid_samp_carry> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <sdram_bandwidth_period> <hdmi_in0_edid_samp_carry> <i1_0> <lm32_cpu/cc_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_resetinserter_cb_fifo_consume_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_resetinserter_cr_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_resetinserter_cb_fifo_consume_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_resetinserter_cr_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_frame_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_frame_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_resetinserter_parity_in> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_resetinserter_y_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_10> <hdmi_in1_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <litedramportcdc1_rdata_fifo_graycounter3_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc1_rdata_fifo_graycounter3_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_11> <hdmi_in1_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_12> <hdmi_in1_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_13> <hdmi_in1_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_14> <hdmi_in1_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <litedramportcdc0_rdata_fifo_graycounter0_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <litedramportcdc0_rdata_fifo_graycounter0_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_15> <hdmi_in1_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_20> <hdmi_in1_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_16> <hdmi_in1_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_21> <hdmi_in1_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_17> <hdmi_in1_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_22> <hdmi_in1_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_18> <hdmi_in1_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_23> <hdmi_in1_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_19> <hdmi_in1_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_resetinserter_y_fifo_consume_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out1_resetinserter_cb_fifo_consume_0> <hdmi_out1_resetinserter_cr_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_resetinserter_parity_out> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_resetinserter_y_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_toggle_i> <hdmi_in1_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_wer_counter_r_updated> <hdmi_in1_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 
INFO:Xst:3203 - The FF/Latch <hdmi_in1_edid_samp_carry> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <sdram_count_0> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl66_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl79_regs0> <xilinxmultiregimpl92_regs0> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl16_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl29_regs0> <xilinxmultiregimpl42_regs0> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl16_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl29_regs1> <xilinxmultiregimpl42_regs1> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl66_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl79_regs1> <xilinxmultiregimpl92_regs1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_toggle_o_r> <hdmi_in0_wer2_toggle_o_r> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_toggle_o_r> <hdmi_in1_wer2_toggle_o_r> 
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 57.
Forward register balancing over carry chain Madd_n17050_cy<0>
Forward register balancing over carry chain Mcount_hdmi_out0_core_timinggenerator_hcounter_cy<0>
Forward register balancing over carry chain Mcount_hdmi_out1_core_timinggenerator_hcounter_cy<0>
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_driver_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_driver_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_driver_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_driver_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_driver_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_driver_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <memadr_2_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ddrphy_rddata_sr_4_BRB7> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) Mmux_videosoc_interface7_bank_bus_adr[4]_GND_1_o_wide_mux_6564_OUT1101_FRB videosoc_interface_adr_6 Mmux_videosoc_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_6511_OUT1321_FRB has(ve) been forward balanced into : _n262651_FRB.
	Register(s) _n262651_FRB _n262771_FRB _n262821_FRB _n26272<6>1_FRB has(ve) been forward balanced into : Mmux_GND_1_o_videosoc_interface0_bank_bus_adr[6]_mux_6492_OUT1101_FRB.
	Register(s) _n262771_FRB hdmi_in1_dma_slot_array_slot1_address_storage_full_24 has(ve) been forward balanced into : Mmux_GND_1_o_videosoc_interface1_bank_bus_adr[6]_mux_6502_OUT1715_FRB.
	Register(s) _n2628211_FRB videosoc_interface_adr_4 _n2628221_FRB has(ve) been forward balanced into : _n262821_FRB.
	Register(s) _n2628711_FRB videosoc_interface_adr_0 _n2628221_FRB has(ve) been forward balanced into : _n262871_FRB.
	Register(s) _n263001_FRB _n2628221_FRB _n2628711_FRB has(ve) been forward balanced into : Mmux_GND_1_o_videosoc_interface0_bank_bus_adr[6]_mux_6492_OUT1921_FRB.
	Register(s) _n263001_FRB videosoc_interface_adr_0 _n2628221_FRB _n2628711_FRB has(ve) been forward balanced into : Mmux_GND_1_o_videosoc_interface0_bank_bus_adr[6]_mux_6492_OUT1911_FRB.
	Register(s) _n2630411_FRB videosoc_interface_adr_0 videosoc_interface_adr_4 videosoc_interface_adr_1 has(ve) been forward balanced into : _n26309<6>1_FRB.
	Register(s) _n26326<6>11_FRB videosoc_interface_adr_0 _n2628221_FRB has(ve) been forward balanced into : _n26326<6>1_FRB.
	Register(s) videosoc_interface_adr_0 _n2628711_FRB _n2628221_FRB has(ve) been forward balanced into : _n262931_FRB.
	Register(s) videosoc_interface_adr_0 videosoc_interface_adr_1 videosoc_interface_adr_2 has(ve) been forward balanced into : Mmux_videosoc_interface7_bank_bus_adr[4]_GND_1_o_wide_mux_6564_OUT1101_FRB.
	Register(s) videosoc_interface_adr_1 videosoc_interface_adr_4 _n2630411_FRB has(ve) been forward balanced into : _n26272<6>1_FRB.
	Register(s) videosoc_interface_adr_1 videosoc_interface_adr_5 videosoc_interface_adr_6 has(ve) been forward balanced into : _n2628221_FRB.
	Register(s) videosoc_interface_adr_2 videosoc_interface_adr_0 videosoc_interface_adr_3 has(ve) been forward balanced into : _n2628211_FRB.
	Register(s) videosoc_interface_adr_2 videosoc_interface_adr_1 videosoc_interface_adr_0 has(ve) been forward balanced into : Mmux_videosoc_interface7_bank_bus_adr[4]_GND_1_o_wide_mux_6564_OUT1111_FRB.
	Register(s) videosoc_interface_adr_3 videosoc_interface_adr_2 videosoc_interface_adr_4 has(ve) been forward balanced into : _n2628711_FRB.
	Register(s) videosoc_interface_adr_3 videosoc_interface_adr_4 Mmux_videosoc_interface7_bank_bus_adr[4]_GND_1_o_wide_mux_6564_OUT1101_FRB has(ve) been forward balanced into : Mmux_videosoc_interface7_bank_bus_adr[4]_GND_1_o_wide_mux_6564_OUT311_FRB.
	Register(s) videosoc_interface_adr_3 videosoc_interface_adr_4 videosoc_interface_adr_5 has(ve) been forward balanced into : Mmux_videosoc_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_6511_OUT1321_FRB.
	Register(s) videosoc_interface_adr_3 videosoc_interface_adr_5 videosoc_interface_adr_4 videosoc_interface_adr_6 Mmux_videosoc_interface7_bank_bus_adr[4]_GND_1_o_wide_mux_6564_OUT1111_FRB has(ve) been forward balanced into : _n262771_FRB.
	Register(s) videosoc_interface_adr_4 _n2628211_FRB _n26314<6>11_FRB has(ve) been forward balanced into : _n26314<6>1_FRB.
	Register(s) videosoc_interface_adr_4 videosoc_interface_adr_1 videosoc_interface_adr_0 _n2630411_FRB has(ve) been forward balanced into : _n263041_FRB.
	Register(s) videosoc_interface_adr_4 videosoc_interface_adr_6 videosoc_interface_adr_5 videosoc_interface_adr_3 Mmux_videosoc_interface7_bank_bus_adr[4]_GND_1_o_wide_mux_6564_OUT1111_FRB has(ve) been forward balanced into : _n26320<6>1_FRB.
	Register(s) videosoc_interface_adr_6 Mmux_videosoc_interface7_bank_bus_adr[4]_GND_1_o_wide_mux_6564_OUT1101_FRB Mmux_videosoc_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_6511_OUT1321_FRB has(ve) been forward balanced into : _n26257<6>1_FRB.
	Register(s) videosoc_interface_adr_6 videosoc_interface_adr_3 videosoc_interface_adr_5 videosoc_interface_adr_2 has(ve) been forward balanced into : _n2630411_FRB.
	Register(s) videosoc_interface_adr_6 videosoc_interface_adr_5 Mmux_videosoc_interface7_bank_bus_adr[4]_GND_1_o_wide_mux_6564_OUT311_FRB has(ve) been forward balanced into : _n263001_FRB.
	Register(s) videosoc_interface_adr_6 videosoc_interface_adr_5 videosoc_interface_adr_1 has(ve) been forward balanced into : _n26314<6>11_FRB.
	Register(s) ddrphy_rddata_sr_1 has(ve) been backward balanced into : ddrphy_rddata_sr_1_BRB0 ddrphy_rddata_sr_1_BRB1 ddrphy_rddata_sr_1_BRB2 ddrphy_rddata_sr_1_BRB3 ddrphy_rddata_sr_1_BRB4 ddrphy_rddata_sr_1_BRB5.
	Register(s) ddrphy_rddata_sr_2 has(ve) been backward balanced into : ddrphy_rddata_sr_2_BRB0 ddrphy_rddata_sr_2_BRB1 ddrphy_rddata_sr_2_BRB2 ddrphy_rddata_sr_2_BRB3 ddrphy_rddata_sr_2_BRB4 ddrphy_rddata_sr_2_BRB6 ddrphy_rddata_sr_2_BRB7 ddrphy_rddata_sr_2_BRB8 ddrphy_rddata_sr_2_BRB9 ddrphy_rddata_sr_2_BRB10 ddrphy_rddata_sr_2_BRB11 ddrphy_rddata_sr_2_BRB12.
	Register(s) ddrphy_rddata_sr_3 has(ve) been backward balanced into : ddrphy_rddata_sr_3_BRB0 ddrphy_rddata_sr_3_BRB1 ddrphy_rddata_sr_3_BRB2 ddrphy_rddata_sr_3_BRB3 ddrphy_rddata_sr_3_BRB4 ddrphy_rddata_sr_3_BRB5 ddrphy_rddata_sr_3_BRB6 ddrphy_rddata_sr_3_BRB7 ddrphy_rddata_sr_3_BRB8 ddrphy_rddata_sr_3_BRB9 ddrphy_rddata_sr_3_BRB10 ddrphy_rddata_sr_3_BRB11 ddrphy_rddata_sr_3_BRB13 ddrphy_rddata_sr_3_BRB14 ddrphy_rddata_sr_3_BRB15 ddrphy_rddata_sr_3_BRB16 ddrphy_rddata_sr_3_BRB17 ddrphy_rddata_sr_3_BRB18 ddrphy_rddata_sr_3_BRB19 ddrphy_rddata_sr_3_BRB20 ddrphy_rddata_sr_3_BRB21 ddrphy_rddata_sr_3_BRB22 ddrphy_rddata_sr_3_BRB23 ddrphy_rddata_sr_3_BRB24 ddrphy_rddata_sr_3_BRB25 ddrphy_rddata_sr_3_BRB26 ddrphy_rddata_sr_3_BRB27 ddrphy_rddata_sr_3_BRB28 ddrphy_rddata_sr_3_BRB29 ddrphy_rddata_sr_3_BRB30 ddrphy_rddata_sr_3_BRB31 ddrphy_rddata_sr_3_BRB32.
	Register(s) ddrphy_rddata_sr_4 has(ve) been backward balanced into : ddrphy_rddata_sr_4_BRB0 ddrphy_rddata_sr_4_BRB1 ddrphy_rddata_sr_4_BRB2 ddrphy_rddata_sr_4_BRB3 ddrphy_rddata_sr_4_BRB4 ddrphy_rddata_sr_4_BRB5 ddrphy_rddata_sr_4_BRB6 ddrphy_rddata_sr_4_BRB7 ddrphy_rddata_sr_4_BRB8 ddrphy_rddata_sr_4_BRB9 ddrphy_rddata_sr_4_BRB10 ddrphy_rddata_sr_4_BRB11 ddrphy_rddata_sr_4_BRB13 ddrphy_rddata_sr_4_BRB14 ddrphy_rddata_sr_4_BRB15 ddrphy_rddata_sr_4_BRB16 ddrphy_rddata_sr_4_BRB17 ddrphy_rddata_sr_4_BRB18 ddrphy_rddata_sr_4_BRB19 ddrphy_rddata_sr_4_BRB20 ddrphy_rddata_sr_4_BRB21 ddrphy_rddata_sr_4_BRB22 ddrphy_rddata_sr_4_BRB23 ddrphy_rddata_sr_4_BRB24 ddrphy_rddata_sr_4_BRB25 ddrphy_rddata_sr_4_BRB26 ddrphy_rddata_sr_4_BRB27 ddrphy_rddata_sr_4_BRB28 ddrphy_rddata_sr_4_BRB29 ddrphy_rddata_sr_4_BRB30 ddrphy_rddata_sr_4_BRB31.
	Register(s) ddrphy_record0_cke has(ve) been backward balanced into : ddrphy_record0_cke_BRB0 ddrphy_record0_cke_BRB1.
	Register(s) ddrphy_record0_odt has(ve) been backward balanced into : ddrphy_record0_odt_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1.
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB0 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB1 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB2 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB3 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB5 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB6 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB7 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB11.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_1_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_2_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_3_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB1 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_10 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_10_BRB0 hdmi_in0_frame_rgb2ycbcr_y_10_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_5_BRB0 hdmi_in0_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_6_BRB0 hdmi_in0_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_7_BRB0 hdmi_in0_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_8_BRB0 hdmi_in0_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_9_BRB0 hdmi_in0_frame_rgb2ycbcr_y_9_BRB1.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1.
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB0 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB1 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB2 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB3 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB5 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB6 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB7 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB11.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_1_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_2_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_3_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB1 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_10 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_10_BRB0 hdmi_in1_frame_rgb2ycbcr_y_10_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_5_BRB0 hdmi_in1_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_6_BRB0 hdmi_in1_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_7_BRB0 hdmi_in1_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_8_BRB0 hdmi_in1_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_9_BRB0 hdmi_in1_frame_rgb2ycbcr_y_9_BRB1.
	Register(s) hdmi_out0_driver_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB0 hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB2 hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB3 hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) hdmi_out0_driver_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB0 hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB2 hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB3 hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) hdmi_out0_driver_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB0 hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB2 hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB3 hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) hdmi_out1_driver_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB0 hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB2 hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB3 hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) hdmi_out1_driver_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB0 hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB2 hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB3 hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) hdmi_out1_driver_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB0 hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB2 hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB3 hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_load_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_load_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_x has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_x_BRB0 lm32_cpu/w_result_sel_mul_x_BRB1 .
	Register(s) new_master_rdata_valid0 has(ve) been backward balanced into : new_master_rdata_valid0_BRB0 new_master_rdata_valid0_BRB1 new_master_rdata_valid0_BRB2 new_master_rdata_valid0_BRB3 new_master_rdata_valid0_BRB4 new_master_rdata_valid0_BRB5 new_master_rdata_valid0_BRB6 new_master_rdata_valid0_BRB7 new_master_rdata_valid0_BRB8 new_master_rdata_valid0_BRB9 new_master_rdata_valid0_BRB10 new_master_rdata_valid0_BRB11 new_master_rdata_valid0_BRB12 new_master_rdata_valid0_BRB13 new_master_rdata_valid0_BRB14 new_master_rdata_valid0_BRB15 new_master_rdata_valid0_BRB16 new_master_rdata_valid0_BRB17 new_master_rdata_valid0_BRB18 new_master_rdata_valid0_BRB19 new_master_rdata_valid0_BRB21 new_master_rdata_valid0_BRB22 new_master_rdata_valid0_BRB23 new_master_rdata_valid0_BRB24 new_master_rdata_valid0_BRB25 new_master_rdata_valid0_BRB26 new_master_rdata_valid0_BRB27 new_master_rdata_valid0_BRB28 new_master_rdata_valid0_BRB29 new_master_rdata_valid0_BRB30 new_master_rdata_valid0_BRB31
new_master_rdata_valid0_BRB32.
	Register(s) new_master_rdata_valid1 has(ve) been backward balanced into : new_master_rdata_valid1_BRB0 new_master_rdata_valid1_BRB1 new_master_rdata_valid1_BRB2 new_master_rdata_valid1_BRB3 new_master_rdata_valid1_BRB4 new_master_rdata_valid1_BRB5 new_master_rdata_valid1_BRB6 new_master_rdata_valid1_BRB7 new_master_rdata_valid1_BRB8 new_master_rdata_valid1_BRB9 new_master_rdata_valid1_BRB10 new_master_rdata_valid1_BRB11 new_master_rdata_valid1_BRB12 new_master_rdata_valid1_BRB13 new_master_rdata_valid1_BRB14 new_master_rdata_valid1_BRB15 new_master_rdata_valid1_BRB16 new_master_rdata_valid1_BRB17 new_master_rdata_valid1_BRB18 new_master_rdata_valid1_BRB19 new_master_rdata_valid1_BRB21 new_master_rdata_valid1_BRB22 new_master_rdata_valid1_BRB23 new_master_rdata_valid1_BRB24 new_master_rdata_valid1_BRB25 new_master_rdata_valid1_BRB26 new_master_rdata_valid1_BRB27 new_master_rdata_valid1_BRB28 new_master_rdata_valid1_BRB29 new_master_rdata_valid1_BRB30 new_master_rdata_valid1_BRB31
new_master_rdata_valid1_BRB32.
	Register(s) new_master_rdata_valid18 has(ve) been backward balanced into : new_master_rdata_valid18_BRB0 new_master_rdata_valid18_BRB1 new_master_rdata_valid18_BRB2 new_master_rdata_valid18_BRB3 new_master_rdata_valid18_BRB6 new_master_rdata_valid18_BRB8 new_master_rdata_valid18_BRB11 new_master_rdata_valid18_BRB13 .
	Register(s) new_master_rdata_valid19 has(ve) been backward balanced into : new_master_rdata_valid19_BRB0 new_master_rdata_valid19_BRB1 new_master_rdata_valid19_BRB2 new_master_rdata_valid19_BRB3 new_master_rdata_valid19_BRB6 new_master_rdata_valid19_BRB8 new_master_rdata_valid19_BRB11 new_master_rdata_valid19_BRB13 .
	Register(s) new_master_rdata_valid2 has(ve) been backward balanced into : new_master_rdata_valid2_BRB0 new_master_rdata_valid2_BRB1 new_master_rdata_valid2_BRB2 new_master_rdata_valid2_BRB3 new_master_rdata_valid2_BRB4 new_master_rdata_valid2_BRB5 new_master_rdata_valid2_BRB6 new_master_rdata_valid2_BRB7 new_master_rdata_valid2_BRB8 new_master_rdata_valid2_BRB9 new_master_rdata_valid2_BRB10 new_master_rdata_valid2_BRB11 new_master_rdata_valid2_BRB12 new_master_rdata_valid2_BRB13 new_master_rdata_valid2_BRB14 new_master_rdata_valid2_BRB15 new_master_rdata_valid2_BRB16 new_master_rdata_valid2_BRB17 new_master_rdata_valid2_BRB18 new_master_rdata_valid2_BRB19 new_master_rdata_valid2_BRB21 new_master_rdata_valid2_BRB22 new_master_rdata_valid2_BRB23 new_master_rdata_valid2_BRB24 new_master_rdata_valid2_BRB25 new_master_rdata_valid2_BRB26 new_master_rdata_valid2_BRB27 new_master_rdata_valid2_BRB28 new_master_rdata_valid2_BRB29 new_master_rdata_valid2_BRB30 new_master_rdata_valid2_BRB31
new_master_rdata_valid2_BRB32.
	Register(s) new_master_rdata_valid20 has(ve) been backward balanced into : new_master_rdata_valid20_BRB0 new_master_rdata_valid20_BRB1 new_master_rdata_valid20_BRB2 new_master_rdata_valid20_BRB3 new_master_rdata_valid20_BRB6 new_master_rdata_valid20_BRB8 new_master_rdata_valid20_BRB11 new_master_rdata_valid20_BRB13 .
	Register(s) new_master_rdata_valid21 has(ve) been backward balanced into : new_master_rdata_valid21_BRB0 new_master_rdata_valid21_BRB1 new_master_rdata_valid21_BRB2 new_master_rdata_valid21_BRB3 new_master_rdata_valid21_BRB6 new_master_rdata_valid21_BRB8 new_master_rdata_valid21_BRB11 new_master_rdata_valid21_BRB13 .
	Register(s) new_master_rdata_valid22 has(ve) been backward balanced into : new_master_rdata_valid22_BRB0 new_master_rdata_valid22_BRB1 new_master_rdata_valid22_BRB3 new_master_rdata_valid22_BRB5.
	Register(s) new_master_rdata_valid24 has(ve) been backward balanced into : new_master_rdata_valid24_BRB0 new_master_rdata_valid24_BRB1 new_master_rdata_valid24_BRB2 new_master_rdata_valid24_BRB3 new_master_rdata_valid24_BRB6 new_master_rdata_valid24_BRB8 new_master_rdata_valid24_BRB11 new_master_rdata_valid24_BRB13 .
	Register(s) new_master_rdata_valid25 has(ve) been backward balanced into : new_master_rdata_valid25_BRB0 new_master_rdata_valid25_BRB1 new_master_rdata_valid25_BRB2 new_master_rdata_valid25_BRB3 new_master_rdata_valid25_BRB6 new_master_rdata_valid25_BRB8 new_master_rdata_valid25_BRB11 new_master_rdata_valid25_BRB13 .
	Register(s) new_master_rdata_valid26 has(ve) been backward balanced into : new_master_rdata_valid26_BRB0 new_master_rdata_valid26_BRB1 new_master_rdata_valid26_BRB2 new_master_rdata_valid26_BRB3 new_master_rdata_valid26_BRB6 new_master_rdata_valid26_BRB8 new_master_rdata_valid26_BRB11 new_master_rdata_valid26_BRB13 .
	Register(s) new_master_rdata_valid27 has(ve) been backward balanced into : new_master_rdata_valid27_BRB0 new_master_rdata_valid27_BRB1 new_master_rdata_valid27_BRB2 new_master_rdata_valid27_BRB3 new_master_rdata_valid27_BRB6 new_master_rdata_valid27_BRB8 new_master_rdata_valid27_BRB11 new_master_rdata_valid27_BRB13 .
	Register(s) new_master_rdata_valid28 has(ve) been backward balanced into : new_master_rdata_valid28_BRB0 new_master_rdata_valid28_BRB1 new_master_rdata_valid28_BRB3 new_master_rdata_valid28_BRB5.
	Register(s) new_master_rdata_valid3 has(ve) been backward balanced into : new_master_rdata_valid3_BRB0 new_master_rdata_valid3_BRB1 new_master_rdata_valid3_BRB2 new_master_rdata_valid3_BRB3 new_master_rdata_valid3_BRB4 new_master_rdata_valid3_BRB6 new_master_rdata_valid3_BRB7 new_master_rdata_valid3_BRB8 new_master_rdata_valid3_BRB9 new_master_rdata_valid3_BRB10 new_master_rdata_valid3_BRB11 new_master_rdata_valid3_BRB12 new_master_rdata_valid3_BRB13 new_master_rdata_valid3_BRB14 new_master_rdata_valid3_BRB15 new_master_rdata_valid3_BRB16 new_master_rdata_valid3_BRB17 new_master_rdata_valid3_BRB18 new_master_rdata_valid3_BRB19 new_master_rdata_valid3_BRB20.
	Register(s) new_master_rdata_valid4 has(ve) been backward balanced into : new_master_rdata_valid4_BRB0 new_master_rdata_valid4_BRB1 new_master_rdata_valid4_BRB2 new_master_rdata_valid4_BRB3 new_master_rdata_valid4_BRB4 new_master_rdata_valid4_BRB5.
	Register(s) sdram_dfi_p0_rddata_en has(ve) been backward balanced into : sdram_dfi_p0_rddata_en_BRB0 sdram_dfi_p0_rddata_en_BRB1 sdram_dfi_p0_rddata_en_BRB2 sdram_dfi_p0_rddata_en_BRB3 sdram_dfi_p0_rddata_en_BRB5 sdram_dfi_p0_rddata_en_BRB6 sdram_dfi_p0_rddata_en_BRB7 sdram_dfi_p0_rddata_en_BRB8 sdram_dfi_p0_rddata_en_BRB9 sdram_dfi_p0_rddata_en_BRB10 sdram_dfi_p0_rddata_en_BRB11 sdram_dfi_p0_rddata_en_BRB12 sdram_dfi_p0_rddata_en_BRB13 sdram_dfi_p0_rddata_en_BRB14 sdram_dfi_p0_rddata_en_BRB15 sdram_dfi_p0_rddata_en_BRB16 sdram_dfi_p0_rddata_en_BRB17 sdram_dfi_p0_rddata_en_BRB18 sdram_dfi_p0_rddata_en_BRB19 sdram_dfi_p0_rddata_en_BRB20 sdram_dfi_p0_rddata_en_BRB21 sdram_dfi_p0_rddata_en_BRB22 sdram_dfi_p0_rddata_en_BRB23 sdram_dfi_p0_rddata_en_BRB24 sdram_dfi_p0_rddata_en_BRB25.
	Register(s) videosoc_interface0_bank_bus_dat_r_0 has(ve) been backward balanced into : videosoc_interface0_bank_bus_dat_r_0_BRB0 videosoc_interface0_bank_bus_dat_r_0_BRB1 videosoc_interface0_bank_bus_dat_r_0_BRB2 videosoc_interface0_bank_bus_dat_r_0_BRB3 videosoc_interface0_bank_bus_dat_r_0_BRB4 videosoc_interface0_bank_bus_dat_r_0_BRB5.
Unit <top> processed.

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <ddrphy_r_dfi_wrdata_en_1>.
	Found 8-bit shift register for signal <hdmi_out0_driver_hdmi_phy_es0_new_de2>.
	Found 8-bit shift register for signal <hdmi_out1_driver_hdmi_phy_es0_new_de2>.
	Found 11-bit shift register for signal <hdmi_in0_frame_chroma_downsampler_valid_n2>.
	Found 11-bit shift register for signal <hdmi_in1_frame_chroma_downsampler_valid_n2>.
	Found 2-bit shift register for signal <hdmi_out0_y_minus_yoffset_0>.
	Found 2-bit shift register for signal <hdmi_out0_y_minus_yoffset_1>.
	Found 2-bit shift register for signal <hdmi_out0_y_minus_yoffset_2>.
	Found 2-bit shift register for signal <hdmi_out0_y_minus_yoffset_3>.
	Found 2-bit shift register for signal <hdmi_out1_y_minus_yoffset_0>.
	Found 2-bit shift register for signal <hdmi_out1_y_minus_yoffset_1>.
	Found 2-bit shift register for signal <hdmi_out1_y_minus_yoffset_2>.
	Found 2-bit shift register for signal <hdmi_out1_y_minus_yoffset_3>.
	Found 9-bit shift register for signal <hdmi_out0_driver_hdmi_phy_es0_new_c2_0>.
	Found 9-bit shift register for signal <hdmi_out0_driver_hdmi_phy_es0_new_c2_1>.
	Found 9-bit shift register for signal <hdmi_out1_driver_hdmi_phy_es0_new_c2_0>.
	Found 9-bit shift register for signal <hdmi_out1_driver_hdmi_phy_es0_new_c2_1>.
	Found 10-bit shift register for signal <hdmi_in0_frame_next_de10>.
	Found 10-bit shift register for signal <hdmi_in1_frame_next_de10>.
	Found 10-bit shift register for signal <hdmi_in0_frame_next_vsync10>.
	Found 10-bit shift register for signal <hdmi_in1_frame_next_vsync10>.
	Found 2-bit shift register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3>.
	Found 2-bit shift register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB2>.
	Found 2-bit shift register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB2>.
	Found 2-bit shift register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB2>.
	Found 2-bit shift register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3>.
	Found 2-bit shift register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB2>.
	Found 2-bit shift register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB2>.
	Found 2-bit shift register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB2>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_1_BRB0>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_1_BRB1>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_1_BRB2>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_1_BRB3>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB7>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB7>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB6>.
	Found 2-bit shift register for signal <ddrphy_rddata_sr_2_BRB7>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB8>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB11>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB11>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB4>.
	Found 5-bit shift register for signal <new_master_rdata_valid4_BRB1>.
	Found 5-bit shift register for signal <new_master_rdata_valid4_BRB3>.
	Found 5-bit shift register for signal <new_master_rdata_valid22_BRB1>.
	Found 5-bit shift register for signal <new_master_rdata_valid22_BRB3>.
	Found 5-bit shift register for signal <new_master_rdata_valid28_BRB1>.
	Found 5-bit shift register for signal <new_master_rdata_valid28_BRB3>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB6>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB7>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB8>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB2>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB9>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB10>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_3_BRB5>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_3_BRB13>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_3_BRB14>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_3_BRB15>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_3_BRB16>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_3_BRB17>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_3_BRB9>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_3_BRB18>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_3_BRB19>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_3_BRB20>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_3_BRB21>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_3_BRB22>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_3_BRB10>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_3_BRB23>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_3_BRB24>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_3_BRB25>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_3_BRB26>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_3_BRB27>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_3_BRB11>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_3_BRB28>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_3_BRB29>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_3_BRB30>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_3_BRB31>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_3_BRB32>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB4>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB12>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB14>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB0>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB17>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB19>.
	Found 4-bit shift register for signal <new_master_rdata_valid21_BRB2>.
	Found 4-bit shift register for signal <new_master_rdata_valid21_BRB6>.
	Found 4-bit shift register for signal <new_master_rdata_valid21_BRB8>.
	Found 4-bit shift register for signal <new_master_rdata_valid21_BRB0>.
	Found 4-bit shift register for signal <new_master_rdata_valid21_BRB11>.
	Found 4-bit shift register for signal <new_master_rdata_valid21_BRB13>.
	Found 4-bit shift register for signal <new_master_rdata_valid27_BRB2>.
	Found 4-bit shift register for signal <new_master_rdata_valid27_BRB6>.
	Found 4-bit shift register for signal <new_master_rdata_valid27_BRB8>.
	Found 4-bit shift register for signal <new_master_rdata_valid27_BRB0>.
	Found 4-bit shift register for signal <new_master_rdata_valid27_BRB11>.
	Found 4-bit shift register for signal <new_master_rdata_valid27_BRB13>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB5>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB21>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB22>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB11>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB23>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB24>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB13>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB25>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB26>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB15>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB27>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB28>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB16>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB29>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB30>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB18>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB31>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB32>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 7312
 Flip-Flops                                            : 7312
# Shift Registers                                      : 117
 10-bit shift register                                 : 4
 11-bit shift register                                 : 2
 2-bit shift register                                  : 26
 3-bit shift register                                  : 45
 4-bit shift register                                  : 28
 5-bit shift register                                  : 6
 8-bit shift register                                  : 2
 9-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 11891
#      GND                         : 1
#      INV                         : 239
#      LUT1                        : 565
#      LUT2                        : 1076
#      LUT3                        : 1221
#      LUT4                        : 991
#      LUT5                        : 1716
#      LUT6                        : 3224
#      MULT_AND                    : 42
#      MUXCY                       : 1391
#      MUXF7                       : 88
#      VCC                         : 1
#      XORCY                       : 1336
# FlipFlops/Latches                : 7492
#      FD                          : 1256
#      FDE                         : 498
#      FDP                         : 14
#      FDPE                        : 2
#      FDR                         : 2124
#      FDRE                        : 3476
#      FDS                         : 27
#      FDSE                        : 88
#      ODDR2                       : 7
# RAMS                             : 890
#      RAM16X1D                    : 772
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 45
#      RAMB8BWER                   : 9
# Shift Registers                  : 117
#      SRLC16E                     : 117
# Clock Buffers                    : 13
#      BUFG                        : 13
# IO Buffers                       : 73
#      BUFIO2                      : 1
#      IBUF                        : 4
#      IBUFDS                      : 8
#      IBUFG                       : 1
#      IOBUF                       : 22
#      OBUF                        : 26
#      OBUFDS                      : 9
#      OBUFTDS                     : 2
# DCMs                             : 2
#      DCM_CLKGEN                  : 2
# DSPs                             : 19
#      DSP48A1                     : 19
# Others                           : 80
#      BUFPLL                      : 5
#      DNA_PORT                    : 1
#      IODELAY2                    : 12
#      ISERDES2                    : 28
#      OSERDES2                    : 30
#      PLL_ADV                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            7492  out of  54576    13%  
 Number of Slice LUTs:                10821  out of  27288    39%  
    Number used as Logic:              9032  out of  27288    33%  
    Number used as Memory:             1789  out of   6408    27%  
       Number used as RAM:             1672
       Number used as SRL:              117

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  14125
   Number with an unused Flip Flop:    6633  out of  14125    46%  
   Number with an unused LUT:          3304  out of  14125    23%  
   Number of fully used LUT-FF pairs:  4188  out of  14125    29%  
   Number of unique control sets:       356

IO Utilization: 
 Number of IOs:                          93
 Number of bonded IOBs:                  91  out of    218    41%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               50  out of    116    43%  
    Number using Block RAM only:         50
 Number of BUFG/BUFGCTRLs:               13  out of     16    81%  
 Number of DSP48A1s:                     19  out of     58    32%  
 Number of PLL_ADVs:                      4  out of      4   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------+------------------------+-------+
Clock Signal                                | Clock buffer(FF name)  | Load  |
--------------------------------------------+------------------------+-------+
clk100                                      | PLL_ADV:CLKOUT5        | 5158  |
clk100                                      | PLL_ADV:CLKOUT2        | 75    |
hdmi_in0_clk_p                              | PLL_ADV:CLKOUT1        | 137   |
hdmi_in0_clk_p                              | PLL_ADV:CLKOUT2        | 906   |
hdmi_in1_clk_p                              | PLL_ADV:CLKOUT1        | 137   |
hdmi_in1_clk_p                              | PLL_ADV:CLKOUT2        | 906   |
hdmi_out0_driver_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT2        | 1178  |
hdmi_out0_driver_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT1        | 30    |
base50_clk                                  | BUFG                   | 2     |
clk100                                      | PLL_ADV:CLKOUT1        | 2     |
clk100                                      | PLL_ADV:CLKOUT3        | 2     |
--------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 22.345ns (Maximum Frequency: 44.752MHz)
   Minimum input arrival time before clock: 3.135ns
   Maximum output required time after clock: 4.963ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 22.345ns (frequency: 44.752MHz)
  Total number of paths / destination ports: 1448020 / 16635
-------------------------------------------------------------------------
Delay:               3.724ns (Levels of Logic = 0)
  Source:            FDPE_3 (FF)
  Destination:       FDPE_7 (FF)
  Source Clock:      clk100 rising 0.8X
  Destination Clock: clk100 rising 0.7X

  Data Path: FDPE_3 to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q           3670   0.447   2.847  FDPE_3 (sys_rst)
     FDPE:PRE                  0.430          FDPE_7
    ----------------------------------------
    Total                      3.724ns (0.877ns logic, 2.847ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_out0_driver_clocking_clk_pix_unbuffered'
  Clock period: 8.370ns (frequency: 119.469MHz)
  Total number of paths / destination ports: 61924 / 2662
-------------------------------------------------------------------------
Delay:               8.370ns (Levels of Logic = 8)
  Source:            hdmi_out0_driver_hdmi_phy_es0_n1q_m_0 (FF)
  Destination:       hdmi_out0_driver_hdmi_phy_es0_cnt_5 (FF)
  Source Clock:      hdmi_out0_driver_clocking_clk_pix_unbuffered rising
  Destination Clock: hdmi_out0_driver_clocking_clk_pix_unbuffered rising

  Data Path: hdmi_out0_driver_hdmi_phy_es0_n1q_m_0 to hdmi_out0_driver_hdmi_phy_es0_cnt_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   1.227  hdmi_out0_driver_hdmi_phy_es0_n1q_m_0 (hdmi_out0_driver_hdmi_phy_es0_n1q_m_0)
     LUT6:I1->O            3   0.203   0.898  GND_1_o_GND_1_o_or_5123_OUT<0>2 (GND_1_o_GND_1_o_or_5123_OUT<0>2)
     LUT4:I0->O           20   0.203   1.321  GND_1_o_GND_1_o_or_5123_OUT<0>3 (GND_1_o_GND_1_o_or_5123_OUT<0>)
     LUT4:I1->O            3   0.205   0.995  Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5146_OUT_B_rs_lut<0> (Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5146_OUT_B_rs_lut<0>)
     LUT6:I1->O            2   0.203   0.617  Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5146_OUT_B_rs_cy<2>11 (Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5146_OUT_B_rs_cy<2>1)
     LUT3:I2->O            2   0.205   0.617  Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5146_OUT_B_rs_cy<2>12 (Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5146_OUT_B_rs_cy<2>)
     LUT6:I5->O            1   0.205   0.580  Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5146_OUT_B_rs_xor<5>11 (Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5146_OUT_rs_B<5>)
     LUT2:I1->O            0   0.205   0.000  Maccum_hdmi_out0_driver_hdmi_phy_es0_cnt_lut<5> (Maccum_hdmi_out0_driver_hdmi_phy_es0_cnt_lut<5>)
     XORCY:LI->O           1   0.136   0.000  Maccum_hdmi_out0_driver_hdmi_phy_es0_cnt_xor<5> (Result<5>17)
     FDR:D                     0.102          hdmi_out0_driver_hdmi_phy_es0_cnt_5
    ----------------------------------------
    Total                      8.370ns (2.114ns logic, 6.256ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_in0_clk_p'
  Clock period: 10.297ns (frequency: 97.111MHz)
  Total number of paths / destination ports: 12440 / 2568
-------------------------------------------------------------------------
Delay:               5.149ns (Levels of Logic = 4)
  Source:            hdmi_in0_s6datacapture1_lateness_4 (FF)
  Destination:       hdmi_in0_s6datacapture1_lateness_2 (FF)
  Source Clock:      hdmi_in0_clk_p rising 2.0X
  Destination Clock: hdmi_in0_clk_p rising 2.0X

  Data Path: hdmi_in0_s6datacapture1_lateness_4 to hdmi_in0_s6datacapture1_lateness_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.879  hdmi_in0_s6datacapture1_lateness_4 (hdmi_in0_s6datacapture1_lateness_4)
     LUT3:I0->O            1   0.205   0.580  hdmi_in0_s6datacapture1_too_late<7>_SW0 (N1079)
     LUT6:I5->O            2   0.205   0.721  hdmi_in0_s6datacapture1_too_late<7> (hdmi_in0_s6datacapture1_too_late)
     LUT2:I0->O            1   0.203   0.580  _n26065_inv_SW0 (N1521)
     LUT6:I5->O            8   0.205   0.802  _n26065_inv (_n26065_inv)
     FDRE:CE                   0.322          hdmi_in0_s6datacapture1_lateness_2
    ----------------------------------------
    Total                      5.149ns (1.587ns logic, 3.562ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_in1_clk_p'
  Clock period: 10.297ns (frequency: 97.111MHz)
  Total number of paths / destination ports: 12515 / 2568
-------------------------------------------------------------------------
Delay:               5.149ns (Levels of Logic = 4)
  Source:            hdmi_in1_s6datacapture0_lateness_4 (FF)
  Destination:       hdmi_in1_s6datacapture0_lateness_2 (FF)
  Source Clock:      hdmi_in1_clk_p rising 2.0X
  Destination Clock: hdmi_in1_clk_p rising 2.0X

  Data Path: hdmi_in1_s6datacapture0_lateness_4 to hdmi_in1_s6datacapture0_lateness_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.879  hdmi_in1_s6datacapture0_lateness_4 (hdmi_in1_s6datacapture0_lateness_4)
     LUT3:I0->O            1   0.205   0.580  hdmi_in1_s6datacapture0_too_late<7>_SW0 (N1083)
     LUT6:I5->O            2   0.205   0.721  hdmi_in1_s6datacapture0_too_late<7> (hdmi_in1_s6datacapture0_too_late)
     LUT2:I0->O            1   0.203   0.580  _n26081_inv_SW0 (N1525)
     LUT6:I5->O            8   0.205   0.802  _n26081_inv (_n26081_inv)
     FDRE:CE                   0.322          hdmi_in1_s6datacapture0_lateness_2
    ----------------------------------------
    Total                      5.149ns (1.587ns logic, 3.562ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_4 (FF)
  Destination:       FDPE_5 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_4 to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_4 (xilinxasyncresetsynchronizerimpl2_rst_meta)
     FDPE:D                    0.102          FDPE_5
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 338 / 338
-------------------------------------------------------------------------
Offset:              3.135ns (Levels of Logic = 3)
  Source:            spiflash4x_dq<1> (PAD)
  Destination:       videosoc_interface6_bank_bus_dat_r_0 (FF)
  Destination Clock: clk100 rising 0.8X

  Data Path: spiflash4x_dq<1> to videosoc_interface6_bank_bus_dat_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   1.222   0.721  spiflash4x_dq_1_IOBUF (N1657)
     LUT2:I0->O            1   0.203   0.684  Mmux_GND_1_o_videosoc_interface6_bank_bus_adr[1]_mux_6562_OUT1_SW0 (N1311)
     LUT6:I4->O            1   0.203   0.000  Mmux_GND_1_o_videosoc_interface6_bank_bus_adr[1]_mux_6562_OUT1 (GND_1_o_videosoc_interface6_bank_bus_adr[1]_mux_6562_OUT<0>)
     FDR:D                     0.102          videosoc_interface6_bank_bus_dat_r_0
    ----------------------------------------
    Total                      3.135ns (1.730ns logic, 1.405ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_in0_clk_p'
  Total number of paths / destination ports: 367 / 79
-------------------------------------------------------------------------
Offset:              2.431ns (Levels of Logic = 1)
  Source:            ISERDES2_18:VALID (PAD)
  Destination:       hdmi_in0_s6datacapture1_lateness_2 (FF)
  Destination Clock: hdmi_in0_clk_p rising 2.0X

  Data Path: ISERDES2_18:VALID to hdmi_in0_s6datacapture1_lateness_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDES2:VALID        10   0.000   1.104  ISERDES2_18 (hdmi_in0_s6datacapture1_pd_valid)
     LUT6:I2->O            8   0.203   0.802  _n26065_inv (_n26065_inv)
     FDRE:CE                   0.322          hdmi_in0_s6datacapture1_lateness_2
    ----------------------------------------
    Total                      2.431ns (0.525ns logic, 1.906ns route)
                                       (21.6% logic, 78.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_in1_clk_p'
  Total number of paths / destination ports: 367 / 79
-------------------------------------------------------------------------
Offset:              2.431ns (Levels of Logic = 1)
  Source:            ISERDES2_22:VALID (PAD)
  Destination:       hdmi_in1_s6datacapture0_lateness_2 (FF)
  Destination Clock: hdmi_in1_clk_p rising 2.0X

  Data Path: ISERDES2_22:VALID to hdmi_in1_s6datacapture0_lateness_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDES2:VALID        10   0.000   1.104  ISERDES2_22 (hdmi_in1_s6datacapture0_pd_valid)
     LUT6:I2->O            8   0.203   0.802  _n26081_inv (_n26081_inv)
     FDRE:CE                   0.322          hdmi_in1_s6datacapture0_lateness_2
    ----------------------------------------
    Total                      2.431ns (0.525ns logic, 1.906ns route)
                                       (21.6% logic, 78.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.933ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_5 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.684  crg_periph_dcm_clkgen (crg_dcm_base50_locked)
     LUT2:I0->O            2   0.203   0.616  xilinxasyncresetsynchronizerimpl21 (xilinxasyncresetsynchronizerimpl2)
     FDPE:PRE                  0.430          FDPE_5
    ----------------------------------------
    Total                      1.933ns (0.633ns logic, 1.300ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 232 / 189
-------------------------------------------------------------------------
Offset:              4.963ns (Levels of Logic = 2)
  Source:            bitbang_en_storage_full (FF)
  Destination:       spiflash4x_dq<3> (PAD)
  Source Clock:      clk100 rising 0.8X

  Data Path: bitbang_en_storage_full to spiflash4x_dq<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.447   1.058  bitbang_en_storage_full (bitbang_en_storage_full)
     LUT3:I0->O            4   0.205   0.683  oe_inv1 (oe_inv)
     IOBUF:T->IO               2.571          spiflash4x_dq_3_IOBUF (spiflash4x_dq<3>)
    ----------------------------------------
    Total                      4.963ns (3.223ns logic, 1.740ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_in0_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.231ns (Levels of Logic = 1)
  Source:            xilinxmultiregimpl10_regs1 (FF)
  Destination:       IODELAY2:CE (PAD)
  Source Clock:      hdmi_in0_clk_p rising 2.0X

  Data Path: xilinxmultiregimpl10_regs1 to IODELAY2:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.898  xilinxmultiregimpl10_regs1 (xilinxmultiregimpl10_regs1)
     LUT4:I0->O            4   0.203   0.683  hdmi_in0_s6datacapture0_delay_ce1 (hdmi_in0_s6datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2
    ----------------------------------------
    Total                      2.231ns (0.650ns logic, 1.581ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_in1_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.231ns (Levels of Logic = 1)
  Source:            xilinxmultiregimpl60_regs1 (FF)
  Destination:       IODELAY2_6:CE (PAD)
  Source Clock:      hdmi_in1_clk_p rising 2.0X

  Data Path: xilinxmultiregimpl60_regs1 to IODELAY2_6:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.898  xilinxmultiregimpl60_regs1 (xilinxmultiregimpl60_regs1)
     LUT4:I0->O            4   0.203   0.683  hdmi_in1_s6datacapture0_delay_ce1 (hdmi_in1_s6datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2_6
    ----------------------------------------
    Total                      2.231ns (0.650ns logic, 1.581ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_out0_driver_clocking_clk_pix_unbuffered'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.026ns (Levels of Logic = 0)
  Source:            hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4 (FF)
  Destination:       OSERDES2_18:D1 (PAD)
  Source Clock:      hdmi_out0_driver_clocking_clk_pix_unbuffered rising 2.0X

  Data Path: hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4 to OSERDES2_18:D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4 (hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4)
    OSERDES2:D1                0.000          OSERDES2_18
    ----------------------------------------
    Total                      1.026ns (0.447ns logic, 0.579ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 268 / 240
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (ddrphy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.546|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk100                                      |   15.899|         |    1.919|         |
hdmi_in0_clk_p                              |    2.418|         |         |         |
hdmi_in1_clk_p                              |    2.418|         |         |         |
hdmi_out0_driver_clocking_clk_pix_unbuffered|    7.026|         |         |         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_in0_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.232|         |         |         |
hdmi_in0_clk_p |    6.246|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_in1_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.232|         |         |         |
hdmi_in1_clk_p |    6.246|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_out0_driver_clocking_clk_pix_unbuffered
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk100                                      |    5.740|         |         |         |
hdmi_out0_driver_clocking_clk_pix_unbuffered|    8.370|         |         |         |
--------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 132.00 secs
Total CPU time to Xst completion: 130.95 secs
 
--> 


Total memory usage is 623992 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1131 (   0 filtered)
Number of infos    :  303 (   0 filtered)

