Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec 29 01:00:18 2022
| Host         : DESKTOP-SJTLRAL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     47          
TIMING-18  Warning           Missing input or output delay   4           
TIMING-20  Warning           Non-clocked latch               7           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (103)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (97)
5. checking no_input_delay (2)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (103)
--------------------------
 There are 47 register/latch pins with no clock driven by root clock pin: cgen/clk_reg_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: master/temp_data_reg_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: master/temp_data_reg_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: master/temp_data_reg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: master/temp_data_reg_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: master/temp_data_reg_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: master/temp_data_reg_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seg/anode_select_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seg/anode_select_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (97)
-------------------------------------------------
 There are 97 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.377        0.000                      0                   51        0.189        0.000                      0                   51        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.377        0.000                      0                   51        0.189        0.000                      0                   51        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 seg/anode_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/anode_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.932ns (23.061%)  route 3.109ns (76.939%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  seg/anode_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  seg/anode_timer_reg[0]/Q
                         net (fo=3, routed)           1.773     7.556    seg/anode_timer_reg_n_0_[0]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.150     7.706 f  seg/anode_timer[16]_i_2/O
                         net (fo=1, routed)           0.578     8.284    seg/anode_timer[16]_i_2_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I4_O)        0.326     8.610 r  seg/anode_timer[16]_i_1/O
                         net (fo=18, routed)          0.759     9.368    seg/anode_timer[16]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  seg/anode_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.604    15.027    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  seg/anode_timer_reg[10]/C
                         clock pessimism              0.278    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.524    14.745    seg/anode_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 seg/anode_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/anode_timer_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.932ns (23.061%)  route 3.109ns (76.939%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  seg/anode_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  seg/anode_timer_reg[0]/Q
                         net (fo=3, routed)           1.773     7.556    seg/anode_timer_reg_n_0_[0]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.150     7.706 f  seg/anode_timer[16]_i_2/O
                         net (fo=1, routed)           0.578     8.284    seg/anode_timer[16]_i_2_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I4_O)        0.326     8.610 r  seg/anode_timer[16]_i_1/O
                         net (fo=18, routed)          0.759     9.368    seg/anode_timer[16]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  seg/anode_timer_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.604    15.027    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  seg/anode_timer_reg[11]/C
                         clock pessimism              0.278    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.524    14.745    seg/anode_timer_reg[11]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 seg/anode_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/anode_timer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.932ns (23.061%)  route 3.109ns (76.939%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  seg/anode_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  seg/anode_timer_reg[0]/Q
                         net (fo=3, routed)           1.773     7.556    seg/anode_timer_reg_n_0_[0]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.150     7.706 f  seg/anode_timer[16]_i_2/O
                         net (fo=1, routed)           0.578     8.284    seg/anode_timer[16]_i_2_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I4_O)        0.326     8.610 r  seg/anode_timer[16]_i_1/O
                         net (fo=18, routed)          0.759     9.368    seg/anode_timer[16]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  seg/anode_timer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.604    15.027    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  seg/anode_timer_reg[12]/C
                         clock pessimism              0.278    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.524    14.745    seg/anode_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 seg/anode_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/anode_timer_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.932ns (23.061%)  route 3.109ns (76.939%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  seg/anode_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  seg/anode_timer_reg[0]/Q
                         net (fo=3, routed)           1.773     7.556    seg/anode_timer_reg_n_0_[0]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.150     7.706 f  seg/anode_timer[16]_i_2/O
                         net (fo=1, routed)           0.578     8.284    seg/anode_timer[16]_i_2_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I4_O)        0.326     8.610 r  seg/anode_timer[16]_i_1/O
                         net (fo=18, routed)          0.759     9.368    seg/anode_timer[16]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  seg/anode_timer_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.604    15.027    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  seg/anode_timer_reg[9]/C
                         clock pessimism              0.278    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.524    14.745    seg/anode_timer_reg[9]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 seg/anode_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/anode_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.932ns (23.995%)  route 2.952ns (76.005%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  seg/anode_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  seg/anode_timer_reg[0]/Q
                         net (fo=3, routed)           1.773     7.556    seg/anode_timer_reg_n_0_[0]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.150     7.706 f  seg/anode_timer[16]_i_2/O
                         net (fo=1, routed)           0.578     8.284    seg/anode_timer[16]_i_2_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I4_O)        0.326     8.610 r  seg/anode_timer[16]_i_1/O
                         net (fo=18, routed)          0.601     9.211    seg/anode_timer[16]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  seg/anode_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  seg/anode_timer_reg[1]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.524    14.741    seg/anode_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 seg/anode_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/anode_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.932ns (23.995%)  route 2.952ns (76.005%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  seg/anode_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  seg/anode_timer_reg[0]/Q
                         net (fo=3, routed)           1.773     7.556    seg/anode_timer_reg_n_0_[0]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.150     7.706 f  seg/anode_timer[16]_i_2/O
                         net (fo=1, routed)           0.578     8.284    seg/anode_timer[16]_i_2_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I4_O)        0.326     8.610 r  seg/anode_timer[16]_i_1/O
                         net (fo=18, routed)          0.601     9.211    seg/anode_timer[16]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  seg/anode_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  seg/anode_timer_reg[2]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.524    14.741    seg/anode_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 seg/anode_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/anode_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.932ns (23.995%)  route 2.952ns (76.005%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  seg/anode_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  seg/anode_timer_reg[0]/Q
                         net (fo=3, routed)           1.773     7.556    seg/anode_timer_reg_n_0_[0]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.150     7.706 f  seg/anode_timer[16]_i_2/O
                         net (fo=1, routed)           0.578     8.284    seg/anode_timer[16]_i_2_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I4_O)        0.326     8.610 r  seg/anode_timer[16]_i_1/O
                         net (fo=18, routed)          0.601     9.211    seg/anode_timer[16]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  seg/anode_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  seg/anode_timer_reg[3]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.524    14.741    seg/anode_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 seg/anode_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/anode_timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.932ns (23.995%)  route 2.952ns (76.005%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  seg/anode_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  seg/anode_timer_reg[0]/Q
                         net (fo=3, routed)           1.773     7.556    seg/anode_timer_reg_n_0_[0]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.150     7.706 f  seg/anode_timer[16]_i_2/O
                         net (fo=1, routed)           0.578     8.284    seg/anode_timer[16]_i_2_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I4_O)        0.326     8.610 r  seg/anode_timer[16]_i_1/O
                         net (fo=18, routed)          0.601     9.211    seg/anode_timer[16]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  seg/anode_timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  seg/anode_timer_reg[4]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.524    14.741    seg/anode_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.547ns  (required time - arrival time)
  Source:                 seg/anode_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/anode_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.056ns (23.876%)  route 3.367ns (76.124%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  seg/anode_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  seg/anode_timer_reg[0]/Q
                         net (fo=3, routed)           1.773     7.556    seg/anode_timer_reg_n_0_[0]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.150     7.706 f  seg/anode_timer[16]_i_2/O
                         net (fo=1, routed)           0.578     8.284    seg/anode_timer[16]_i_2_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I4_O)        0.326     8.610 r  seg/anode_timer[16]_i_1/O
                         net (fo=18, routed)          1.016     9.626    seg/anode_timer[16]_i_1_n_0
    SLICE_X3Y95          LUT2 (Prop_lut2_I0_O)        0.124     9.750 r  seg/anode_select[0]_i_1/O
                         net (fo=1, routed)           0.000     9.750    seg/anode_select[0]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  seg/anode_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.605    15.028    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  seg/anode_select_reg[0]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.029    15.296    seg/anode_select_reg[0]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                  5.547    

Slack (MET) :             5.567ns  (required time - arrival time)
  Source:                 seg/anode_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/anode_select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.082ns (24.321%)  route 3.367ns (75.679%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  seg/anode_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  seg/anode_timer_reg[0]/Q
                         net (fo=3, routed)           1.773     7.556    seg/anode_timer_reg_n_0_[0]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.150     7.706 f  seg/anode_timer[16]_i_2/O
                         net (fo=1, routed)           0.578     8.284    seg/anode_timer[16]_i_2_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I4_O)        0.326     8.610 r  seg/anode_timer[16]_i_1/O
                         net (fo=18, routed)          1.016     9.626    seg/anode_timer[16]_i_1_n_0
    SLICE_X3Y95          LUT3 (Prop_lut3_I1_O)        0.150     9.776 r  seg/anode_select[1]_i_1/O
                         net (fo=1, routed)           0.000     9.776    seg/anode_select[1]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  seg/anode_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.605    15.028    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  seg/anode_select_reg[1]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.075    15.342    seg/anode_select_reg[1]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                  5.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.161%)  route 0.120ns (38.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.565     1.484    cgen/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  cgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cgen/counter_reg[1]/Q
                         net (fo=9, routed)           0.120     1.745    cgen/counter[1]
    SLICE_X53Y97         LUT5 (Prop_lut5_I2_O)        0.048     1.793 r  cgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.793    cgen/data0[4]
    SLICE_X53Y97         FDRE                                         r  cgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.835     2.000    cgen/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y97         FDRE                                         r  cgen/counter_reg[4]/C
                         clock pessimism             -0.502     1.497    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.107     1.604    cgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgen/clk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.144%)  route 0.120ns (38.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.564     1.483    cgen/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  cgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  cgen/counter_reg[2]/Q
                         net (fo=8, routed)           0.120     1.744    cgen/counter[2]
    SLICE_X52Y96         LUT5 (Prop_lut5_I2_O)        0.048     1.792 r  cgen/clk_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.792    cgen/clk_reg_i_1__0_n_0
    SLICE_X52Y96         FDRE                                         r  cgen/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.834     1.999    cgen/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  cgen/clk_reg_reg/C
                         clock pessimism             -0.502     1.496    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.105     1.601    cgen/clk_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 cgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.565     1.484    cgen/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  cgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cgen/counter_reg[1]/Q
                         net (fo=9, routed)           0.120     1.745    cgen/counter[1]
    SLICE_X53Y97         LUT4 (Prop_lut4_I1_O)        0.045     1.790 r  cgen/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.790    cgen/data0[3]
    SLICE_X53Y97         FDRE                                         r  cgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.835     2.000    cgen/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y97         FDRE                                         r  cgen/counter_reg[3]/C
                         clock pessimism             -0.502     1.497    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.091     1.588    cgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 cgen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.227ns (70.198%)  route 0.096ns (29.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.565     1.484    cgen/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y97         FDRE                                         r  cgen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.128     1.612 r  cgen/counter_reg[4]/Q
                         net (fo=4, routed)           0.096     1.709    cgen/counter[4]
    SLICE_X53Y97         LUT6 (Prop_lut6_I0_O)        0.099     1.808 r  cgen/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.808    cgen/data0[6]
    SLICE_X53Y97         FDRE                                         r  cgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.835     2.000    cgen/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y97         FDRE                                         r  cgen/counter_reg[6]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.092     1.576    cgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 cgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.309%)  route 0.138ns (39.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.565     1.484    cgen/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y97         FDRE                                         r  cgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  cgen/counter_reg[0]/Q
                         net (fo=8, routed)           0.138     1.786    cgen/counter[0]
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.045     1.831 r  cgen/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgen/data0[2]
    SLICE_X53Y96         FDRE                                         r  cgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.834     1.999    cgen/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  cgen/counter_reg[2]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.091     1.590    cgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 cgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (58.981%)  route 0.145ns (41.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.565     1.484    cgen/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y97         FDRE                                         r  cgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  cgen/counter_reg[0]/Q
                         net (fo=8, routed)           0.145     1.794    cgen/counter[0]
    SLICE_X53Y97         LUT6 (Prop_lut6_I1_O)        0.045     1.839 r  cgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.839    cgen/data0[5]
    SLICE_X53Y97         FDRE                                         r  cgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.835     2.000    cgen/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y97         FDRE                                         r  cgen/counter_reg[5]/C
                         clock pessimism             -0.499     1.500    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.092     1.592    cgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 seg/anode_timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/anode_timer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  seg/anode_timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  seg/anode_timer_reg[11]/Q
                         net (fo=2, routed)           0.126     1.812    seg/anode_timer_reg_n_0_[11]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  seg/anode_timer0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.922    seg/data0[11]
    SLICE_X2Y91          FDRE                                         r  seg/anode_timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  seg/anode_timer_reg[11]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.134     1.656    seg/anode_timer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 seg/anode_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/anode_timer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.299ns (72.006%)  route 0.116ns (27.994%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  seg/anode_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  seg/anode_timer_reg[0]/Q
                         net (fo=3, routed)           0.116     1.780    seg/anode_timer_reg_n_0_[0]
    SLICE_X2Y89          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.938 r  seg/anode_timer0_carry/O[0]
                         net (fo=1, routed)           0.000     1.938    seg/data0[1]
    SLICE_X2Y89          FDRE                                         r  seg/anode_timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  seg/anode_timer_reg[1]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.134     1.671    seg/anode_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seg/anode_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/anode_timer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.602     1.521    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  seg/anode_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  seg/anode_timer_reg[3]/Q
                         net (fo=2, routed)           0.127     1.812    seg/anode_timer_reg_n_0_[3]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  seg/anode_timer0_carry/O[2]
                         net (fo=1, routed)           0.000     1.922    seg/data0[3]
    SLICE_X2Y89          FDRE                                         r  seg/anode_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  seg/anode_timer_reg[3]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.134     1.655    seg/anode_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seg/anode_timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/anode_timer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  seg/anode_timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  seg/anode_timer_reg[15]/Q
                         net (fo=2, routed)           0.127     1.813    seg/anode_timer_reg_n_0_[15]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.923 r  seg/anode_timer0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.923    seg/data0[15]
    SLICE_X2Y92          FDRE                                         r  seg/anode_timer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  seg/anode_timer_reg[15]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.134     1.656    seg/anode_timer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    cgen/clk_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y97    cgen/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    cgen/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    cgen/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y97    cgen/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y97    cgen/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y97    cgen/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y97    cgen/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    cgen/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    cgen/clk_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    cgen/clk_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    cgen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    cgen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    cgen/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    cgen/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    cgen/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    cgen/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97    cgen/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97    cgen/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    cgen/clk_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    cgen/clk_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    cgen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    cgen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    cgen/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    cgen/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    cgen/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    cgen/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97    cgen/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97    cgen/counter_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 master/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            TMP_SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.770ns  (logic 4.426ns (50.469%)  route 4.344ns (49.531%))
  Logic Levels:           3  (FDPE=1 LUT5=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDPE                         0.000     0.000 r  master/FSM_sequential_state_reg_reg[0]/C
    SLICE_X6Y91          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  master/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=33, routed)          1.494     2.012    master/state_reg__0[0]
    SLICE_X0Y92          LUT5 (Prop_lut5_I0_O)        0.152     2.164 f  master/TMP_SDA_IOBUF_inst_i_2/O
                         net (fo=1, routed)           2.850     5.014    TMP_SDA_IOBUF_inst/T
    C15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.756     8.770 r  TMP_SDA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.770    TMP_SDA
    C15                                                               r  TMP_SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/SEG_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.441ns  (logic 4.114ns (55.294%)  route 3.327ns (44.706%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          LDCE                         0.000     0.000 r  seg/SEG_reg[5]/G
    SLICE_X0Y95          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  seg/SEG_reg[5]/Q
                         net (fo=1, routed)           3.327     3.886    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.441 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.441    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/SEG_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.413ns  (logic 4.136ns (55.792%)  route 3.277ns (44.208%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          LDCE                         0.000     0.000 r  seg/SEG_reg[6]/G
    SLICE_X0Y95          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  seg/SEG_reg[6]/Q
                         net (fo=1, routed)           3.277     3.836    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.413 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.413    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/SEG_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.899ns  (logic 4.120ns (59.717%)  route 2.779ns (40.283%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          LDCE                         0.000     0.000 r  seg/SEG_reg[1]/G
    SLICE_X1Y95          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  seg/SEG_reg[1]/Q
                         net (fo=1, routed)           2.779     3.338    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     6.899 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.899    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/temp_data_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.887ns  (logic 4.147ns (60.217%)  route 2.740ns (39.783%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE                         0.000     0.000 r  master/temp_data_reg_reg[7]_lopt_replica/C
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  master/temp_data_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.740     3.159    lopt_7
    U16                  OBUF (Prop_obuf_I_O)         3.728     6.887 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.887    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/clk_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            TMP_SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.852ns  (logic 3.997ns (58.336%)  route 2.855ns (41.664%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE                         0.000     0.000 r  master/clk_reg_reg/C
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  master/clk_reg_reg/Q
                         net (fo=2, routed)           2.855     3.311    TMP_SCL_OBUF
    C14                  OBUF (Prop_obuf_I_O)         3.541     6.852 r  TMP_SCL_OBUF_inst/O
                         net (fo=0)                   0.000     6.852    TMP_SCL
    C14                                                               r  TMP_SCL (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/temp_data_reg_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.585ns  (logic 4.008ns (60.859%)  route 2.578ns (39.141%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  master/temp_data_reg_reg[5]_lopt_replica/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  master/temp_data_reg_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.578     3.034    lopt_5
    V17                  OBUF (Prop_obuf_I_O)         3.552     6.585 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.585    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/SEG_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.459ns  (logic 4.093ns (63.366%)  route 2.366ns (36.634%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          LDCE                         0.000     0.000 r  seg/SEG_reg[2]/G
    SLICE_X0Y95          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  seg/SEG_reg[2]/Q
                         net (fo=1, routed)           2.366     2.925    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     6.459 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.459    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/SEG_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.442ns  (logic 4.175ns (64.818%)  route 2.266ns (35.182%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          LDCE                         0.000     0.000 r  seg/SEG_reg[3]/G
    SLICE_X2Y97          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  seg/SEG_reg[3]/Q
                         net (fo=1, routed)           2.266     2.891    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     6.442 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.442    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/temp_data_reg_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.373ns  (logic 4.011ns (62.934%)  route 2.362ns (37.066%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  master/temp_data_reg_reg[6]_lopt_replica/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  master/temp_data_reg_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           2.362     2.818    lopt_6
    U17                  OBUF (Prop_obuf_I_O)         3.555     6.373 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.373    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 master/tMSB_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/temp_data_reg_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.988%)  route 0.125ns (47.012%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  master/tMSB_reg[2]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/tMSB_reg[2]/Q
                         net (fo=3, routed)           0.125     0.266    master/p_0_in_0[3]
    SLICE_X1Y93          FDRE                                         r  master/temp_data_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/tMSB_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/temp_data_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.548%)  route 0.121ns (42.452%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE                         0.000     0.000 r  master/tMSB_reg[6]/C
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  master/tMSB_reg[6]/Q
                         net (fo=3, routed)           0.121     0.285    master/p_0_in_0[7]
    SLICE_X1Y93          FDRE                                         r  master/temp_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/tMSB_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/temp_data_reg_reg[7]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.548%)  route 0.121ns (42.452%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE                         0.000     0.000 r  master/tMSB_reg[6]/C
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  master/tMSB_reg[6]/Q
                         net (fo=3, routed)           0.121     0.285    master/p_0_in_0[7]
    SLICE_X1Y93          FDRE                                         r  master/temp_data_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/tMSB_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/temp_data_reg_reg[5]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  master/tMSB_reg[4]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/tMSB_reg[4]/Q
                         net (fo=3, routed)           0.145     0.286    master/p_0_in_0[5]
    SLICE_X0Y90          FDRE                                         r  master/temp_data_reg_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/tMSB_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/temp_data_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.164ns (57.234%)  route 0.123ns (42.766%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE                         0.000     0.000 r  master/tMSB_reg[5]/C
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  master/tMSB_reg[5]/Q
                         net (fo=3, routed)           0.123     0.287    master/p_0_in_0[6]
    SLICE_X1Y93          FDRE                                         r  master/temp_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/tMSB_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/temp_data_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.843%)  route 0.181ns (56.157%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  master/tMSB_reg[3]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/tMSB_reg[3]/Q
                         net (fo=3, routed)           0.181     0.322    master/p_0_in_0[4]
    SLICE_X2Y95          FDRE                                         r  master/temp_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/tMSB_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/temp_data_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.141ns (39.560%)  route 0.215ns (60.440%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  master/tMSB_reg[2]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/tMSB_reg[2]/Q
                         net (fo=3, routed)           0.215     0.356    master/p_0_in_0[3]
    SLICE_X1Y93          FDRE                                         r  master/temp_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/tLSB_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/tLSB_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  master/tLSB_reg[7]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/tLSB_reg[7]/Q
                         net (fo=3, routed)           0.170     0.311    master/p_0_in_0[0]
    SLICE_X1Y91          LUT5 (Prop_lut5_I4_O)        0.045     0.356 r  master/tLSB[7]_i_1/O
                         net (fo=1, routed)           0.000     0.356    master/tLSB[7]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  master/tLSB_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            master/FSM_sequential_state_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE                         0.000     0.000 r  master/FSM_sequential_state_reg_reg[1]/C
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  master/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=30, routed)          0.179     0.320    master/state_reg__0[1]
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.042     0.362 r  master/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.362    master/state_reg__1[2]
    SLICE_X3Y90          FDCE                                         r  master/FSM_sequential_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            master/FSM_sequential_state_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE                         0.000     0.000 r  master/FSM_sequential_state_reg_reg[1]/C
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  master/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=30, routed)          0.179     0.320    master/state_reg__0[1]
    SLICE_X3Y90          LUT5 (Prop_lut5_I4_O)        0.045     0.365 r  master/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.365    master/state_reg__1[1]
    SLICE_X3Y90          FDCE                                         r  master/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.664ns  (logic 4.522ns (52.200%)  route 4.141ns (47.800%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.725     5.328    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  seg/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419     5.747 f  seg/anode_select_reg[1]/Q
                         net (fo=13, routed)          0.870     6.617    seg/p_0_in[1]
    SLICE_X0Y95          LUT2 (Prop_lut2_I1_O)        0.327     6.944 r  seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.271    10.215    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776    13.991 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.991    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.680ns  (logic 4.500ns (58.595%)  route 3.180ns (41.405%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.725     5.328    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  seg/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419     5.747 f  seg/anode_select_reg[1]/Q
                         net (fo=13, routed)          1.051     6.797    seg/p_0_in[1]
    SLICE_X0Y97          LUT2 (Prop_lut2_I1_O)        0.327     7.124 r  seg/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.129     9.254    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754    13.008 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.008    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.252ns  (logic 4.487ns (61.870%)  route 2.765ns (38.130%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.725     5.328    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  seg/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  seg/anode_select_reg[1]/Q
                         net (fo=13, routed)          0.900     6.647    seg/p_0_in[1]
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.329     6.976 r  seg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.865     8.841    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.739    12.579 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.579    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.169ns  (logic 4.254ns (59.333%)  route 2.915ns (40.667%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.725     5.328    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  seg/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  seg/anode_select_reg[1]/Q
                         net (fo=13, routed)          1.051     6.797    seg/p_0_in[1]
    SLICE_X0Y97          LUT2 (Prop_lut2_I1_O)        0.299     7.096 r  seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.865     8.961    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    12.497 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.497    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/SEG_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.345ns  (logic 0.580ns (24.731%)  route 1.765ns (75.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.725     5.328    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  seg/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  seg/anode_select_reg[0]/Q
                         net (fo=14, routed)          1.230     7.014    master/p_0_in[0]
    SLICE_X3Y96          LUT6 (Prop_lut6_I3_O)        0.124     7.138 r  master/SEG_reg[6]_i_1/O
                         net (fo=1, routed)           0.535     7.673    seg/D[6]
    SLICE_X0Y95          LDCE                                         r  seg/SEG_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/SEG_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.083ns  (logic 0.718ns (34.475%)  route 1.365ns (65.525%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.725     5.328    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  seg/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  seg/anode_select_reg[1]/Q
                         net (fo=13, routed)          0.900     6.647    master/p_0_in[1]
    SLICE_X3Y97          LUT5 (Prop_lut5_I3_O)        0.299     6.946 r  master/SEG_reg[2]_i_1/O
                         net (fo=1, routed)           0.464     7.410    seg/D[2]
    SLICE_X0Y95          LDCE                                         r  seg/SEG_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/SEG_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.024ns  (logic 0.718ns (35.470%)  route 1.306ns (64.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.725     5.328    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  seg/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  seg/anode_select_reg[1]/Q
                         net (fo=13, routed)          0.902     6.649    master/p_0_in[1]
    SLICE_X3Y97          LUT6 (Prop_lut6_I4_O)        0.299     6.948 r  master/SEG_reg[3]_i_1/O
                         net (fo=1, routed)           0.404     7.352    seg/D[3]
    SLICE_X2Y97          LDCE                                         r  seg/SEG_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/SEG_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.996ns  (logic 0.718ns (35.972%)  route 1.278ns (64.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.725     5.328    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  seg/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  seg/anode_select_reg[1]/Q
                         net (fo=13, routed)          0.494     6.240    master/p_0_in[1]
    SLICE_X3Y95          LUT6 (Prop_lut6_I5_O)        0.299     6.539 r  master/SEG_reg[1]_i_1/O
                         net (fo=1, routed)           0.784     7.324    seg/D[1]
    SLICE_X1Y95          LDCE                                         r  seg/SEG_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/SEG_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.974ns  (logic 0.718ns (36.365%)  route 1.256ns (63.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.725     5.328    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  seg/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  seg/anode_select_reg[1]/Q
                         net (fo=13, routed)          0.919     6.666    master/p_0_in[1]
    SLICE_X2Y96          LUT6 (Prop_lut6_I4_O)        0.299     6.965 r  master/SEG_reg[5]_i_1/O
                         net (fo=1, routed)           0.337     7.302    seg/D[5]
    SLICE_X0Y95          LDCE                                         r  seg/SEG_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/SEG_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.761ns  (logic 0.580ns (32.930%)  route 1.181ns (67.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.725     5.328    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  seg/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  seg/anode_select_reg[0]/Q
                         net (fo=14, routed)          0.853     6.636    master/p_0_in[0]
    SLICE_X3Y95          LUT6 (Prop_lut6_I5_O)        0.124     6.760 r  master/SEG_reg[0]_i_1/O
                         net (fo=1, routed)           0.329     7.089    seg/D[0]
    SLICE_X0Y95          LDCE                                         r  seg/SEG_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/SEG_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.227ns (51.320%)  route 0.215ns (48.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.604     1.523    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  seg/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.128     1.651 f  seg/anode_select_reg[1]/Q
                         net (fo=13, routed)          0.215     1.867    master/p_0_in[1]
    SLICE_X2Y97          LUT5 (Prop_lut5_I4_O)        0.099     1.966 r  master/SEG_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.966    seg/D[4]
    SLICE_X2Y97          LDCE                                         r  seg/SEG_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/SEG_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.227ns (50.874%)  route 0.219ns (49.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.604     1.523    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  seg/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.128     1.651 r  seg/anode_select_reg[1]/Q
                         net (fo=13, routed)          0.114     1.765    master/p_0_in[1]
    SLICE_X3Y95          LUT6 (Prop_lut6_I4_O)        0.099     1.864 r  master/SEG_reg[0]_i_1/O
                         net (fo=1, routed)           0.106     1.970    seg/D[0]
    SLICE_X0Y95          LDCE                                         r  seg/SEG_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/SEG_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.590ns  (logic 0.186ns (31.534%)  route 0.404ns (68.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.604     1.523    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  seg/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  seg/anode_select_reg[0]/Q
                         net (fo=14, routed)          0.270     1.934    master/p_0_in[0]
    SLICE_X3Y97          LUT6 (Prop_lut6_I5_O)        0.045     1.979 r  master/SEG_reg[3]_i_1/O
                         net (fo=1, routed)           0.134     2.113    seg/D[3]
    SLICE_X2Y97          LDCE                                         r  seg/SEG_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/SEG_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.615ns  (logic 0.186ns (30.231%)  route 0.429ns (69.769%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.604     1.523    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  seg/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  seg/anode_select_reg[0]/Q
                         net (fo=14, routed)          0.270     1.934    master/p_0_in[0]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.045     1.979 r  master/SEG_reg[2]_i_1/O
                         net (fo=1, routed)           0.159     2.139    seg/D[2]
    SLICE_X0Y95          LDCE                                         r  seg/SEG_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/SEG_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.666ns  (logic 0.186ns (27.910%)  route 0.480ns (72.090%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.604     1.523    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  seg/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  seg/anode_select_reg[0]/Q
                         net (fo=14, routed)          0.381     2.046    master/p_0_in[0]
    SLICE_X2Y96          LUT6 (Prop_lut6_I5_O)        0.045     2.091 r  master/SEG_reg[5]_i_1/O
                         net (fo=1, routed)           0.099     2.190    seg/D[5]
    SLICE_X0Y95          LDCE                                         r  seg/SEG_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/SEG_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.227ns (31.939%)  route 0.484ns (68.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.604     1.523    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  seg/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.128     1.651 r  seg/anode_select_reg[1]/Q
                         net (fo=13, routed)          0.308     1.960    master/p_0_in[1]
    SLICE_X3Y96          LUT6 (Prop_lut6_I5_O)        0.099     2.059 r  master/SEG_reg[6]_i_1/O
                         net (fo=1, routed)           0.175     2.234    seg/D[6]
    SLICE_X0Y95          LDCE                                         r  seg/SEG_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/SEG_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.746ns  (logic 0.186ns (24.930%)  route 0.560ns (75.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.604     1.523    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  seg/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  seg/anode_select_reg[0]/Q
                         net (fo=14, routed)          0.181     1.845    master/p_0_in[0]
    SLICE_X3Y95          LUT6 (Prop_lut6_I3_O)        0.045     1.890 r  master/SEG_reg[1]_i_1/O
                         net (fo=1, routed)           0.379     2.269    seg/D[1]
    SLICE_X1Y95          LDCE                                         r  seg/SEG_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.132ns  (logic 1.422ns (66.715%)  route 0.710ns (33.285%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.604     1.523    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  seg/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  seg/anode_select_reg[0]/Q
                         net (fo=14, routed)          0.307     1.971    seg/p_0_in[0]
    SLICE_X0Y97          LUT2 (Prop_lut2_I0_O)        0.045     2.016 r  seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.403     2.419    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.655 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.655    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.179ns  (logic 1.493ns (68.535%)  route 0.686ns (31.465%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.604     1.523    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  seg/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  seg/anode_select_reg[0]/Q
                         net (fo=14, routed)          0.270     1.934    seg/p_0_in[0]
    SLICE_X3Y97          LUT2 (Prop_lut2_I1_O)        0.051     1.985 r  seg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.416     2.401    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.301     3.702 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.702    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.337ns  (logic 1.502ns (64.260%)  route 0.835ns (35.740%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.604     1.523    seg/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  seg/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  seg/anode_select_reg[0]/Q
                         net (fo=14, routed)          0.307     1.971    seg/p_0_in[0]
    SLICE_X0Y97          LUT2 (Prop_lut2_I0_O)        0.046     2.017 r  seg/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.528     2.546    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.315     3.860 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.860    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





