#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jan 24 14:56:49 2026
# Process ID: 45796
# Current directory: C:/Users/juanp/Downloads/engigmaV2/engigmaV2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25748 C:\Users\juanp\Downloads\engigmaV2\engigmaV2\engigmaV2.xpr
# Log file: C:/Users/juanp/Downloads/engigmaV2/engigmaV2/vivado.log
# Journal file: C:/Users/juanp/Downloads/engigmaV2/engigmaV2\vivado.jou
# Running On: BOOK-3-360-JPG, OS: Windows, CPU Frequency: 2189 MHz, CPU Physical cores: 12, Host memory: 16854 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from '/home/omar/UNI/2do/TC/VIVADO/engigmaV2' since last save.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/.Xilinx/Vivado/2023.1/xhub/board_store/xilinx_board_store', nor could it be found using path 'C:/home/omar/.Xilinx/Vivado/2023.1/xhub/board_store/xilinx_board_store'.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1496.965 ; gain = 410.652
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO est  desactivado.
ECHO est  desactivado.

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO est  desactivado.
ECHO est  desactivado.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-17:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2026 Advanced Micro Devices, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO est  desactivado.
ECHO est  desactivado.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-17:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2026 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B3182FA
set_property PROGRAM.FILE {C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.runs/impl_1/sintesis_enigma.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.runs/impl_1/sintesis_enigma.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: sintesis_enigma
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2378.176 ; gain = 401.832
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sintesis_enigma' [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/sintesis_enigma.vhd:19]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/imports/Descargas/debouncer.vhd:5' bound to instance 'inst_debouncer' of component 'debouncer' [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/sintesis_enigma.vhd:102]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/imports/Descargas/debouncer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (0#1) [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/imports/Descargas/debouncer.vhd:16]
INFO: [Synth 8-3491] module 'unidad_control' declared at 'C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/unidad_control.vhd:5' bound to instance 'inst_UC' of component 'unidad_control' [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/sintesis_enigma.vhd:112]
INFO: [Synth 8-638] synthesizing module 'unidad_control' [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/unidad_control.vhd:23]
WARNING: [Synth 8-614] signal 'salida_rotor1' is read in the process but is not in the sensitivity list [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/unidad_control.vhd:53]
WARNING: [Synth 8-614] signal 'modo_descifrar' is read in the process but is not in the sensitivity list [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/unidad_control.vhd:99]
WARNING: [Synth 8-614] signal 'seleccion_rotor' is read in the process but is not in the sensitivity list [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/unidad_control.vhd:99]
WARNING: [Synth 8-614] signal 'controlMuxIndice' is read in the process but is not in the sensitivity list [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/unidad_control.vhd:99]
WARNING: [Synth 8-614] signal 'controlMuxNvuelta' is read in the process but is not in the sensitivity list [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/unidad_control.vhd:99]
WARNING: [Synth 8-614] signal 'controlMuxA' is read in the process but is not in the sensitivity list [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/unidad_control.vhd:99]
WARNING: [Synth 8-614] signal 'controlMuxB' is read in the process but is not in the sensitivity list [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/unidad_control.vhd:99]
WARNING: [Synth 8-614] signal 'controlMuxROM' is read in the process but is not in the sensitivity list [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/unidad_control.vhd:99]
WARNING: [Synth 8-614] signal 'controlMuxROMi' is read in the process but is not in the sensitivity list [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/unidad_control.vhd:99]
WARNING: [Synth 8-614] signal 'controlMuxLSalida' is read in the process but is not in the sensitivity list [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/unidad_control.vhd:99]
WARNING: [Synth 8-614] signal 'controlMuxDig0' is read in the process but is not in the sensitivity list [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/unidad_control.vhd:99]
WARNING: [Synth 8-614] signal 'controlMuxDig1' is read in the process but is not in the sensitivity list [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/unidad_control.vhd:99]
WARNING: [Synth 8-614] signal 'opSumRest' is read in the process but is not in the sensitivity list [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/unidad_control.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'unidad_control' (0#1) [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/unidad_control.vhd:23]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/datapath.vhd:5' bound to instance 'inst_Datapath' of component 'datapath' [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/sintesis_enigma.vhd:125]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/datapath.vhd:22]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mux' declared at 'C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/mux.vhd:6' bound to instance 'instMuxA' of component 'mux' [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/datapath.vhd:125]
INFO: [Synth 8-638] synthesizing module 'mux' [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/mux.vhd:24]
INFO: [Synth 8-226] default block is never used [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/mux.vhd:32]
WARNING: [Synth 8-614] signal 'E0' is read in the process but is not in the sensitivity list [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/mux.vhd:30]
WARNING: [Synth 8-614] signal 'E1' is read in the process but is not in the sensitivity list [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/mux.vhd:30]
WARNING: [Synth 8-614] signal 'E2' is read in the process but is not in the sensitivity list [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/mux.vhd:30]
WARNING: [Synth 8-614] signal 'E3' is read in the process but is not in the sensitivity list [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/mux.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/mux.vhd:24]
INFO: [Synth 8-3491] module 'mux' declared at 'C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/mux.vhd:6' bound to instance 'instMuxB' of component 'mux' [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/datapath.vhd:134]
INFO: [Synth 8-3491] module 'sumador_restador' declared at 'C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/sumador_restador.vhd:6' bound to instance 'instSumRest' of component 'sumador_restador' [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/datapath.vhd:143]
INFO: [Synth 8-638] synthesizing module 'sumador_restador' [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/sumador_restador.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'sumador_restador' (0#1) [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/sumador_restador.vhd:19]
INFO: [Synth 8-3491] module 'mux' declared at 'C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/mux.vhd:6' bound to instance 'instMuxIndice' of component 'mux' [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/datapath.vhd:153]
INFO: [Synth 8-3491] module 'mux' declared at 'C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/mux.vhd:6' bound to instance 'instMuxRom' of component 'mux' [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/datapath.vhd:174]
INFO: [Synth 8-3491] module 'mux' declared at 'C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/mux.vhd:6' bound to instance 'instMuxRomi' of component 'mux' [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/datapath.vhd:183]
INFO: [Synth 8-3491] module 'mux' declared at 'C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/mux.vhd:6' bound to instance 'instMuxLsalida' of component 'mux' [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/datapath.vhd:193]
INFO: [Synth 8-3491] module 'mux' declared at 'C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/mux.vhd:6' bound to instance 'instMuxNvuelta' of component 'mux' [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/datapath.vhd:208]
INFO: [Synth 8-3491] module 'mux' declared at 'C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/mux.vhd:6' bound to instance 'instMuxDig0' of component 'mux' [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/datapath.vhd:218]
INFO: [Synth 8-3491] module 'mux' declared at 'C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/mux.vhd:6' bound to instance 'instMuxDig1' of component 'mux' [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/datapath.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'datapath' (0#1) [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/datapath.vhd:22]
INFO: [Synth 8-3491] module 'displays' declared at 'C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/imports/new/displays.vhd:6' bound to instance 'inst_Displays' of component 'displays' [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/sintesis_enigma.vhd:140]
INFO: [Synth 8-638] synthesizing module 'displays' [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/imports/new/displays.vhd:19]
INFO: [Synth 8-3491] module 'conv_7seg_letras' declared at 'C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/imports/new/conv_7seg_letras.vhd:4' bound to instance 'conv_digito_0' of component 'conv_7seg_letras' [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/imports/new/displays.vhd:35]
INFO: [Synth 8-638] synthesizing module 'conv_7seg_letras' [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/imports/new/conv_7seg_letras.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'conv_7seg_letras' (0#1) [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/imports/new/conv_7seg_letras.vhd:9]
INFO: [Synth 8-3491] module 'conv_7seg_letras' declared at 'C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/imports/new/conv_7seg_letras.vhd:4' bound to instance 'conv_digito_1' of component 'conv_7seg_letras' [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/imports/new/displays.vhd:36]
INFO: [Synth 8-3491] module 'conv_7seg_numeros' declared at 'C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/imports/new/conv_7seg_numeros.vhd:4' bound to instance 'conv_digito_2' of component 'conv_7seg_numeros' [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/imports/new/displays.vhd:39]
INFO: [Synth 8-638] synthesizing module 'conv_7seg_numeros' [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/imports/new/conv_7seg_numeros.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'conv_7seg_numeros' (0#1) [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/imports/new/conv_7seg_numeros.vhd:9]
INFO: [Synth 8-3491] module 'conv_7seg_numeros' declared at 'C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/imports/new/conv_7seg_numeros.vhd:4' bound to instance 'conv_digito_3' of component 'conv_7seg_numeros' [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/imports/new/displays.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'displays' (0#1) [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/imports/new/displays.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'sintesis_enigma' (0#1) [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/sources_1/new/sintesis_enigma.vhd:19]
WARNING: [Synth 8-3917] design sintesis_enigma has port leds[12] driven by constant 0
WARNING: [Synth 8-3917] design sintesis_enigma has port leds[11] driven by constant 0
WARNING: [Synth 8-3917] design sintesis_enigma has port leds[10] driven by constant 0
WARNING: [Synth 8-3917] design sintesis_enigma has port leds[9] driven by constant 0
WARNING: [Synth 8-3917] design sintesis_enigma has port leds[8] driven by constant 0
WARNING: [Synth 8-3917] design sintesis_enigma has port leds[7] driven by constant 0
WARNING: [Synth 8-3917] design sintesis_enigma has port leds[6] driven by constant 0
WARNING: [Synth 8-3917] design sintesis_enigma has port leds[5] driven by constant 0
WARNING: [Synth 8-7129] Port x[4] in module conv_7seg_numeros is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module sintesis_enigma is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module sintesis_enigma is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module sintesis_enigma is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module sintesis_enigma is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module sintesis_enigma is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module sintesis_enigma is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module sintesis_enigma is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module sintesis_enigma is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2483.500 ; gain = 507.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2483.500 ; gain = 507.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2483.500 ; gain = 507.156
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2483.500 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/constrs_1/imports/new/basys3.xdc]
Finished Parsing XDC File [C:/Users/juanp/Downloads/engigmaV2/engigmaV2/engigmaV2.srcs/constrs_1/imports/new/basys3.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2634.871 ; gain = 658.527
40 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2634.871 ; gain = 1028.480
write_schematic -format pdf -orientation portrait C:/Users/juanp/Downloads/tc pr 5/schematic.pdf
ERROR: [Common 17-165] Too many positional options when parsing '5/schematic.pdf', please type 'write_schematic -help' for usage info.
write_schematic -format pdf -orientation portrait C:/Users/juanp/Downloads/engigmaV2/engigmaV2/schematic.pdf
C:/Users/juanp/Downloads/engigmaV2/engigmaV2/schematic.pdf
