

================================================================
== Vitis HLS Report for 'read_edge_list_ptr'
================================================================
* Date:           Fri Jun  9 10:19:55 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        kernel_acc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|        ?|  20.000 ns|         ?|    2|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- ptr_rd  |        3|        ?|         3|          -|          -|  1 ~ ?|        no|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 9 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%lenEdgeListPtr_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lenEdgeListPtr"   --->   Operation 12 'read' 'lenEdgeListPtr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %lenEdgeListPtr_c27, i32 %lenEdgeListPtr_read"   --->   Operation 13 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.99ns)   --->   "%icmp_ln12 = icmp_sgt  i32 %lenEdgeListPtr_read, i32 0" [kernel.cpp:12]   --->   Operation 14 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lenEdgeListPtr_c27, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%HLSPtr_i_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %HLSPtr_i"   --->   Operation 16 'read' 'HLSPtr_i_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoEdgeListPtr11, void @empty_2, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_19, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_21, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %._crit_edge, void %.lr.ph" [kernel.cpp:12]   --->   Operation 19 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 20 'alloca' 'i' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i32 %lenEdgeListPtr_read" [kernel.cpp:12]   --->   Operation 21 'trunc' 'trunc_ln12' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %HLSPtr_i_read, i32 2, i32 63" [kernel.cpp:12]   --->   Operation 22 'partselect' 'trunc_ln' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i62 %trunc_ln" [kernel.cpp:12]   --->   Operation 23 'sext' 'sext_ln12' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln12" [kernel.cpp:12]   --->   Operation 24 'getelementptr' 'gmem0_addr' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 25 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %lenEdgeListPtr_read" [kernel.cpp:12]   --->   Operation 25 'readreq' 'empty' <Predicate = (icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln12 = store i31 0, i31 %i" [kernel.cpp:12]   --->   Operation 26 'store' 'store_ln12' <Predicate = (icmp_ln12)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 27 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %lenEdgeListPtr_read" [kernel.cpp:12]   --->   Operation 27 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 28 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %lenEdgeListPtr_read" [kernel.cpp:12]   --->   Operation 28 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 29 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %lenEdgeListPtr_read" [kernel.cpp:12]   --->   Operation 29 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 30 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %lenEdgeListPtr_read" [kernel.cpp:12]   --->   Operation 30 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 31 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %lenEdgeListPtr_read" [kernel.cpp:12]   --->   Operation 31 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 32 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %lenEdgeListPtr_read" [kernel.cpp:12]   --->   Operation 32 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln12 = br void" [kernel.cpp:12]   --->   Operation 33 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.43>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%i_10 = load i31 %i" [kernel.cpp:12]   --->   Operation 34 'load' 'i_10' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_9 : Operation 35 [1/1] (0.99ns)   --->   "%icmp_ln12_1 = icmp_eq  i31 %i_10, i31 %trunc_ln12" [kernel.cpp:12]   --->   Operation 35 'icmp' 'icmp_ln12_1' <Predicate = (icmp_ln12)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%empty_63 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 36 'speclooptripcount' 'empty_63' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (1.00ns)   --->   "%add_ln12 = add i31 %i_10, i31 1" [kernel.cpp:12]   --->   Operation 37 'add' 'add_ln12' <Predicate = (icmp_ln12)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12_1, void %.split, void %._crit_edge.loopexit" [kernel.cpp:12]   --->   Operation 38 'br' 'br_ln12' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln12 = store i31 %add_ln12, i31 %i" [kernel.cpp:12]   --->   Operation 39 'store' 'store_ln12' <Predicate = (icmp_ln12 & !icmp_ln12_1)> <Delay = 0.42>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 40 'br' 'br_ln0' <Predicate = (icmp_ln12 & icmp_ln12_1)> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln15 = ret" [kernel.cpp:15]   --->   Operation 41 'ret' 'ret_ln15' <Predicate = (icmp_ln12_1) | (!icmp_ln12)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 42 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 42 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.63>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [kernel.cpp:12]   --->   Operation 43 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 44 [1/1] (1.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifoEdgeListPtr11, i32 %gmem0_addr_read" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 44 'write' 'write_ln174' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_11 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lenEdgeListPtr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ HLSPtr_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fifoEdgeListPtr11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lenEdgeListPtr_c27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lenEdgeListPtr_read (read             ) [ 001111111000]
write_ln0           (write            ) [ 000000000000]
icmp_ln12           (icmp             ) [ 001111111111]
specinterface_ln0   (specinterface    ) [ 000000000000]
HLSPtr_i_read       (read             ) [ 000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000]
br_ln12             (br               ) [ 000000000000]
i                   (alloca           ) [ 001111111111]
trunc_ln12          (trunc            ) [ 000111111111]
trunc_ln            (partselect       ) [ 000000000000]
sext_ln12           (sext             ) [ 000000000000]
gmem0_addr          (getelementptr    ) [ 000111111111]
store_ln12          (store            ) [ 000000000000]
empty               (readreq          ) [ 000000000000]
br_ln12             (br               ) [ 000000000000]
i_10                (load             ) [ 000000000000]
icmp_ln12_1         (icmp             ) [ 000000000111]
empty_63            (speclooptripcount) [ 000000000000]
add_ln12            (add              ) [ 000000000000]
br_ln12             (br               ) [ 000000000000]
store_ln12          (store            ) [ 000000000000]
br_ln0              (br               ) [ 000000000000]
ret_ln15            (ret              ) [ 000000000000]
gmem0_addr_read     (read             ) [ 000000000001]
specloopname_ln12   (specloopname     ) [ 000000000000]
write_ln174         (write            ) [ 000000000000]
br_ln0              (br               ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lenEdgeListPtr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenEdgeListPtr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="HLSPtr_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HLSPtr_i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifoEdgeListPtr11">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoEdgeListPtr11"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="lenEdgeListPtr_c27">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenEdgeListPtr_c27"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="lenEdgeListPtr_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lenEdgeListPtr_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln0_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="HLSPtr_i_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HLSPtr_i_read/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_readreq_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="1"/>
<pin id="96" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="gmem0_addr_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="8"/>
<pin id="101" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/10 "/>
</bind>
</comp>

<comp id="103" class="1004" name="write_ln174_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="0" index="2" bw="32" slack="1"/>
<pin id="107" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/11 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln12_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="trunc_ln12_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="31" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="trunc_ln_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="62" slack="0"/>
<pin id="121" dir="0" index="1" bw="64" slack="0"/>
<pin id="122" dir="0" index="2" bw="3" slack="0"/>
<pin id="123" dir="0" index="3" bw="7" slack="0"/>
<pin id="124" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="sext_ln12_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="62" slack="0"/>
<pin id="131" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="gmem0_addr_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="62" slack="0"/>
<pin id="136" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln12_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="31" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_10_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="31" slack="7"/>
<pin id="147" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_10/9 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln12_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="31" slack="0"/>
<pin id="150" dir="0" index="1" bw="31" slack="7"/>
<pin id="151" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_1/9 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln12_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="31" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/9 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln12_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="31" slack="0"/>
<pin id="161" dir="0" index="1" bw="31" slack="7"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/9 "/>
</bind>
</comp>

<comp id="164" class="1005" name="lenEdgeListPtr_read_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lenEdgeListPtr_read "/>
</bind>
</comp>

<comp id="170" class="1005" name="icmp_ln12_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

<comp id="174" class="1005" name="i_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="31" slack="0"/>
<pin id="176" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="181" class="1005" name="trunc_ln12_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="31" slack="7"/>
<pin id="183" dir="1" index="1" bw="31" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln12 "/>
</bind>
</comp>

<comp id="186" class="1005" name="gmem0_addr_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="195" class="1005" name="gmem0_addr_read_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="40" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="72" pin="2"/><net_sink comp="78" pin=2"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="46" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="60" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="66" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="114"><net_src comp="72" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="125"><net_src comp="42" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="86" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="128"><net_src comp="44" pin="0"/><net_sink comp="119" pin=3"/></net>

<net id="132"><net_src comp="119" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="129" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="139"><net_src comp="133" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="144"><net_src comp="48" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="145" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="145" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="58" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="153" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="72" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="169"><net_src comp="164" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="173"><net_src comp="110" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="68" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="180"><net_src comp="174" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="184"><net_src comp="116" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="189"><net_src comp="133" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="198"><net_src comp="98" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="103" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifoEdgeListPtr11 | {11 }
	Port: lenEdgeListPtr_c27 | {1 }
 - Input state : 
	Port: read_edge_list_ptr : lenEdgeListPtr | {1 }
	Port: read_edge_list_ptr : gmem0 | {2 3 4 5 6 7 8 10 }
	Port: read_edge_list_ptr : HLSPtr_i | {2 }
  - Chain level:
	State 1
	State 2
		sext_ln12 : 1
		gmem0_addr : 2
		empty : 3
		store_ln12 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		icmp_ln12_1 : 1
		add_ln12 : 1
		br_ln12 : 2
		store_ln12 : 2
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln12_fu_110        |    0    |    20   |
|          |       icmp_ln12_1_fu_148       |    0    |    19   |
|----------|--------------------------------|---------|---------|
|    add   |         add_ln12_fu_153        |    0    |    38   |
|----------|--------------------------------|---------|---------|
|          | lenEdgeListPtr_read_read_fu_72 |    0    |    0    |
|   read   |    HLSPtr_i_read_read_fu_86    |    0    |    0    |
|          |   gmem0_addr_read_read_fu_98   |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |      write_ln0_write_fu_78     |    0    |    0    |
|          |    write_ln174_write_fu_103    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|  readreq |        grp_readreq_fu_92       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |        trunc_ln12_fu_116       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|         trunc_ln_fu_119        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   sext   |        sext_ln12_fu_129        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    77   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  gmem0_addr_read_reg_195  |   32   |
|     gmem0_addr_reg_186    |   32   |
|         i_reg_174         |   31   |
|     icmp_ln12_reg_170     |    1   |
|lenEdgeListPtr_read_reg_164|   32   |
|     trunc_ln12_reg_181    |   31   |
+---------------------------+--------+
|           Total           |   159  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_92 |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   64   ||  0.427  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   77   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   159  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   159  |   86   |
+-----------+--------+--------+--------+
