Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework1/ChampSim/ipc1_public/server_012.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3192859 heartbeat IPC: 3.13199 cumulative IPC: 3.13199 (Simulation time: 0 hr 1 min 32 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6388658 heartbeat IPC: 3.12911 cumulative IPC: 3.13055 (Simulation time: 0 hr 3 min 23 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 9585825 heartbeat IPC: 3.12777 cumulative IPC: 3.12962 (Simulation time: 0 hr 5 min 12 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 12788585 heartbeat IPC: 3.12231 cumulative IPC: 3.12779 (Simulation time: 0 hr 6 min 59 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 15984623 heartbeat IPC: 3.12887 cumulative IPC: 3.12801 (Simulation time: 0 hr 8 min 49 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 15984623 (Simulation time: 0 hr 8 min 49 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 23088360 heartbeat IPC: 1.40771 cumulative IPC: 1.40771 (Simulation time: 0 hr 10 min 24 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 30225329 heartbeat IPC: 1.40115 cumulative IPC: 1.40442 (Simulation time: 0 hr 11 min 58 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 37383875 heartbeat IPC: 1.39693 cumulative IPC: 1.40192 (Simulation time: 0 hr 13 min 32 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 44792092 heartbeat IPC: 1.34985 cumulative IPC: 1.38853 (Simulation time: 0 hr 15 min 6 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 52056454 heartbeat IPC: 1.37658 cumulative IPC: 1.38612 (Simulation time: 0 hr 16 min 31 sec) 
Finished CPU 0 instructions: 50000001 cycles: 36071832 cumulative IPC: 1.38612 (Simulation time: 0 hr 16 min 31 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.38612 instructions: 50000001 cycles: 36071832
L1D TOTAL     ACCESS:   17339970  HIT:   16297065  MISS:    1042905
L1D LOAD      ACCESS:    6310546  HIT:    5823109  MISS:     487437
L1D RFO       ACCESS:    4960709  HIT:    4878880  MISS:      81829
L1D PREFETCH  ACCESS:    6068715  HIT:    5595076  MISS:     473639
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6344090  ISSUED:    6244613  USEFUL:     133070  USELESS:     340590
L1D AVERAGE MISS LATENCY: 40.2913 cycles
L1I TOTAL     ACCESS:   16277747  HIT:   14298031  MISS:    1979716
L1I LOAD      ACCESS:    8742866  HIT:    8628726  MISS:     114140
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    7534881  HIT:    5669305  MISS:    1865576
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    8228942  ISSUED:    7881969  USEFUL:    1360202  USELESS:     505413
L1I AVERAGE MISS LATENCY: 29.7215 cycles
L2C TOTAL     ACCESS:    3985110  HIT:    2696905  MISS:    1288205
L2C LOAD      ACCESS:     509284  HIT:     242841  MISS:     266443
L2C RFO       ACCESS:      80662  HIT:      32461  MISS:      48201
L2C PREFETCH  ACCESS:    3119687  HIT:    2147556  MISS:     972131
L2C WRITEBACK ACCESS:     275477  HIT:     274047  MISS:       1430
L2C PREFETCH  REQUESTED:    3057537  ISSUED:    3054006  USEFUL:      26867  USELESS:     945318
L2C AVERAGE MISS LATENCY: 44.916 cycles
LLC TOTAL     ACCESS:    2407939  HIT:    2265252  MISS:     142687
LLC LOAD      ACCESS:     266341  HIT:     247671  MISS:      18670
LLC RFO       ACCESS:      48199  HIT:      38143  MISS:      10056
LLC PREFETCH  ACCESS:    1927568  HIT:    1814125  MISS:     113443
LLC WRITEBACK ACCESS:     165831  HIT:     165313  MISS:        518
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      11353  USELESS:     102365
LLC AVERAGE MISS LATENCY: 173.694 cycles
Major fault: 0 Minor fault: 5609
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      21197  ROW_BUFFER_MISS:     120959
 DBUS_CONGESTED:      61065
 WQ ROW_BUFFER_HIT:      10974  ROW_BUFFER_MISS:      48821  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 99.4607% MPKI: 1.00288 Average ROB Occupancy at Mispredict: 124.111

Branch types
NOT_BRANCH: 40701161 81.4023%
BRANCH_DIRECT_JUMP: 469810 0.93962%
BRANCH_INDIRECT: 153732 0.307464%
BRANCH_CONDITIONAL: 6944091 13.8882%
BRANCH_DIRECT_CALL: 679880 1.35976%
BRANCH_INDIRECT_CALL: 168745 0.33749%
BRANCH_RETURN: 882493 1.76499%
BRANCH_OTHER: 0 0%

