

================================================================
== Vitis HLS Report for 'gesture_model'
================================================================
* Date:           Mon Sep  2 11:41:50 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    23128|    23128|  0.231 ms|  0.231 ms|  15111|  15111|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_V_0 = alloca i64 1" [vitis_test/nnet/core.cpp:137]   --->   Operation 21 'alloca' 'input_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%output_V = alloca i64 1" [vitis_test/nnet/core.cpp:138]   --->   Operation 22 'alloca' 'output_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv1d_out_0_V = alloca i64 1" [vitis_test/nnet/core.cpp:140]   --->   Operation 23 'alloca' 'conv1d_out_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%batch_norm_out_0_V = alloca i64 1" [vitis_test/nnet/core.cpp:141]   --->   Operation 24 'alloca' 'batch_norm_out_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%max_pool_out_0_V = alloca i64 1" [vitis_test/nnet/core.cpp:142]   --->   Operation 25 'alloca' 'max_pool_out_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%flatten_out_0_V = alloca i64 1" [vitis_test/nnet/core.cpp:143]   --->   Operation 26 'alloca' 'flatten_out_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%dense_out_0_V = alloca i64 1" [vitis_test/nnet/core.cpp:144]   --->   Operation 27 'alloca' 'dense_out_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%batch_norm_out_1_V = alloca i64 1" [vitis_test/nnet/core.cpp:145]   --->   Operation 28 'alloca' 'batch_norm_out_1_V' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_148_1_proc8, i24 %input_V_0, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 %input_stream_V_last_V"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_148_1_proc8, i24 %input_V_0, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 %input_stream_V_last_V"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln159 = call void @conv1d_0, i24 %input_V_0, i23 %conv1d_out_0_V, i18 %conv1d_0_weights_V_0_0, i18 %conv1d_0_weights_V_1_0, i18 %conv1d_0_weights_V_2_0, i17 %conv1d_0_biases_V" [vitis_test/nnet/core.cpp:159]   --->   Operation 31 'call' 'call_ln159' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln159 = call void @conv1d_0, i24 %input_V_0, i23 %conv1d_out_0_V, i18 %conv1d_0_weights_V_0_0, i18 %conv1d_0_weights_V_1_0, i18 %conv1d_0_weights_V_2_0, i17 %conv1d_0_biases_V" [vitis_test/nnet/core.cpp:159]   --->   Operation 32 'call' 'call_ln159' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln160 = call void @batch_normalization_0, i23 %conv1d_out_0_V, i24 %batch_norm_out_0_V, i15 %batch_norm_0_mean_V, i11 %batch_norm_0_variance_V, i19 %batch_norm_0_gamma_V, i17 %batch_norm_0_beta_V" [vitis_test/nnet/core.cpp:160]   --->   Operation 33 'call' 'call_ln160' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln160 = call void @batch_normalization_0, i23 %conv1d_out_0_V, i24 %batch_norm_out_0_V, i15 %batch_norm_0_mean_V, i11 %batch_norm_0_variance_V, i19 %batch_norm_0_gamma_V, i17 %batch_norm_0_beta_V" [vitis_test/nnet/core.cpp:160]   --->   Operation 34 'call' 'call_ln160' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln161 = call void @max_pooling1d_0, i24 %batch_norm_out_0_V, i24 %max_pool_out_0_V" [vitis_test/nnet/core.cpp:161]   --->   Operation 35 'call' 'call_ln161' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln161 = call void @max_pooling1d_0, i24 %batch_norm_out_0_V, i24 %max_pool_out_0_V" [vitis_test/nnet/core.cpp:161]   --->   Operation 36 'call' 'call_ln161' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_77_1_proc, i24 %max_pool_out_0_V, i24 %flatten_out_0_V"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_77_1_proc, i24 %max_pool_out_0_V, i24 %flatten_out_0_V"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 39 [2/2] (0.00ns)   --->   "%call_ln163 = call void @dense_0, i24 %flatten_out_0_V, i23 %dense_out_0_V, i17 %dense_0_biases_V, i18 %dense_0_weights_V" [vitis_test/nnet/core.cpp:163]   --->   Operation 39 'call' 'call_ln163' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln163 = call void @dense_0, i24 %flatten_out_0_V, i23 %dense_out_0_V, i17 %dense_0_biases_V, i18 %dense_0_weights_V" [vitis_test/nnet/core.cpp:163]   --->   Operation 40 'call' 'call_ln163' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln164 = call void @batch_normalization_1, i23 %dense_out_0_V, i24 %batch_norm_out_1_V, i19 %batch_norm_1_mean_V, i18 %batch_norm_1_variance_V, i20 %batch_norm_1_gamma_V, i18 %batch_norm_1_beta_V" [vitis_test/nnet/core.cpp:164]   --->   Operation 41 'call' 'call_ln164' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln164 = call void @batch_normalization_1, i23 %dense_out_0_V, i24 %batch_norm_out_1_V, i19 %batch_norm_1_mean_V, i18 %batch_norm_1_variance_V, i20 %batch_norm_1_gamma_V, i18 %batch_norm_1_beta_V" [vitis_test/nnet/core.cpp:164]   --->   Operation 42 'call' 'call_ln164' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln165 = call void @dense_1, i24 %batch_norm_out_1_V, i24 %output_V, i19 %dense_1_weights_V_0, i19 %dense_1_weights_V_1, i19 %dense_1_weights_V_2, i19 %dense_1_weights_V_3, i19 %dense_1_weights_V_4, i19 %dense_1_weights_V_5, i19 %dense_1_weights_V_6, i19 %dense_1_weights_V_7, i19 %dense_1_weights_V_8, i19 %dense_1_weights_V_9, i19 %dense_1_weights_V_10, i19 %dense_1_weights_V_11, i19 %dense_1_weights_V_12, i19 %dense_1_weights_V_13, i19 %dense_1_weights_V_14, i19 %dense_1_weights_V_15, i18 %dense_1_biases_V" [vitis_test/nnet/core.cpp:165]   --->   Operation 43 'call' 'call_ln165' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln165 = call void @dense_1, i24 %batch_norm_out_1_V, i24 %output_V, i19 %dense_1_weights_V_0, i19 %dense_1_weights_V_1, i19 %dense_1_weights_V_2, i19 %dense_1_weights_V_3, i19 %dense_1_weights_V_4, i19 %dense_1_weights_V_5, i19 %dense_1_weights_V_6, i19 %dense_1_weights_V_7, i19 %dense_1_weights_V_8, i19 %dense_1_weights_V_9, i19 %dense_1_weights_V_10, i19 %dense_1_weights_V_11, i19 %dense_1_weights_V_12, i19 %dense_1_weights_V_13, i19 %dense_1_weights_V_14, i19 %dense_1_weights_V_15, i18 %dense_1_biases_V" [vitis_test/nnet/core.cpp:165]   --->   Operation 44 'call' 'call_ln165' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_171_3_proc9, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 %output_stream_V_last_V, i24 %output_V"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_171_3_proc9, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 %output_stream_V_last_V, i24 %output_V"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 47 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln158 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_0" [vitis_test/nnet/core.cpp:158]   --->   Operation 47 'specdataflowpipeline' 'specdataflowpipeline_ln158' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 48 [1/1] (0.00ns)   --->   "%spectopmodule_ln130 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [vitis_test/nnet/core.cpp:130]   --->   Operation 48 'spectopmodule' 'spectopmodule_ln130' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 %input_stream_V_last_V, void @empty_13, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_stream_V_data_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_stream_V_keep_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_stream_V_strb_V"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_last_V"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 %output_stream_V_last_V, void @empty_13, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_stream_V_data_V"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_stream_V_keep_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_stream_V_strb_V"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_last_V"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 60 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln148 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 0, i1 %output_stream_V_last_V, i1 0, i1 0, void @empty_3" [vitis_test/nnet/core.cpp:148]   --->   Operation 60 'specaxissidechannel' 'specaxissidechannel_ln148' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 61 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln148 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 0, i1 %input_stream_V_last_V, i1 0, i1 0, void @empty_4" [vitis_test/nnet/core.cpp:148]   --->   Operation 61 'specaxissidechannel' 'specaxissidechannel_ln148' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln177 = ret" [vitis_test/nnet/core.cpp:177]   --->   Operation 62 'ret' 'ret_ln177' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
