$date
        2018-Feb-11 20:52:32
$end
$version
        Vivado v2017.2 (64-bit)
$end
$timescale
        1ps
$end
$scope module dut $end
$var reg 2 " static_region_i/system_ila_0/inst/net_slot_0_axi_ar_cnt [1:0] $end
$var reg 64 $ static_region_i/system_ila_0/inst/net_slot_0_axi_araddr [63:0] $end
$var reg 2 d static_region_i/system_ila_0/inst/net_slot_0_axi_arburst [1:0] $end
$var reg 4 f static_region_i/system_ila_0/inst/net_slot_0_axi_arcache [3:0] $end
$var reg 5 j static_region_i/system_ila_0/inst/net_slot_0_axi_arid [4:0] $end
$var reg 8 o static_region_i/system_ila_0/inst/net_slot_0_axi_arlen [7:0] $end
$var reg 1 w static_region_i/system_ila_0/inst/net_slot_0_axi_arlock $end
$var reg 3 x static_region_i/system_ila_0/inst/net_slot_0_axi_arprot [2:0] $end
$var reg 4 { static_region_i/system_ila_0/inst/net_slot_0_axi_arqos [3:0] $end
$var reg 4 !" static_region_i/system_ila_0/inst/net_slot_0_axi_arregion [3:0] $end
$var reg 3 %" static_region_i/system_ila_0/inst/net_slot_0_axi_arsize [2:0] $end
$var reg 2 (" static_region_i/system_ila_0/inst/net_slot_0_axi_aw_cnt [1:0] $end
$var reg 64 *" static_region_i/system_ila_0/inst/net_slot_0_axi_awaddr [63:0] $end
$var reg 2 j" static_region_i/system_ila_0/inst/net_slot_0_axi_awburst [1:0] $end
$var reg 4 l" static_region_i/system_ila_0/inst/net_slot_0_axi_awcache [3:0] $end
$var reg 5 p" static_region_i/system_ila_0/inst/net_slot_0_axi_awid [4:0] $end
$var reg 8 u" static_region_i/system_ila_0/inst/net_slot_0_axi_awlen [7:0] $end
$var reg 1 }" static_region_i/system_ila_0/inst/net_slot_0_axi_awlock $end
$var reg 3 ~" static_region_i/system_ila_0/inst/net_slot_0_axi_awprot [2:0] $end
$var reg 4 ## static_region_i/system_ila_0/inst/net_slot_0_axi_awqos [3:0] $end
$var reg 4 '# static_region_i/system_ila_0/inst/net_slot_0_axi_awregion [3:0] $end
$var reg 3 +# static_region_i/system_ila_0/inst/net_slot_0_axi_awsize [2:0] $end
$var reg 2 .# static_region_i/system_ila_0/inst/net_slot_0_axi_b_cnt [1:0] $end
$var reg 5 0# static_region_i/system_ila_0/inst/net_slot_0_axi_bid [4:0] $end
$var reg 2 5# static_region_i/system_ila_0/inst/net_slot_0_axi_bresp [1:0] $end
$var reg 2 7# static_region_i/system_ila_0/inst/net_slot_0_axi_r_cnt [1:0] $end
$var reg 128 9# static_region_i/system_ila_0/inst/net_slot_0_axi_rdata [127:0] $end
$var reg 5 [$ static_region_i/system_ila_0/inst/net_slot_0_axi_rid [4:0] $end
$var reg 2 `$ static_region_i/system_ila_0/inst/net_slot_0_axi_rresp [1:0] $end
$var reg 128 b$ static_region_i/system_ila_0/inst/net_slot_0_axi_wdata [127:0] $end
$var reg 16 && static_region_i/system_ila_0/inst/net_slot_0_axi_wstrb [15:0] $end
$var reg 1 6& static_region_i/system_ila_0/inst/net_slot_0_axi_awvalid $end
$var reg 2 7& static_region_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl [1:0] $end
$var reg 1 9& static_region_i/system_ila_0/inst/net_slot_0_axi_awready $end
$var reg 3 :& static_region_i/system_ila_0/inst/net_slot_0_axi_w_ctrl [2:0] $end
$var reg 1 =& static_region_i/system_ila_0/inst/net_slot_0_axi_wvalid $end
$var reg 1 >& static_region_i/system_ila_0/inst/net_slot_0_axi_wready $end
$var reg 1 ?& static_region_i/system_ila_0/inst/net_slot_0_axi_wlast $end
$var reg 1 @& static_region_i/system_ila_0/inst/net_slot_0_axi_bvalid $end
$var reg 2 A& static_region_i/system_ila_0/inst/net_slot_0_axi_b_ctrl [1:0] $end
$var reg 1 C& static_region_i/system_ila_0/inst/net_slot_0_axi_bready $end
$var reg 1 D& static_region_i/system_ila_0/inst/net_slot_0_axi_arvalid $end
$var reg 2 E& static_region_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl [1:0] $end
$var reg 1 G& static_region_i/system_ila_0/inst/net_slot_0_axi_arready $end
$var reg 3 H& static_region_i/system_ila_0/inst/net_slot_0_axi_r_ctrl [2:0] $end
$var reg 1 K& static_region_i/system_ila_0/inst/net_slot_0_axi_rvalid $end
$var reg 1 L& static_region_i/system_ila_0/inst/net_slot_0_axi_rready $end
$var reg 1 M& static_region_i/system_ila_0/inst/net_slot_0_axi_rlast $end
$var reg 2 N& static_region_i/system_ila_0/inst/net_slot_1_axi_ar_cnt [1:0] $end
$var reg 32 P& static_region_i/system_ila_0/inst/net_slot_1_axi_araddr [31:0] $end
$var reg 3 p& static_region_i/system_ila_0/inst/net_slot_1_axi_arprot [2:0] $end
$var reg 2 s& static_region_i/system_ila_0/inst/net_slot_1_axi_aw_cnt [1:0] $end
$var reg 32 u& static_region_i/system_ila_0/inst/net_slot_1_axi_awaddr [31:0] $end
$var reg 3 7' static_region_i/system_ila_0/inst/net_slot_1_axi_awprot [2:0] $end
$var reg 2 :' static_region_i/system_ila_0/inst/net_slot_1_axi_b_cnt [1:0] $end
$var reg 2 <' static_region_i/system_ila_0/inst/net_slot_1_axi_bresp [1:0] $end
$var reg 2 >' static_region_i/system_ila_0/inst/net_slot_1_axi_r_cnt [1:0] $end
$var reg 32 @' static_region_i/system_ila_0/inst/net_slot_1_axi_rdata [31:0] $end
$var reg 2 `' static_region_i/system_ila_0/inst/net_slot_1_axi_rresp [1:0] $end
$var reg 32 b' static_region_i/system_ila_0/inst/net_slot_1_axi_wdata [31:0] $end
$var reg 4 $( static_region_i/system_ila_0/inst/net_slot_1_axi_wstrb [3:0] $end
$var reg 1 (( static_region_i/system_ila_0/inst/net_slot_1_axi_awvalid $end
$var reg 2 )( static_region_i/system_ila_0/inst/net_slot_1_axi_aw_ctrl [1:0] $end
$var reg 1 +( static_region_i/system_ila_0/inst/net_slot_1_axi_awready $end
$var reg 2 ,( static_region_i/system_ila_0/inst/net_slot_1_axi_w_ctrl [1:0] $end
$var reg 1 .( static_region_i/system_ila_0/inst/net_slot_1_axi_wvalid $end
$var reg 1 /( static_region_i/system_ila_0/inst/net_slot_1_axi_wready $end
$var reg 2 0( static_region_i/system_ila_0/inst/net_slot_1_axi_b_ctrl [1:0] $end
$var reg 1 2( static_region_i/system_ila_0/inst/net_slot_1_axi_bvalid $end
$var reg 1 3( static_region_i/system_ila_0/inst/net_slot_1_axi_bready $end
$var reg 1 4( static_region_i/system_ila_0/inst/net_slot_1_axi_arvalid $end
$var reg 2 5( static_region_i/system_ila_0/inst/net_slot_1_axi_ar_ctrl [1:0] $end
$var reg 1 7( static_region_i/system_ila_0/inst/net_slot_1_axi_arready $end
$var reg 1 8( static_region_i/system_ila_0/inst/net_slot_1_axi_rvalid $end
$var reg 2 9( static_region_i/system_ila_0/inst/net_slot_1_axi_r_ctrl [1:0] $end
$var reg 1 ;( static_region_i/system_ila_0/inst/net_slot_1_axi_rready $end
$var reg 3 <( AR_Channel__i1_s0___pr_decoupler_0_s_gmem_ [2:0] $end
$var reg 3 ?( AR_Channel__i1_s1___pr_decoupler_0_rp_ctrl_ [2:0] $end
$var reg 3 B( AW_Channel__i1_s0___pr_decoupler_0_s_gmem_ [2:0] $end
$var reg 3 E( AW_Channel__i1_s1___pr_decoupler_0_rp_ctrl_ [2:0] $end
$var reg 3 H( B_Channel__i1_s0___pr_decoupler_0_s_gmem_ [2:0] $end
$var reg 3 K( B_Channel__i1_s1___pr_decoupler_0_rp_ctrl_ [2:0] $end
$var reg 3 N( R_Channel__i1_s0___pr_decoupler_0_s_gmem_ [2:0] $end
$var reg 3 Q( R_Channel__i1_s1___pr_decoupler_0_rp_ctrl_ [2:0] $end
$var reg 3 T( W_Channel__i1_s0___pr_decoupler_0_s_gmem_ [2:0] $end
$var reg 3 W( W_Channel__i1_s1___pr_decoupler_0_rp_ctrl_ [2:0] $end
$var reg 1 Z( _TRIGGER $end
$var reg 1 [( _WINDOW $end
$var reg 1 \( _GAP $end
$upscope $end
$enddefinitions $end
