
*** Running vivado
    with args -log mb_preset_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mb_preset_wrapper.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source mb_preset_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 435.047 ; gain = 96.652
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 519.215 ; gain = 79.578
Command: link_design -top mb_preset_wrapper -part xc7vx485tffg1761-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_bram_ctrl_0_0/mb_preset_axi_bram_ctrl_0_0.dcp' for cell 'mb_preset_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_bram_ctrl_0_bram_0/mb_preset_axi_bram_ctrl_0_bram_0.dcp' for cell 'mb_preset_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_emc_0_0/mb_preset_axi_emc_0_0.dcp' for cell 'mb_preset_i/axi_emc_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_gpio_0_0/mb_preset_axi_gpio_0_0.dcp' for cell 'mb_preset_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_gpio_1_0/mb_preset_axi_gpio_1_0.dcp' for cell 'mb_preset_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_gpio_2_0/mb_preset_axi_gpio_2_0.dcp' for cell 'mb_preset_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_iic_0_0/mb_preset_axi_iic_0_0.dcp' for cell 'mb_preset_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_pcie_0_0/mb_preset_axi_pcie_0_0.dcp' for cell 'mb_preset_i/axi_pcie_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_smc_0/mb_preset_axi_smc_0.dcp' for cell 'mb_preset_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_timer_0_0/mb_preset_axi_timer_0_0.dcp' for cell 'mb_preset_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_uartlite_0_0/mb_preset_axi_uartlite_0_0.dcp' for cell 'mb_preset_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_clk_wiz_1_0/mb_preset_clk_wiz_1_0.dcp' for cell 'mb_preset_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_mdm_1_0/mb_preset_mdm_1_0.dcp' for cell 'mb_preset_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_microblaze_0_0/mb_preset_microblaze_0_0.dcp' for cell 'mb_preset_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_microblaze_0_axi_intc_0/mb_preset_microblaze_0_axi_intc_0.dcp' for cell 'mb_preset_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_rst_axi_pcie_0_62M_0/mb_preset_rst_axi_pcie_0_62M_0.dcp' for cell 'mb_preset_i/rst_axi_pcie_0_62M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_rst_clk_wiz_1_100M_0/mb_preset_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_preset_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_util_ds_buf_0_0/mb_preset_util_ds_buf_0_0.dcp' for cell 'mb_preset_i/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_xbar_0/mb_preset_xbar_0.dcp' for cell 'mb_preset_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_ds_0/mb_preset_auto_ds_0.dcp' for cell 'mb_preset_i/microblaze_0_axi_periph/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_ds_1/mb_preset_auto_ds_1.dcp' for cell 'mb_preset_i/microblaze_0_axi_periph/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_pc_0/mb_preset_auto_pc_0.dcp' for cell 'mb_preset_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_ds_2/mb_preset_auto_ds_2.dcp' for cell 'mb_preset_i/microblaze_0_axi_periph/m02_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_ds_3/mb_preset_auto_ds_3.dcp' for cell 'mb_preset_i/microblaze_0_axi_periph/m03_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_ds_4/mb_preset_auto_ds_4.dcp' for cell 'mb_preset_i/microblaze_0_axi_periph/m04_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_ds_5/mb_preset_auto_ds_5.dcp' for cell 'mb_preset_i/microblaze_0_axi_periph/m05_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_ds_6/mb_preset_auto_ds_6.dcp' for cell 'mb_preset_i/microblaze_0_axi_periph/m06_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_ds_7/mb_preset_auto_ds_7.dcp' for cell 'mb_preset_i/microblaze_0_axi_periph/m07_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_cc_0/mb_preset_auto_cc_0.dcp' for cell 'mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_pc_1/mb_preset_auto_pc_1.dcp' for cell 'mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_us_0/mb_preset_auto_us_0.dcp' for cell 'mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_cc_1/mb_preset_auto_cc_1.dcp' for cell 'mb_preset_i/microblaze_0_axi_periph/m09_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_ds_8/mb_preset_auto_ds_8.dcp' for cell 'mb_preset_i/microblaze_0_axi_periph/m09_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_us_1/mb_preset_auto_us_1.dcp' for cell 'mb_preset_i/microblaze_0_axi_periph/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_dlmb_bram_if_cntlr_0/mb_preset_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_preset_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_dlmb_v10_0/mb_preset_dlmb_v10_0.dcp' for cell 'mb_preset_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_ilmb_bram_if_cntlr_0/mb_preset_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_preset_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_ilmb_v10_0/mb_preset_ilmb_v10_0.dcp' for cell 'mb_preset_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_lmb_bram_0/mb_preset_lmb_bram_0.dcp' for cell 'mb_preset_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1298.500 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2020 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: mb_preset_i/util_ds_buf_0/U0/<const0>.
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_timer_0_0/mb_preset_axi_timer_0_0.xdc] for cell 'mb_preset_i/axi_timer_0/U0'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_timer_0_0/mb_preset_axi_timer_0_0.xdc] for cell 'mb_preset_i/axi_timer_0/U0'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_uartlite_0_0/mb_preset_axi_uartlite_0_0_board.xdc] for cell 'mb_preset_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_uartlite_0_0/mb_preset_axi_uartlite_0_0_board.xdc] for cell 'mb_preset_i/axi_uartlite_0/U0'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_uartlite_0_0/mb_preset_axi_uartlite_0_0.xdc] for cell 'mb_preset_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_uartlite_0_0/mb_preset_axi_uartlite_0_0.xdc] for cell 'mb_preset_i/axi_uartlite_0/U0'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_iic_0_0/mb_preset_axi_iic_0_0_board.xdc] for cell 'mb_preset_i/axi_iic_0/U0'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_iic_0_0/mb_preset_axi_iic_0_0_board.xdc] for cell 'mb_preset_i/axi_iic_0/U0'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_emc_0_0/mb_preset_axi_emc_0_0_board.xdc] for cell 'mb_preset_i/axi_emc_0'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_emc_0_0/mb_preset_axi_emc_0_0_board.xdc] for cell 'mb_preset_i/axi_emc_0'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_emc_0_0/mb_preset_axi_emc_0_0.xdc] for cell 'mb_preset_i/axi_emc_0'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_emc_0_0/mb_preset_axi_emc_0_0.xdc] for cell 'mb_preset_i/axi_emc_0'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_microblaze_0_0/mb_preset_microblaze_0_0.xdc] for cell 'mb_preset_i/microblaze_0/U0'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_microblaze_0_0/mb_preset_microblaze_0_0.xdc] for cell 'mb_preset_i/microblaze_0/U0'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_microblaze_0_axi_intc_0/mb_preset_microblaze_0_axi_intc_0.xdc] for cell 'mb_preset_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_microblaze_0_axi_intc_0/mb_preset_microblaze_0_axi_intc_0.xdc] for cell 'mb_preset_i/microblaze_0_axi_intc/U0'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_clk_wiz_1_0/mb_preset_clk_wiz_1_0_board.xdc] for cell 'mb_preset_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_clk_wiz_1_0/mb_preset_clk_wiz_1_0_board.xdc] for cell 'mb_preset_i/clk_wiz_1/inst'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_clk_wiz_1_0/mb_preset_clk_wiz_1_0.xdc] for cell 'mb_preset_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_clk_wiz_1_0/mb_preset_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_clk_wiz_1_0/mb_preset_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2226.812 ; gain = 716.281
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_clk_wiz_1_0/mb_preset_clk_wiz_1_0.xdc] for cell 'mb_preset_i/clk_wiz_1/inst'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_rst_clk_wiz_1_100M_0/mb_preset_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_preset_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_rst_clk_wiz_1_100M_0/mb_preset_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_preset_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_rst_clk_wiz_1_100M_0/mb_preset_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_preset_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_rst_clk_wiz_1_100M_0/mb_preset_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_preset_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_gpio_0_0/mb_preset_axi_gpio_0_0_board.xdc] for cell 'mb_preset_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_gpio_0_0/mb_preset_axi_gpio_0_0_board.xdc] for cell 'mb_preset_i/axi_gpio_0/U0'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_gpio_0_0/mb_preset_axi_gpio_0_0.xdc] for cell 'mb_preset_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_gpio_0_0/mb_preset_axi_gpio_0_0.xdc] for cell 'mb_preset_i/axi_gpio_0/U0'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_gpio_1_0/mb_preset_axi_gpio_1_0_board.xdc] for cell 'mb_preset_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_gpio_1_0/mb_preset_axi_gpio_1_0_board.xdc] for cell 'mb_preset_i/axi_gpio_1/U0'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_gpio_1_0/mb_preset_axi_gpio_1_0.xdc] for cell 'mb_preset_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_gpio_1_0/mb_preset_axi_gpio_1_0.xdc] for cell 'mb_preset_i/axi_gpio_1/U0'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_gpio_2_0/mb_preset_axi_gpio_2_0_board.xdc] for cell 'mb_preset_i/axi_gpio_2/U0'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_gpio_2_0/mb_preset_axi_gpio_2_0_board.xdc] for cell 'mb_preset_i/axi_gpio_2/U0'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_gpio_2_0/mb_preset_axi_gpio_2_0.xdc] for cell 'mb_preset_i/axi_gpio_2/U0'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_gpio_2_0/mb_preset_axi_gpio_2_0.xdc] for cell 'mb_preset_i/axi_gpio_2/U0'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_pcie_0_0/mb_preset_axi_pcie_0_0/source/axi_pcie_X1Y0.xdc] for cell 'mb_preset_i/axi_pcie_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_pcie_0_0/mb_preset_axi_pcie_0_0/source/axi_pcie_X1Y0.xdc:120]
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_pcie_0_0/mb_preset_axi_pcie_0_0/source/axi_pcie_X1Y0.xdc] for cell 'mb_preset_i/axi_pcie_0/inst'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_smc_0/bd_0/ip/ip_1/bd_9e88_psr_aclk_0_board.xdc] for cell 'mb_preset_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_smc_0/bd_0/ip/ip_1/bd_9e88_psr_aclk_0_board.xdc] for cell 'mb_preset_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_smc_0/bd_0/ip/ip_1/bd_9e88_psr_aclk_0.xdc] for cell 'mb_preset_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_smc_0/bd_0/ip/ip_1/bd_9e88_psr_aclk_0.xdc] for cell 'mb_preset_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_rst_axi_pcie_0_62M_0/mb_preset_rst_axi_pcie_0_62M_0_board.xdc] for cell 'mb_preset_i/rst_axi_pcie_0_62M/U0'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_rst_axi_pcie_0_62M_0/mb_preset_rst_axi_pcie_0_62M_0_board.xdc] for cell 'mb_preset_i/rst_axi_pcie_0_62M/U0'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_rst_axi_pcie_0_62M_0/mb_preset_rst_axi_pcie_0_62M_0.xdc] for cell 'mb_preset_i/rst_axi_pcie_0_62M/U0'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_rst_axi_pcie_0_62M_0/mb_preset_rst_axi_pcie_0_62M_0.xdc] for cell 'mb_preset_i/rst_axi_pcie_0_62M/U0'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_util_ds_buf_0_0/mb_preset_util_ds_buf_0_0_board.xdc] for cell 'mb_preset_i/util_ds_buf_0/U0'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_util_ds_buf_0_0/mb_preset_util_ds_buf_0_0_board.xdc] for cell 'mb_preset_i/util_ds_buf_0/U0'
Parsing XDC File [D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.srcs/constrs_1/new/pcie_pin.xdc]
Finished Parsing XDC File [D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.srcs/constrs_1/new/pcie_pin.xdc]
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_us_1/mb_preset_auto_us_1_clocks.xdc] for cell 'mb_preset_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_us_1/mb_preset_auto_us_1_clocks.xdc] for cell 'mb_preset_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_ds_0/mb_preset_auto_ds_0_clocks.xdc] for cell 'mb_preset_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_ds_0/mb_preset_auto_ds_0_clocks.xdc] for cell 'mb_preset_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_ds_1/mb_preset_auto_ds_1_clocks.xdc] for cell 'mb_preset_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_ds_1/mb_preset_auto_ds_1_clocks.xdc] for cell 'mb_preset_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_ds_2/mb_preset_auto_ds_2_clocks.xdc] for cell 'mb_preset_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_ds_2/mb_preset_auto_ds_2_clocks.xdc] for cell 'mb_preset_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_ds_3/mb_preset_auto_ds_3_clocks.xdc] for cell 'mb_preset_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_ds_3/mb_preset_auto_ds_3_clocks.xdc] for cell 'mb_preset_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_ds_4/mb_preset_auto_ds_4_clocks.xdc] for cell 'mb_preset_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_ds_4/mb_preset_auto_ds_4_clocks.xdc] for cell 'mb_preset_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_ds_5/mb_preset_auto_ds_5_clocks.xdc] for cell 'mb_preset_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_ds_5/mb_preset_auto_ds_5_clocks.xdc] for cell 'mb_preset_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_ds_6/mb_preset_auto_ds_6_clocks.xdc] for cell 'mb_preset_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_ds_6/mb_preset_auto_ds_6_clocks.xdc] for cell 'mb_preset_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_ds_7/mb_preset_auto_ds_7_clocks.xdc] for cell 'mb_preset_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_ds_7/mb_preset_auto_ds_7_clocks.xdc] for cell 'mb_preset_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_us_0/mb_preset_auto_us_0_clocks.xdc] for cell 'mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_us/inst'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_us_0/mb_preset_auto_us_0_clocks.xdc] for cell 'mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_us/inst'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_cc_0/mb_preset_auto_cc_0_clocks.xdc] for cell 'mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_cc/inst'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_cc_0/mb_preset_auto_cc_0_clocks.xdc] for cell 'mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_cc/inst'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_cc_1/mb_preset_auto_cc_1_clocks.xdc] for cell 'mb_preset_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_cc_1/mb_preset_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_cc_1/mb_preset_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_cc_1/mb_preset_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_cc_1/mb_preset_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_cc_1/mb_preset_auto_cc_1_clocks.xdc] for cell 'mb_preset_i/microblaze_0_axi_periph/m09_couplers/auto_cc/inst'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_ds_8/mb_preset_auto_ds_8_clocks.xdc] for cell 'mb_preset_i/microblaze_0_axi_periph/m09_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_auto_ds_8/mb_preset_auto_ds_8_clocks.xdc] for cell 'mb_preset_i/microblaze_0_axi_periph/m09_couplers/auto_ds/inst'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_microblaze_0_axi_intc_0/mb_preset_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_preset_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_microblaze_0_axi_intc_0/mb_preset_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_preset_i/microblaze_0_axi_intc/U0'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_mdm_1_0/mb_preset_mdm_1_0.xdc] for cell 'mb_preset_i/mdm_1/U0'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_mdm_1_0/mb_preset_mdm_1_0.xdc] for cell 'mb_preset_i/mdm_1/U0'
Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_pcie_0_0/synth/mb_preset_axi_pcie_0_0_late.xdc] for cell 'mb_preset_i/axi_pcie_0/inst'
Finished Parsing XDC File [d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_pcie_0_0/synth/mb_preset_axi_pcie_0_0_late.xdc] for cell 'mb_preset_i/axi_pcie_0/inst'
INFO: [Project 1-1714] 71 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_preset_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_ben_reg_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance mb_preset_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_ben_reg_reg[1] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance mb_preset_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_ce_reg_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance mb_preset_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_qwen_reg_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance mb_preset_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_qwen_reg_reg[1] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance mb_preset_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_rnw_reg_reg has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance mb_preset_i/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_rpn_reg_reg has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance mb_preset_i/axi_emc_0/U0/mem_a_int_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance mb_preset_i/axi_emc_0/U0/mem_a_int_reg[27] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance mb_preset_i/axi_emc_0/U0/mem_a_int_reg[28] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance mb_preset_i/axi_emc_0/U0/mem_a_int_reg[29] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance mb_preset_i/axi_emc_0/U0/mem_a_int_reg[30] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance mb_preset_i/axi_emc_0/U0/mem_a_int_reg[31] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'mb_preset_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.gen/sources_1/bd/mb_preset/ip/mb_preset_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2226.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 503 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 18 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 100 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 163 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 77 instances

55 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:02 . Memory (MB): peak = 2226.812 ; gain = 1707.598
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Implementation license expires in 1 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2226.812 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 28f8a7cf4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2226.812 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter mb_preset_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[12]_i_1 into driver instance mb_preset_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_AWREADY.axi_awready_int_i_3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter mb_preset_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/PERBIT_GEN[7].MULT_AND_i1_i_1 into driver instance mb_preset_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/FSM_sequential_emc_addr_ps[1]_i_3, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter mb_preset_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/rnw_reg_i_1 into driver instance mb_preset_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/derived_size_reg[1]_i_3, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter mb_preset_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/read_break_reg_d1_i_1 into driver instance mb_preset_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_ce_reg[0]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter mb_preset_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_gen_sink_inst/root_port.timer_value[31]_i_2 into driver instance mb_preset_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_gen_sink_inst/root_port.timer_value[31]_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter mb_preset_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_destraddler_inst/trn_reof_prev_i_1 into driver instance mb_preset_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_destraddler_inst/trn_reof_prev_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter mb_preset_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_pipeline_inst/reg_tstrb[3]_i_1 into driver instance mb_preset_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser[21]_i_4, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/data_width_128.m_axis_cc_tdata_h[30]_i_1 into driver instance mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/data_width_128.cpltlpsmsig[2]_i_2, which resulted in an inversion of 84 pins
INFO: [Opt 31-1287] Pulled Inverter mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/m_axi_araddrtemp_reg_0_3_0_5_i_3 into driver instance mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/m_axi_araddrtemp_reg_0_3_0_5_i_10, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/length_bytes_reg[7]_i_5 into driver instance mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/length_bytes_reg[11]_i_18, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq[7]_i_1 into driver instance mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state[2]_i_2__2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter mb_preset_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance mb_preset_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1 into driver instance mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/USE_RTL_FIFO.data_srl_reg[31][15]_srl32_i_1__0 into driver instance mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_araddr[3]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_RTL_FIFO.data_srl_reg[31][15]_srl32_i_1 into driver instance mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[3]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-138] Pushed 17 inverter(s) to 96 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f1c56b1e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2560.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 907 cells and removed 1575 cells
INFO: [Opt 31-1021] In phase Retarget, 69 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 12 inverter(s) to 80 load pin(s).
Phase 2 Constant propagation | Checksum: 1d9752b18

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2560.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 484 cells and removed 1545 cells
INFO: [Opt 31-1021] In phase Constant propagation, 58 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 273eec392

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2560.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 15 cells and removed 1985 cells
INFO: [Opt 31-1021] In phase Sweep, 176 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mb_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net mb_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1f8e146eb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2560.770 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1f8e146eb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2560.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b92b26c5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2560.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 61 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             907  |            1575  |                                             69  |
|  Constant propagation         |             484  |            1545  |                                             58  |
|  Sweep                        |              15  |            1985  |                                            176  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             61  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 2560.770 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2d02b38f1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2560.770 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 8 BRAM(s) out of a total of 54 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 5 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 7 Total Ports: 108
Ending PowerOpt Patch Enables Task | Checksum: 22d579d0c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.441 . Memory (MB): peak = 2931.875 ; gain = 0.000
Ending Power Optimization Task | Checksum: 22d579d0c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2931.875 ; gain = 371.105

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 22ce0c7d5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2931.875 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 22ce0c7d5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2931.875 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2931.875 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 22ce0c7d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2931.875 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 2931.875 ; gain = 705.062
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.216 . Memory (MB): peak = 2931.875 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.runs/impl_1/mb_preset_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2931.875 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file mb_preset_wrapper_drc_opted.rpt -pb mb_preset_wrapper_drc_opted.pb -rpx mb_preset_wrapper_drc_opted.rpx
Command: report_drc -file mb_preset_wrapper_drc_opted.rpt -pb mb_preset_wrapper_drc_opted.pb -rpx mb_preset_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.runs/impl_1/mb_preset_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Implementation license expires in 1 day(s)
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2931.875 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13d6d7588

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2931.875 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2931.875 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17c52bc5c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2931.875 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19b1f62fd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2931.875 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19b1f62fd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2931.875 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 19b1f62fd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2931.875 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2865a985e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2931.875 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 27b47e635

Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2931.875 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 27b47e635

Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2931.875 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 179673c69

Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 2931.875 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1989 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 854 nets or LUTs. Breaked 0 LUT, combined 854 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2931.875 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            854  |                   854  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            854  |                   854  |           0  |           9  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 19cc899e8

Time (s): cpu = 00:00:52 ; elapsed = 00:01:00 . Memory (MB): peak = 2931.875 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 201bd8e4d

Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 2931.875 ; gain = 0.000
Phase 2 Global Placement | Checksum: 201bd8e4d

Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 2931.875 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 203b05de8

Time (s): cpu = 00:00:57 ; elapsed = 00:01:05 . Memory (MB): peak = 2931.875 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23527d977

Time (s): cpu = 00:01:01 ; elapsed = 00:01:12 . Memory (MB): peak = 2931.875 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d9ccd1d2

Time (s): cpu = 00:01:02 ; elapsed = 00:01:13 . Memory (MB): peak = 2931.875 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2241b3447

Time (s): cpu = 00:01:02 ; elapsed = 00:01:13 . Memory (MB): peak = 2931.875 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 24b50129d

Time (s): cpu = 00:01:04 ; elapsed = 00:01:19 . Memory (MB): peak = 2931.875 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1551dde8b

Time (s): cpu = 00:01:15 ; elapsed = 00:01:38 . Memory (MB): peak = 2931.875 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 14ea7fb3d

Time (s): cpu = 00:01:18 ; elapsed = 00:01:41 . Memory (MB): peak = 2931.875 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1e77b8245

Time (s): cpu = 00:01:18 ; elapsed = 00:01:42 . Memory (MB): peak = 2931.875 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1e77b8245

Time (s): cpu = 00:01:19 ; elapsed = 00:01:42 . Memory (MB): peak = 2931.875 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2903a3f23

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.292 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2a0e3e81b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2931.875 ; gain = 0.000
INFO: [Place 46-33] Processed net mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net mb_preset_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2c9665b20

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2931.875 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2903a3f23

Time (s): cpu = 00:01:31 ; elapsed = 00:01:58 . Memory (MB): peak = 2931.875 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.560. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 28474136c

Time (s): cpu = 00:01:32 ; elapsed = 00:02:00 . Memory (MB): peak = 2931.875 ; gain = 0.000

Time (s): cpu = 00:01:32 ; elapsed = 00:02:00 . Memory (MB): peak = 2931.875 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 28474136c

Time (s): cpu = 00:01:33 ; elapsed = 00:02:00 . Memory (MB): peak = 2931.875 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 28474136c

Time (s): cpu = 00:01:33 ; elapsed = 00:02:00 . Memory (MB): peak = 2931.875 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                8x8|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 28474136c

Time (s): cpu = 00:01:33 ; elapsed = 00:02:00 . Memory (MB): peak = 2931.875 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 28474136c

Time (s): cpu = 00:01:34 ; elapsed = 00:02:01 . Memory (MB): peak = 2931.875 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2931.875 ; gain = 0.000

Time (s): cpu = 00:01:34 ; elapsed = 00:02:01 . Memory (MB): peak = 2931.875 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c825b841

Time (s): cpu = 00:01:34 ; elapsed = 00:02:01 . Memory (MB): peak = 2931.875 ; gain = 0.000
Ending Placer Task | Checksum: 12c851055

Time (s): cpu = 00:01:34 ; elapsed = 00:02:01 . Memory (MB): peak = 2931.875 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
143 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:38 ; elapsed = 00:02:04 . Memory (MB): peak = 2931.875 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2931.875 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.runs/impl_1/mb_preset_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2931.875 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file mb_preset_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.257 . Memory (MB): peak = 2931.875 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mb_preset_wrapper_utilization_placed.rpt -pb mb_preset_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mb_preset_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.233 . Memory (MB): peak = 2931.875 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Implementation license expires in 1 day(s)

Starting Initial Update Timing Task

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2931.875 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
153 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2931.875 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2931.875 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.runs/impl_1/mb_preset_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2931.875 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Implementation license expires in 1 day(s)
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: edaa0c02 ConstDB: 0 ShapeSum: 3edb0453 RouteDB: 0
Post Restoration Checksum: NetGraph: 62edbea1 NumContArr: 1fe114f0 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 82ced391

Time (s): cpu = 00:01:03 ; elapsed = 00:00:49 . Memory (MB): peak = 3189.219 ; gain = 257.344

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 82ced391

Time (s): cpu = 00:01:04 ; elapsed = 00:00:50 . Memory (MB): peak = 3196.785 ; gain = 264.910

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 82ced391

Time (s): cpu = 00:01:04 ; elapsed = 00:00:50 . Memory (MB): peak = 3196.785 ; gain = 264.910
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
WARNING: [Route 35-41] Unusually high hold violations were detected on a large number of pins. This may result in high router runtime.
Phase 2.3 Update Timing | Checksum: d4a19758

Time (s): cpu = 00:01:24 ; elapsed = 00:01:10 . Memory (MB): peak = 3354.918 ; gain = 423.043
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.538  | TNS=0.000  | WHS=-3.984 | THS=-29579.465|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1194c069b

Time (s): cpu = 00:01:32 ; elapsed = 00:01:19 . Memory (MB): peak = 3354.918 ; gain = 423.043
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.538  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: d2d473c4

Time (s): cpu = 00:01:33 ; elapsed = 00:01:20 . Memory (MB): peak = 3354.918 ; gain = 423.043

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00391917 %
  Global Horizontal Routing Utilization  = 0.000803146 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 39004
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 39004
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 2

Phase 2 Router Initialization | Checksum: f56c8d86

Time (s): cpu = 00:01:35 ; elapsed = 00:01:21 . Memory (MB): peak = 3362.133 ; gain = 430.258

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: f56c8d86

Time (s): cpu = 00:01:35 ; elapsed = 00:01:21 . Memory (MB): peak = 3362.133 ; gain = 430.258
Phase 3 Initial Routing | Checksum: 1e62bdd0e

Time (s): cpu = 00:13:00 ; elapsed = 00:08:57 . Memory (MB): peak = 3617.910 ; gain = 686.035
INFO: [Route 35-580] Design has 7861 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+================================+====================================================================================================================+
| Launch Setup Clock | Launch Hold Clock              | Pin                                                                                                                |
+====================+================================+====================================================================================================================+
| userclk2           | clk_out1_mb_preset_clk_wiz_1_0 | mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active_reg[0,1][9]/D  |
| userclk2           | clk_out1_mb_preset_clk_wiz_1_0 | mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active_reg[0,31][9]/D |
| userclk2           | clk_out1_mb_preset_clk_wiz_1_0 | mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active_reg[3,0][9]/D  |
| userclk2           | clk_out1_mb_preset_clk_wiz_1_0 | mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active_reg[3,31][9]/D |
| userclk2           | clk_out1_mb_preset_clk_wiz_1_0 | mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active_reg[0,0][9]/D  |
+--------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4353
 Number of Nodes with overlaps = 380
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.675 | TNS=-489.279| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d1db6334

Time (s): cpu = 00:23:15 ; elapsed = 00:16:18 . Memory (MB): peak = 3650.980 ; gain = 719.105

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.838 | TNS=-41.332| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1666fc0f3

Time (s): cpu = 00:23:30 ; elapsed = 00:16:36 . Memory (MB): peak = 3650.980 ; gain = 719.105

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.660 | TNS=-27.273| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1c49f611e

Time (s): cpu = 00:23:35 ; elapsed = 00:16:41 . Memory (MB): peak = 3650.980 ; gain = 719.105

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.339 | TNS=-0.339 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1ae046e7a

Time (s): cpu = 00:23:40 ; elapsed = 00:16:49 . Memory (MB): peak = 3650.980 ; gain = 719.105
Phase 4 Rip-up And Reroute | Checksum: 1ae046e7a

Time (s): cpu = 00:23:41 ; elapsed = 00:16:49 . Memory (MB): peak = 3650.980 ; gain = 719.105

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: e4ee1895

Time (s): cpu = 00:23:43 ; elapsed = 00:16:52 . Memory (MB): peak = 3650.980 ; gain = 719.105
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.339 | TNS=-0.339 | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1a6f7559b

Time (s): cpu = 00:23:44 ; elapsed = 00:16:53 . Memory (MB): peak = 3650.980 ; gain = 719.105

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a6f7559b

Time (s): cpu = 00:23:44 ; elapsed = 00:16:53 . Memory (MB): peak = 3650.980 ; gain = 719.105
Phase 5 Delay and Skew Optimization | Checksum: 1a6f7559b

Time (s): cpu = 00:23:44 ; elapsed = 00:16:53 . Memory (MB): peak = 3650.980 ; gain = 719.105

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 139afeff8

Time (s): cpu = 00:23:47 ; elapsed = 00:16:57 . Memory (MB): peak = 3650.980 ; gain = 719.105
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.460 | TNS=-6769.118| WHS=-2.905 | THS=-11102.991|

Phase 6.1 Hold Fix Iter | Checksum: 97ed447b

Time (s): cpu = 00:24:06 ; elapsed = 00:17:22 . Memory (MB): peak = 3650.980 ; gain = 719.105
WARNING: [Route 35-468] The router encountered 2065 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	mb_preset_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/sys_rst_n_int_reg/D
	mb_preset_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/cpl_to_length_sub_i_1/I1
	mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/data_width_128.tlpndattr_reg_0_3_0_0_i_2/I0
	mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/data_width_128.m_axi_rready_i_1/I0
	mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/data_width_128.rresp[0][2]_i_3/I0
	mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/data_width_128.rresp[2][2]_i_2/I0
	mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/data_width_128.rresp[2][2]_i_3/I0
	mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/data_width_128.rresp[3][2]_i_2/I0
	mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/m_axi_araddr1[31]_i_1/I0
	mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/m_axi_araddr1[31]_i_2/I0
	.. and 2055 more pins.

Phase 6 Post Hold Fix | Checksum: c1ab05ef

Time (s): cpu = 00:24:06 ; elapsed = 00:17:22 . Memory (MB): peak = 3650.980 ; gain = 719.105

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.01022 %
  Global Horizontal Routing Utilization  = 2.67863 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 81.0811%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 83.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 108cfc4bd

Time (s): cpu = 00:24:07 ; elapsed = 00:17:22 . Memory (MB): peak = 3650.980 ; gain = 719.105

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 108cfc4bd

Time (s): cpu = 00:24:07 ; elapsed = 00:17:23 . Memory (MB): peak = 3650.980 ; gain = 719.105

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin mb_preset_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X1Y11/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin mb_preset_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0 to physical pin GTXE2_COMMON_X1Y2/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin mb_preset_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X1Y10/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin mb_preset_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X1Y9/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin mb_preset_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X1Y8/GTREFCLK1
Phase 9 Depositing Routes | Checksum: 1a94d02fb

Time (s): cpu = 00:24:10 ; elapsed = 00:17:28 . Memory (MB): peak = 3650.980 ; gain = 719.105

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1d7c69c28

Time (s): cpu = 00:24:13 ; elapsed = 00:17:32 . Memory (MB): peak = 3650.980 ; gain = 719.105
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.893 | TNS=-28765.488| WHS=0.013  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1d7c69c28

Time (s): cpu = 00:24:13 ; elapsed = 00:17:32 . Memory (MB): peak = 3650.980 ; gain = 719.105
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:24:13 ; elapsed = 00:17:32 . Memory (MB): peak = 3650.980 ; gain = 719.105

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
178 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:24:18 ; elapsed = 00:17:35 . Memory (MB): peak = 3650.980 ; gain = 719.105
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3650.980 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3650.980 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.runs/impl_1/mb_preset_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3650.980 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file mb_preset_wrapper_drc_routed.rpt -pb mb_preset_wrapper_drc_routed.pb -rpx mb_preset_wrapper_drc_routed.rpx
Command: report_drc -file mb_preset_wrapper_drc_routed.rpt -pb mb_preset_wrapper_drc_routed.pb -rpx mb_preset_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.runs/impl_1/mb_preset_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3650.980 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file mb_preset_wrapper_methodology_drc_routed.rpt -pb mb_preset_wrapper_methodology_drc_routed.pb -rpx mb_preset_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file mb_preset_wrapper_methodology_drc_routed.rpt -pb mb_preset_wrapper_methodology_drc_routed.pb -rpx mb_preset_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Tony/Downloads/RainbowGhost/Code/mircoBlaze_VC707_PCIeV3/mircoBlaze_VC707_PCIeV2.runs/impl_1/mb_preset_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 3650.980 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file mb_preset_wrapper_power_routed.rpt -pb mb_preset_wrapper_power_summary_routed.pb -rpx mb_preset_wrapper_power_routed.rpx
Command: report_power -file mb_preset_wrapper_power_routed.rpt -pb mb_preset_wrapper_power_summary_routed.pb -rpx mb_preset_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
190 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3650.980 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file mb_preset_wrapper_route_status.rpt -pb mb_preset_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file mb_preset_wrapper_timing_summary_routed.rpt -pb mb_preset_wrapper_timing_summary_routed.pb -rpx mb_preset_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mb_preset_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mb_preset_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mb_preset_wrapper_bus_skew_routed.rpt -pb mb_preset_wrapper_bus_skew_routed.pb -rpx mb_preset_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block mb_preset_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mb_preset_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block mb_preset_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mb_preset_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block mb_preset_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mb_preset_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block mb_preset_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mb_preset_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo2/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <mb_preset_i/axi_pcie_0/inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <mb_preset_i/axi_pcie_0/inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <mb_preset_i/axi_pcie_0/inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_read_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <mb_preset_i/axi_pcie_0/inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force mb_preset_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Implementation license expires in 1 day(s)
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb) which is driven by a register (mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb) which is driven by a register (mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/enb) which is driven by a register (mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_read_data_bram/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/enb) which is driven by a register (mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 45 net(s) have no routable loads. The problem bus(es) and/or net(s) are mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], mb_preset_i/microblaze_0_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0]... and (the first 15 of 25 listed).
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo2/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (mb_preset_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo2/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings, 6 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mb_preset_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 4115.480 ; gain = 464.500
INFO: [Common 17-206] Exiting Vivado at Mon Mar  6 22:59:51 2023...
