///////////////////////////////////////////////////////////////////////////////////////////////
//
// QUALCOMM Proprietary Design Data
// Copyright (c) 2017, Qualcomm Technologies Incorporated. All rights reserved.
//
// All data and information contained in or disclosed by this document are confidential and
// proprietary information of Qualcomm Technologies Incorporated, and all rights therein are expressly
// reserved. By accepting this material, the recipient agrees that this material and the
// information contained therein are held in confidence and in trust and will not be used,
// copied, reproduced in whole or in part, nor its contents revealed in any manner to others
// without the express written permission of Qualcomm Technologies Incorporated.
//
// This technology was exported from the United States in accordance with the Export
// Administration Regulations. Diversion contrary to U. S. law prohibited.
//
///////////////////////////////////////////////////////////////////////////////////////////////
//
// ddr_phy_seq_hwioreg.h : automatically generated by Autoseq  2.9 7/8/2016 
// User Name:jeasley
//
// !! WARNING !!  DO NOT MANUALLY EDIT THIS FILE.
//
///////////////////////////////////////////////////////////////////////////////////////////////

#ifndef __DDR_PHY_SEQ_REG_H__
#define __DDR_PHY_SEQ_REG_H__

#include "seq_hwio.h"
#include "ddr_phy_seq_hwiobase.h"
#include "HALhwio.h"


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block DDR_PHY
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register DDRPHY_TOP_HW_INFO ////

#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_ADDR(x)                      (x+0x00000000)
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_PHYS(x)                      (x+0x00000000)
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_RMSK                         0xffffffff
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_SHFT                                  0
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_IN(x)                        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_OUT(x, val)                  \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_MAJOR_REV_BMSK               0xff000000
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_MAJOR_REV_SHFT                     0x18

#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_BRANCH_REV_BMSK              0x00ff0000
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_BRANCH_REV_SHFT                    0x10

#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_MINOR_REV_BMSK               0x0000ff00
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_MINOR_REV_SHFT                      0x8

#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_ECO_BMSK                     0x000000ff
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_ECO_SHFT                            0x0

//// Register DDRPHY_TOP_HW_VERSION ////

#define HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_ADDR(x)                   (x+0x00000004)
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_PHYS(x)                   (x+0x00000004)
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_RMSK                      0xffffffff
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_SHFT                               0
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_IN(x)                     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_OUT(x, val)               \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_MAJOR_BMSK                0xf0000000
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_MAJOR_SHFT                      0x1c

#define HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_MINOR_BMSK                0x0fff0000
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_MINOR_SHFT                      0x10

#define HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_STEP_BMSK                 0x0000ffff
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_STEP_SHFT                        0x0

//// Register DDRPHY_TOP_CORE_INFO ////

#define HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_ADDR(x)                    (x+0x00000008)
#define HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_PHYS(x)                    (x+0x00000008)
#define HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_RMSK                       0xffffffff
#define HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_CONFIGURATION_BMSK         0xffffffff
#define HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_CONFIGURATION_SHFT                0x0

//// Register DDRPHY_TOP_TEST_CFG ////

#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_ADDR(x)                     (x+0x0000000c)
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_PHYS(x)                     (x+0x0000000c)
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_RMSK                        0xffffffff
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_SHFT                                 0
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_IN(x)                       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_OUT(x, val)                 \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_DQS_INT_LB_MODE_BMSK        0x80000000
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_DQS_INT_LB_MODE_SHFT              0x1f

#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_TST_MUX_SEL3_BMSK           0x40000000
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_TST_MUX_SEL3_SHFT                 0x1e

#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_SB_LB_MASK_BMSK             0x20000000
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_SB_LB_MASK_SHFT                   0x1d

#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_TST_MUX_SEL2_BMSK           0x10000000
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_TST_MUX_SEL2_SHFT                 0x1c

#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_PAD_RX_LB_MODE_BMSK         0x08000000
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_PAD_RX_LB_MODE_SHFT               0x1b

#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_PAD_TST_OE_MODE_BMSK        0x04000000
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_PAD_TST_OE_MODE_SHFT              0x1a

#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_PAD_TST_IE_MODE_BMSK        0x02000000
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_PAD_TST_IE_MODE_SHFT              0x19

#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_SB_LB_DATA_SEL_BMSK         0x01000000
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_SB_LB_DATA_SEL_SHFT               0x18

#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_TST_MUX_SEL1_BMSK           0x00fc0000
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_TST_MUX_SEL1_SHFT                 0x12

#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_TST_MUX_SEL0_BMSK           0x0003f000
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_TST_MUX_SEL0_SHFT                  0xc

#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_SPDM_EN_BMSK                0x00000800
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_SPDM_EN_SHFT                       0xb

#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_SB_LB_MODE_BMSK             0x00000400
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_SB_LB_MODE_SHFT                    0xa

#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_EXT_LB_MODE_BMSK            0x00000200
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_EXT_LB_MODE_SHFT                   0x9

#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_INT_LB_MODE_BMSK            0x00000100
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_INT_LB_MODE_SHFT                   0x8

#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_DEBUG_BUS_SEL_BMSK          0x000000ff
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_DEBUG_BUS_SEL_SHFT                 0x0

//// Register DDRPHY_TOP_CTRL_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_ADDR(x)                   (x+0x00000010)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_PHYS(x)                   (x+0x00000010)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_RMSK                      0xffff7fbd
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_SHFT                               0
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_IN(x)                     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_OUT(x, val)               \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_WATCHDOG_HW_BYPASS_BMSK   0x80000000
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_WATCHDOG_HW_BYPASS_SHFT         0x1f

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_PBIT_RO_EN_BMSK           0x40000000
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_PBIT_RO_EN_SHFT                 0x1e

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_MC_CLK_DIV_SW_BMSK        0x20000000
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_MC_CLK_DIV_SW_SHFT              0x1d

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_MC_CLK_DIV_SW_SEL_BMSK    0x10000000
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_MC_CLK_DIV_SW_SEL_SHFT          0x1c

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_IOPAD_EXT_BIAS_DISABLE_BMSK 0x08000000
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_IOPAD_EXT_BIAS_DISABLE_SHFT       0x1b

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_DDRPHY_LVDS_CLK_ENABLE_OVRD_VAL_BMSK 0x04000000
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_DDRPHY_LVDS_CLK_ENABLE_OVRD_VAL_SHFT       0x1a

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_DDRPHY_LVDS_CLK_ENABLE_OVRD_SEL_BMSK 0x02000000
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_DDRPHY_LVDS_CLK_ENABLE_OVRD_SEL_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_DDRPHY_LVDS_CLK_ENABLE_TIME_BMSK 0x01fe0000
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_DDRPHY_LVDS_CLK_ENABLE_TIME_SHFT       0x11

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_DDRPHY_LVDS_CLK_ENABLE_BMSK 0x00010000
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_DDRPHY_LVDS_CLK_ENABLE_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_DM_RD_FIFO_SW_CLK_ON_SEL_BMSK 0x00004000
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_DM_RD_FIFO_SW_CLK_ON_SEL_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_DM_RD_FIFO_SW_CLK_ON_BMSK 0x00002000
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_DM_RD_FIFO_SW_CLK_ON_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_MOD_CNT_SW_CLK_ON_SEL_BMSK 0x00001000
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_MOD_CNT_SW_CLK_ON_SEL_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_MOD_CNT_SW_CLK_ON_BMSK    0x00000800
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_MOD_CNT_SW_CLK_ON_SHFT           0xb

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_MOD_CNT_SW_RES_BMSK       0x00000400
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_MOD_CNT_SW_RES_SHFT              0xa

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_CDIV_OBS_EN_BMSK          0x00000200
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_CDIV_OBS_EN_SHFT                 0x9

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_TMIN_SW_CLK_ON_BMSK       0x00000100
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_TMIN_SW_CLK_ON_SHFT              0x8

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_XO_CLK_ON_BMSK            0x00000080
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_XO_CLK_ON_SHFT                   0x7

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_MC_QFI_CLK_SW_CLK_OFF_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_MC_QFI_CLK_SW_CLK_OFF_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_FPM_ENABLE_BMSK           0x00000010
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_FPM_ENABLE_SHFT                  0x4

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_CXO_REF_SW_CLK_ON_BMSK    0x00000008
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_CXO_REF_SW_CLK_ON_SHFT           0x3

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_CXO_REF_SW_CLK_ON_SEL_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_CXO_REF_SW_CLK_ON_SEL_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_CSR_READ_DATA_PIPE_SEL_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_CSR_READ_DATA_PIPE_SEL_SHFT        0x0

//// Register DDRPHY_TOP_CTRL_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_ADDR(x)                   (x+0x00000014)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_PHYS(x)                   (x+0x00000014)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_RMSK                      0x00007fff
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_SHFT                               0
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_IN(x)                     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_OUT(x, val)               \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_RFU_BMSK                  0x00007000
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_RFU_SHFT                         0xc

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_PREINIT_QFI2_TRAFFIC_MASK_EN_BMSK 0x00000800
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_PREINIT_QFI2_TRAFFIC_MASK_EN_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_PERIODIC_TRAINING_CLK_ON_BMSK 0x00000400
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_PERIODIC_TRAINING_CLK_ON_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_ODDR_TDFF_BYPASS_BMSK     0x00000200
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_ODDR_TDFF_BYPASS_SHFT            0x9

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_QFI_CM_TDFF_BYPASS_BMSK   0x00000100
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_QFI_CM_TDFF_BYPASS_SHFT          0x8

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_DQS_SLICE_LP_EN_BMSK      0x00000080
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_DQS_SLICE_LP_EN_SHFT             0x7

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_DQ_SLICE_RD_LP_EN_BMSK    0x00000040
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_DQ_SLICE_RD_LP_EN_SHFT           0x6

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_DQ_SLICE_WR_LP_EN_BMSK    0x00000020
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_DQ_SLICE_WR_LP_EN_SHFT           0x5

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_RD_FREQ_RATIO_BMSK        0x00000018
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_RD_FREQ_RATIO_SHFT               0x3

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_WR_FREQ_RATIO_BMSK        0x00000006
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_WR_FREQ_RATIO_SHFT               0x1

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_GCC_MODE_BMSK             0x00000001
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_GCC_MODE_SHFT                    0x0

//// Register DDRPHY_TOP_CTRL_2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_ADDR(x)                   (x+0x00000018)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_PHYS(x)                   (x+0x00000018)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_RMSK                      0x0100ffff
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_SHFT                               0
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_IN(x)                     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_OUT(x, val)               \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_SW_DATA_SDR_MODE_EN_BMSK  0x01000000
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_SW_DATA_SDR_MODE_EN_SHFT        0x18

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_SW_DATA_SDR_MODE_BMSK     0x0000ffff
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_SW_DATA_SDR_MODE_SHFT            0x0

//// Register DDRPHY_TOP_CTRL_3_CFG ////

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_ADDR(x)                   (x+0x0000001c)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_PHYS(x)                   (x+0x0000001c)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_RMSK                      0x0100ffff
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_SHFT                               0
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_IN(x)                     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_OUT(x, val)               \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_SW_ACTIVE_LOW_EN_BMSK     0x01000000
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_SW_ACTIVE_LOW_EN_SHFT           0x18

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_SW_ACTIVE_LOW_MODE_BMSK   0x0000ffff
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_SW_ACTIVE_LOW_MODE_SHFT          0x0

//// Register DDRPHY_TOP_CTRL_4_CFG ////

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_ADDR(x)                   (x+0x00000020)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_PHYS(x)                   (x+0x00000020)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_RMSK                      0x0100ffff
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_SHFT                               0
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_IN(x)                     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_OUT(x, val)               \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_SW_CLK_SDR_MODE_EN_BMSK   0x01000000
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_SW_CLK_SDR_MODE_EN_SHFT         0x18

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_SW_CLK_SDR_MODE_BMSK      0x0000ffff
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_SW_CLK_SDR_MODE_SHFT             0x0

//// Register DDRPHY_TOP_DEBUG_BUS_STA_0 ////

#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_0_ADDR(x)              (x+0x00000024)
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_0_PHYS(x)              (x+0x00000024)
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_0_RMSK                 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_0_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_0_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_0_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_0_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_0_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_0_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_0_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_0_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_0_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_0_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_0_IOC_DEBUG_BUS_BMSK   0xffffffff
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_0_IOC_DEBUG_BUS_SHFT          0x0

//// Register DDRPHY_TOP_DEBUG_BUS_STA_1 ////

#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_1_ADDR(x)              (x+0x00000028)
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_1_PHYS(x)              (x+0x00000028)
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_1_RMSK                 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_1_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_1_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_1_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_1_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_1_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_1_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_1_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_1_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_1_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_1_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_1_CM_DEBUG_BUS_BMSK    0xffffffff
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_1_CM_DEBUG_BUS_SHFT           0x0

//// Register DDRPHY_TOP_DEBUG_BUS_STA_2 ////

#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_2_ADDR(x)              (x+0x0000002c)
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_2_PHYS(x)              (x+0x0000002c)
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_2_RMSK                 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_2_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_2_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_2_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_2_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_2_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_2_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_2_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_2_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_2_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_2_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_2_FPM_DEBUG_BUS_BMSK   0xffffffff
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_2_FPM_DEBUG_BUS_SHFT          0x0

//// Register DDRPHY_TOP_DEBUG_BUS_STA_3 ////

#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_3_ADDR(x)              (x+0x00000030)
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_3_PHYS(x)              (x+0x00000030)
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_3_RMSK                 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_3_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_3_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_3_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_3_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_3_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_3_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_3_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_3_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_3_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_3_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_3_BIST_DEBUG_BUS_BMSK  0xffffffff
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_3_BIST_DEBUG_BUS_SHFT         0x0

//// Register DDRPHY_TOP_DEBUG_BUS_STA_4 ////

#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_4_ADDR(x)              (x+0x00000034)
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_4_PHYS(x)              (x+0x00000034)
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_4_RMSK                 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_4_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_4_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_4_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_4_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_4_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_4_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_4_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_4_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_4_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_4_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_4_QFI2_DEBUG_BUS_BMSK  0xffffffff
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_4_QFI2_DEBUG_BUS_SHFT         0x0

//// Register DDRPHY_TOP_DEBUG_BUS_STA_5 ////

#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_5_ADDR(x)              (x+0x00000038)
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_5_PHYS(x)              (x+0x00000038)
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_5_RMSK                 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_5_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_5_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_5_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_5_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_5_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_5_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_5_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_5_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_5_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_5_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_5_RFU_BMSK             0xfffffff0
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_5_RFU_SHFT                    0x4

#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_5_LVDS_DEBUG_BUS_BMSK  0x0000000f
#define HWIO_DDR_PHY_DDRPHY_TOP_DEBUG_BUS_STA_5_LVDS_DEBUG_BUS_SHFT         0x0

//// Register DDRPHY_TOP_STA_0 ////

#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_ADDR(x)                        (x+0x0000003c)
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_PHYS(x)                        (x+0x0000003c)
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_RMSK                           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_SHFT                                    0
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_IN(x)                          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_STA_0_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOP_STA_0_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_INM(x, mask)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_STA_0_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_OUT(x, val)                    \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOP_STA_0_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOP_STA_0_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOP_STA_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_RFU_BMSK                       0xffffff80
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_RFU_SHFT                              0x7

#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_CDIV_OBS_BMSK                  0x00000040
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_CDIV_OBS_SHFT                         0x6

#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_SEL_INV_VALID_STATUS_BMSK      0x00000020
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_SEL_INV_VALID_STATUS_SHFT             0x5

#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_IO_PAD_LEFT_ALL_ZERO_BMSK      0x00000010
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_IO_PAD_LEFT_ALL_ZERO_SHFT             0x4

#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_IO_PAD_RIGHT_ALL_ZERO_BMSK     0x00000008
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_IO_PAD_RIGHT_ALL_ZERO_SHFT            0x3

#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_IO_PAD_LEFT_ALL_ONE_BMSK       0x00000004
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_IO_PAD_LEFT_ALL_ONE_SHFT              0x2

#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_IO_PAD_RIGHT_ALL_ONE_BMSK      0x00000002
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_IO_PAD_RIGHT_ALL_ONE_SHFT             0x1

#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_SEL_INV_COUNTER_STATUS_BMSK    0x00000001
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_SEL_INV_COUNTER_STATUS_SHFT           0x0

//// Register DDRPHY_TOP_TESTBUS_CTRL ////

#define HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_ADDR(x)                 (x+0x00000040)
#define HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_PHYS(x)                 (x+0x00000040)
#define HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_RMSK                    0xffffffff
#define HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_TEST_BUS_VAL_BMSK       0xffffffff
#define HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_TEST_BUS_VAL_SHFT              0x0

//// Register DDRPHY_TOP_HW_EVENT_TEST_CTRL ////

#define HWIO_DDR_PHY_DDRPHY_TOP_HW_EVENT_TEST_CTRL_ADDR(x)           (x+0x00000044)
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_EVENT_TEST_CTRL_PHYS(x)           (x+0x00000044)
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_EVENT_TEST_CTRL_RMSK              0x000001ff
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_EVENT_TEST_CTRL_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_EVENT_TEST_CTRL_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_HW_EVENT_TEST_CTRL_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOP_HW_EVENT_TEST_CTRL_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_EVENT_TEST_CTRL_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_HW_EVENT_TEST_CTRL_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_EVENT_TEST_CTRL_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOP_HW_EVENT_TEST_CTRL_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_EVENT_TEST_CTRL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOP_HW_EVENT_TEST_CTRL_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOP_HW_EVENT_TEST_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOP_HW_EVENT_TEST_CTRL_HW_EVENT_TEST_REG_SEL_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_EVENT_TEST_CTRL_HW_EVENT_TEST_REG_SEL_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_TOP_HW_EVENT_TEST_CTRL_HW_EVENT_TEST_REG_BMSK 0x000000ff
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_EVENT_TEST_CTRL_HW_EVENT_TEST_REG_SHFT        0x0

//// Register DDRPHY_PAD_CNTL_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_ADDR(x)                   (x+0x00000050)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_PHYS(x)                   (x+0x00000050)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_RMSK                      0x00733333
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_SHFT                               0
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_IN(x)                     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_OUT(x, val)               \
	out_dword( HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_JTAG_MODE_BMSK            0x00400000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_JTAG_MODE_SHFT                  0x16

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_PBIAS_BMSK                0x00200000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_PBIAS_SHFT                      0x15

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_LPDDR_BMSK                0x00100000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_LPDDR_SHFT                      0x14

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_PULL_N_DQS_BMSK           0x00030000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_PULL_N_DQS_SHFT                 0x10

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_PULL_DQS_BMSK             0x00003000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_PULL_DQS_SHFT                    0xc

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_PULL_BMSK                 0x00000300
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_PULL_SHFT                        0x8

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_PWR_DQS_BMSK              0x00000030
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_PWR_DQS_SHFT                     0x4

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_PWR_BMSK                  0x00000003
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_PWR_SHFT                         0x0

//// Register DDRPHY_PAD_CNTL_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_ADDR(x)                   (x+0x00000054)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_PHYS(x)                   (x+0x00000054)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_RMSK                      0x00007777
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_SHFT                               0
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_IN(x)                     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_OUT(x, val)               \
	out_dword( HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_ODRV_DQS_BMSK             0x00007000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_ODRV_DQS_SHFT                    0xc

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_ODRV_BMSK                 0x00000700
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_ODRV_SHFT                        0x8

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_ODT_DQS_BMSK              0x00000070
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_ODT_DQS_SHFT                     0x4

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_ODT_BMSK                  0x00000007
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_ODT_SHFT                         0x0

//// Register DDRPHY_PAD_CNTL_2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_ADDR(x)                   (x+0x00000058)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_PHYS(x)                   (x+0x00000058)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_RMSK                      0x000000ff
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_SHFT                               0
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_IN(x)                     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_OUT(x, val)               \
	out_dword( HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_LEFT_PCNT_5_4_BMSK        0x000000c0
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_LEFT_PCNT_5_4_SHFT               0x6

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_LEFT_DRV_LEAK_BMSK        0x00000030
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_LEFT_DRV_LEAK_SHFT               0x4

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_RIGHT_PCNT_5_4_BMSK       0x0000000c
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_RIGHT_PCNT_5_4_SHFT              0x2

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_RIGHT_DRV_LEAK_BMSK       0x00000003
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_RIGHT_DRV_LEAK_SHFT              0x0

//// Register DDRPHY_PAD_CNTL_3_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_ADDR(x)                   (x+0x0000005c)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_PHYS(x)                   (x+0x0000005c)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_RMSK                      0x0fffffff
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_SHFT                               0
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_IN(x)                     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_OUT(x, val)               \
	out_dword( HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_27_RFU_BMSK 0x08000000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_27_RFU_SHFT       0x1b

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_26_RFU_BMSK 0x04000000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_26_RFU_SHFT       0x1a

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_25_RFU_BMSK 0x02000000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_25_RFU_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_24_RFU_BMSK 0x01000000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_24_RFU_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_23_RFU_BMSK 0x00800000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_23_RFU_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_22_RFU_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_22_RFU_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_21_RFU_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_21_RFU_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_20_RFU_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_20_RFU_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_EXT_VREFA_EN_BMSK    0x00080000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_EXT_VREFA_EN_SHFT          0x13

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_EXT_VREFC_EN_BMSK    0x00040000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_EXT_VREFC_EN_SHFT          0x12

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_EXT_VREFB_EN_BMSK    0x00020000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_EXT_VREFB_EN_SHFT          0x11

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_JTAG_MODE_BMSK       0x00010000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_JTAG_MODE_SHFT             0x10

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_DFT_ALL_1_BMSK       0x00008000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_DFT_ALL_1_SHFT              0xf

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_DFT_ALL_0_BMSK       0x00004000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_DFT_ALL_0_SHFT              0xe

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_MP_MODE_BMSK         0x00002000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_MP_MODE_SHFT                0xd

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_HP_MODE_BMSK         0x00001000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_HP_MODE_SHFT                0xc

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_VOH_BMSK             0x00000c00
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_VOH_SHFT                    0xa

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_HI_Z_BMSK            0x00000200
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_HI_Z_SHFT                   0x9

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_BIAS_CUR_DEC_BMSK    0x00000100
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_BIAS_CUR_DEC_SHFT           0x8

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_BIAS_CUR_INC_BMSK    0x00000080
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_BIAS_CUR_INC_SHFT           0x7

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PULLUP_DQS_BMSK      0x00000070
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PULLUP_DQS_SHFT             0x4

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PULLUP_DQ_BMSK       0x0000000e
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PULLUP_DQ_SHFT              0x1

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PBIAS_BMSK           0x00000001
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PBIAS_SHFT                  0x0

//// Register DDRPHY_PAD_CNTL_4_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_ADDR(x)                   (x+0x00000060)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_PHYS(x)                   (x+0x00000060)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RMSK                      0x0fffffff
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_SHFT                               0
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_IN(x)                     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_OUT(x, val)               \
	out_dword( HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_27_RFU_BMSK 0x08000000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_27_RFU_SHFT       0x1b

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_26_RFU_BMSK 0x04000000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_26_RFU_SHFT       0x1a

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_25_RFU_BMSK 0x02000000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_25_RFU_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_24_RFU_BMSK 0x01000000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_24_RFU_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_23_RFU_BMSK 0x00800000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_23_RFU_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_22_RFU_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_22_RFU_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_21_RFU_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_21_RFU_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_20_RFU_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_20_RFU_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_EXT_VREFA_EN_BMSK   0x00080000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_EXT_VREFA_EN_SHFT         0x13

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_EXT_VREFC_EN_BMSK   0x00040000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_EXT_VREFC_EN_SHFT         0x12

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_EXT_VREFB_EN_BMSK   0x00020000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_EXT_VREFB_EN_SHFT         0x11

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_JTAG_MODE_BMSK      0x00010000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_JTAG_MODE_SHFT            0x10

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_DFT_ALL_1_BMSK      0x00008000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_DFT_ALL_1_SHFT             0xf

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_DFT_ALL_0_BMSK      0x00004000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_DFT_ALL_0_SHFT             0xe

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_MP_MODE_BMSK        0x00002000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_MP_MODE_SHFT               0xd

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_HP_MODE_BMSK        0x00001000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_HP_MODE_SHFT               0xc

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_VOH_BMSK            0x00000c00
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_VOH_SHFT                   0xa

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_HI_Z_BMSK           0x00000200
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_HI_Z_SHFT                  0x9

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_BIAS_CUR_DEC_BMSK   0x00000100
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_BIAS_CUR_DEC_SHFT          0x8

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_BIAS_CUR_INC_BMSK   0x00000080
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_BIAS_CUR_INC_SHFT          0x7

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PULLUP_DQS_BMSK     0x00000070
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PULLUP_DQS_SHFT            0x4

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PULLUP_DQ_BMSK      0x0000000e
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PULLUP_DQ_SHFT             0x1

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PBIAS_BMSK          0x00000001
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PBIAS_SHFT                 0x0

//// Register DDRPHY_PAD_DQ_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_ADDR(x)                     (x+0x00000064)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_PHYS(x)                     (x+0x00000064)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_RMSK                        0x7ffff777
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_SHFT                                 0
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_IN(x)                       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_OUT(x, val)                 \
	out_dword( HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_ODT_EN_BMSK                 0x40000000
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_ODT_EN_SHFT                       0x1e

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_PADSIG_INT_EN_BMSK          0x3ff00000
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_PADSIG_INT_EN_SHFT                0x14

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_REF_TRIM_BMSK               0x000f8000
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_REF_TRIM_SHFT                      0xf

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_P_EMPH_BMSK                 0x00007000
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_P_EMPH_SHFT                        0xc

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_N_EMPH_BMSK                 0x00000700
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_N_EMPH_SHFT                        0x8

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_P_DEL_BMSK                  0x00000070
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_P_DEL_SHFT                         0x4

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_N_DEL_BMSK                  0x00000007
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_N_DEL_SHFT                         0x0

//// Register DDRPHY_PAD_DQ_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_ADDR(x)                     (x+0x00000068)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_PHYS(x)                     (x+0x00000068)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_RMSK                        0x00000fff
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_SHFT                                 0
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_IN(x)                       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_OUT(x, val)                 \
	out_dword( HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_DQ_PAD3_RFU_BMSK            0x00000e00
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_DQ_PAD3_RFU_SHFT                   0x9

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_DQ_PAD2_RFU_BMSK            0x000001c0
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_DQ_PAD2_RFU_SHFT                   0x6

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_DQ_PAD1_RFU_BMSK            0x00000038
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_DQ_PAD1_RFU_SHFT                   0x3

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_DQ_PAD0_RFU_BMSK            0x00000007
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_DQ_PAD0_RFU_SHFT                   0x0

//// Register DDRPHY_PAD_DQ_2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_ADDR(x)                     (x+0x0000006c)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_PHYS(x)                     (x+0x0000006c)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_RMSK                        0x00000fff
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_SHFT                                 0
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_IN(x)                       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_OUT(x, val)                 \
	out_dword( HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_DQ_PAD7_RFU_BMSK            0x00000e00
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_DQ_PAD7_RFU_SHFT                   0x9

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_DQ_PAD6_RFU_BMSK            0x000001c0
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_DQ_PAD6_RFU_SHFT                   0x6

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_DQ_PAD5_RFU_BMSK            0x00000038
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_DQ_PAD5_RFU_SHFT                   0x3

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_DQ_PAD4_RFU_BMSK            0x00000007
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_DQ_PAD4_RFU_SHFT                   0x0

//// Register DDRPHY_PAD_DQ_3_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_ADDR(x)                     (x+0x00000070)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_PHYS(x)                     (x+0x00000070)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_RMSK                        0x000001ff
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_SHFT                                 0
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_IN(x)                       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_OUT(x, val)                 \
	out_dword( HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_DQ_PAD10_RFU_BMSK           0x000001c0
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_DQ_PAD10_RFU_SHFT                  0x6

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_DQ_PAD9_RFU_BMSK            0x00000038
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_DQ_PAD9_RFU_SHFT                   0x3

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_DQ_PAD8_RFU_BMSK            0x00000007
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_DQ_PAD8_RFU_SHFT                   0x0

//// Register DDRPHY_PAD_DQS_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_ADDR(x)                    (x+0x00000074)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_PHYS(x)                    (x+0x00000074)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_RMSK                       0x1f1f7777
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_DC_MON_DQS_BMSK            0x10000000
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_DC_MON_DQS_SHFT                  0x1c

#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_PAD_MON_EN_BMSK            0x08000000
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_PAD_MON_EN_SHFT                  0x1b

#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_PADSIG_INT_EN_N_BMSK       0x04000000
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_PADSIG_INT_EN_N_SHFT             0x1a

#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_ODT_EN_BMSK                0x02000000
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_ODT_EN_SHFT                      0x19

#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_PADSIG_INT_EN_BMSK         0x01000000
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_PADSIG_INT_EN_SHFT               0x18

#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_REF_TRIM_BMSK              0x001f0000
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_REF_TRIM_SHFT                    0x10

#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_P_EMPH_BMSK                0x00007000
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_P_EMPH_SHFT                       0xc

#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_N_EMPH_BMSK                0x00000700
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_N_EMPH_SHFT                       0x8

#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_P_DEL_BMSK                 0x00000070
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_P_DEL_SHFT                        0x4

#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_N_DEL_BMSK                 0x00000007
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_N_DEL_SHFT                        0x0

//// Register DDRPHY_PAD_DQS_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_ADDR(x)                    (x+0x00000078)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_PHYS(x)                    (x+0x00000078)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_RMSK                       0x00000007
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_DQS_PAD_RFU_BMSK           0x00000007
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_DQS_PAD_RFU_SHFT                  0x0

//// Register DDRPHY_PAD_GLOBAL_VREF_TRIM_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PAD_GLOBAL_VREF_TRIM_CFG_ADDR(x)         (x+0x0000007c)
#define HWIO_DDR_PHY_DDRPHY_PAD_GLOBAL_VREF_TRIM_CFG_PHYS(x)         (x+0x0000007c)
#define HWIO_DDR_PHY_DDRPHY_PAD_GLOBAL_VREF_TRIM_CFG_RMSK            0x00007f1f
#define HWIO_DDR_PHY_DDRPHY_PAD_GLOBAL_VREF_TRIM_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_PAD_GLOBAL_VREF_TRIM_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_GLOBAL_VREF_TRIM_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PAD_GLOBAL_VREF_TRIM_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PAD_GLOBAL_VREF_TRIM_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_GLOBAL_VREF_TRIM_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PAD_GLOBAL_VREF_TRIM_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_PAD_GLOBAL_VREF_TRIM_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PAD_GLOBAL_VREF_TRIM_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PAD_GLOBAL_VREF_TRIM_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PAD_GLOBAL_VREF_TRIM_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PAD_GLOBAL_VREF_TRIM_CFG_GLOBAL_MP_VREF_TRIM_BMSK 0x00007f00
#define HWIO_DDR_PHY_DDRPHY_PAD_GLOBAL_VREF_TRIM_CFG_GLOBAL_MP_VREF_TRIM_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_PAD_GLOBAL_VREF_TRIM_CFG_GLOBAL_HP_VREF_TRIM_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_PAD_GLOBAL_VREF_TRIM_CFG_GLOBAL_HP_VREF_TRIM_SHFT        0x0

//// Register DDRPHY_PAD_VREF_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_ADDR(x)                     (x+0x00000080)
#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_PHYS(x)                     (x+0x00000080)
#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_RMSK                        0x0000001f
#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_SHFT                                 0
#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_IN(x)                       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_OUT(x, val)                 \
	out_dword( HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_VREF_PAD_RFU_BIT_9_BMSK     0x00000010
#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_VREF_PAD_RFU_BIT_9_SHFT            0x4

#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_VREF_PAD_RFU_BIT_8_BMSK     0x00000008
#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_VREF_PAD_RFU_BIT_8_SHFT            0x3

#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_PADSIG_INT_EN_BMSK          0x00000004
#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_PADSIG_INT_EN_SHFT                 0x2

#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_VREF_MP_EN_BMSK             0x00000002
#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_VREF_MP_EN_SHFT                    0x1

#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_VREF_HP_EN_BMSK             0x00000001
#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_VREF_HP_EN_SHFT                    0x0

//// Register DDRPHY_PAD_CAL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_ADDR(x)                      (x+0x00000084)
#define HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_PHYS(x)                      (x+0x00000084)
#define HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_RMSK                         0x0fffff01
#define HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_SHFT                                  0
#define HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_IN(x)                        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_OUT(x, val)                  \
	out_dword( HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_CAL_PAD_RFU_BMSK             0x0fffff00
#define HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_CAL_PAD_RFU_SHFT                    0x8

#define HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_PADSIG_INT_EN_BMSK           0x00000001
#define HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_PADSIG_INT_EN_SHFT                  0x0

//// Register DDRPHY_PAD_FPM_CNTL0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_ADDR(x)                (x+0x00000088)
#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_PHYS(x)                (x+0x00000088)
#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_RMSK                   0xffffffff
#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_SHFT                            0
#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_OUT(x, val)            \
	out_dword( HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_ODT_IN_DQS_BMSK        0xe0000000
#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_ODT_IN_DQS_SHFT              0x1d

#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_ODT_IN_DQ_BMSK         0x1c000000
#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_ODT_IN_DQ_SHFT               0x1a

#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_NEMPH_BMSK             0x03800000
#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_NEMPH_SHFT                   0x17

#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_PEMPH_BMSK             0x00700000
#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_PEMPH_SHFT                   0x14

#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_NEMPH_DQSB_BMSK        0x000e0000
#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_NEMPH_DQSB_SHFT              0x11

#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_PEMPH_DQSB_BMSK        0x0001c000
#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_PEMPH_DQSB_SHFT               0xe

#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_DRIVER_VOH_MODE_BMSK   0x00003000
#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_DRIVER_VOH_MODE_SHFT          0xc

#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_PULL_UP_DQS_CNTL_BMSK  0x00000e00
#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_PULL_UP_DQS_CNTL_SHFT         0x9

#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_PULL_UP_DQ_CNTL_BMSK   0x000001c0
#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_PULL_UP_DQ_CNTL_SHFT          0x6

#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_ODRV_DQS_BMSK          0x00000038
#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_ODRV_DQS_SHFT                 0x3

#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_ODRV_DQ_BMSK           0x00000007
#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL0_CFG_ODRV_DQ_SHFT                  0x0

//// Register DDRPHY_PAD_FPM_CNTL1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL1_CFG_ADDR(x)                (x+0x0000008c)
#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL1_CFG_PHYS(x)                (x+0x0000008c)
#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL1_CFG_RMSK                   0x00000fff
#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL1_CFG_SHFT                            0
#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL1_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL1_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL1_CFG_OUT(x, val)            \
	out_dword( HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL1_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL1_CFG_NDEL_BMSK              0x00000e00
#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL1_CFG_NDEL_SHFT                     0x9

#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL1_CFG_PDEL_BMSK              0x000001c0
#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL1_CFG_PDEL_SHFT                     0x6

#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL1_CFG_NDEL_DQSB_BMSK         0x00000038
#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL1_CFG_NDEL_DQSB_SHFT                0x3

#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL1_CFG_PDEL_DQSB_BMSK         0x00000007
#define HWIO_DDR_PHY_DDRPHY_PAD_FPM_CNTL1_CFG_PDEL_DQSB_SHFT                0x0

//// Register DDRPHY_IOCS_DQ_CFG ////

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_ADDR(x)                      (x+0x00000090)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_PHYS(x)                      (x+0x00000090)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_RMSK                         0x9f1f9f9f
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_SHFT                                  0
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_IN(x)                        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_OUT(x, val)                  \
	out_dword( HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_PNCNT_HW_LOAD_EN_BMSK        0x80000000
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_PNCNT_HW_LOAD_EN_SHFT              0x1f

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_NCNT_SW_VAL_BMSK             0x1f000000
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_NCNT_SW_VAL_SHFT                   0x18

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_PCNT_SW_VAL_BMSK             0x001f0000
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_PCNT_SW_VAL_SHFT                   0x10

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_NCNT_OFFSET_SIGN_BMSK        0x00008000
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_NCNT_OFFSET_SIGN_SHFT               0xf

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_NCNT_SW_OFFSET_BMSK          0x00001f00
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_NCNT_SW_OFFSET_SHFT                 0x8

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_PCNT_OFFSET_SIGN_BMSK        0x00000080
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_PCNT_OFFSET_SIGN_SHFT               0x7

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_PCNT_SW_OFFSET_BMSK          0x0000001f
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_PCNT_SW_OFFSET_SHFT                 0x0

//// Register DDRPHY_IOCS_DQ_STA ////

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_ADDR(x)                      (x+0x00000094)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_PHYS(x)                      (x+0x00000094)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_RMSK                         0x00001f1f
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_SHFT                                  0
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_IN(x)                        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_OUT(x, val)                  \
	out_dword( HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_IOCS_DQ_NCNT_BMSK            0x00001f00
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_IOCS_DQ_NCNT_SHFT                   0x8

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_IOCS_DQ_PCNT_BMSK            0x0000001f
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_IOCS_DQ_PCNT_SHFT                   0x0

//// Register DDRPHY_IOCS_DQS_CFG ////

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_ADDR(x)                     (x+0x00000098)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_PHYS(x)                     (x+0x00000098)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_RMSK                        0x9f1f9f9f
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_SHFT                                 0
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_IN(x)                       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_OUT(x, val)                 \
	out_dword( HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_DQS_PNCNT_HW_LOAD_EN_BMSK   0x80000000
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_DQS_PNCNT_HW_LOAD_EN_SHFT         0x1f

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_DQS_NCNT_SW_VAL_BMSK        0x1f000000
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_DQS_NCNT_SW_VAL_SHFT              0x18

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_DQS_PCNT_SW_VAL_BMSK        0x001f0000
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_DQS_PCNT_SW_VAL_SHFT              0x10

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_DQS_NCNT_OFFSET_SIGN_BMSK   0x00008000
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_DQS_NCNT_OFFSET_SIGN_SHFT          0xf

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_DQS_NCNT_SW_OFFSET_BMSK     0x00001f00
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_DQS_NCNT_SW_OFFSET_SHFT            0x8

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_DQS_PCNT_OFFSET_SIGN_BMSK   0x00000080
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_DQS_PCNT_OFFSET_SIGN_SHFT          0x7

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_DQS_PCNT_SW_OFFSET_BMSK     0x0000001f
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_DQS_PCNT_SW_OFFSET_SHFT            0x0

//// Register DDRPHY_IOCS_DQS_STA ////

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_ADDR(x)                     (x+0x0000009c)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_PHYS(x)                     (x+0x0000009c)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_RMSK                        0x00001f1f
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_SHFT                                 0
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_IN(x)                       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_OUT(x, val)                 \
	out_dword( HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_IOCS_DQS_NCNT_BMSK          0x00001f00
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_IOCS_DQS_NCNT_SHFT                 0x8

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_IOCS_DQS_PCNT_BMSK          0x0000001f
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_IOCS_DQS_PCNT_SHFT                 0x0

//// Register DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG ////

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_ADDR(x)         (x+0x000000b0)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_PHYS(x)         (x+0x000000b0)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_RMSK            0x0000003f
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_IOCAL_ACK_DLY_CTL_BMSK 0x0000003c
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_IOCAL_ACK_DLY_CTL_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_IOCAL_CTLR_COMP_BMSK 0x00000002
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_IOCAL_CTLR_COMP_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_IOCAL_CTLR_AUTO_OFF_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_IOCAL_CTLR_AUTO_OFF_SHFT        0x0

//// Register DDRPHY_IOCTLR_BYP_CFG ////

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_ADDR(x)                   (x+0x000000b4)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_PHYS(x)                   (x+0x000000b4)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_RMSK                      0x00119f9f
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_SHFT                               0
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_IN(x)                     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_OUT(x, val)               \
	out_dword( HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_BYP_ENA_BMSK              0x00100000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_BYP_ENA_SHFT                    0x14

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_BYP_CAL_ENA_BMSK          0x00010000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_BYP_CAL_ENA_SHFT                0x10

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_BYP_N_ENA_BMSK            0x00008000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_BYP_N_ENA_SHFT                   0xf

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_BYP_NCNT_BMSK             0x00001f00
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_BYP_NCNT_SHFT                    0x8

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_BYP_P_ENA_BMSK            0x00000080
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_BYP_P_ENA_SHFT                   0x7

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_BYP_PCNT_BMSK             0x0000001f
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_BYP_PCNT_SHFT                    0x0

//// Register DDRPHY_IOCTLR_TIMERS_CFG ////

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_ADDR(x)                (x+0x000000b8)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_PHYS(x)                (x+0x000000b8)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_RMSK                   0xffffffff
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_SHFT                            0
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_OUT(x, val)            \
	out_dword( HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_SLEEP_TIMER_PERIOD_BMSK 0xffff0000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_SLEEP_TIMER_PERIOD_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_FF_TIMER_PERIOD_BMSK   0x0000ffff
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_FF_TIMER_PERIOD_SHFT          0x0

//// Register DDRPHY_IOCTLR_PNCNT_INIT_CFG ////

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_ADDR(x)            (x+0x000000bc)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_PHYS(x)            (x+0x000000bc)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_RMSK               0x00001f1f
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_NCNT_INIT_BMSK     0x00001f00
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_NCNT_INIT_SHFT            0x8

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_PCNT_INIT_BMSK     0x0000001f
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_PCNT_INIT_SHFT            0x0

//// Register DDRPHY_IOCTLR_CTRL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_ADDR(x)                  (x+0x000000c0)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_PHYS(x)                  (x+0x000000c0)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_RMSK                     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_CAL_NOW_BMSK             0x80000000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_CAL_NOW_SHFT                   0x1f

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_IO_CAL_AUTO_BMSK         0x40000000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_IO_CAL_AUTO_SHFT               0x1e

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_IO_CAL_FF_TIMER_EN_BMSK  0x20000000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_IO_CAL_FF_TIMER_EN_SHFT        0x1d

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_SW_FFCLK_ON_BMSK         0x10000000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_SW_FFCLK_ON_SHFT               0x1c

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_N_P_FIRST_BMSK           0x08000000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_N_P_FIRST_SHFT                 0x1b

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_PN_SEL_DATA_BMSK         0x04000000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_PN_SEL_DATA_SHFT               0x1a

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_PN_SEL_CA_BMSK           0x02000000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_PN_SEL_CA_SHFT                 0x19

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_MARGIN_LOAD_BMSK         0x01f00000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_MARGIN_LOAD_SHFT               0x14

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_CAL_USE_LAST_BMSK        0x00080000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_CAL_USE_LAST_SHFT              0x13

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_SAMPLE_POINT_BMSK        0x00070000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_SAMPLE_POINT_SHFT              0x10

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_PWAIT_TIME_BMSK          0x0000ff00
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_PWAIT_TIME_SHFT                 0x8

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_NWAIT_TIME_BMSK          0x000000ff
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_NWAIT_TIME_SHFT                 0x0

//// Register DDRPHY_IOCTLR_TOP_0_STA ////

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_ADDR(x)                 (x+0x000000c4)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_PHYS(x)                 (x+0x000000c4)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_RMSK                    0x000f1f1f
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_IOCAL_CTLR_HW_STALL_UPDATE_BMSK 0x00080000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_IOCAL_CTLR_HW_STALL_UPDATE_SHFT       0x13

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_IOCAL_CTLR_NCAL_EN_BMSK 0x00040000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_IOCAL_CTLR_NCAL_EN_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_IOCAL_CTLR_PCAL_EN_BMSK 0x00020000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_IOCAL_CTLR_PCAL_EN_SHFT       0x11

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_IOCAL_CTLR_CAL_EN_BMSK  0x00010000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_IOCAL_CTLR_CAL_EN_SHFT        0x10

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_IOCAL_CTLR_NCNT_BMSK    0x00001f00
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_IOCAL_CTLR_NCNT_SHFT           0x8

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_IOCAL_CTLR_PCNT_BMSK    0x0000001f
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_IOCAL_CTLR_PCNT_SHFT           0x0

//// Register DDRPHY_IOCTLR_TOP_1_STA ////

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_ADDR(x)                 (x+0x000000c8)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_PHYS(x)                 (x+0x000000c8)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_RMSK                    0x00003fff
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_INIT_IOCAL_DONE_BMSK    0x00002000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_INIT_IOCAL_DONE_SHFT           0xd

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_IOCAL_DONE_BMSK         0x00001000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_IOCAL_DONE_SHFT                0xc

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_IOCAL_BUSY_BMSK         0x00000800
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_IOCAL_BUSY_SHFT                0xb

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_SYNC_COMP_BMSK          0x00000400
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_SYNC_COMP_SHFT                 0xa

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_NCNT_HOLD_BMSK          0x000003e0
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_NCNT_HOLD_SHFT                 0x5

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_PCNT_HOLD_BMSK          0x0000001f
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_PCNT_HOLD_SHFT                 0x0

//// Register DDRPHY_IOCTLR_TIMER_STA ////

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_ADDR(x)                 (x+0x000000cc)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_PHYS(x)                 (x+0x000000cc)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_RMSK                    0x0000ffff
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_IOCAL_CTLR_SLEEP_TIMER_STATUS_BMSK 0x0000ffff
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_IOCAL_CTLR_SLEEP_TIMER_STATUS_SHFT        0x0

//// Register DDRPHY_CMCDCWRLVL_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_ADDR(x)               (x+0x000000e0)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_PHYS(x)               (x+0x000000e0)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_RMSK                  0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CMCDCWRLVL_MODE_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_ADDR(x)              (x+0x000000e4)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_PHYS(x)              (x+0x000000e4)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_RMSK                 0x00000f7f
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_RFU_BMSK             0x00000f00
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_RFU_SHFT                    0x8

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_CMOS_CLK_MODE_BMSK   0x00000040
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_CMOS_CLK_MODE_SHFT          0x6

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_LVDS_CLK_INV_CTRL_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_LVDS_CLK_INV_CTRL_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_WRLVL_CGC_LEGACY_MODE_CTRL_BMSK 0x00000010
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_WRLVL_CGC_LEGACY_MODE_CTRL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_MODE_BMSK            0x0000000f
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_MODE_SHFT                   0x0

//// Register DDRPHY_CMCDCWRLVL_TOP_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_ADDR(x)               (x+0x000000e8)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_PHYS(x)               (x+0x000000e8)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_RMSK                  0x03f00ff7
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_TMIN_MODE_BMSK        0x02000000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_TMIN_MODE_SHFT              0x19

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_FPM_GFM_OVRD_BMSK     0x01000000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_FPM_GFM_OVRD_SHFT           0x18

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_LOAD_BMSK             0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_LOAD_SHFT                   0x17

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_GATE_BMSK             0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_GATE_SHFT                   0x16

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_EN_BMSK               0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_EN_SHFT                     0x15

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_TEST_EN_BMSK          0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_TEST_EN_SHFT                0x14

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_DCC_CTL_BMSK          0x00000ff0
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_DCC_CTL_SHFT                 0x4

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_LP_EN_BMSK            0x00000004
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_LP_EN_SHFT                   0x2

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_HP_EN_BMSK            0x00000002
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_HP_EN_SHFT                   0x1

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_DLY_SEL_BMSK          0x00000001
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_DLY_SEL_SHFT                 0x0

//// Register DDRPHY_CMCDCWRLVL_SYNC_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_ADDR(x)              (x+0x000000ec)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_PHYS(x)              (x+0x000000ec)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_RMSK                 0x000001ff
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_CDC_EN_PULSE_CTL_BMSK 0x000001c0
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_CDC_EN_PULSE_CTL_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_CDC_SYNC_TRIG_BMSK   0x00000020
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_CDC_SYNC_TRIG_SHFT          0x5

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_CDC_GATE_PULSE_CTL_BMSK 0x0000001c
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_CDC_GATE_PULSE_CTL_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_CDC_LOAD_DLY_CTL_BMSK 0x00000003
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_CDC_LOAD_DLY_CTL_SHFT        0x0

//// Register DDRPHY_CMCDCWR_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_ADDR(x)                  (x+0x00000100)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_PHYS(x)                  (x+0x00000100)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_RMSK                     0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CMCDCWR_MODE_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_ADDR(x)                 (x+0x00000104)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_PHYS(x)                 (x+0x00000104)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_RMSK                    0x00000f0f
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_RFU_BMSK                0x00000f00
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_RFU_SHFT                       0x8

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_MODE_BMSK               0x0000000f
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_MODE_SHFT                      0x0

//// Register DDRPHY_CMCDCWR_TOP_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_ADDR(x)                  (x+0x00000108)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_PHYS(x)                  (x+0x00000108)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_RMSK                     0xffee0ff7
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_ODDR_TSTSE_SEL_BMSK      0x80000000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_ODDR_TSTSE_SEL_SHFT            0x1f

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_DCC_MON_SRC_SEL_BMSK     0x40000000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_DCC_MON_SRC_SEL_SHFT           0x1e

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_DCC_BYP_TX_BMSK          0x20000000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_DCC_BYP_TX_SHFT                0x1d

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_DCC_BYP_RX_BMSK          0x10000000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_DCC_BYP_RX_SHFT                0x1c

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_DUAL_CDC_EXT_STALL_BMSK  0x08000000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_DUAL_CDC_EXT_STALL_SHFT        0x1b

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_DLY_SEL_CDC1_BMSK        0x04000000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_DLY_SEL_CDC1_SHFT              0x1a

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_TMIN_MODE_BMSK           0x02000000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_TMIN_MODE_SHFT                 0x19

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_LOAD_BMSK                0x01000000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_LOAD_SHFT                      0x18

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_GATE_BMSK                0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_GATE_SHFT                      0x17

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_EN_BMSK                  0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_EN_SHFT                        0x16

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_TEST_EN_BMSK             0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_TEST_EN_SHFT                   0x15

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_ODDR_TST_DATA1_SEL_BMSK  0x00080000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_ODDR_TST_DATA1_SEL_SHFT        0x13

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_PHY_REG_SEL_EN_BMSK      0x00040000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_PHY_REG_SEL_EN_SHFT            0x12

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_PHY_REG_SEL_BMSK         0x00020000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_PHY_REG_SEL_SHFT               0x11

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_DCC_CTL_BMSK             0x00000ff0
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_DCC_CTL_SHFT                    0x4

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_LP_EN_BMSK               0x00000004
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_LP_EN_SHFT                      0x2

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_HP_EN_BMSK               0x00000002
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_HP_EN_SHFT                      0x1

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_DLY_SEL_CDC0_BMSK        0x00000001
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_DLY_SEL_CDC0_SHFT               0x0

//// Register DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_ADDR(x)          (x+0x0000010c)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_PHYS(x)          (x+0x0000010c)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_RMSK             0x000073ff
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_SHFT                      0
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_RD_DQS_DCC_CLK_SEL_BMSK 0x00004000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_RD_DQS_DCC_CLK_SEL_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_DCC_MON_CLK_DIS_BMSK 0x00002000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_DCC_MON_CLK_DIS_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_WRLVL_CGC_CSR_OVRD_EN_BMSK 0x00001000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_WRLVL_CGC_CSR_OVRD_EN_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_T90_WR_DATA_CGC_BYPASS_BMSK 0x00000200
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_T90_WR_DATA_CGC_BYPASS_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_T90_WR_DATA_CGC_BYPASS_MUX_SEL_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_T90_WR_DATA_CGC_BYPASS_MUX_SEL_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_TMIN_RD_IE_REN_RNK_CGC_BYPASS_BMSK 0x00000080
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_TMIN_RD_IE_REN_RNK_CGC_BYPASS_SHFT        0x7

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_TMIN_RD_IE_REN_RNK_CGC_BYPASS_MUX_SEL_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_TMIN_RD_IE_REN_RNK_CGC_BYPASS_MUX_SEL_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_TMIN_WR_OE_CGC_BYPASS_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_TMIN_WR_OE_CGC_BYPASS_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_TMIN_WR_OE_CGC_BYPASS_MUX_SEL_BMSK 0x00000010
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_TMIN_WR_OE_CGC_BYPASS_MUX_SEL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_TMIN_WR_EN_CGC_BYPASS_BMSK 0x00000008
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_TMIN_WR_EN_CGC_BYPASS_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_TMIN_WR_EN_CGC_BYPASS_MUX_SEL_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_TMIN_WR_EN_CGC_BYPASS_MUX_SEL_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_TMIN_WR_DATA_CGC_BYPASS_BMSK 0x00000002
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_TMIN_WR_DATA_CGC_BYPASS_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_TMIN_WR_DATA_CGC_BYPASS_MUX_SEL_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TRAFFIC_BYP_CFG_TMIN_WR_DATA_CGC_BYPASS_MUX_SEL_SHFT        0x0

//// Register DDRPHY_CMCDCWR_TMIN_DCC_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TMIN_DCC_CFG_ADDR(x)             (x+0x00000110)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TMIN_DCC_CFG_PHYS(x)             (x+0x00000110)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TMIN_DCC_CFG_RMSK                0x000000ff
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TMIN_DCC_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TMIN_DCC_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWR_TMIN_DCC_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCWR_TMIN_DCC_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TMIN_DCC_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWR_TMIN_DCC_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TMIN_DCC_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCWR_TMIN_DCC_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TMIN_DCC_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCWR_TMIN_DCC_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCWR_TMIN_DCC_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TMIN_DCC_CFG_WRCDC_TMIN_DCC_BMSK 0x000000ff
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TMIN_DCC_CFG_WRCDC_TMIN_DCC_SHFT        0x0

//// Register DDRPHY_CMCDCRD_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_ADDR(x)                  (x+0x0000011c)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_PHYS(x)                  (x+0x0000011c)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_RMSK                     0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CMCDCRD_MODE_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_ADDR(x)                 (x+0x00000120)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_PHYS(x)                 (x+0x00000120)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_RMSK                    0x00000f0f
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_RFU_BMSK                0x00000f00
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_RFU_SHFT                       0x8

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_MODE_BMSK               0x0000000f
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_MODE_SHFT                      0x0

//// Register DDRPHY_CMCDCRD_TOP_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_ADDR(x)                  (x+0x00000124)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_PHYS(x)                  (x+0x00000124)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_RMSK                     0x01f00ff7
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_DLY_SEL_BYP_BMSK         0x01000000
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_DLY_SEL_BYP_SHFT               0x18

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_LOAD_BMSK                0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_LOAD_SHFT                      0x17

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_GATE_BMSK                0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_GATE_SHFT                      0x16

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_EN_BMSK                  0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_EN_SHFT                        0x15

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_TEST_EN_BMSK             0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_TEST_EN_SHFT                   0x14

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_DCC_CTL_BMSK             0x00000ff0
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_DCC_CTL_SHFT                    0x4

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_LP_EN_BMSK               0x00000004
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_LP_EN_SHFT                      0x2

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_HP_EN_BMSK               0x00000002
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_HP_EN_SHFT                      0x1

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_DLY_SEL_BMSK             0x00000001
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_DLY_SEL_SHFT                    0x0

//// Register DDRPHY_CMCDCRD_TOP_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_1_CFG_ADDR(x)                (x+0x00000128)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_1_CFG_PHYS(x)                (x+0x00000128)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_1_CFG_RMSK                   0x000000ff
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_1_CFG_SHFT                            0
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_1_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_1_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_1_CFG_OUT(x, val)            \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_1_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_1_CFG_DCC_CTL_R1_BMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_1_CFG_DCC_CTL_R1_SHFT               0x0

//// Register DDRPHY_CMCDCCT2RD_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_CTL_CFG_ADDR(x)               (x+0x00000130)
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_CTL_CFG_PHYS(x)               (x+0x00000130)
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_CTL_CFG_RMSK                  0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_CTL_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_CTL_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_CTL_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_CTL_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_CTL_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CMCDCCT2RD_MODE_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_MODE_CFG_ADDR(x)              (x+0x00000134)
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_MODE_CFG_PHYS(x)              (x+0x00000134)
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_MODE_CFG_RMSK                 0x00000f0f
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_MODE_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_MODE_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_MODE_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_MODE_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_MODE_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_MODE_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_MODE_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_MODE_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_MODE_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_MODE_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_MODE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_MODE_CFG_RFU_BMSK             0x00000f00
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_MODE_CFG_RFU_SHFT                    0x8

#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_MODE_CFG_MODE_BMSK            0x0000000f
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_MODE_CFG_MODE_SHFT                   0x0

//// Register DDRPHY_CMCDCCT2RD_TOP_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_TOP_CFG_ADDR(x)               (x+0x00000138)
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_TOP_CFG_PHYS(x)               (x+0x00000138)
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_TOP_CFG_RMSK                  0x00f00ff7
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_TOP_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_TOP_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_TOP_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_TOP_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_TOP_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_TOP_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_TOP_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_TOP_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_TOP_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_TOP_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_TOP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_TOP_CFG_LOAD_BMSK             0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_TOP_CFG_LOAD_SHFT                   0x17

#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_TOP_CFG_GATE_BMSK             0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_TOP_CFG_GATE_SHFT                   0x16

#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_TOP_CFG_EN_BMSK               0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_TOP_CFG_EN_SHFT                     0x15

#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_TOP_CFG_TEST_EN_BMSK          0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_TOP_CFG_TEST_EN_SHFT                0x14

#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_TOP_CFG_DCC_CTL_BMSK          0x00000ff0
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_TOP_CFG_DCC_CTL_SHFT                 0x4

#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_TOP_CFG_LP_EN_BMSK            0x00000004
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_TOP_CFG_LP_EN_SHFT                   0x2

#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_TOP_CFG_HP_EN_BMSK            0x00000002
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_TOP_CFG_HP_EN_SHFT                   0x1

#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_TOP_CFG_DLY_SEL_BMSK          0x00000001
#define HWIO_DDR_PHY_DDRPHY_CMCDCCT2RD_TOP_CFG_DLY_SEL_SHFT                 0x0

//// Register DDRPHY_CMCDCRCW_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_ADDR(x)                 (x+0x00000158)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_PHYS(x)                 (x+0x00000158)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_RMSK                    0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_CTL_BMSK                0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_CTL_SHFT                       0x0

//// Register DDRPHY_CMCDCRCW_MODE_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_ADDR(x)                (x+0x0000015c)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_PHYS(x)                (x+0x0000015c)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_RMSK                   0x00000f0f
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_SHFT                            0
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_OUT(x, val)            \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_RFU_BMSK               0x00000f00
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_RFU_SHFT                      0x8

#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_MODE_BMSK              0x0000000f
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_MODE_SHFT                     0x0

//// Register DDRPHY_CMCDCRCW_TOP_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_ADDR(x)                 (x+0x00000160)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_PHYS(x)                 (x+0x00000160)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_RMSK                    0xfff00ff7
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_LDO_CTL_BMSK            0xff000000
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_LDO_CTL_SHFT                  0x18

#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_LOAD_BMSK               0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_LOAD_SHFT                     0x17

#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_GATE_BMSK               0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_GATE_SHFT                     0x16

#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_EN_BMSK                 0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_EN_SHFT                       0x15

#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_TEST_EN_BMSK            0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_TEST_EN_SHFT                  0x14

#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_DCC_CTL_BMSK            0x00000ff0
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_DCC_CTL_SHFT                   0x4

#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_LP_EN_BMSK              0x00000004
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_LP_EN_SHFT                     0x2

#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_HP_EN_BMSK              0x00000002
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_HP_EN_SHFT                     0x1

#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_DLY_SEL_BMSK            0x00000001
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_DLY_SEL_SHFT                   0x0

//// Register DDRPHY_CMCDCMSTR_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_ADDR(x)                (x+0x0000016c)
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_PHYS(x)                (x+0x0000016c)
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_RMSK                   0x00ffffff
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_SHFT                            0
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_OUT(x, val)            \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_CTL_BMSK               0x00ffffff
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_CTL_SHFT                      0x0

//// Register DDRPHY_CMCDCMSTR_TOP_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_ADDR(x)                (x+0x00000170)
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_PHYS(x)                (x+0x00000170)
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_RMSK                   0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_SHFT                            0
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_OUT(x, val)            \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_HPCDC_RATE_CTL_BMSK    0x00000010
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_HPCDC_RATE_CTL_SHFT           0x4

#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_SW_RST_BMSK            0x00000008
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_SW_RST_SHFT                   0x3

#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_TEST_EN_BMSK           0x00000004
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_TEST_EN_SHFT                  0x2

#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_LP_EN_BMSK             0x00000002
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_LP_EN_SHFT                    0x1

#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_HP_EN_BMSK             0x00000001
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_HP_EN_SHFT                    0x0

//// Register DDRPHY_CMCDCMSTR_CTL2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL2_CFG_ADDR(x)               (x+0x00000174)
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL2_CFG_PHYS(x)               (x+0x00000174)
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL2_CFG_RMSK                  0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL2_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL2_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL2_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL2_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL2_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL2_CFG_CTL_BMSK              0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL2_CFG_CTL_SHFT                     0x0

//// Register DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_ADDR(x)  (x+0x00000178)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_PHYS(x)  (x+0x00000178)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_RMSK     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_SHFT              0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_IN(x)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_OUT(x, val) \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_RFU_BMSK 0xfe000000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_RFU_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_RO_PASS_THROU_MUX_SEL_BMSK 0x01000000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_RO_PASS_THROU_MUX_SEL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_TX0_EN_BMSK 0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_TX0_EN_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_RX0_EN_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_RX0_EN_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_TX0_CTL_SEL_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_TX0_CTL_SEL_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_RX0_CTL_SEL_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_RX0_CTL_SEL_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_TX0_CTL_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_TX0_CTL_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_RX0_CTL_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_RX0_CTL_SHFT        0x0

//// Register DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_ADDR(x)  (x+0x0000017c)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_PHYS(x)  (x+0x0000017c)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_RMSK     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_SHFT              0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_IN(x)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_OUT(x, val) \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_RFU_BMSK 0xfe000000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_RFU_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_RO_PASS_THROU_MUX_SEL_BMSK 0x01000000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_RO_PASS_THROU_MUX_SEL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_TX1_EN_BMSK 0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_TX1_EN_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_RX1_EN_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_RX1_EN_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_TX1_CTL_SEL_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_TX1_CTL_SEL_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_RX1_CTL_SEL_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_RX1_CTL_SEL_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_TX1_CTL_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_TX1_CTL_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_RX1_CTL_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_RX1_CTL_SHFT        0x0

//// Register DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_ADDR(x)  (x+0x00000180)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_PHYS(x)  (x+0x00000180)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_RMSK     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_SHFT              0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_IN(x)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_OUT(x, val) \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_RFU_BMSK 0xfe000000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_RFU_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_RO_PASS_THROU_MUX_SEL_BMSK 0x01000000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_RO_PASS_THROU_MUX_SEL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_TX2_EN_BMSK 0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_TX2_EN_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_RX2_EN_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_RX2_EN_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_TX2_CTL_SEL_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_TX2_CTL_SEL_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_RX2_CTL_SEL_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_RX2_CTL_SEL_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_TX2_CTL_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_TX2_CTL_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_RX2_CTL_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_RX2_CTL_SHFT        0x0

//// Register DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_ADDR(x)  (x+0x00000184)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_PHYS(x)  (x+0x00000184)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_RMSK     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_SHFT              0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_IN(x)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_OUT(x, val) \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_RFU_BMSK 0xfe000000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_RFU_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_RO_PASS_THROU_MUX_SEL_BMSK 0x01000000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_RO_PASS_THROU_MUX_SEL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_TX3_EN_BMSK 0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_TX3_EN_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_RX3_EN_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_RX3_EN_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_TX3_CTL_SEL_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_TX3_CTL_SEL_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_RX3_CTL_SEL_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_RX3_CTL_SEL_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_TX3_CTL_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_TX3_CTL_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_RX3_CTL_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_RX3_CTL_SHFT        0x0

//// Register DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_ADDR(x)  (x+0x00000188)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_PHYS(x)  (x+0x00000188)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_RMSK     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_SHFT              0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_IN(x)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_OUT(x, val) \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_RFU_BMSK 0xfe000000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_RFU_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_RO_PASS_THROU_MUX_SEL_BMSK 0x01000000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_RO_PASS_THROU_MUX_SEL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_TX4_EN_BMSK 0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_TX4_EN_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_RX4_EN_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_RX4_EN_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_TX4_CTL_SEL_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_TX4_CTL_SEL_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_RX4_CTL_SEL_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_RX4_CTL_SEL_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_TX4_CTL_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_TX4_CTL_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_RX4_CTL_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_RX4_CTL_SHFT        0x0

//// Register DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_ADDR(x)  (x+0x0000018c)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_PHYS(x)  (x+0x0000018c)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_RMSK     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_SHFT              0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_IN(x)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_OUT(x, val) \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_RFU_BMSK 0xfe000000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_RFU_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_RO_PASS_THROU_MUX_SEL_BMSK 0x01000000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_RO_PASS_THROU_MUX_SEL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_TX5_EN_BMSK 0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_TX5_EN_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_RX5_EN_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_RX5_EN_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_TX5_CTL_SEL_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_TX5_CTL_SEL_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_RX5_CTL_SEL_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_RX5_CTL_SEL_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_TX5_CTL_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_TX5_CTL_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_RX5_CTL_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_RX5_CTL_SHFT        0x0

//// Register DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_ADDR(x)  (x+0x00000190)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_PHYS(x)  (x+0x00000190)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_RMSK     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_SHFT              0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_IN(x)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_OUT(x, val) \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_RFU_BMSK 0xfe000000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_RFU_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_RO_PASS_THROU_MUX_SEL_BMSK 0x01000000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_RO_PASS_THROU_MUX_SEL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_TX6_EN_BMSK 0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_TX6_EN_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_RX6_EN_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_RX6_EN_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_TX6_CTL_SEL_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_TX6_CTL_SEL_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_RX6_CTL_SEL_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_RX6_CTL_SEL_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_TX6_CTL_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_TX6_CTL_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_RX6_CTL_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_RX6_CTL_SHFT        0x0

//// Register DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_ADDR(x)  (x+0x00000194)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_PHYS(x)  (x+0x00000194)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_RMSK     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_SHFT              0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_IN(x)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_OUT(x, val) \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_RFU_BMSK 0xfe000000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_RFU_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_RO_PASS_THROU_MUX_SEL_BMSK 0x01000000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_RO_PASS_THROU_MUX_SEL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_TX7_EN_BMSK 0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_TX7_EN_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_RX7_EN_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_RX7_EN_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_TX7_CTL_SEL_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_TX7_CTL_SEL_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_RX7_CTL_SEL_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_RX7_CTL_SEL_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_TX7_CTL_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_TX7_CTL_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_RX7_CTL_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_RX7_CTL_SHFT        0x0

//// Register DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_ADDR(x)  (x+0x00000198)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_PHYS(x)  (x+0x00000198)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_RMSK     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_SHFT              0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_IN(x)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_OUT(x, val) \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_RFU_BMSK 0xfe000000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_RFU_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_RO_PASS_THROU_MUX_SEL_BMSK 0x01000000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_RO_PASS_THROU_MUX_SEL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_TX8_EN_BMSK 0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_TX8_EN_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_RX8_EN_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_RX8_EN_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_TX8_CTL_SEL_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_TX8_CTL_SEL_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_RX8_CTL_SEL_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_RX8_CTL_SEL_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_TX8_CTL_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_TX8_CTL_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_RX8_CTL_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_RX8_CTL_SHFT        0x0

//// Register DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_ADDR(x)  (x+0x0000019c)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_PHYS(x)  (x+0x0000019c)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_RMSK     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_SHFT              0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_IN(x)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_OUT(x, val) \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_RFU_BMSK 0xfe000000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_RFU_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_RO_PASS_THROU_MUX_SEL_BMSK 0x01000000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_RO_PASS_THROU_MUX_SEL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_TX9_EN_BMSK 0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_TX9_EN_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_RX9_EN_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_RX9_EN_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_TX9_CTL_SEL_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_TX9_CTL_SEL_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_RX9_CTL_SEL_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_RX9_CTL_SEL_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_TX9_CTL_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_TX9_CTL_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_RX9_CTL_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_RX9_CTL_SHFT        0x0

//// Register DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_ADDR(x)       (x+0x000001a0)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_PHYS(x)       (x+0x000001a0)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_RMSK          0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_SHFT                   0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_RFU_BMSK      0xfe000000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_RFU_SHFT            0x19

#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_RO_PASS_THROU_MUX_SEL_BMSK 0x01000000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_RO_PASS_THROU_MUX_SEL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_TX_EN_BMSK    0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_TX_EN_SHFT          0x17

#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_RX_EN_BMSK    0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_RX_EN_SHFT          0x16

#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_TX_CTL_SEL_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_TX_CTL_SEL_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_RX_CTL_SEL_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_RX_CTL_SEL_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_TX_CTL_BMSK   0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_TX_CTL_SHFT          0xa

#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_RX_CTL_BMSK   0x000003ff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_RX_CTL_SHFT          0x0

//// Register DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_ADDR(x)       (x+0x000001b0)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_PHYS(x)       (x+0x000001b0)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_RMSK          0x00001f1f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_SHFT                   0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_BMSK 0x00001f00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_SHFT        0x0

//// Register DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_ADDR(x)       (x+0x000001b4)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_PHYS(x)       (x+0x000001b4)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_RMSK          0x00001f1f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_SHFT                   0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_BMSK 0x00001f00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_SHFT        0x0

//// Register DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_ADDR(x)       (x+0x000001b8)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_PHYS(x)       (x+0x000001b8)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_RMSK          0x00001f1f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_SHFT                   0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_BMSK 0x00001f00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_SHFT        0x0

//// Register DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_ADDR(x)       (x+0x000001bc)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_PHYS(x)       (x+0x000001bc)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_RMSK          0x00001f1f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_SHFT                   0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_BMSK 0x00001f00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_SHFT        0x0

//// Register DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_ADDR(x)       (x+0x000001c0)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_PHYS(x)       (x+0x000001c0)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_RMSK          0x00001f1f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_SHFT                   0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_BMSK 0x00001f00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_SHFT        0x0

//// Register DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_ADDR(x)       (x+0x000001c4)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_PHYS(x)       (x+0x000001c4)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_RMSK          0x00001f1f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_SHFT                   0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_BMSK 0x00001f00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_SHFT        0x0

//// Register DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_ADDR(x)       (x+0x000001c8)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_PHYS(x)       (x+0x000001c8)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_RMSK          0x00001f1f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_SHFT                   0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_BMSK 0x00001f00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_SHFT        0x0

//// Register DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_ADDR(x)       (x+0x000001cc)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_PHYS(x)       (x+0x000001cc)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_RMSK          0x00001f1f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_SHFT                   0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_BMSK 0x00001f00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_SHFT        0x0

//// Register DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_ADDR(x)       (x+0x000001d0)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_PHYS(x)       (x+0x000001d0)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_RMSK          0x00001f1f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_SHFT                   0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_BMSK 0x00001f00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_SHFT        0x0

//// Register DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_ADDR(x)       (x+0x000001d4)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_PHYS(x)       (x+0x000001d4)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_RMSK          0x00001f1f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_SHFT                   0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_BMSK 0x00001f00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_SHFT        0x0

//// Register DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_ADDR(x)     (x+0x000001d8)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_PHYS(x)     (x+0x000001d8)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_RMSK        0x00001f1f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_SHFT                 0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_IN(x)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_OUT(x, val) \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_VREF_TRIM_R1_BMSK 0x00001f00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_VREF_TRIM_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_VREF_TRIM_R0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_VREF_TRIM_R0_SHFT        0x0

//// Register DDRPHY_CMLDO_TOP_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_ADDR(x)                    (x+0x000001f0)
#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_PHYS(x)                    (x+0x000001f0)
#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_RMSK                       0x000007ff
#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_VBPN_EN_BMSK               0x00000400
#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_VBPN_EN_SHFT                      0xa

#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_VBPN_MON_CTL_BMSK          0x00000380
#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_VBPN_MON_CTL_SHFT                 0x7

#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_LDO_CTL_BMSK               0x00000078
#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_LDO_CTL_SHFT                      0x3

#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_TEST_EN_BMSK               0x00000004
#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_TEST_EN_SHFT                      0x2

#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_LDO_BYPASS_BMSK            0x00000002
#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_LDO_BYPASS_SHFT                   0x1

#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_LDO_EN_BMSK                0x00000001
#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_LDO_EN_SHFT                       0x0

//// Register DDRPHY_CMLDO_STATUS_STA ////

#define HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_ADDR(x)                 (x+0x000001f4)
#define HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_PHYS(x)                 (x+0x000001f4)
#define HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_RMSK                    0x000000ff
#define HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_STATUS_BMSK             0x000000ff
#define HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_STATUS_SHFT                    0x0

//// Register DDRPHY_CMIO_PAD_OE_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_ADDR(x)                  (x+0x00000200)
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_PHYS(x)                  (x+0x00000200)
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_RMSK                     0x003fffff
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_SW_CA_PAD_OE_OVR_DQ_BMSK 0x003ff000
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_SW_CA_PAD_OE_OVR_DQ_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_SW_CA_PAD_OE_OVR_DQS_BMSK 0x00000800
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_SW_CA_PAD_OE_OVR_DQS_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_SW_PAD_ENABLE_OE_DQ_BMSK 0x000007fe
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_SW_PAD_ENABLE_OE_DQ_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_SW_PAD_ENABLE_OE_DQS_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_SW_PAD_ENABLE_OE_DQS_SHFT        0x0

//// Register DDRPHY_CMIO_PAD_IE_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_ADDR(x)                  (x+0x00000204)
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_PHYS(x)                  (x+0x00000204)
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_RMSK                     0x003fffff
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_SW_PAD_MODE_IE_DQ_BMSK   0x003ff000
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_SW_PAD_MODE_IE_DQ_SHFT          0xc

#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_SW_PAD_MODE_IE_DQS_BMSK  0x00000800
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_SW_PAD_MODE_IE_DQS_SHFT         0xb

#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_SW_PAD_ENABLE_IE_DQ_BMSK 0x000007fe
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_SW_PAD_ENABLE_IE_DQ_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_SW_PAD_ENABLE_IE_DQS_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_SW_PAD_ENABLE_IE_DQS_SHFT        0x0

//// Register DDRPHY_CMIO_PAD_MODE_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_ADDR(x)                (x+0x00000208)
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_PHYS(x)                (x+0x00000208)
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_RMSK                   0x003fffff
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_SHFT                            0
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_OUT(x, val)            \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_SW_CA_PAD_OE_OVR_MODE_DQ_BMSK 0x003ff000
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_SW_CA_PAD_OE_OVR_MODE_DQ_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_SW_CA_PAD_OE_OVR_MODE_DQS_BMSK 0x00000800
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_SW_CA_PAD_OE_OVR_MODE_DQS_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_SW_PAD_MODE_DQ_BMSK    0x000007fe
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_SW_PAD_MODE_DQ_SHFT           0x1

#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_SW_PAD_MODE_DQS_BMSK   0x00000001
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_SW_PAD_MODE_DQS_SHFT          0x0

//// Register DDRPHY_CMIO_TOP_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_ADDR(x)                   (x+0x0000020c)
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_PHYS(x)                   (x+0x0000020c)
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_RMSK                      0x0000ffff
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_SHFT                               0
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_IN(x)                     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_OUT(x, val)               \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_IE_TEST_DATA_BMSK         0x00008000
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_IE_TEST_DATA_SHFT                0xf

#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_OE_TEST_DATA_BMSK         0x00004000
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_OE_TEST_DATA_SHFT                0xe

#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_ODDR_DQS_TEST_MODE_BMSK   0x00002000
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_ODDR_DQS_TEST_MODE_SHFT          0xd

#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_ODDR_TEST_MODE_BMSK       0x00001ff8
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_ODDR_TEST_MODE_SHFT              0x3

#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_SMT_IE_BMSK               0x00000004
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_SMT_IE_SHFT                      0x2

#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_SMT_OE_BMSK               0x00000002
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_SMT_OE_SHFT                      0x1

#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_SMT_MODE_BMSK             0x00000001
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_SMT_MODE_SHFT                    0x0

//// Register DDRPHY_CMSBLB_P0_STA ////

#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_ADDR(x)                    (x+0x00000230)
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_PHYS(x)                    (x+0x00000230)
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_RMSK                       0x000fffff
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_SBLB_P0_DATA_BMSK          0x000fffff
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_SBLB_P0_DATA_SHFT                 0x0

//// Register DDRPHY_CMSBLB_P1_STA ////

#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_ADDR(x)                    (x+0x00000234)
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_PHYS(x)                    (x+0x00000234)
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_RMSK                       0x000fffff
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_SBLB_P1_DATA_BMSK          0x000fffff
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_SBLB_P1_DATA_SHFT                 0x0

//// Register DDRPHY_CMHUB_TOP_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_ADDR(x)                  (x+0x00000240)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_PHYS(x)                  (x+0x00000240)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_RMSK                     0xff013ffd
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_CBT_X8_CLK_SRC_SEL_BMSK  0xf0000000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_CBT_X8_CLK_SRC_SEL_SHFT        0x1c

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_CBT_X8_SEL_BMSK          0x08000000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_CBT_X8_SEL_SHFT                0x1b

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_CBT_EN_BMSK              0x04000000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_CBT_EN_SHFT                    0x1a

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_PBIT_DCC_DFT_OBSERVE_BMSK 0x03000000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_PBIT_DCC_DFT_OBSERVE_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_CLEAR_STATUS_CDC_TRIG_BMSK 0x00010000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_CLEAR_STATUS_CDC_TRIG_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_TRIG_WRLVL_LATCH_BMSK    0x00002000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_TRIG_WRLVL_LATCH_SHFT           0xd

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_TRAFFIC_CGC_EN_BMSK      0x00001000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_TRAFFIC_CGC_EN_SHFT             0xc

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_PBIT_RANK_SRC_SEL_BMSK   0x00000800
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_PBIT_RANK_SRC_SEL_SHFT          0xb

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_CA_TRAINING_MODE_BMSK    0x00000400
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_CA_TRAINING_MODE_SHFT           0xa

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_RCW_DQS_BEAT_CNT_RST_BMSK 0x00000200
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_RCW_DQS_BEAT_CNT_RST_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_RCW_DQS_BEAT_CNT_EN_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_RCW_DQS_BEAT_CNT_EN_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_RCW_QUAL_LAT_RST_BMSK    0x00000080
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_RCW_QUAL_LAT_RST_SHFT           0x7

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_RCW_QUAL_LAT_RST_SEL_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_RCW_QUAL_LAT_RST_SEL_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_RCW_QUAL_LAT_MON_EN_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_RCW_QUAL_LAT_MON_EN_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_RCW_QUAL_MON_EN_BMSK     0x00000010
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_RCW_QUAL_MON_EN_SHFT            0x4

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_RCW_TYPE_SEL_BMSK        0x00000008
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_RCW_TYPE_SEL_SHFT               0x3

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_RCW_TRAINING_EN_BMSK     0x00000004
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_RCW_TRAINING_EN_SHFT            0x2

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_RCW_RDDATA_EN_BMSK       0x00000001
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_RCW_RDDATA_EN_SHFT              0x0

//// Register DDRPHY_CMHUB_TOP_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_ADDR(x)                  (x+0x00000244)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_PHYS(x)                  (x+0x00000244)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_RMSK                     0x13131313
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQS_HALF_CYCLE_R1_BMSK   0x10000000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQS_HALF_CYCLE_R1_SHFT         0x1c

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQS_STRUCT_HALF_CYCLE_R1_BMSK 0x03000000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQS_STRUCT_HALF_CYCLE_R1_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQ_HALF_CYCLE_R1_BMSK    0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQ_HALF_CYCLE_R1_SHFT          0x14

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQ_STRUCT_HALF_CYCLE_R1_BMSK 0x00030000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQ_STRUCT_HALF_CYCLE_R1_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQS_HALF_CYCLE_R0_BMSK   0x00001000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQS_HALF_CYCLE_R0_SHFT          0xc

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQS_STRUCT_HALF_CYCLE_R0_BMSK 0x00000300
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQS_STRUCT_HALF_CYCLE_R0_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQ_HALF_CYCLE_R0_BMSK    0x00000010
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQ_HALF_CYCLE_R0_SHFT           0x4

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQ_STRUCT_HALF_CYCLE_R0_BMSK 0x00000003
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQ_STRUCT_HALF_CYCLE_R0_SHFT        0x0

//// Register DDRPHY_CMHUB_TOP_2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_ADDR(x)                  (x+0x00000248)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_PHYS(x)                  (x+0x00000248)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RMSK                     0x00013137
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RD_EN_IST_HALF_CYCLE_R0_BMSK 0x00010000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RD_EN_IST_HALF_CYCLE_R0_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_BMSK 0x00003000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RD_EN_IST_HALF_CYCLE_R1_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RD_EN_IST_HALF_CYCLE_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_BMSK 0x00000030
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_PREAMBLE_MASK_BMSK       0x00000004
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_PREAMBLE_MASK_SHFT              0x2

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RCW_EN_BMSK              0x00000002
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RCW_EN_SHFT                     0x1

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RCW_COARSE_CTL_BMSK      0x00000001
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RCW_COARSE_CTL_SHFT             0x0

//// Register DDRPHY_CMHUB_TOP_3_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_3_CFG_ADDR(x)                  (x+0x0000024c)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_3_CFG_PHYS(x)                  (x+0x0000024c)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_3_CFG_RMSK                     0x00003ff1
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_3_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_3_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_3_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_3_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_3_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_3_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_3_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_3_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_3_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_3_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_3_CFG_PBIT_RO_PASS_THRU_MUX_SEL_BMSK 0x00003ff0
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_3_CFG_PBIT_RO_PASS_THRU_MUX_SEL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_3_CFG_PBIT_RO_EN_BMSK          0x00000001
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_3_CFG_PBIT_RO_EN_SHFT                 0x0

//// Register DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_ADDR(x)         (x+0x00000250)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_PHYS(x)         (x+0x00000250)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RMSK            0x13131313
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_EN_HALF_CYCLE_R1_BMSK 0x10000000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_EN_HALF_CYCLE_R1_SHFT       0x1c

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_EN_STRUCT_HALF_CYCLE_R1_BMSK 0x03000000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_EN_STRUCT_HALF_CYCLE_R1_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_RANK_HALF_CYCLE_R1_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_RANK_HALF_CYCLE_R1_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_RANK_STRUCT_HALF_CYCLE_R1_BMSK 0x00030000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_RANK_STRUCT_HALF_CYCLE_R1_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_EN_HALF_CYCLE_R0_BMSK 0x00001000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_EN_HALF_CYCLE_R0_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_EN_STRUCT_HALF_CYCLE_R0_BMSK 0x00000300
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_EN_STRUCT_HALF_CYCLE_R0_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_RANK_HALF_CYCLE_R0_BMSK 0x00000010
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_RANK_HALF_CYCLE_R0_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_RANK_STRUCT_HALF_CYCLE_R0_BMSK 0x00000003
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_RANK_STRUCT_HALF_CYCLE_R0_SHFT        0x0

//// Register DDRPHY_CMHUB_STAT_0_STA ////

#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_ADDR(x)                 (x+0x00000254)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_PHYS(x)                 (x+0x00000254)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_RMSK                    0x003ffff7
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_PBIT_DCC_DFT_OBSERVE_BMSK 0x00300000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_PBIT_DCC_DFT_OBSERVE_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_RCW_DQS_BEAT_CNT_PRE_GATE_POS_BMSK 0x000ff000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_RCW_DQS_BEAT_CNT_PRE_GATE_POS_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_RCW_DQS_BEAT_CNT_PRE_GATE_NEG_BMSK 0x00000ff0
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_RCW_DQS_BEAT_CNT_PRE_GATE_NEG_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_RCW_RD_CNT_BMSK         0x00000006
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_RCW_RD_CNT_SHFT                0x1

#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_FPM_CDC_SLAVE_TRIG_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_FPM_CDC_SLAVE_TRIG_SHFT        0x0

//// Register DDRPHY_CMHUB_STAT_1_STA ////

#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_1_STA_ADDR(x)                 (x+0x00000258)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_1_STA_PHYS(x)                 (x+0x00000258)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_1_STA_RMSK                    0x0ffff7ff
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_1_STA_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_1_STA_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_1_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_1_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_1_STA_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_1_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_1_STA_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_1_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_1_STA_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_1_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_1_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_1_STA_RCW_DQS_BEAT_CNT_PST_GATE_POS_BMSK 0x0ff00000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_1_STA_RCW_DQS_BEAT_CNT_PST_GATE_POS_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_1_STA_RCW_DQS_BEAT_CNT_PST_GATE_NEG_BMSK 0x000ff000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_1_STA_RCW_DQS_BEAT_CNT_PST_GATE_NEG_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_1_STA_RCW_MON_BMSK            0x00000400
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_1_STA_RCW_MON_SHFT                   0xa

#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_1_STA_CBT_DQ_CAPTURE_STAT_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_1_STA_CBT_DQ_CAPTURE_STAT_SHFT        0x0

//// Register DDRPHY_DCC_TOP_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_ADDR(x)                    (x+0x00000260)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_PHYS(x)                    (x+0x00000260)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_RMSK                       0xffffffff
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_IO_OR_CM_DEBUG_BUS_SEL_BMSK 0x80000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_IO_OR_CM_DEBUG_BUS_SEL_SHFT       0x1f

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_IO_CM_DEBUG_BUS_0_OR_1_SEL_BMSK 0x40000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_IO_CM_DEBUG_BUS_0_OR_1_SEL_SHFT       0x1e

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_IO_MODE_BMSK               0x20000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_IO_MODE_SHFT                     0x1d

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_IO_CNTRL_START_BMSK        0x10000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_IO_CNTRL_START_SHFT              0x1c

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_CM_MAN_ADJ_BMSK            0x0ffc0000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_CM_MAN_ADJ_SHFT                  0x12

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_CM_WAIT_TIME_BMSK          0x00030000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_CM_WAIT_TIME_SHFT                0x10

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_CM_DIV_REF_BMSK            0x0000fffc
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_CM_DIV_REF_SHFT                   0x2

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_CM_MODE_BMSK               0x00000002
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_CM_MODE_SHFT                      0x1

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_CM_CNTRL_START_BMSK        0x00000001
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_CM_CNTRL_START_SHFT               0x0

//// Register DDRPHY_DCC_TOP_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_ADDR(x)                    (x+0x00000264)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_PHYS(x)                    (x+0x00000264)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_RMSK                       0x1fffffff
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_CM_DIRECTION_BMSK          0x10000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_CM_DIRECTION_SHFT                0x1c

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_IO_DIRECTION_BMSK          0x08000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_IO_DIRECTION_SHFT                0x1b

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_DEBUG_BUS_EN_BMSK          0x04000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_DEBUG_BUS_EN_SHFT                0x1a

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_IO_MAN_ADJ_BMSK            0x03ff0000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_IO_MAN_ADJ_SHFT                  0x10

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_IO_WAIT_TIME_BMSK          0x0000c000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_IO_WAIT_TIME_SHFT                 0xe

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_IO_DIV_REF_BMSK            0x00003fff
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_IO_DIV_REF_SHFT                   0x0

//// Register DDRPHY_DCC_TOP_2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_ADDR(x)                    (x+0x00000268)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_PHYS(x)                    (x+0x00000268)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_RMSK                       0x1fffffff
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_PER_DQ_LAT_EN_BMSK  0x10000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_PER_DQ_LAT_EN_SHFT        0x1c

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_PER_DQS_LAT_EN_BMSK 0x08000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_PER_DQS_LAT_EN_SHFT       0x1b

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_SRC_SEL_OVRD_VAL_BMSK 0x04000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_SRC_SEL_OVRD_VAL_SHFT       0x1a

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_SRC_SEL_OVRD_EN_BMSK 0x02000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_SRC_SEL_OVRD_EN_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_SW_OVRD_ACK_IN_BMSK 0x01000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_SW_OVRD_ACK_IN_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_IO_DCC_MON_SW_OVRD_SEL_INCLK_BMSK 0x00800000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_IO_DCC_MON_SW_OVRD_SEL_INCLK_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_IO_DCC_MON_SW_OVRD_DCC_EN_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_IO_DCC_MON_SW_OVRD_DCC_EN_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_IO_DCC_MON_SW_OVRD_BMSK    0x00200000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_IO_DCC_MON_SW_OVRD_SHFT          0x15

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_MON_SW_OVRD_SEL_INCLK_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_MON_SW_OVRD_SEL_INCLK_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_MON_SW_OVRD_DCC_EN_BMSK 0x00080000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_MON_SW_OVRD_DCC_EN_SHFT       0x13

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_MON_SW_OVRD_BMSK    0x00040000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_MON_SW_OVRD_SHFT          0x12

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_IO_DCC_RFU_BMSK            0x0003f000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_IO_DCC_RFU_SHFT                   0xc

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_RFU_BMSK            0x00000fc0
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_RFU_SHFT                   0x6

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_IO_DCC_CDC_TST_EN_BMSK     0x00000020
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_IO_DCC_CDC_TST_EN_SHFT            0x5

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_CDC_TST_EN_BMSK     0x00000010
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_CDC_TST_EN_SHFT            0x4

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_CTL_BMSK            0x0000000f
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_CTL_SHFT                   0x0

//// Register DDRPHY_DCC_TOP_3_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_ADDR(x)                    (x+0x0000026c)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_PHYS(x)                    (x+0x0000026c)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_RMSK                       0x7fffffff
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_IO_DCC_PER_DCC_ACK_RECEIVE_EN_BMSK 0x40000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_IO_DCC_PER_DCC_ACK_RECEIVE_EN_SHFT       0x1e

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_DCC_PER_DCC_ACK_RECEIVE_EN_BMSK 0x20000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_DCC_PER_DCC_ACK_RECEIVE_EN_SHFT       0x1d

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_IO_DCC_PER_DCC_REQ_SEND_EN_BMSK 0x10000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_IO_DCC_PER_DCC_REQ_SEND_EN_SHFT       0x1c

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_DCC_PER_DCC_REQ_SEND_EN_BMSK 0x08000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_DCC_PER_DCC_REQ_SEND_EN_SHFT       0x1b

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_IO_DCC_SW_TKOVR_MODE_BMSK  0x04000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_IO_DCC_SW_TKOVR_MODE_SHFT        0x1a

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_DCC_SW_TKOVR_MODE_BMSK  0x02000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_DCC_SW_TKOVR_MODE_SHFT        0x19

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_DCC_CTLR_WR_CDC_LATCH_EN_BMSK 0x01000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_DCC_CTLR_WR_CDC_LATCH_EN_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_DCC_CTLR_WRLVL_CDC_LATCH_EN_BMSK 0x00800000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_DCC_CTLR_WRLVL_CDC_LATCH_EN_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_DCC_CDC_TST_CLK_SEL_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_DCC_CDC_TST_CLK_SEL_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_IO_ADJ_DQ_SW_OVRD_VAL_BMSK 0x003ff000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_IO_ADJ_DQ_SW_OVRD_VAL_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_IO_ADJ_DQ_SW_OVRD_BMSK     0x00000800
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_IO_ADJ_DQ_SW_OVRD_SHFT            0xb

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_ADJ_DQ_SW_OVRD_VAL_BMSK 0x000007fe
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_ADJ_DQ_SW_OVRD_VAL_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_ADJ_DQ_SW_OVRD_BMSK     0x00000001
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_ADJ_DQ_SW_OVRD_SHFT            0x0

//// Register DDRPHY_DCC_TOP_4_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_ADDR(x)                    (x+0x00000270)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_PHYS(x)                    (x+0x00000270)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_RMSK                       0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_PAD_DCC_DQ_LAT_EN_BMSK     0x20000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_PAD_DCC_DQ_LAT_EN_SHFT           0x1d

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_PAD_DCC_DQS_LAT_EN_BMSK    0x10000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_PAD_DCC_DQS_LAT_EN_SHFT          0x1c

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_PAD_DCC_ADJ_FPM_CNTL_BMSK  0x08000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_PAD_DCC_ADJ_FPM_CNTL_SHFT        0x1b

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_CM_DCC_ADJ_FPM_CNTL_BMSK   0x04000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_CM_DCC_ADJ_FPM_CNTL_SHFT         0x1a

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_IO_SW_OVRRD_UPDT_INT_CLK_CGC_EN_SEL_BMSK 0x02000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_IO_SW_OVRRD_UPDT_INT_CLK_CGC_EN_SEL_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_CM_SW_OVRRD_UPDT_INT_CLK_CGC_EN_SEL_BMSK 0x01000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_CM_SW_OVRRD_UPDT_INT_CLK_CGC_EN_SEL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_IO_SW_OVRRD_UPDT_INT_CLK_CGC_EN_BMSK 0x00800000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_IO_SW_OVRRD_UPDT_INT_CLK_CGC_EN_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_CM_SW_OVRRD_UPDT_INT_CLK_CGC_EN_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_CM_SW_OVRRD_UPDT_INT_CLK_CGC_EN_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_CM_CTLR_PER_DCC_TIMER_BMSK 0x003ffffc
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_CM_CTLR_PER_DCC_TIMER_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_IO_CTLR_PER_DCC_ADJ_EN_BMSK 0x00000002
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_IO_CTLR_PER_DCC_ADJ_EN_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_CM_CTLR_PER_DCC_ADJ_EN_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_CM_CTLR_PER_DCC_ADJ_EN_SHFT        0x0

//// Register DDRPHY_DCC_TOP_5_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_ADDR(x)                    (x+0x00000274)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_PHYS(x)                    (x+0x00000274)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_RMSK                       0x03ffffff
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_IO_DCC_DQ_RFU_BMSK         0x03000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_IO_DCC_DQ_RFU_SHFT               0x18

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_IO_DCC_DQ_OFFSET_MAGNITUDE_BMSK 0x00f80000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_IO_DCC_DQ_OFFSET_MAGNITUDE_SHFT       0x13

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_IO_DCC_DQ_OFFSET_SIGN_BMSK 0x00040000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_IO_DCC_DQ_OFFSET_SIGN_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_IO_DCC_DQS_OFFSET_MAGNITUDE_BMSK 0x0003e000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_IO_DCC_DQS_OFFSET_MAGNITUDE_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_IO_DCC_DQS_OFFSET_SIGN_BMSK 0x00001000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_IO_DCC_DQS_OFFSET_SIGN_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_CM_DCC_DQ_OFFSET_MAGNITUDE_BMSK 0x00000f80
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_CM_DCC_DQ_OFFSET_MAGNITUDE_SHFT        0x7

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_CM_DCC_DQ_OFFSET_SIGN_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_CM_DCC_DQ_OFFSET_SIGN_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_CM_DCC_DQS_OFFSET_MAGNITUDE_BMSK 0x0000003e
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_CM_DCC_DQS_OFFSET_MAGNITUDE_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_CM_DCC_DQS_OFFSET_SIGN_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_CM_DCC_DQS_OFFSET_SIGN_SHFT        0x0

//// Register DDRPHY_DCC_TOP_6_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_6_CFG_ADDR(x)                    (x+0x00000278)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_6_CFG_PHYS(x)                    (x+0x00000278)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_6_CFG_RMSK                       0x00001fff
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_6_CFG_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_6_CFG_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_TOP_6_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_TOP_6_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_6_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_TOP_6_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_6_CFG_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_TOP_6_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_6_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_TOP_6_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_TOP_6_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_6_CFG_DCC_PLL_SEL_EN_BMSK        0x00001000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_6_CFG_DCC_PLL_SEL_EN_SHFT               0xc

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_6_CFG_RANK_SEL_BMSK              0x00000800
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_6_CFG_RANK_SEL_SHFT                     0xb

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_6_CFG_RANK_SEL_BYP_BMSK          0x00000400
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_6_CFG_RANK_SEL_BYP_SHFT                 0xa

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_6_CFG_DCC_ADJ_IODQS_R1_BMSK      0x000003ff
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_6_CFG_DCC_ADJ_IODQS_R1_SHFT             0x0

//// Register DDRPHY_DCC_STATUS_0_STA ////

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_ADDR(x)                 (x+0x0000027c)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_PHYS(x)                 (x+0x0000027c)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_RMSK                    0x000fffff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_CM_DCC_DQ_ADJ_STATUS_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_CM_DCC_DQ_ADJ_STATUS_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_IO_PER_DCC_ADJ_READY_BMSK 0x00000200
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_IO_PER_DCC_ADJ_READY_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_CM_PER_DCC_ADJ_READY_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_CM_PER_DCC_ADJ_READY_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_IO_DCC_OVRFLOW_STATUS_BMSK 0x00000080
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_IO_DCC_OVRFLOW_STATUS_SHFT        0x7

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_CM_DCC_OVRFLOW_STATUS_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_CM_DCC_OVRFLOW_STATUS_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_CM_DCC_MAX_ADJ_BMSK     0x00000020
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_CM_DCC_MAX_ADJ_SHFT            0x5

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_IO_DCC_MAX_ADJ_BMSK     0x00000010
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_IO_DCC_MAX_ADJ_SHFT            0x4

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_IO_DCC_IN_PROGRESS_BMSK 0x00000008
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_IO_DCC_IN_PROGRESS_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_CM_DCC_IN_PROGRESS_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_CM_DCC_IN_PROGRESS_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_IO_DCC_DONE_BMSK        0x00000002
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_IO_DCC_DONE_SHFT               0x1

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_CM_DCC_DONE_BMSK        0x00000001
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_CM_DCC_DONE_SHFT               0x0

//// Register DDRPHY_DCC_STATUS_1_STA ////

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_ADDR(x)                 (x+0x00000280)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_PHYS(x)                 (x+0x00000280)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_RMSK                    0x006fffff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_CM_DCC_PER_DONE_BMSK    0x00400000
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_CM_DCC_PER_DONE_SHFT          0x16

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_CM_DCC_CDC_TST_DONE_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_CM_DCC_CDC_TST_DONE_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_CM_DCC_CDC_TST_CNT_VAL_BMSK 0x000fffff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_CM_DCC_CDC_TST_CNT_VAL_SHFT        0x0

//// Register DDRPHY_DCC_STATUS_2_STA ////

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_ADDR(x)                 (x+0x00000284)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_PHYS(x)                 (x+0x00000284)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_RMSK                    0xffffffff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_CM_DCC_DEBUG_BUS_BMSK   0xffffffff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_CM_DCC_DEBUG_BUS_SHFT          0x0

//// Register DDRPHY_DCC_STATUS_3_STA ////

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_ADDR(x)                 (x+0x00000288)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_PHYS(x)                 (x+0x00000288)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_RMSK                    0xffffffff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_IO_DCC_DEBUG_BUS_BMSK   0xffffffff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_IO_DCC_DEBUG_BUS_SHFT          0x0

//// Register DDRPHY_DCC_STATUS_4_STA ////

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_ADDR(x)                 (x+0x0000028c)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_PHYS(x)                 (x+0x0000028c)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_RMSK                    0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_IO_DCC_DQ_ADJ_STATUS_BMSK 0x3ff00000
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_IO_DCC_DQ_ADJ_STATUS_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_IO_DCC_DQS_ADJ_STATUS_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_IO_DCC_DQS_ADJ_STATUS_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_CM_DCC_DQS_ADJ_STATUS_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_CM_DCC_DQS_ADJ_STATUS_SHFT        0x0

//// Register DDRPHY_DCC_STATUS_5_STA ////

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_ADDR(x)                 (x+0x00000290)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_PHYS(x)                 (x+0x00000290)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_RMSK                    0x000fffff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_CM_DCC_OSC_COUNT_SEL_INVCLK_N_BMSK 0x000fffff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_CM_DCC_OSC_COUNT_SEL_INVCLK_N_SHFT        0x0

//// Register DDRPHY_DCC_STATUS_6_STA ////

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_ADDR(x)                 (x+0x00000294)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_PHYS(x)                 (x+0x00000294)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_RMSK                    0x000fffff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_IO_DCC_OSC_COUNT_SEL_INVCLK_N_BMSK 0x000fffff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_IO_DCC_OSC_COUNT_SEL_INVCLK_N_SHFT        0x0

//// Register DDRPHY_DCC_CM_ADJ_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DCC_CM_ADJ_CTL_CFG_ADDR(x)               (x+0x00000298)
#define HWIO_DDR_PHY_DDRPHY_DCC_CM_ADJ_CTL_CFG_PHYS(x)               (x+0x00000298)
#define HWIO_DDR_PHY_DDRPHY_DCC_CM_ADJ_CTL_CFG_RMSK                  0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_DCC_CM_ADJ_CTL_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_DCC_CM_ADJ_CTL_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_CM_ADJ_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_CM_ADJ_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_CM_ADJ_CTL_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_CM_ADJ_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_CM_ADJ_CTL_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_CM_ADJ_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_CM_ADJ_CTL_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_CM_ADJ_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_CM_ADJ_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_CM_ADJ_CTL_CFG_CMDCC_ADJ_WRLVL_PLL1_BMSK 0x3ff00000
#define HWIO_DDR_PHY_DDRPHY_DCC_CM_ADJ_CTL_CFG_CMDCC_ADJ_WRLVL_PLL1_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_DCC_CM_ADJ_CTL_CFG_CMDCC_ADJ_WRLVL_BMSK  0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_DCC_CM_ADJ_CTL_CFG_CMDCC_ADJ_WRLVL_SHFT         0xa

#define HWIO_DDR_PHY_DDRPHY_DCC_CM_ADJ_CTL_CFG_CMDCC_ADJ_WR_BMSK     0x000003ff
#define HWIO_DDR_PHY_DDRPHY_DCC_CM_ADJ_CTL_CFG_CMDCC_ADJ_WR_SHFT            0x0

//// Register DDRPHY_DCC_PAD_ADJ_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DCC_PAD_ADJ_CTL_CFG_ADDR(x)              (x+0x0000029c)
#define HWIO_DDR_PHY_DDRPHY_DCC_PAD_ADJ_CTL_CFG_PHYS(x)              (x+0x0000029c)
#define HWIO_DDR_PHY_DDRPHY_DCC_PAD_ADJ_CTL_CFG_RMSK                 0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_DCC_PAD_ADJ_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_DCC_PAD_ADJ_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_PAD_ADJ_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_PAD_ADJ_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_PAD_ADJ_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_PAD_ADJ_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_PAD_ADJ_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_PAD_ADJ_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_PAD_ADJ_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_PAD_ADJ_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_PAD_ADJ_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_PAD_ADJ_CTL_CFG_PADDCC_ADJ_DQS_R1_BMSK 0x3ff00000
#define HWIO_DDR_PHY_DDRPHY_DCC_PAD_ADJ_CTL_CFG_PADDCC_ADJ_DQS_R1_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_DCC_PAD_ADJ_CTL_CFG_PADDCC_ADJ_DQS_BMSK  0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_DCC_PAD_ADJ_CTL_CFG_PADDCC_ADJ_DQS_SHFT         0xa

#define HWIO_DDR_PHY_DDRPHY_DCC_PAD_ADJ_CTL_CFG_PADDCC_ADJ_DQ_BMSK   0x000003ff
#define HWIO_DDR_PHY_DDRPHY_DCC_PAD_ADJ_CTL_CFG_PADDCC_ADJ_DQ_SHFT          0x0

//// Register DDRPHY_DCC_STATUS_7_STA ////

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_7_STA_ADDR(x)                 (x+0x000002a0)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_7_STA_PHYS(x)                 (x+0x000002a0)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_7_STA_RMSK                    0x006fffff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_7_STA_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_7_STA_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_7_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_STATUS_7_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_7_STA_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_7_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_7_STA_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_7_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_7_STA_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_STATUS_7_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_STATUS_7_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_7_STA_IO_DCC_PER_DONE_BMSK    0x00400000
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_7_STA_IO_DCC_PER_DONE_SHFT          0x16

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_7_STA_IO_DCC_CDC_TST_DONE_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_7_STA_IO_DCC_CDC_TST_DONE_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_7_STA_IO_DCC_CDC_TST_CNT_VAL_BMSK 0x000fffff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_7_STA_IO_DCC_CDC_TST_CNT_VAL_SHFT        0x0

//// Register DDRPHY_DCC_STATUS_8_STA ////

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_8_STA_ADDR(x)                 (x+0x000002a4)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_8_STA_PHYS(x)                 (x+0x000002a4)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_8_STA_RMSK                    0x000fffff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_8_STA_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_8_STA_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_8_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_STATUS_8_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_8_STA_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_8_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_8_STA_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_8_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_8_STA_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_STATUS_8_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_STATUS_8_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_8_STA_CM_DCC_OSC_COUNT_SEL_INVCLK_BMSK 0x000fffff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_8_STA_CM_DCC_OSC_COUNT_SEL_INVCLK_SHFT        0x0

//// Register DDRPHY_DCC_STATUS_9_STA ////

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_9_STA_ADDR(x)                 (x+0x000002a8)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_9_STA_PHYS(x)                 (x+0x000002a8)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_9_STA_RMSK                    0x000fffff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_9_STA_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_9_STA_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_9_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_STATUS_9_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_9_STA_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_9_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_9_STA_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_9_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_9_STA_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_STATUS_9_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_STATUS_9_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_9_STA_IO_DCC_OSC_COUNT_SEL_INVCLK_BMSK 0x000fffff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_9_STA_IO_DCC_OSC_COUNT_SEL_INVCLK_SHFT        0x0

//// Register DDRPHY_CMRX_CONFIG_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_ADDR(x)                  (x+0x000002b0)
#define HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_PHYS(x)                  (x+0x000002b0)
#define HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_RMSK                     0x000000ff
#define HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_CONFIG_BMSK              0x000000ff
#define HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_CONFIG_SHFT                     0x0

//// Register DDRPHY_CMRX_USER_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_ADDR(x)                    (x+0x000002b4)
#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_PHYS(x)                    (x+0x000002b4)
#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_RMSK                       0x1111ffff
#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_RX_VALID_OVR_BMSK          0x10000000
#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_RX_VALID_OVR_SHFT                0x1c

#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_RX_BYPASS_BMSK             0x01000000
#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_RX_BYPASS_SHFT                   0x18

#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_RX_DCC_MSK_BMSK            0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_RX_DCC_MSK_SHFT                  0x14

#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_RX_ANA_PU_BMSK             0x00010000
#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_RX_ANA_PU_SHFT                   0x10

#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_RX_USER_BMSK               0x0000ffff
#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_RX_USER_SHFT                      0x0

//// Register DDRPHY_CMRX_TEST_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_ADDR(x)                    (x+0x000002b8)
#define HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_PHYS(x)                    (x+0x000002b8)
#define HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_RMSK                       0x000000ff
#define HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_TEST_BMSK                  0x000000ff
#define HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_TEST_SHFT                         0x0

//// Register DDRPHY_CMRX_STATUS_STA ////

#define HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_ADDR(x)                  (x+0x000002bc)
#define HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_PHYS(x)                  (x+0x000002bc)
#define HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_RMSK                     0x000001ff
#define HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_CLK_VALID_BMSK           0x00000100
#define HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_CLK_VALID_SHFT                  0x8

#define HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_STATUS_BMSK              0x000000ff
#define HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_STATUS_SHFT                     0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_ADDR(x)             (x+0x000002d0)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_PHYS(x)             (x+0x000002d0)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_RMSK                0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_FEA_STALL_T_BMSK    0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_FEA_STALL_T_SHFT           0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_FEA_STALL_BMSK      0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_FEA_STALL_SHFT             0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_FEA_CSR_WR_BMSK     0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_FEA_CSR_WR_SHFT            0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_FEA_DEP_BMSK        0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_FEA_DEP_SHFT               0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_FEA_WT_BMSK         0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_FEA_WT_SHFT                0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_ADDR(x)             (x+0x000002d4)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_PHYS(x)             (x+0x000002d4)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_RMSK                0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_FEA_STALL_T_BMSK    0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_FEA_STALL_T_SHFT           0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_FEA_STALL_BMSK      0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_FEA_STALL_SHFT             0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_FEA_CSR_WR_BMSK     0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_FEA_CSR_WR_SHFT            0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_FEA_DEP_BMSK        0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_FEA_DEP_SHFT               0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_FEA_WT_BMSK         0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_FEA_WT_SHFT                0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_ADDR(x)             (x+0x000002d8)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_PHYS(x)             (x+0x000002d8)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_RMSK                0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_FEA_STALL_T_BMSK    0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_FEA_STALL_T_SHFT           0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_FEA_STALL_BMSK      0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_FEA_STALL_SHFT             0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_FEA_CSR_WR_BMSK     0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_FEA_CSR_WR_SHFT            0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_FEA_DEP_BMSK        0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_FEA_DEP_SHFT               0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_FEA_WT_BMSK         0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_FEA_WT_SHFT                0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_3_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_ADDR(x)             (x+0x000002dc)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_PHYS(x)             (x+0x000002dc)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_RMSK                0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_FEA_STALL_T_BMSK    0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_FEA_STALL_T_SHFT           0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_FEA_STALL_BMSK      0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_FEA_STALL_SHFT             0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_FEA_CSR_WR_BMSK     0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_FEA_CSR_WR_SHFT            0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_FEA_DEP_BMSK        0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_FEA_DEP_SHFT               0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_FEA_WT_BMSK         0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_FEA_WT_SHFT                0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_4_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_ADDR(x)             (x+0x000002e0)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_PHYS(x)             (x+0x000002e0)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_RMSK                0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_FEA_STALL_T_BMSK    0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_FEA_STALL_T_SHFT           0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_FEA_STALL_BMSK      0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_FEA_STALL_SHFT             0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_FEA_CSR_WR_BMSK     0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_FEA_CSR_WR_SHFT            0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_FEA_DEP_BMSK        0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_FEA_DEP_SHFT               0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_FEA_WT_BMSK         0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_FEA_WT_SHFT                0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_5_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_ADDR(x)             (x+0x000002e4)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_PHYS(x)             (x+0x000002e4)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_RMSK                0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_FEA_STALL_T_BMSK    0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_FEA_STALL_T_SHFT           0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_FEA_STALL_BMSK      0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_FEA_STALL_SHFT             0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_FEA_CSR_WR_BMSK     0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_FEA_CSR_WR_SHFT            0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_FEA_DEP_BMSK        0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_FEA_DEP_SHFT               0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_FEA_WT_BMSK         0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_FEA_WT_SHFT                0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_6_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_ADDR(x)             (x+0x000002e8)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_PHYS(x)             (x+0x000002e8)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_RMSK                0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_FEA_STALL_T_BMSK    0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_FEA_STALL_T_SHFT           0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_FEA_STALL_BMSK      0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_FEA_STALL_SHFT             0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_FEA_CSR_WR_BMSK     0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_FEA_CSR_WR_SHFT            0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_FEA_DEP_BMSK        0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_FEA_DEP_SHFT               0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_FEA_WT_BMSK         0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_FEA_WT_SHFT                0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_7_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_ADDR(x)             (x+0x000002ec)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_PHYS(x)             (x+0x000002ec)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_RMSK                0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_FEA_STALL_T_BMSK    0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_FEA_STALL_T_SHFT           0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_FEA_STALL_BMSK      0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_FEA_STALL_SHFT             0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_FEA_CSR_WR_BMSK     0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_FEA_CSR_WR_SHFT            0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_FEA_DEP_BMSK        0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_FEA_DEP_SHFT               0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_FEA_WT_BMSK         0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_FEA_WT_SHFT                0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_8_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_ADDR(x)             (x+0x000002f0)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_PHYS(x)             (x+0x000002f0)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_RMSK                0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_FEA_STALL_T_BMSK    0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_FEA_STALL_T_SHFT           0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_FEA_STALL_BMSK      0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_FEA_STALL_SHFT             0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_FEA_CSR_WR_BMSK     0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_FEA_CSR_WR_SHFT            0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_FEA_DEP_BMSK        0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_FEA_DEP_SHFT               0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_FEA_WT_BMSK         0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_FEA_WT_SHFT                0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_9_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_ADDR(x)             (x+0x000002f4)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_PHYS(x)             (x+0x000002f4)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_RMSK                0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_FEA_STALL_T_BMSK    0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_FEA_STALL_T_SHFT           0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_FEA_STALL_BMSK      0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_FEA_STALL_SHFT             0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_FEA_CSR_WR_BMSK     0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_FEA_CSR_WR_SHFT            0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_FEA_DEP_BMSK        0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_FEA_DEP_SHFT               0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_FEA_WT_BMSK         0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_FEA_WT_SHFT                0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_10_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_ADDR(x)            (x+0x000002f8)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_PHYS(x)            (x+0x000002f8)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_RMSK               0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_FEA_STALL_T_BMSK   0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_FEA_STALL_T_SHFT          0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_FEA_STALL_BMSK     0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_FEA_STALL_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_FEA_CSR_WR_BMSK    0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_FEA_CSR_WR_SHFT           0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_FEA_DEP_BMSK       0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_FEA_DEP_SHFT              0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_FEA_WT_BMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_FEA_WT_SHFT               0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_11_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_ADDR(x)            (x+0x000002fc)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_PHYS(x)            (x+0x000002fc)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_RMSK               0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_FEA_STALL_T_BMSK   0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_FEA_STALL_T_SHFT          0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_FEA_STALL_BMSK     0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_FEA_STALL_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_FEA_CSR_WR_BMSK    0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_FEA_CSR_WR_SHFT           0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_FEA_DEP_BMSK       0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_FEA_DEP_SHFT              0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_FEA_WT_BMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_FEA_WT_SHFT               0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_12_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_ADDR(x)            (x+0x00000300)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_PHYS(x)            (x+0x00000300)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_RMSK               0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_FEA_STALL_T_BMSK   0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_FEA_STALL_T_SHFT          0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_FEA_STALL_BMSK     0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_FEA_STALL_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_FEA_CSR_WR_BMSK    0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_FEA_CSR_WR_SHFT           0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_FEA_DEP_BMSK       0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_FEA_DEP_SHFT              0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_FEA_WT_BMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_FEA_WT_SHFT               0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_13_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_ADDR(x)            (x+0x00000304)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_PHYS(x)            (x+0x00000304)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_RMSK               0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_FEA_STALL_T_BMSK   0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_FEA_STALL_T_SHFT          0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_FEA_STALL_BMSK     0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_FEA_STALL_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_FEA_CSR_WR_BMSK    0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_FEA_CSR_WR_SHFT           0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_FEA_DEP_BMSK       0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_FEA_DEP_SHFT              0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_FEA_WT_BMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_FEA_WT_SHFT               0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_14_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_ADDR(x)            (x+0x00000308)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_PHYS(x)            (x+0x00000308)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_RMSK               0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_FEA_STALL_T_BMSK   0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_FEA_STALL_T_SHFT          0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_FEA_STALL_BMSK     0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_FEA_STALL_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_FEA_CSR_WR_BMSK    0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_FEA_CSR_WR_SHFT           0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_FEA_DEP_BMSK       0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_FEA_DEP_SHFT              0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_FEA_WT_BMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_FEA_WT_SHFT               0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_15_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_ADDR(x)            (x+0x0000030c)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_PHYS(x)            (x+0x0000030c)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_RMSK               0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_FEA_STALL_T_BMSK   0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_FEA_STALL_T_SHFT          0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_FEA_STALL_BMSK     0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_FEA_STALL_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_FEA_CSR_WR_BMSK    0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_FEA_CSR_WR_SHFT           0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_FEA_DEP_BMSK       0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_FEA_DEP_SHFT              0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_FEA_WT_BMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_FEA_WT_SHFT               0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_16_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_ADDR(x)            (x+0x00000310)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_PHYS(x)            (x+0x00000310)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_RMSK               0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_FEA_STALL_T_BMSK   0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_FEA_STALL_T_SHFT          0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_FEA_STALL_BMSK     0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_FEA_STALL_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_FEA_CSR_WR_BMSK    0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_FEA_CSR_WR_SHFT           0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_FEA_DEP_BMSK       0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_FEA_DEP_SHFT              0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_FEA_WT_BMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_FEA_WT_SHFT               0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_17_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_ADDR(x)            (x+0x00000314)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_PHYS(x)            (x+0x00000314)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_RMSK               0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_FEA_STALL_T_BMSK   0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_FEA_STALL_T_SHFT          0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_FEA_STALL_BMSK     0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_FEA_STALL_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_FEA_CSR_WR_BMSK    0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_FEA_CSR_WR_SHFT           0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_FEA_DEP_BMSK       0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_FEA_DEP_SHFT              0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_FEA_WT_BMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_FEA_WT_SHFT               0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_18_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_ADDR(x)            (x+0x00000318)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_PHYS(x)            (x+0x00000318)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_RMSK               0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_FEA_STALL_T_BMSK   0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_FEA_STALL_T_SHFT          0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_FEA_STALL_BMSK     0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_FEA_STALL_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_FEA_CSR_WR_BMSK    0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_FEA_CSR_WR_SHFT           0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_FEA_DEP_BMSK       0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_FEA_DEP_SHFT              0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_FEA_WT_BMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_FEA_WT_SHFT               0x0

//// Register DDRPHY_FPM_PRFS_0_PWRS_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_ADDR(x)            (x+0x00000350)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_PHYS(x)            (x+0x00000350)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_RMSK               0x07ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_SPARE_FEATURE_BMSK 0x07800000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_SPARE_FEATURE_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_CSD_RX_ANA_PU_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_CSD_RX_ANA_PU_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_LDO_EN_BMSK        0x00200000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_LDO_EN_SHFT              0x15

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_TRIGGER_BMSK       0x00100000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_TRIGGER_SHFT             0x14

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_MSTRCDC_RATE_CTL_BMSK 0x00080000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_MSTRCDC_RATE_CTL_SHFT       0x13

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_SLAVE_CDC_HP_EN_BMSK 0x00040000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_SLAVE_CDC_HP_EN_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_SLAVE_CDC_LP_EN_BMSK 0x00020000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_SLAVE_CDC_LP_EN_SHFT       0x11

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_SLAVE_CDC_MODE_0_BMSK 0x00010000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_SLAVE_CDC_MODE_0_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_MASTER_CDC_HP_EN_BMSK 0x00008000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_MASTER_CDC_HP_EN_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_MASTER_CDC_LP_EN_BMSK 0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_MASTER_CDC_LP_EN_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_RX_MP_MODE_MUX_SEL_BMSK 0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_RX_MP_MODE_MUX_SEL_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_RX_HP_MODE_MUX_SEL_BMSK 0x00001000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_RX_HP_MODE_MUX_SEL_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_PWR_IN_MX_DQS_BMSK 0x00000800
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_PWR_IN_MX_DQS_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_HPRX_PWR_IN_MX_DQS_BMSK 0x00000400
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_HPRX_PWR_IN_MX_DQS_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_MPRX_PWR_IN_MX_DQ_BMSK 0x00000200
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_MPRX_PWR_IN_MX_DQ_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_LPRX_PWR_IN_MX_DQ_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_LPRX_PWR_IN_MX_DQ_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_DQS_ODT_ENABLE_BMSK 0x00000080
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_DQS_ODT_ENABLE_SHFT        0x7

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_DQ_ODT_ENABLE_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_DQ_ODT_ENABLE_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_LPRX2_DRIVER_LEAK_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_LPRX2_DRIVER_LEAK_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_DRIVER_LEAK_BMSK   0x00000010
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_DRIVER_LEAK_SHFT          0x4

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_PBIAS_ANALOG_BMSK  0x00000008
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_PBIAS_ANALOG_SHFT         0x3

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_IOCAL_AUTO_OFF_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_IOCAL_AUTO_OFF_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_VREF_MP_EN_BMSK    0x00000002
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_VREF_MP_EN_SHFT           0x1

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_VREF_HP_EN_BMSK    0x00000001
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_CFG_VREF_HP_EN_SHFT           0x0

//// Register DDRPHY_FPM_PRFS_1_PWRS_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_ADDR(x)            (x+0x00000358)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_PHYS(x)            (x+0x00000358)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_RMSK               0x07ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_SPARE_FEATURE_BMSK 0x07800000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_SPARE_FEATURE_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_CSD_RX_ANA_PU_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_CSD_RX_ANA_PU_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_LDO_EN_BMSK        0x00200000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_LDO_EN_SHFT              0x15

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_TRIGGER_BMSK       0x00100000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_TRIGGER_SHFT             0x14

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_MSTRCDC_RATE_CTL_BMSK 0x00080000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_MSTRCDC_RATE_CTL_SHFT       0x13

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_SLAVE_CDC_HP_EN_BMSK 0x00040000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_SLAVE_CDC_HP_EN_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_SLAVE_CDC_LP_EN_BMSK 0x00020000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_SLAVE_CDC_LP_EN_SHFT       0x11

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_SLAVE_CDC_MODE_0_BMSK 0x00010000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_SLAVE_CDC_MODE_0_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_MASTER_CDC_HP_EN_BMSK 0x00008000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_MASTER_CDC_HP_EN_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_MASTER_CDC_LP_EN_BMSK 0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_MASTER_CDC_LP_EN_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_RX_MP_MODE_MUX_SEL_BMSK 0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_RX_MP_MODE_MUX_SEL_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_RX_HP_MODE_MUX_SEL_BMSK 0x00001000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_RX_HP_MODE_MUX_SEL_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_PWR_IN_MX_DQS_BMSK 0x00000800
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_PWR_IN_MX_DQS_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_HPRX_PWR_IN_MX_DQS_BMSK 0x00000400
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_HPRX_PWR_IN_MX_DQS_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_MPRX_PWR_IN_MX_DQ_BMSK 0x00000200
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_MPRX_PWR_IN_MX_DQ_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_LPRX_PWR_IN_MX_DQ_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_LPRX_PWR_IN_MX_DQ_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_DQS_ODT_ENABLE_BMSK 0x00000080
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_DQS_ODT_ENABLE_SHFT        0x7

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_DQ_ODT_ENABLE_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_DQ_ODT_ENABLE_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_LPRX2_DRIVER_LEAK_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_LPRX2_DRIVER_LEAK_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_DRIVER_LEAK_BMSK   0x00000010
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_DRIVER_LEAK_SHFT          0x4

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_PBIAS_ANALOG_BMSK  0x00000008
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_PBIAS_ANALOG_SHFT         0x3

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_IOCAL_AUTO_OFF_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_IOCAL_AUTO_OFF_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_VREF_MP_EN_BMSK    0x00000002
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_VREF_MP_EN_SHFT           0x1

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_VREF_HP_EN_BMSK    0x00000001
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_CFG_VREF_HP_EN_SHFT           0x0

//// Register DDRPHY_FPM_PRFS_2_PWRS_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_ADDR(x)            (x+0x00000360)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_PHYS(x)            (x+0x00000360)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_RMSK               0x07ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_SPARE_FEATURE_BMSK 0x07800000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_SPARE_FEATURE_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_CSD_RX_ANA_PU_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_CSD_RX_ANA_PU_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_LDO_EN_BMSK        0x00200000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_LDO_EN_SHFT              0x15

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_TRIGGER_BMSK       0x00100000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_TRIGGER_SHFT             0x14

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_MSTRCDC_RATE_CTL_BMSK 0x00080000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_MSTRCDC_RATE_CTL_SHFT       0x13

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_SLAVE_CDC_HP_EN_BMSK 0x00040000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_SLAVE_CDC_HP_EN_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_SLAVE_CDC_LP_EN_BMSK 0x00020000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_SLAVE_CDC_LP_EN_SHFT       0x11

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_SLAVE_CDC_MODE_0_BMSK 0x00010000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_SLAVE_CDC_MODE_0_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_MASTER_CDC_HP_EN_BMSK 0x00008000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_MASTER_CDC_HP_EN_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_MASTER_CDC_LP_EN_BMSK 0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_MASTER_CDC_LP_EN_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_RX_MP_MODE_MUX_SEL_BMSK 0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_RX_MP_MODE_MUX_SEL_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_RX_HP_MODE_MUX_SEL_BMSK 0x00001000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_RX_HP_MODE_MUX_SEL_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_PWR_IN_MX_DQS_BMSK 0x00000800
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_PWR_IN_MX_DQS_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_HPRX_PWR_IN_MX_DQS_BMSK 0x00000400
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_HPRX_PWR_IN_MX_DQS_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_MPRX_PWR_IN_MX_DQ_BMSK 0x00000200
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_MPRX_PWR_IN_MX_DQ_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_LPRX_PWR_IN_MX_DQ_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_LPRX_PWR_IN_MX_DQ_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_DQS_ODT_ENABLE_BMSK 0x00000080
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_DQS_ODT_ENABLE_SHFT        0x7

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_DQ_ODT_ENABLE_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_DQ_ODT_ENABLE_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_LPRX2_DRIVER_LEAK_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_LPRX2_DRIVER_LEAK_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_DRIVER_LEAK_BMSK   0x00000010
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_DRIVER_LEAK_SHFT          0x4

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_PBIAS_ANALOG_BMSK  0x00000008
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_PBIAS_ANALOG_SHFT         0x3

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_IOCAL_AUTO_OFF_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_IOCAL_AUTO_OFF_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_VREF_MP_EN_BMSK    0x00000002
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_VREF_MP_EN_SHFT           0x1

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_VREF_HP_EN_BMSK    0x00000001
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_CFG_VREF_HP_EN_SHFT           0x0

//// Register DDRPHY_FPM_PRFS_3_PWRS_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_ADDR(x)            (x+0x00000368)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_PHYS(x)            (x+0x00000368)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_RMSK               0x07ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_SPARE_FEATURE_BMSK 0x07800000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_SPARE_FEATURE_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_CSD_RX_ANA_PU_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_CSD_RX_ANA_PU_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_LDO_EN_BMSK        0x00200000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_LDO_EN_SHFT              0x15

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_TRIGGER_BMSK       0x00100000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_TRIGGER_SHFT             0x14

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_MSTRCDC_RATE_CTL_BMSK 0x00080000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_MSTRCDC_RATE_CTL_SHFT       0x13

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_SLAVE_CDC_HP_EN_BMSK 0x00040000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_SLAVE_CDC_HP_EN_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_SLAVE_CDC_LP_EN_BMSK 0x00020000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_SLAVE_CDC_LP_EN_SHFT       0x11

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_SLAVE_CDC_MODE_0_BMSK 0x00010000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_SLAVE_CDC_MODE_0_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_MASTER_CDC_HP_EN_BMSK 0x00008000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_MASTER_CDC_HP_EN_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_MASTER_CDC_LP_EN_BMSK 0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_MASTER_CDC_LP_EN_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_RX_MP_MODE_MUX_SEL_BMSK 0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_RX_MP_MODE_MUX_SEL_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_RX_HP_MODE_MUX_SEL_BMSK 0x00001000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_RX_HP_MODE_MUX_SEL_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_PWR_IN_MX_DQS_BMSK 0x00000800
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_PWR_IN_MX_DQS_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_HPRX_PWR_IN_MX_DQS_BMSK 0x00000400
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_HPRX_PWR_IN_MX_DQS_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_MPRX_PWR_IN_MX_DQ_BMSK 0x00000200
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_MPRX_PWR_IN_MX_DQ_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_LPRX_PWR_IN_MX_DQ_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_LPRX_PWR_IN_MX_DQ_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_DQS_ODT_ENABLE_BMSK 0x00000080
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_DQS_ODT_ENABLE_SHFT        0x7

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_DQ_ODT_ENABLE_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_DQ_ODT_ENABLE_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_LPRX2_DRIVER_LEAK_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_LPRX2_DRIVER_LEAK_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_DRIVER_LEAK_BMSK   0x00000010
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_DRIVER_LEAK_SHFT          0x4

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_PBIAS_ANALOG_BMSK  0x00000008
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_PBIAS_ANALOG_SHFT         0x3

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_IOCAL_AUTO_OFF_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_IOCAL_AUTO_OFF_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_VREF_MP_EN_BMSK    0x00000002
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_VREF_MP_EN_SHFT           0x1

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_VREF_HP_EN_BMSK    0x00000001
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_CFG_VREF_HP_EN_SHFT           0x0

//// Register DDRPHY_FPM_PRFS_4_PWRS_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_ADDR(x)            (x+0x00000370)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_PHYS(x)            (x+0x00000370)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_RMSK               0x07ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_SPARE_FEATURE_BMSK 0x07800000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_SPARE_FEATURE_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_CSD_RX_ANA_PU_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_CSD_RX_ANA_PU_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_LDO_EN_BMSK        0x00200000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_LDO_EN_SHFT              0x15

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_TRIGGER_BMSK       0x00100000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_TRIGGER_SHFT             0x14

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_MSTRCDC_RATE_CTL_BMSK 0x00080000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_MSTRCDC_RATE_CTL_SHFT       0x13

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_SLAVE_CDC_HP_EN_BMSK 0x00040000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_SLAVE_CDC_HP_EN_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_SLAVE_CDC_LP_EN_BMSK 0x00020000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_SLAVE_CDC_LP_EN_SHFT       0x11

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_SLAVE_CDC_MODE_0_BMSK 0x00010000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_SLAVE_CDC_MODE_0_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_MASTER_CDC_HP_EN_BMSK 0x00008000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_MASTER_CDC_HP_EN_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_MASTER_CDC_LP_EN_BMSK 0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_MASTER_CDC_LP_EN_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_RX_MP_MODE_MUX_SEL_BMSK 0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_RX_MP_MODE_MUX_SEL_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_RX_HP_MODE_MUX_SEL_BMSK 0x00001000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_RX_HP_MODE_MUX_SEL_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_PWR_IN_MX_DQS_BMSK 0x00000800
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_PWR_IN_MX_DQS_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_HPRX_PWR_IN_MX_DQS_BMSK 0x00000400
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_HPRX_PWR_IN_MX_DQS_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_MPRX_PWR_IN_MX_DQ_BMSK 0x00000200
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_MPRX_PWR_IN_MX_DQ_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_LPRX_PWR_IN_MX_DQ_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_LPRX_PWR_IN_MX_DQ_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_DQS_ODT_ENABLE_BMSK 0x00000080
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_DQS_ODT_ENABLE_SHFT        0x7

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_DQ_ODT_ENABLE_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_DQ_ODT_ENABLE_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_LPRX2_DRIVER_LEAK_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_LPRX2_DRIVER_LEAK_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_DRIVER_LEAK_BMSK   0x00000010
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_DRIVER_LEAK_SHFT          0x4

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_PBIAS_ANALOG_BMSK  0x00000008
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_PBIAS_ANALOG_SHFT         0x3

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_IOCAL_AUTO_OFF_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_IOCAL_AUTO_OFF_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_VREF_MP_EN_BMSK    0x00000002
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_VREF_MP_EN_SHFT           0x1

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_VREF_HP_EN_BMSK    0x00000001
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_CFG_VREF_HP_EN_SHFT           0x0

//// Register DDRPHY_FPM_PRFS_5_PWRS_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_ADDR(x)            (x+0x00000378)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_PHYS(x)            (x+0x00000378)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_RMSK               0x07ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_SPARE_FEATURE_BMSK 0x07800000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_SPARE_FEATURE_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_CSD_RX_ANA_PU_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_CSD_RX_ANA_PU_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_LDO_EN_BMSK        0x00200000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_LDO_EN_SHFT              0x15

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_TRIGGER_BMSK       0x00100000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_TRIGGER_SHFT             0x14

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_MSTRCDC_RATE_CTL_BMSK 0x00080000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_MSTRCDC_RATE_CTL_SHFT       0x13

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_SLAVE_CDC_HP_EN_BMSK 0x00040000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_SLAVE_CDC_HP_EN_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_SLAVE_CDC_LP_EN_BMSK 0x00020000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_SLAVE_CDC_LP_EN_SHFT       0x11

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_SLAVE_CDC_MODE_0_BMSK 0x00010000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_SLAVE_CDC_MODE_0_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_MASTER_CDC_HP_EN_BMSK 0x00008000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_MASTER_CDC_HP_EN_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_MASTER_CDC_LP_EN_BMSK 0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_MASTER_CDC_LP_EN_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_RX_MP_MODE_MUX_SEL_BMSK 0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_RX_MP_MODE_MUX_SEL_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_RX_HP_MODE_MUX_SEL_BMSK 0x00001000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_RX_HP_MODE_MUX_SEL_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_PWR_IN_MX_DQS_BMSK 0x00000800
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_PWR_IN_MX_DQS_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_HPRX_PWR_IN_MX_DQS_BMSK 0x00000400
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_HPRX_PWR_IN_MX_DQS_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_MPRX_PWR_IN_MX_DQ_BMSK 0x00000200
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_MPRX_PWR_IN_MX_DQ_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_LPRX_PWR_IN_MX_DQ_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_LPRX_PWR_IN_MX_DQ_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_DQS_ODT_ENABLE_BMSK 0x00000080
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_DQS_ODT_ENABLE_SHFT        0x7

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_DQ_ODT_ENABLE_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_DQ_ODT_ENABLE_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_LPRX2_DRIVER_LEAK_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_LPRX2_DRIVER_LEAK_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_DRIVER_LEAK_BMSK   0x00000010
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_DRIVER_LEAK_SHFT          0x4

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_PBIAS_ANALOG_BMSK  0x00000008
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_PBIAS_ANALOG_SHFT         0x3

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_IOCAL_AUTO_OFF_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_IOCAL_AUTO_OFF_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_VREF_MP_EN_BMSK    0x00000002
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_VREF_MP_EN_SHFT           0x1

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_VREF_HP_EN_BMSK    0x00000001
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_CFG_VREF_HP_EN_SHFT           0x0

//// Register DDRPHY_FPM_PRFS_6_PWRS_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_ADDR(x)            (x+0x00000380)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_PHYS(x)            (x+0x00000380)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_RMSK               0x07ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_SPARE_FEATURE_BMSK 0x07800000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_SPARE_FEATURE_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_CSD_RX_ANA_PU_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_CSD_RX_ANA_PU_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_LDO_EN_BMSK        0x00200000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_LDO_EN_SHFT              0x15

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_TRIGGER_BMSK       0x00100000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_TRIGGER_SHFT             0x14

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_MSTRCDC_RATE_CTL_BMSK 0x00080000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_MSTRCDC_RATE_CTL_SHFT       0x13

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_SLAVE_CDC_HP_EN_BMSK 0x00040000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_SLAVE_CDC_HP_EN_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_SLAVE_CDC_LP_EN_BMSK 0x00020000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_SLAVE_CDC_LP_EN_SHFT       0x11

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_SLAVE_CDC_MODE_0_BMSK 0x00010000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_SLAVE_CDC_MODE_0_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_MASTER_CDC_HP_EN_BMSK 0x00008000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_MASTER_CDC_HP_EN_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_MASTER_CDC_LP_EN_BMSK 0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_MASTER_CDC_LP_EN_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_RX_MP_MODE_MUX_SEL_BMSK 0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_RX_MP_MODE_MUX_SEL_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_RX_HP_MODE_MUX_SEL_BMSK 0x00001000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_RX_HP_MODE_MUX_SEL_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_PWR_IN_MX_DQS_BMSK 0x00000800
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_PWR_IN_MX_DQS_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_HPRX_PWR_IN_MX_DQS_BMSK 0x00000400
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_HPRX_PWR_IN_MX_DQS_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_MPRX_PWR_IN_MX_DQ_BMSK 0x00000200
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_MPRX_PWR_IN_MX_DQ_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_LPRX_PWR_IN_MX_DQ_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_LPRX_PWR_IN_MX_DQ_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_DQS_ODT_ENABLE_BMSK 0x00000080
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_DQS_ODT_ENABLE_SHFT        0x7

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_DQ_ODT_ENABLE_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_DQ_ODT_ENABLE_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_LPRX2_DRIVER_LEAK_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_LPRX2_DRIVER_LEAK_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_DRIVER_LEAK_BMSK   0x00000010
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_DRIVER_LEAK_SHFT          0x4

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_PBIAS_ANALOG_BMSK  0x00000008
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_PBIAS_ANALOG_SHFT         0x3

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_IOCAL_AUTO_OFF_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_IOCAL_AUTO_OFF_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_VREF_MP_EN_BMSK    0x00000002
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_VREF_MP_EN_SHFT           0x1

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_VREF_HP_EN_BMSK    0x00000001
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_CFG_VREF_HP_EN_SHFT           0x0

//// Register DDRPHY_FPM_PRFS_7_PWRS_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_ADDR(x)            (x+0x00000388)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_PHYS(x)            (x+0x00000388)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_RMSK               0x07ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_SPARE_FEATURE_BMSK 0x07800000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_SPARE_FEATURE_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_CSD_RX_ANA_PU_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_CSD_RX_ANA_PU_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_LDO_EN_BMSK        0x00200000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_LDO_EN_SHFT              0x15

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_TRIGGER_BMSK       0x00100000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_TRIGGER_SHFT             0x14

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_MSTRCDC_RATE_CTL_BMSK 0x00080000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_MSTRCDC_RATE_CTL_SHFT       0x13

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_SLAVE_CDC_HP_EN_BMSK 0x00040000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_SLAVE_CDC_HP_EN_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_SLAVE_CDC_LP_EN_BMSK 0x00020000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_SLAVE_CDC_LP_EN_SHFT       0x11

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_SLAVE_CDC_MODE_0_BMSK 0x00010000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_SLAVE_CDC_MODE_0_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_MASTER_CDC_HP_EN_BMSK 0x00008000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_MASTER_CDC_HP_EN_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_MASTER_CDC_LP_EN_BMSK 0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_MASTER_CDC_LP_EN_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_RX_MP_MODE_MUX_SEL_BMSK 0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_RX_MP_MODE_MUX_SEL_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_RX_HP_MODE_MUX_SEL_BMSK 0x00001000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_RX_HP_MODE_MUX_SEL_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_PWR_IN_MX_DQS_BMSK 0x00000800
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_PWR_IN_MX_DQS_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_HPRX_PWR_IN_MX_DQS_BMSK 0x00000400
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_HPRX_PWR_IN_MX_DQS_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_MPRX_PWR_IN_MX_DQ_BMSK 0x00000200
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_MPRX_PWR_IN_MX_DQ_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_LPRX_PWR_IN_MX_DQ_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_LPRX_PWR_IN_MX_DQ_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_DQS_ODT_ENABLE_BMSK 0x00000080
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_DQS_ODT_ENABLE_SHFT        0x7

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_DQ_ODT_ENABLE_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_DQ_ODT_ENABLE_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_LPRX2_DRIVER_LEAK_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_LPRX2_DRIVER_LEAK_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_DRIVER_LEAK_BMSK   0x00000010
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_DRIVER_LEAK_SHFT          0x4

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_PBIAS_ANALOG_BMSK  0x00000008
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_PBIAS_ANALOG_SHFT         0x3

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_IOCAL_AUTO_OFF_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_IOCAL_AUTO_OFF_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_VREF_MP_EN_BMSK    0x00000002
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_VREF_MP_EN_SHFT           0x1

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_VREF_HP_EN_BMSK    0x00000001
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_CFG_VREF_HP_EN_SHFT           0x0

//// Register DDRPHY_FPM_PRFS_LUT0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_ADDR(x)                (x+0x00000390)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_PHYS(x)                (x+0x00000390)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_RMSK                   0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_SHFT                            0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_OUT(x, val)            \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS3_BMSK 0xff000000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS3_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS2_BMSK 0x00ff0000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS2_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS1_BMSK 0x0000ff00
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS0_BMSK 0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS0_SHFT        0x0

//// Register DDRPHY_FPM_PRFS_LUT1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_ADDR(x)                (x+0x00000394)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_PHYS(x)                (x+0x00000394)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_RMSK                   0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_SHFT                            0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_OUT(x, val)            \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS7_BMSK 0xff000000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS7_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS6_BMSK 0x00ff0000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS6_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS5_BMSK 0x0000ff00
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS5_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS4_BMSK 0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS4_SHFT        0x0

//// Register DDRPHY_FPM_PRFS_HI_LUT0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_ADDR(x)             (x+0x00000398)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_PHYS(x)             (x+0x00000398)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_RMSK                0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS3_BMSK 0xff000000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS3_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS2_BMSK 0x00ff0000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS2_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS1_BMSK 0x0000ff00
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS0_BMSK 0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS0_SHFT        0x0

//// Register DDRPHY_FPM_PRFS_HI_LUT1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_ADDR(x)             (x+0x0000039c)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_PHYS(x)             (x+0x0000039c)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_RMSK                0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS7_BMSK 0xff000000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS7_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS6_BMSK 0x00ff0000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS6_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS5_BMSK 0x0000ff00
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS5_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS4_BMSK 0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS4_SHFT        0x0

//// Register DDRPHY_FPM_CNTRL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_ADDR(x)                    (x+0x000003a0)
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_PHYS(x)                    (x+0x000003a0)
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_RMSK                       0x70dfffff
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_CDC_TRIG_BMSK              0x40000000
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_CDC_TRIG_SHFT                    0x1e

#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_BYPASS_MUX_SEL_BMSK    0x20000000
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_BYPASS_MUX_SEL_SHFT          0x1d

#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_BYPASS_COMP_BMSK       0x10000000
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_BYPASS_COMP_SHFT             0x1c

#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_CLK_EN_BMSK            0x00800000
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_CLK_EN_SHFT                  0x17

#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_INV_INIT_COMP_BMSK     0x00400000
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_INV_INIT_COMP_SHFT           0x16

#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_PERIOD_BMSK            0x001ffff0
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_PERIOD_SHFT                   0x4

#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_SW_INIT_START_BMSK     0x00000008
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_SW_INIT_START_SHFT            0x3

#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_SW_HNDSHK_BMSK         0x00000004
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_SW_HNDSHK_SHFT                0x2

#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_BYPASS_BMSK            0x00000002
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_BYPASS_SHFT                   0x1

#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_WT_CALC_EN_BMSK        0x00000001
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_WT_CALC_EN_SHFT               0x0

//// Register DDRPHY_FPM_CNTRL_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_1_CFG_ADDR(x)                  (x+0x000003a4)
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_1_CFG_PHYS(x)                  (x+0x000003a4)
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_1_CFG_RMSK                     0x0000000f
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_1_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_1_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_1_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_1_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_1_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_1_CFG_FPM_FEA_SW_OVRRD_BMSK    0x00000008
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_1_CFG_FPM_FEA_SW_OVRRD_SHFT           0x3

#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_1_CFG_FPM_EXT_CSR_BYPASS_BMSK  0x00000004
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_1_CFG_FPM_EXT_CSR_BYPASS_SHFT         0x2

#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_1_CFG_FPM_IOCAL_EN_BMSK        0x00000002
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_1_CFG_FPM_IOCAL_EN_SHFT               0x1

#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_1_CFG_IOCAL_TIMER_RESET_EN_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_1_CFG_IOCAL_TIMER_RESET_EN_SHFT        0x0

//// Register DDRPHY_FPM_RD_BYPASS_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_ADDR(x)                (x+0x000003a8)
#define HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_PHYS(x)                (x+0x000003a8)
#define HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_RMSK                   0x00000003
#define HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_SHFT                            0
#define HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_OUT(x, val)            \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_FPM_CM_CSR_RD_BYPASS_MUX_SEL_BMSK 0x00000002
#define HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_FPM_CM_CSR_RD_BYPASS_MUX_SEL_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_FPM_CM_CSR_RD_BYPASS_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_FPM_CM_CSR_RD_BYPASS_SHFT        0x0

//// Register DDRPHY_FPM_FEATURE_SW_OVRRD_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_ADDR(x)         (x+0x000003ac)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_PHYS(x)         (x+0x000003ac)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_RMSK            0x07ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_SPARE_FEATURE_BMSK 0x07800000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_SPARE_FEATURE_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_CSD_RX_ANA_PU_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_CSD_RX_ANA_PU_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_LDO_EN_BMSK     0x00200000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_LDO_EN_SHFT           0x15

#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_TRIGGER_BMSK    0x00100000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_TRIGGER_SHFT          0x14

#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_MSTRCDC_RATE_CTL_BMSK 0x00080000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_MSTRCDC_RATE_CTL_SHFT       0x13

#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_SLAVE_CDC_HP_EN_BMSK 0x00040000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_SLAVE_CDC_HP_EN_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_SLAVE_CDC_LP_EN_BMSK 0x00020000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_SLAVE_CDC_LP_EN_SHFT       0x11

#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_SLAVE_CDC_MODE_0_BMSK 0x00010000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_SLAVE_CDC_MODE_0_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_MASTER_CDC_HP_EN_BMSK 0x00008000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_MASTER_CDC_HP_EN_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_MASTER_CDC_LP_EN_BMSK 0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_MASTER_CDC_LP_EN_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_RX_MP_MODE_MUX_SEL_BMSK 0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_RX_MP_MODE_MUX_SEL_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_RX_HP_MODE_MUX_SEL_BMSK 0x00001000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_RX_HP_MODE_MUX_SEL_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_PWR_IN_MX_DQS_BMSK 0x00000800
#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_PWR_IN_MX_DQS_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_HPRX_PWR_IN_MX_DQS_BMSK 0x00000400
#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_HPRX_PWR_IN_MX_DQS_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_MPRX_PWR_IN_MX_DQ_BMSK 0x00000200
#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_MPRX_PWR_IN_MX_DQ_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_LPRX_PWR_IN_MX_DQ_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_LPRX_PWR_IN_MX_DQ_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_DQS_ODT_ENABLE_BMSK 0x00000080
#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_DQS_ODT_ENABLE_SHFT        0x7

#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_DQ_ODT_ENABLE_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_DQ_ODT_ENABLE_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_LPRX2_DRIVER_LEAK_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_LPRX2_DRIVER_LEAK_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_DRIVER_LEAK_BMSK 0x00000010
#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_DRIVER_LEAK_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_PBIAS_ANALOG_BMSK 0x00000008
#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_PBIAS_ANALOG_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_IOCAL_AUTO_OFF_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_IOCAL_AUTO_OFF_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_VREF_MP_EN_BMSK 0x00000002
#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_VREF_MP_EN_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_VREF_HP_EN_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_FPM_FEATURE_SW_OVRRD_CFG_VREF_HP_EN_SHFT        0x0

//// Register DDRPHY_FPM_TOP_STA ////

#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_ADDR(x)                      (x+0x000003b0)
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_PHYS(x)                      (x+0x000003b0)
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_RMSK                         0xfff00ff3
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_SHFT                                  0
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_IN(x)                        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_OUT(x, val)                  \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_CDC_GATE_EN_LOAD_FSM_ST_BMSK 0xf0000000
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_CDC_GATE_EN_LOAD_FSM_ST_SHFT       0x1c

#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_CSR_WR_FSM_ST_BMSK       0x0e000000
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_CSR_WR_FSM_ST_SHFT             0x19

#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_CSR_CNT_ST_BMSK          0x01f00000
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_CSR_CNT_ST_SHFT                0x14

#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_FSW_OUT_OF_RANGE_ST_BMSK 0x00000800
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_FSW_OUT_OF_RANGE_ST_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_FSW_FSM_ST_BMSK          0x00000700
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_FSW_FSM_ST_SHFT                 0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_WKUP_FSM_ST_BMSK         0x000000f0
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_WKUP_FSM_ST_SHFT                0x4

#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_SW_INIT_COMP_BMSK        0x00000002
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_SW_INIT_COMP_SHFT               0x1

#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_SW_INIT_START_BMSK       0x00000001
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_SW_INIT_START_SHFT              0x0

//// Register DDRPHY_BIST_OPCODE_LUT_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_0_CFG_ADDR(x)            (x+0x000003c0)
#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_0_CFG_PHYS(x)            (x+0x000003c0)
#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_0_CFG_RMSK               0x1f1f1f1f
#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_0_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_0_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_0_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_0_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_0_CFG_OPCODE_3_BMSK      0x1f000000
#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_0_CFG_OPCODE_3_SHFT            0x18

#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_0_CFG_OPCODE_2_BMSK      0x001f0000
#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_0_CFG_OPCODE_2_SHFT            0x10

#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_0_CFG_OPCODE_1_BMSK      0x00001f00
#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_0_CFG_OPCODE_1_SHFT             0x8

#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_0_CFG_OPCODE_0_BMSK      0x0000001f
#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_0_CFG_OPCODE_0_SHFT             0x0

//// Register DDRPHY_BIST_OPCODE_LUT_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_1_CFG_ADDR(x)            (x+0x000003c4)
#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_1_CFG_PHYS(x)            (x+0x000003c4)
#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_1_CFG_RMSK               0x1f1f1f1f
#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_1_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_1_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_1_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_1_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_1_CFG_OPCODE_3_BMSK      0x1f000000
#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_1_CFG_OPCODE_3_SHFT            0x18

#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_1_CFG_OPCODE_2_BMSK      0x001f0000
#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_1_CFG_OPCODE_2_SHFT            0x10

#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_1_CFG_OPCODE_1_BMSK      0x00001f00
#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_1_CFG_OPCODE_1_SHFT             0x8

#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_1_CFG_OPCODE_0_BMSK      0x0000001f
#define HWIO_DDR_PHY_DDRPHY_BIST_OPCODE_LUT_1_CFG_OPCODE_0_SHFT             0x0

//// Register DDRPHY_BIST_USR_DATA_LUT_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_0_CFG_ADDR(x)          (x+0x000003c8)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_0_CFG_PHYS(x)          (x+0x000003c8)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_0_CFG_RMSK             0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_0_CFG_SHFT                      0
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_0_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_0_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_0_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_0_CFG_DATA_BMSK        0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_0_CFG_DATA_SHFT               0x0

//// Register DDRPHY_BIST_USR_DATA_LUT_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_1_CFG_ADDR(x)          (x+0x000003cc)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_1_CFG_PHYS(x)          (x+0x000003cc)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_1_CFG_RMSK             0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_1_CFG_SHFT                      0
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_1_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_1_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_1_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_1_CFG_DATA_BMSK        0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_1_CFG_DATA_SHFT               0x0

//// Register DDRPHY_BIST_USR_DATA_LUT_2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_2_CFG_ADDR(x)          (x+0x000003d0)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_2_CFG_PHYS(x)          (x+0x000003d0)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_2_CFG_RMSK             0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_2_CFG_SHFT                      0
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_2_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_2_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_2_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_2_CFG_DATA_BMSK        0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_2_CFG_DATA_SHFT               0x0

//// Register DDRPHY_BIST_USR_DATA_LUT_3_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_3_CFG_ADDR(x)          (x+0x000003d4)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_3_CFG_PHYS(x)          (x+0x000003d4)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_3_CFG_RMSK             0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_3_CFG_SHFT                      0
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_3_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_3_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_3_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_3_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_3_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_3_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_3_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_3_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_3_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_3_CFG_DATA_BMSK        0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_3_CFG_DATA_SHFT               0x0

//// Register DDRPHY_BIST_USR_DATA_LUT_4_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_4_CFG_ADDR(x)          (x+0x000003d8)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_4_CFG_PHYS(x)          (x+0x000003d8)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_4_CFG_RMSK             0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_4_CFG_SHFT                      0
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_4_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_4_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_4_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_4_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_4_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_4_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_4_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_4_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_4_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_4_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_4_CFG_DATA_BMSK        0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_4_CFG_DATA_SHFT               0x0

//// Register DDRPHY_BIST_USR_DATA_LUT_5_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_5_CFG_ADDR(x)          (x+0x000003dc)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_5_CFG_PHYS(x)          (x+0x000003dc)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_5_CFG_RMSK             0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_5_CFG_SHFT                      0
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_5_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_5_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_5_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_5_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_5_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_5_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_5_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_5_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_5_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_5_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_5_CFG_DATA_BMSK        0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_5_CFG_DATA_SHFT               0x0

//// Register DDRPHY_BIST_USR_DATA_LUT_6_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_6_CFG_ADDR(x)          (x+0x000003e0)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_6_CFG_PHYS(x)          (x+0x000003e0)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_6_CFG_RMSK             0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_6_CFG_SHFT                      0
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_6_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_6_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_6_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_6_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_6_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_6_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_6_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_6_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_6_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_6_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_6_CFG_DATA_BMSK        0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_6_CFG_DATA_SHFT               0x0

//// Register DDRPHY_BIST_USR_DATA_LUT_7_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_7_CFG_ADDR(x)          (x+0x000003e4)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_7_CFG_PHYS(x)          (x+0x000003e4)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_7_CFG_RMSK             0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_7_CFG_SHFT                      0
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_7_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_7_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_7_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_7_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_7_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_7_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_7_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_7_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_7_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_7_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_7_CFG_DATA_BMSK        0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_7_CFG_DATA_SHFT               0x0

//// Register DDRPHY_BIST_USR_DATA_LUT_8_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_8_CFG_ADDR(x)          (x+0x000003e8)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_8_CFG_PHYS(x)          (x+0x000003e8)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_8_CFG_RMSK             0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_8_CFG_SHFT                      0
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_8_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_8_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_8_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_8_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_8_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_8_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_8_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_8_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_8_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_8_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_8_CFG_DATA_BMSK        0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_8_CFG_DATA_SHFT               0x0

//// Register DDRPHY_BIST_USR_DATA_LUT_9_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_9_CFG_ADDR(x)          (x+0x000003ec)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_9_CFG_PHYS(x)          (x+0x000003ec)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_9_CFG_RMSK             0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_9_CFG_SHFT                      0
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_9_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_9_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_9_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_9_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_9_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_9_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_9_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_9_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_9_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_9_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_9_CFG_DATA_BMSK        0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_9_CFG_DATA_SHFT               0x0

//// Register DDRPHY_BIST_USR_DATA_LUT_10_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_10_CFG_ADDR(x)         (x+0x000003f0)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_10_CFG_PHYS(x)         (x+0x000003f0)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_10_CFG_RMSK            0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_10_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_10_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_10_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_10_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_10_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_10_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_10_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_10_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_10_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_10_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_10_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_10_CFG_DATA_BMSK       0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_10_CFG_DATA_SHFT              0x0

//// Register DDRPHY_BIST_USR_DATA_LUT_11_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_11_CFG_ADDR(x)         (x+0x000003f4)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_11_CFG_PHYS(x)         (x+0x000003f4)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_11_CFG_RMSK            0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_11_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_11_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_11_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_11_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_11_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_11_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_11_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_11_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_11_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_11_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_11_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_11_CFG_DATA_BMSK       0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_11_CFG_DATA_SHFT              0x0

//// Register DDRPHY_BIST_USR_DATA_LUT_12_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_12_CFG_ADDR(x)         (x+0x000003f8)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_12_CFG_PHYS(x)         (x+0x000003f8)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_12_CFG_RMSK            0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_12_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_12_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_12_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_12_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_12_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_12_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_12_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_12_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_12_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_12_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_12_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_12_CFG_DATA_BMSK       0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_12_CFG_DATA_SHFT              0x0

//// Register DDRPHY_BIST_USR_DATA_LUT_13_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_13_CFG_ADDR(x)         (x+0x000003fc)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_13_CFG_PHYS(x)         (x+0x000003fc)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_13_CFG_RMSK            0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_13_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_13_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_13_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_13_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_13_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_13_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_13_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_13_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_13_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_13_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_13_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_13_CFG_DATA_BMSK       0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_13_CFG_DATA_SHFT              0x0

//// Register DDRPHY_BIST_USR_DATA_LUT_14_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_14_CFG_ADDR(x)         (x+0x00000400)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_14_CFG_PHYS(x)         (x+0x00000400)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_14_CFG_RMSK            0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_14_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_14_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_14_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_14_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_14_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_14_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_14_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_14_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_14_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_14_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_14_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_14_CFG_DATA_BMSK       0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_14_CFG_DATA_SHFT              0x0

//// Register DDRPHY_BIST_USR_DATA_LUT_15_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_15_CFG_ADDR(x)         (x+0x00000404)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_15_CFG_PHYS(x)         (x+0x00000404)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_15_CFG_RMSK            0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_15_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_15_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_15_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_15_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_15_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_15_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_15_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_15_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_15_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_15_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_15_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_15_CFG_DATA_BMSK       0x000fffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DATA_LUT_15_CFG_DATA_SHFT              0x0

//// Register DDRPHY_BIST_CTRL_ACTIVE_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_ACTIVE_CFG_ADDR(x)             (x+0x00000408)
#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_ACTIVE_CFG_PHYS(x)             (x+0x00000408)
#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_ACTIVE_CFG_RMSK                0x00000003
#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_ACTIVE_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_ACTIVE_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_CTRL_ACTIVE_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_CTRL_ACTIVE_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_ACTIVE_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_CTRL_ACTIVE_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_ACTIVE_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_CTRL_ACTIVE_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_ACTIVE_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_CTRL_ACTIVE_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_CTRL_ACTIVE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_ACTIVE_CFG_BIST_ERR_CLR_BMSK   0x00000002
#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_ACTIVE_CFG_BIST_ERR_CLR_SHFT          0x1

#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_ACTIVE_CFG_BIST_START_BMSK     0x00000001
#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_ACTIVE_CFG_BIST_START_SHFT            0x0

//// Register DDRPHY_BIST_CTRL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_ADDR(x)                    (x+0x0000040c)
#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_PHYS(x)                    (x+0x0000040c)
#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_RMSK                       0x077f1ff7
#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_BIST_CHK_TIMER_LOAD_VAL_BMSK 0x07000000
#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_BIST_CHK_TIMER_LOAD_VAL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_BIST_INJ_ERR_BMSK          0x00400000
#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_BIST_INJ_ERR_SHFT                0x16

#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_BIST_PRBS31_BMSK           0x00200000
#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_BIST_PRBS31_SHFT                 0x15

#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_BIST_PRBS7_BMSK            0x00100000
#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_BIST_PRBS7_SHFT                  0x14

#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_BIST_LOOP_CNT_LOAD_VAL_BMSK 0x000f0000
#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_BIST_LOOP_CNT_LOAD_VAL_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_BIST_OPCODE_INT_CNT_LOAD_VAL_BMSK 0x00001f00
#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_BIST_OPCODE_INT_CNT_LOAD_VAL_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_BIST_DATA_DLY_CNT_LOAD_VAL_BMSK 0x000000f0
#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_BIST_DATA_DLY_CNT_LOAD_VAL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_BIST_MODE_BMSK             0x00000006
#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_BIST_MODE_SHFT                    0x1

#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_BIST_START_SRC_BMSK        0x00000001
#define HWIO_DDR_PHY_DDRPHY_BIST_CTRL_CFG_BIST_START_SRC_SHFT               0x0

//// Register DDRPHY_BIST_TOP_CGC_ACTIVE_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_ACTIVE_CFG_ADDR(x)          (x+0x00000410)
#define HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_ACTIVE_CFG_PHYS(x)          (x+0x00000410)
#define HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_ACTIVE_CFG_RMSK             0x00000003
#define HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_ACTIVE_CFG_SHFT                      0
#define HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_ACTIVE_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_ACTIVE_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_ACTIVE_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_ACTIVE_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_ACTIVE_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_ACTIVE_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_ACTIVE_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_ACTIVE_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_ACTIVE_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_ACTIVE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_ACTIVE_CFG_BIST_TOP_CGC_CHK_SW_CLK_ON_BMSK 0x00000002
#define HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_ACTIVE_CFG_BIST_TOP_CGC_CHK_SW_CLK_ON_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_ACTIVE_CFG_BIST_TOP_CGC_SND_SW_CLK_ON_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_ACTIVE_CFG_BIST_TOP_CGC_SND_SW_CLK_ON_SHFT        0x0

//// Register DDRPHY_BIST_PRBS_SEED_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_ADDR(x)               (x+0x00000414)
#define HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_PHYS(x)               (x+0x00000414)
#define HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_RMSK                  0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_BIST_PRBS_SEED_BMSK   0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_BIST_PRBS_SEED_SHFT          0x0

//// Register DDRPHY_BIST_ERR_MASK_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_ADDR(x)                (x+0x00000418)
#define HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_PHYS(x)                (x+0x00000418)
#define HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_RMSK                   0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_SHFT                            0
#define HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_OUT(x, val)            \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_BIST_ERR_MASK_BMSK     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_BIST_ERR_MASK_SHFT            0x0

//// Register DDRPHY_BIST_MISR_ISIG_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_ADDR(x)               (x+0x0000041c)
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_PHYS(x)               (x+0x0000041c)
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_RMSK                  0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_BIST_MISR_ISIG_BMSK   0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_BIST_MISR_ISIG_SHFT          0x0

//// Register DDRPHY_BIST_MISR_HI_ISIG_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_ISIG_CFG_ADDR(x)            (x+0x00000420)
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_ISIG_CFG_PHYS(x)            (x+0x00000420)
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_ISIG_CFG_RMSK               0x000000ff
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_ISIG_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_ISIG_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_ISIG_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_ISIG_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_ISIG_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_ISIG_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_ISIG_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_ISIG_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_ISIG_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_ISIG_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_ISIG_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_ISIG_CFG_BIST_MISR_HI_ISIG_BMSK 0x000000ff
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_ISIG_CFG_BIST_MISR_HI_ISIG_SHFT        0x0

//// Register DDRPHY_BIST_FAIL_CMP_ERR_STA ////

#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_STA_ADDR(x)            (x+0x00000424)
#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_STA_PHYS(x)            (x+0x00000424)
#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_STA_RMSK               0x0000171f
#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_STA_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_STA_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_STA_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_STA_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_STA_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_STA_BIST_CHK_FSM_STATE_BMSK 0x00001000
#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_STA_BIST_CHK_FSM_STATE_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_STA_BIST_SND_FSM_STATE_BMSK 0x00000700
#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_STA_BIST_SND_FSM_STATE_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_STA_BIST_COMP_BMSK     0x00000010
#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_STA_BIST_COMP_SHFT            0x4

#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_STA_BIST_FAIL_FIFO_EMPTY_BMSK 0x00000008
#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_STA_BIST_FAIL_FIFO_EMPTY_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_STA_BIST_FAIL_CNT_INEQUAL_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_STA_BIST_FAIL_CNT_INEQUAL_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_STA_BIST_FAIL_DATA_INEQUAL_BMSK 0x00000002
#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_STA_BIST_FAIL_DATA_INEQUAL_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_STA_BIST_FAIL_BMSK     0x00000001
#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_STA_BIST_FAIL_SHFT            0x0

//// Register DDRPHY_BIST_MISR_OSIG_STA ////

#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_ADDR(x)               (x+0x00000428)
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_PHYS(x)               (x+0x00000428)
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_RMSK                  0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_BIST_MISR_OSIG_BMSK   0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_BIST_MISR_OSIG_SHFT          0x0

//// Register DDRPHY_BIST_MISR_HI_OSIG_STA ////

#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_OSIG_STA_ADDR(x)            (x+0x0000042c)
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_OSIG_STA_PHYS(x)            (x+0x0000042c)
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_OSIG_STA_RMSK               0x000000ff
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_OSIG_STA_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_OSIG_STA_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_OSIG_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_OSIG_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_OSIG_STA_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_OSIG_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_OSIG_STA_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_OSIG_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_OSIG_STA_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_OSIG_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_OSIG_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_OSIG_STA_BIST_MISR_HI_OSIG_BMSK 0x000000ff
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_HI_OSIG_STA_BIST_MISR_HI_OSIG_SHFT        0x0

//// Register DDRPHY_BIST_PERDQ_ERR_STA ////

#define HWIO_DDR_PHY_DDRPHY_BIST_PERDQ_ERR_STA_ADDR(x)               (x+0x00000430)
#define HWIO_DDR_PHY_DDRPHY_BIST_PERDQ_ERR_STA_PHYS(x)               (x+0x00000430)
#define HWIO_DDR_PHY_DDRPHY_BIST_PERDQ_ERR_STA_RMSK                  0x000003ff
#define HWIO_DDR_PHY_DDRPHY_BIST_PERDQ_ERR_STA_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_BIST_PERDQ_ERR_STA_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_PERDQ_ERR_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_PERDQ_ERR_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_PERDQ_ERR_STA_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_PERDQ_ERR_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_PERDQ_ERR_STA_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_PERDQ_ERR_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_PERDQ_ERR_STA_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_PERDQ_ERR_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_PERDQ_ERR_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_PERDQ_ERR_STA_BIST_PERDQ_ERR_BMSK   0x000003ff
#define HWIO_DDR_PHY_DDRPHY_BIST_PERDQ_ERR_STA_BIST_PERDQ_ERR_SHFT          0x0

//// Register DDRPHY_BIST_WRLVL_CTRL_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_ADDR(x)            (x+0x00000434)
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_PHYS(x)            (x+0x00000434)
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_RMSK               0x00000007
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_WRLVL_PULSE_RATIO_2_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_WRLVL_PULSE_RATIO_2_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_WRLVL_PULSE_WIDTH_BMSK 0x00000002
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_WRLVL_PULSE_WIDTH_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_WRLVL_TRAINING_MODE_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_WRLVL_TRAINING_MODE_SHFT        0x0

//// Register DDRPHY_BIST_WRLVL_TRIGGER_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_ADDR(x)           (x+0x00000438)
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_PHYS(x)           (x+0x00000438)
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_RMSK              0x00000001
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_WRLVL_PULSE_SEND_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_WRLVL_PULSE_SEND_SHFT        0x0

//// Register DDRPHY_CDCEXT_WRLVL_0_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_ADDR(x)           (x+0x00000460)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_PHYS(x)           (x+0x00000460)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_RMSK              0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_WRLVL_1_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_ADDR(x)           (x+0x00000464)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_PHYS(x)           (x+0x00000464)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_RMSK              0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_WRLVL_2_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_ADDR(x)           (x+0x00000468)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_PHYS(x)           (x+0x00000468)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_RMSK              0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_WRLVL_3_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_ADDR(x)           (x+0x0000046c)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_PHYS(x)           (x+0x0000046c)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_RMSK              0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_WRLVL_4_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_ADDR(x)           (x+0x00000470)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_PHYS(x)           (x+0x00000470)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_RMSK              0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_WRLVL_5_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_ADDR(x)           (x+0x00000474)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_PHYS(x)           (x+0x00000474)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_RMSK              0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_WRLVL_6_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_ADDR(x)           (x+0x00000478)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_PHYS(x)           (x+0x00000478)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_RMSK              0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_WRLVL_7_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_ADDR(x)           (x+0x0000047c)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_PHYS(x)           (x+0x0000047c)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_RMSK              0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_WR_0_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_ADDR(x)              (x+0x00000480)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_PHYS(x)              (x+0x00000480)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_RMSK                 0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_WR_1_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_ADDR(x)              (x+0x00000484)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_PHYS(x)              (x+0x00000484)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_RMSK                 0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_WR_2_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_ADDR(x)              (x+0x00000488)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_PHYS(x)              (x+0x00000488)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_RMSK                 0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_WR_3_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_ADDR(x)              (x+0x0000048c)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_PHYS(x)              (x+0x0000048c)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_RMSK                 0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_WR_4_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_ADDR(x)              (x+0x00000490)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_PHYS(x)              (x+0x00000490)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_RMSK                 0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_WR_5_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_ADDR(x)              (x+0x00000494)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_PHYS(x)              (x+0x00000494)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_RMSK                 0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_WR_6_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_ADDR(x)              (x+0x00000498)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_PHYS(x)              (x+0x00000498)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_RMSK                 0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_WR_7_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_ADDR(x)              (x+0x0000049c)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_PHYS(x)              (x+0x0000049c)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_RMSK                 0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_RD_0_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_ADDR(x)              (x+0x000004a4)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_PHYS(x)              (x+0x000004a4)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_RMSK                 0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_RD_1_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_ADDR(x)              (x+0x000004a8)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_PHYS(x)              (x+0x000004a8)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_RMSK                 0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_RD_2_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_ADDR(x)              (x+0x000004ac)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_PHYS(x)              (x+0x000004ac)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_RMSK                 0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_RD_3_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_ADDR(x)              (x+0x000004b0)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_PHYS(x)              (x+0x000004b0)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_RMSK                 0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_RD_4_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_ADDR(x)              (x+0x000004b4)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_PHYS(x)              (x+0x000004b4)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_RMSK                 0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_RD_5_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_ADDR(x)              (x+0x000004b8)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_PHYS(x)              (x+0x000004b8)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_RMSK                 0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_RD_6_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_ADDR(x)              (x+0x000004bc)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_PHYS(x)              (x+0x000004bc)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_RMSK                 0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_RD_7_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_ADDR(x)              (x+0x000004c0)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_PHYS(x)              (x+0x000004c0)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_RMSK                 0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_RDT2_0_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_ADDR(x)            (x+0x000004e4)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_PHYS(x)            (x+0x000004e4)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_RMSK               0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_RDT2_1_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_ADDR(x)            (x+0x000004e8)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_PHYS(x)            (x+0x000004e8)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_RMSK               0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_RDT2_2_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_ADDR(x)            (x+0x000004ec)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_PHYS(x)            (x+0x000004ec)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_RMSK               0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_RDT2_3_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_ADDR(x)            (x+0x000004f0)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_PHYS(x)            (x+0x000004f0)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_RMSK               0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_RDT2_4_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_ADDR(x)            (x+0x000004f4)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_PHYS(x)            (x+0x000004f4)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_RMSK               0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_RDT2_5_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_ADDR(x)            (x+0x000004f8)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_PHYS(x)            (x+0x000004f8)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_RMSK               0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_RDT2_6_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_ADDR(x)            (x+0x000004fc)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_PHYS(x)            (x+0x000004fc)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_RMSK               0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_RDT2_7_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_ADDR(x)            (x+0x00000500)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_PHYS(x)            (x+0x00000500)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_RMSK               0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_WRLVLEXT_CTL_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_ADDR(x)               (x+0x00000504)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_PHYS(x)               (x+0x00000504)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_RMSK                  0x13131313
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQS_HALF_CYCLE_R1_BMSK 0x10000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQS_HALF_CYCLE_R1_SHFT       0x1c

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQS_STRUCT_HALF_CYCLE_R1_BMSK 0x03000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQS_STRUCT_HALF_CYCLE_R1_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQ_HALF_CYCLE_R1_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQ_HALF_CYCLE_R1_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQ_STRUCT_HALF_CYCLE_R1_BMSK 0x00030000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQ_STRUCT_HALF_CYCLE_R1_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQS_HALF_CYCLE_R0_BMSK 0x00001000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQS_HALF_CYCLE_R0_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQS_STRUCT_HALF_CYCLE_R0_BMSK 0x00000300
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQS_STRUCT_HALF_CYCLE_R0_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQ_HALF_CYCLE_R0_BMSK 0x00000010
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQ_HALF_CYCLE_R0_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQ_STRUCT_HALF_CYCLE_R0_BMSK 0x00000003
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQ_STRUCT_HALF_CYCLE_R0_SHFT        0x0

//// Register DDRPHY_WRLVLEXT_CTL_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_ADDR(x)               (x+0x00000508)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_PHYS(x)               (x+0x00000508)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_RMSK                  0x13131313
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQS_HALF_CYCLE_R1_BMSK 0x10000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQS_HALF_CYCLE_R1_SHFT       0x1c

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQS_STRUCT_HALF_CYCLE_R1_BMSK 0x03000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQS_STRUCT_HALF_CYCLE_R1_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQ_HALF_CYCLE_R1_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQ_HALF_CYCLE_R1_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQ_STRUCT_HALF_CYCLE_R1_BMSK 0x00030000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQ_STRUCT_HALF_CYCLE_R1_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQS_HALF_CYCLE_R0_BMSK 0x00001000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQS_HALF_CYCLE_R0_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQS_STRUCT_HALF_CYCLE_R0_BMSK 0x00000300
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQS_STRUCT_HALF_CYCLE_R0_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQ_HALF_CYCLE_R0_BMSK 0x00000010
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQ_HALF_CYCLE_R0_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQ_STRUCT_HALF_CYCLE_R0_BMSK 0x00000003
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQ_STRUCT_HALF_CYCLE_R0_SHFT        0x0

//// Register DDRPHY_WRLVLEXT_CTL_2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_ADDR(x)               (x+0x0000050c)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_PHYS(x)               (x+0x0000050c)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_RMSK                  0x13131313
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQS_HALF_CYCLE_R1_BMSK 0x10000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQS_HALF_CYCLE_R1_SHFT       0x1c

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQS_STRUCT_HALF_CYCLE_R1_BMSK 0x03000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQS_STRUCT_HALF_CYCLE_R1_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQ_HALF_CYCLE_R1_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQ_HALF_CYCLE_R1_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQ_STRUCT_HALF_CYCLE_R1_BMSK 0x00030000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQ_STRUCT_HALF_CYCLE_R1_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQS_HALF_CYCLE_R0_BMSK 0x00001000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQS_HALF_CYCLE_R0_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQS_STRUCT_HALF_CYCLE_R0_BMSK 0x00000300
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQS_STRUCT_HALF_CYCLE_R0_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQ_HALF_CYCLE_R0_BMSK 0x00000010
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQ_HALF_CYCLE_R0_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQ_STRUCT_HALF_CYCLE_R0_BMSK 0x00000003
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQ_STRUCT_HALF_CYCLE_R0_SHFT        0x0

//// Register DDRPHY_WRLVLEXT_CTL_3_CFG ////

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_ADDR(x)               (x+0x00000510)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_PHYS(x)               (x+0x00000510)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_RMSK                  0x13131313
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQS_HALF_CYCLE_R1_BMSK 0x10000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQS_HALF_CYCLE_R1_SHFT       0x1c

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQS_STRUCT_HALF_CYCLE_R1_BMSK 0x03000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQS_STRUCT_HALF_CYCLE_R1_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQ_HALF_CYCLE_R1_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQ_HALF_CYCLE_R1_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQ_STRUCT_HALF_CYCLE_R1_BMSK 0x00030000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQ_STRUCT_HALF_CYCLE_R1_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQS_HALF_CYCLE_R0_BMSK 0x00001000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQS_HALF_CYCLE_R0_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQS_STRUCT_HALF_CYCLE_R0_BMSK 0x00000300
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQS_STRUCT_HALF_CYCLE_R0_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQ_HALF_CYCLE_R0_BMSK 0x00000010
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQ_HALF_CYCLE_R0_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQ_STRUCT_HALF_CYCLE_R0_BMSK 0x00000003
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQ_STRUCT_HALF_CYCLE_R0_SHFT        0x0

//// Register DDRPHY_WRLVLEXT_CTL_4_CFG ////

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_ADDR(x)               (x+0x00000514)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_PHYS(x)               (x+0x00000514)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_RMSK                  0x13131313
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQS_HALF_CYCLE_R1_BMSK 0x10000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQS_HALF_CYCLE_R1_SHFT       0x1c

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQS_STRUCT_HALF_CYCLE_R1_BMSK 0x03000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQS_STRUCT_HALF_CYCLE_R1_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQ_HALF_CYCLE_R1_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQ_HALF_CYCLE_R1_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQ_STRUCT_HALF_CYCLE_R1_BMSK 0x00030000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQ_STRUCT_HALF_CYCLE_R1_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQS_HALF_CYCLE_R0_BMSK 0x00001000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQS_HALF_CYCLE_R0_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQS_STRUCT_HALF_CYCLE_R0_BMSK 0x00000300
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQS_STRUCT_HALF_CYCLE_R0_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQ_HALF_CYCLE_R0_BMSK 0x00000010
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQ_HALF_CYCLE_R0_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQ_STRUCT_HALF_CYCLE_R0_BMSK 0x00000003
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQ_STRUCT_HALF_CYCLE_R0_SHFT        0x0

//// Register DDRPHY_WRLVLEXT_CTL_5_CFG ////

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_ADDR(x)               (x+0x00000518)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_PHYS(x)               (x+0x00000518)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_RMSK                  0x13131313
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQS_HALF_CYCLE_R1_BMSK 0x10000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQS_HALF_CYCLE_R1_SHFT       0x1c

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQS_STRUCT_HALF_CYCLE_R1_BMSK 0x03000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQS_STRUCT_HALF_CYCLE_R1_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQ_HALF_CYCLE_R1_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQ_HALF_CYCLE_R1_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQ_STRUCT_HALF_CYCLE_R1_BMSK 0x00030000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQ_STRUCT_HALF_CYCLE_R1_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQS_HALF_CYCLE_R0_BMSK 0x00001000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQS_HALF_CYCLE_R0_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQS_STRUCT_HALF_CYCLE_R0_BMSK 0x00000300
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQS_STRUCT_HALF_CYCLE_R0_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQ_HALF_CYCLE_R0_BMSK 0x00000010
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQ_HALF_CYCLE_R0_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQ_STRUCT_HALF_CYCLE_R0_BMSK 0x00000003
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQ_STRUCT_HALF_CYCLE_R0_SHFT        0x0

//// Register DDRPHY_WRLVLEXT_CTL_6_CFG ////

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_ADDR(x)               (x+0x0000051c)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_PHYS(x)               (x+0x0000051c)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_RMSK                  0x13131313
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQS_HALF_CYCLE_R1_BMSK 0x10000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQS_HALF_CYCLE_R1_SHFT       0x1c

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQS_STRUCT_HALF_CYCLE_R1_BMSK 0x03000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQS_STRUCT_HALF_CYCLE_R1_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQ_HALF_CYCLE_R1_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQ_HALF_CYCLE_R1_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQ_STRUCT_HALF_CYCLE_R1_BMSK 0x00030000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQ_STRUCT_HALF_CYCLE_R1_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQS_HALF_CYCLE_R0_BMSK 0x00001000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQS_HALF_CYCLE_R0_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQS_STRUCT_HALF_CYCLE_R0_BMSK 0x00000300
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQS_STRUCT_HALF_CYCLE_R0_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQ_HALF_CYCLE_R0_BMSK 0x00000010
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQ_HALF_CYCLE_R0_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQ_STRUCT_HALF_CYCLE_R0_BMSK 0x00000003
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQ_STRUCT_HALF_CYCLE_R0_SHFT        0x0

//// Register DDRPHY_WRLVLEXT_CTL_7_CFG ////

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_ADDR(x)               (x+0x00000520)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_PHYS(x)               (x+0x00000520)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_RMSK                  0x13131313
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQS_HALF_CYCLE_R1_BMSK 0x10000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQS_HALF_CYCLE_R1_SHFT       0x1c

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQS_STRUCT_HALF_CYCLE_R1_BMSK 0x03000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQS_STRUCT_HALF_CYCLE_R1_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQ_HALF_CYCLE_R1_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQ_HALF_CYCLE_R1_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQ_STRUCT_HALF_CYCLE_R1_BMSK 0x00030000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQ_STRUCT_HALF_CYCLE_R1_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQS_HALF_CYCLE_R0_BMSK 0x00001000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQS_HALF_CYCLE_R0_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQS_STRUCT_HALF_CYCLE_R0_BMSK 0x00000300
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQS_STRUCT_HALF_CYCLE_R0_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQ_HALF_CYCLE_R0_BMSK 0x00000010
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQ_HALF_CYCLE_R0_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQ_STRUCT_HALF_CYCLE_R0_BMSK 0x00000003
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQ_STRUCT_HALF_CYCLE_R0_SHFT        0x0

//// Register DDRPHY_RCWPREAMBEXT_TOP_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_ADDR(x)           (x+0x00000524)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_PHYS(x)           (x+0x00000524)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RMSK              0x00013137
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RD_EN_IST_HALF_CYCLE_R0_BMSK 0x00010000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RD_EN_IST_HALF_CYCLE_R0_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_BMSK 0x00003000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RD_EN_IST_HALF_CYCLE_R1_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RD_EN_IST_HALF_CYCLE_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_BMSK 0x00000030
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_PREAMBLE_MASK_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_PREAMBLE_MASK_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RCW_EN_BMSK       0x00000002
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RCW_EN_SHFT              0x1

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RCW_COARSE_CTL_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RCW_COARSE_CTL_SHFT        0x0

//// Register DDRPHY_RCWPREAMBEXT_TOP_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_ADDR(x)           (x+0x00000528)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_PHYS(x)           (x+0x00000528)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RMSK              0x00013137
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RD_EN_IST_HALF_CYCLE_R0_BMSK 0x00010000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RD_EN_IST_HALF_CYCLE_R0_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_BMSK 0x00003000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RD_EN_IST_HALF_CYCLE_R1_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RD_EN_IST_HALF_CYCLE_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_BMSK 0x00000030
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_PREAMBLE_MASK_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_PREAMBLE_MASK_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RCW_EN_BMSK       0x00000002
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RCW_EN_SHFT              0x1

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RCW_COARSE_CTL_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RCW_COARSE_CTL_SHFT        0x0

//// Register DDRPHY_RCWPREAMBEXT_TOP_2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_ADDR(x)           (x+0x0000052c)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_PHYS(x)           (x+0x0000052c)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RMSK              0x00013137
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RD_EN_IST_HALF_CYCLE_R0_BMSK 0x00010000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RD_EN_IST_HALF_CYCLE_R0_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_BMSK 0x00003000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RD_EN_IST_HALF_CYCLE_R1_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RD_EN_IST_HALF_CYCLE_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_BMSK 0x00000030
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_PREAMBLE_MASK_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_PREAMBLE_MASK_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RCW_EN_BMSK       0x00000002
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RCW_EN_SHFT              0x1

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RCW_COARSE_CTL_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RCW_COARSE_CTL_SHFT        0x0

//// Register DDRPHY_RCWPREAMBEXT_TOP_3_CFG ////

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_ADDR(x)           (x+0x00000530)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_PHYS(x)           (x+0x00000530)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RMSK              0x00013137
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RD_EN_IST_HALF_CYCLE_R0_BMSK 0x00010000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RD_EN_IST_HALF_CYCLE_R0_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_BMSK 0x00003000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RD_EN_IST_HALF_CYCLE_R1_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RD_EN_IST_HALF_CYCLE_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_BMSK 0x00000030
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_PREAMBLE_MASK_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_PREAMBLE_MASK_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RCW_EN_BMSK       0x00000002
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RCW_EN_SHFT              0x1

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RCW_COARSE_CTL_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RCW_COARSE_CTL_SHFT        0x0

//// Register DDRPHY_RCWPREAMBEXT_TOP_4_CFG ////

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_ADDR(x)           (x+0x00000534)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_PHYS(x)           (x+0x00000534)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RMSK              0x00013137
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RD_EN_IST_HALF_CYCLE_R0_BMSK 0x00010000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RD_EN_IST_HALF_CYCLE_R0_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_BMSK 0x00003000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RD_EN_IST_HALF_CYCLE_R1_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RD_EN_IST_HALF_CYCLE_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_BMSK 0x00000030
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_PREAMBLE_MASK_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_PREAMBLE_MASK_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RCW_EN_BMSK       0x00000002
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RCW_EN_SHFT              0x1

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RCW_COARSE_CTL_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RCW_COARSE_CTL_SHFT        0x0

//// Register DDRPHY_RCWPREAMBEXT_TOP_5_CFG ////

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_ADDR(x)           (x+0x00000538)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_PHYS(x)           (x+0x00000538)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RMSK              0x00013137
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RD_EN_IST_HALF_CYCLE_R0_BMSK 0x00010000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RD_EN_IST_HALF_CYCLE_R0_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_BMSK 0x00003000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RD_EN_IST_HALF_CYCLE_R1_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RD_EN_IST_HALF_CYCLE_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_BMSK 0x00000030
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_PREAMBLE_MASK_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_PREAMBLE_MASK_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RCW_EN_BMSK       0x00000002
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RCW_EN_SHFT              0x1

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RCW_COARSE_CTL_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RCW_COARSE_CTL_SHFT        0x0

//// Register DDRPHY_RCWPREAMBEXT_TOP_6_CFG ////

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_ADDR(x)           (x+0x0000053c)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_PHYS(x)           (x+0x0000053c)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RMSK              0x00013137
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RD_EN_IST_HALF_CYCLE_R0_BMSK 0x00010000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RD_EN_IST_HALF_CYCLE_R0_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_BMSK 0x00003000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RD_EN_IST_HALF_CYCLE_R1_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RD_EN_IST_HALF_CYCLE_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_BMSK 0x00000030
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_PREAMBLE_MASK_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_PREAMBLE_MASK_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RCW_EN_BMSK       0x00000002
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RCW_EN_SHFT              0x1

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RCW_COARSE_CTL_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RCW_COARSE_CTL_SHFT        0x0

//// Register DDRPHY_RCWPREAMBEXT_TOP_7_CFG ////

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_ADDR(x)           (x+0x00000540)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_PHYS(x)           (x+0x00000540)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RMSK              0x00013137
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RD_EN_IST_HALF_CYCLE_R0_BMSK 0x00010000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RD_EN_IST_HALF_CYCLE_R0_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_BMSK 0x00003000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RD_EN_IST_HALF_CYCLE_R1_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RD_EN_IST_HALF_CYCLE_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_BMSK 0x00000030
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_PREAMBLE_MASK_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_PREAMBLE_MASK_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RCW_EN_BMSK       0x00000002
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RCW_EN_SHFT              0x1

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RCW_COARSE_CTL_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RCW_COARSE_CTL_SHFT        0x0

//// Register DDRPHY_TOPCTRL1EXT_PRFS_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_ADDR(x)           (x+0x00000550)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_PHYS(x)           (x+0x00000550)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_RMSK              0x00007fff
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_RFU_BMSK          0x00007800
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_RFU_SHFT                 0xb

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_PERIODIC_TRAINING_CLK_ON_BMSK 0x00000400
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_PERIODIC_TRAINING_CLK_ON_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_ODDR_TDFF_BYPASS_BMSK 0x00000200
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_ODDR_TDFF_BYPASS_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_QFI_CM_TDFF_BYPASS_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_QFI_CM_TDFF_BYPASS_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_DQS_SLICE_LP_EN_BMSK 0x00000080
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_DQS_SLICE_LP_EN_SHFT        0x7

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_DQ_SLICE_RD_LP_EN_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_DQ_SLICE_RD_LP_EN_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_DQ_SLICE_WR_LP_EN_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_DQ_SLICE_WR_LP_EN_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_RD_FREQ_RATIO_BMSK 0x00000018
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_RD_FREQ_RATIO_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_WR_FREQ_RATIO_BMSK 0x00000006
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_WR_FREQ_RATIO_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_GCC_MODE_BMSK     0x00000001
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_0_CFG_GCC_MODE_SHFT            0x0

//// Register DDRPHY_TOPCTRL1EXT_PRFS_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_ADDR(x)           (x+0x00000554)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_PHYS(x)           (x+0x00000554)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_RMSK              0x00007fff
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_RFU_BMSK          0x00007800
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_RFU_SHFT                 0xb

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_PERIODIC_TRAINING_CLK_ON_BMSK 0x00000400
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_PERIODIC_TRAINING_CLK_ON_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_ODDR_TDFF_BYPASS_BMSK 0x00000200
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_ODDR_TDFF_BYPASS_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_QFI_CM_TDFF_BYPASS_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_QFI_CM_TDFF_BYPASS_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_DQS_SLICE_LP_EN_BMSK 0x00000080
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_DQS_SLICE_LP_EN_SHFT        0x7

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_DQ_SLICE_RD_LP_EN_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_DQ_SLICE_RD_LP_EN_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_DQ_SLICE_WR_LP_EN_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_DQ_SLICE_WR_LP_EN_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_RD_FREQ_RATIO_BMSK 0x00000018
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_RD_FREQ_RATIO_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_WR_FREQ_RATIO_BMSK 0x00000006
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_WR_FREQ_RATIO_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_GCC_MODE_BMSK     0x00000001
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_1_CFG_GCC_MODE_SHFT            0x0

//// Register DDRPHY_TOPCTRL1EXT_PRFS_2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_ADDR(x)           (x+0x00000558)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_PHYS(x)           (x+0x00000558)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_RMSK              0x00007fff
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_RFU_BMSK          0x00007800
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_RFU_SHFT                 0xb

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_PERIODIC_TRAINING_CLK_ON_BMSK 0x00000400
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_PERIODIC_TRAINING_CLK_ON_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_ODDR_TDFF_BYPASS_BMSK 0x00000200
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_ODDR_TDFF_BYPASS_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_QFI_CM_TDFF_BYPASS_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_QFI_CM_TDFF_BYPASS_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_DQS_SLICE_LP_EN_BMSK 0x00000080
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_DQS_SLICE_LP_EN_SHFT        0x7

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_DQ_SLICE_RD_LP_EN_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_DQ_SLICE_RD_LP_EN_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_DQ_SLICE_WR_LP_EN_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_DQ_SLICE_WR_LP_EN_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_RD_FREQ_RATIO_BMSK 0x00000018
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_RD_FREQ_RATIO_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_WR_FREQ_RATIO_BMSK 0x00000006
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_WR_FREQ_RATIO_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_GCC_MODE_BMSK     0x00000001
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_2_CFG_GCC_MODE_SHFT            0x0

//// Register DDRPHY_TOPCTRL1EXT_PRFS_3_CFG ////

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_ADDR(x)           (x+0x0000055c)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_PHYS(x)           (x+0x0000055c)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_RMSK              0x00007fff
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_RFU_BMSK          0x00007800
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_RFU_SHFT                 0xb

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_PERIODIC_TRAINING_CLK_ON_BMSK 0x00000400
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_PERIODIC_TRAINING_CLK_ON_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_ODDR_TDFF_BYPASS_BMSK 0x00000200
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_ODDR_TDFF_BYPASS_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_QFI_CM_TDFF_BYPASS_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_QFI_CM_TDFF_BYPASS_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_DQS_SLICE_LP_EN_BMSK 0x00000080
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_DQS_SLICE_LP_EN_SHFT        0x7

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_DQ_SLICE_RD_LP_EN_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_DQ_SLICE_RD_LP_EN_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_DQ_SLICE_WR_LP_EN_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_DQ_SLICE_WR_LP_EN_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_RD_FREQ_RATIO_BMSK 0x00000018
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_RD_FREQ_RATIO_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_WR_FREQ_RATIO_BMSK 0x00000006
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_WR_FREQ_RATIO_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_GCC_MODE_BMSK     0x00000001
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_3_CFG_GCC_MODE_SHFT            0x0

//// Register DDRPHY_TOPCTRL1EXT_PRFS_4_CFG ////

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_ADDR(x)           (x+0x00000560)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_PHYS(x)           (x+0x00000560)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_RMSK              0x00007fff
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_RFU_BMSK          0x00007800
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_RFU_SHFT                 0xb

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_PERIODIC_TRAINING_CLK_ON_BMSK 0x00000400
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_PERIODIC_TRAINING_CLK_ON_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_ODDR_TDFF_BYPASS_BMSK 0x00000200
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_ODDR_TDFF_BYPASS_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_QFI_CM_TDFF_BYPASS_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_QFI_CM_TDFF_BYPASS_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_DQS_SLICE_LP_EN_BMSK 0x00000080
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_DQS_SLICE_LP_EN_SHFT        0x7

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_DQ_SLICE_RD_LP_EN_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_DQ_SLICE_RD_LP_EN_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_DQ_SLICE_WR_LP_EN_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_DQ_SLICE_WR_LP_EN_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_RD_FREQ_RATIO_BMSK 0x00000018
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_RD_FREQ_RATIO_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_WR_FREQ_RATIO_BMSK 0x00000006
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_WR_FREQ_RATIO_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_GCC_MODE_BMSK     0x00000001
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_4_CFG_GCC_MODE_SHFT            0x0

//// Register DDRPHY_TOPCTRL1EXT_PRFS_5_CFG ////

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_ADDR(x)           (x+0x00000564)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_PHYS(x)           (x+0x00000564)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_RMSK              0x00007fff
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_RFU_BMSK          0x00007800
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_RFU_SHFT                 0xb

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_PERIODIC_TRAINING_CLK_ON_BMSK 0x00000400
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_PERIODIC_TRAINING_CLK_ON_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_ODDR_TDFF_BYPASS_BMSK 0x00000200
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_ODDR_TDFF_BYPASS_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_QFI_CM_TDFF_BYPASS_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_QFI_CM_TDFF_BYPASS_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_DQS_SLICE_LP_EN_BMSK 0x00000080
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_DQS_SLICE_LP_EN_SHFT        0x7

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_DQ_SLICE_RD_LP_EN_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_DQ_SLICE_RD_LP_EN_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_DQ_SLICE_WR_LP_EN_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_DQ_SLICE_WR_LP_EN_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_RD_FREQ_RATIO_BMSK 0x00000018
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_RD_FREQ_RATIO_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_WR_FREQ_RATIO_BMSK 0x00000006
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_WR_FREQ_RATIO_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_GCC_MODE_BMSK     0x00000001
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_5_CFG_GCC_MODE_SHFT            0x0

//// Register DDRPHY_TOPCTRL1EXT_PRFS_6_CFG ////

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_ADDR(x)           (x+0x00000568)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_PHYS(x)           (x+0x00000568)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_RMSK              0x00007fff
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_RFU_BMSK          0x00007800
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_RFU_SHFT                 0xb

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_PERIODIC_TRAINING_CLK_ON_BMSK 0x00000400
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_PERIODIC_TRAINING_CLK_ON_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_ODDR_TDFF_BYPASS_BMSK 0x00000200
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_ODDR_TDFF_BYPASS_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_QFI_CM_TDFF_BYPASS_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_QFI_CM_TDFF_BYPASS_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_DQS_SLICE_LP_EN_BMSK 0x00000080
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_DQS_SLICE_LP_EN_SHFT        0x7

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_DQ_SLICE_RD_LP_EN_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_DQ_SLICE_RD_LP_EN_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_DQ_SLICE_WR_LP_EN_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_DQ_SLICE_WR_LP_EN_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_RD_FREQ_RATIO_BMSK 0x00000018
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_RD_FREQ_RATIO_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_WR_FREQ_RATIO_BMSK 0x00000006
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_WR_FREQ_RATIO_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_GCC_MODE_BMSK     0x00000001
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_6_CFG_GCC_MODE_SHFT            0x0

//// Register DDRPHY_TOPCTRL1EXT_PRFS_7_CFG ////

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_ADDR(x)           (x+0x0000056c)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_PHYS(x)           (x+0x0000056c)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_RMSK              0x00007fff
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_RFU_BMSK          0x00007800
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_RFU_SHFT                 0xb

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_PERIODIC_TRAINING_CLK_ON_BMSK 0x00000400
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_PERIODIC_TRAINING_CLK_ON_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_ODDR_TDFF_BYPASS_BMSK 0x00000200
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_ODDR_TDFF_BYPASS_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_QFI_CM_TDFF_BYPASS_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_QFI_CM_TDFF_BYPASS_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_DQS_SLICE_LP_EN_BMSK 0x00000080
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_DQS_SLICE_LP_EN_SHFT        0x7

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_DQ_SLICE_RD_LP_EN_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_DQ_SLICE_RD_LP_EN_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_DQ_SLICE_WR_LP_EN_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_DQ_SLICE_WR_LP_EN_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_RD_FREQ_RATIO_BMSK 0x00000018
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_RD_FREQ_RATIO_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_WR_FREQ_RATIO_BMSK 0x00000006
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_WR_FREQ_RATIO_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_GCC_MODE_BMSK     0x00000001
#define HWIO_DDR_PHY_DDRPHY_TOPCTRL1EXT_PRFS_7_CFG_GCC_MODE_SHFT            0x0

//// Register DDRPHY_GLOBALVREFEXT_PRFS_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_0_CFG_ADDR(x)         (x+0x00000570)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_0_CFG_PHYS(x)         (x+0x00000570)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_0_CFG_RMSK            0x00007f1f
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_0_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_0_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_0_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_0_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_0_CFG_GLOBAL_MP_VREF_TRIM_BMSK 0x00007f00
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_0_CFG_GLOBAL_MP_VREF_TRIM_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_0_CFG_GLOBAL_HP_VREF_TRIM_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_0_CFG_GLOBAL_HP_VREF_TRIM_SHFT        0x0

//// Register DDRPHY_GLOBALVREFEXT_PRFS_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_1_CFG_ADDR(x)         (x+0x00000574)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_1_CFG_PHYS(x)         (x+0x00000574)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_1_CFG_RMSK            0x00007f1f
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_1_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_1_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_1_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_1_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_1_CFG_GLOBAL_MP_VREF_TRIM_BMSK 0x00007f00
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_1_CFG_GLOBAL_MP_VREF_TRIM_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_1_CFG_GLOBAL_HP_VREF_TRIM_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_1_CFG_GLOBAL_HP_VREF_TRIM_SHFT        0x0

//// Register DDRPHY_GLOBALVREFEXT_PRFS_2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_2_CFG_ADDR(x)         (x+0x00000578)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_2_CFG_PHYS(x)         (x+0x00000578)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_2_CFG_RMSK            0x00007f1f
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_2_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_2_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_2_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_2_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_2_CFG_GLOBAL_MP_VREF_TRIM_BMSK 0x00007f00
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_2_CFG_GLOBAL_MP_VREF_TRIM_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_2_CFG_GLOBAL_HP_VREF_TRIM_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_2_CFG_GLOBAL_HP_VREF_TRIM_SHFT        0x0

//// Register DDRPHY_GLOBALVREFEXT_PRFS_3_CFG ////

#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_3_CFG_ADDR(x)         (x+0x0000057c)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_3_CFG_PHYS(x)         (x+0x0000057c)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_3_CFG_RMSK            0x00007f1f
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_3_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_3_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_3_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_3_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_3_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_3_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_3_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_3_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_3_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_3_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_3_CFG_GLOBAL_MP_VREF_TRIM_BMSK 0x00007f00
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_3_CFG_GLOBAL_MP_VREF_TRIM_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_3_CFG_GLOBAL_HP_VREF_TRIM_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_3_CFG_GLOBAL_HP_VREF_TRIM_SHFT        0x0

//// Register DDRPHY_GLOBALVREFEXT_PRFS_4_CFG ////

#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_4_CFG_ADDR(x)         (x+0x00000580)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_4_CFG_PHYS(x)         (x+0x00000580)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_4_CFG_RMSK            0x00007f1f
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_4_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_4_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_4_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_4_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_4_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_4_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_4_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_4_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_4_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_4_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_4_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_4_CFG_GLOBAL_MP_VREF_TRIM_BMSK 0x00007f00
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_4_CFG_GLOBAL_MP_VREF_TRIM_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_4_CFG_GLOBAL_HP_VREF_TRIM_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_4_CFG_GLOBAL_HP_VREF_TRIM_SHFT        0x0

//// Register DDRPHY_GLOBALVREFEXT_PRFS_5_CFG ////

#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_5_CFG_ADDR(x)         (x+0x00000584)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_5_CFG_PHYS(x)         (x+0x00000584)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_5_CFG_RMSK            0x00007f1f
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_5_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_5_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_5_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_5_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_5_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_5_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_5_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_5_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_5_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_5_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_5_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_5_CFG_GLOBAL_MP_VREF_TRIM_BMSK 0x00007f00
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_5_CFG_GLOBAL_MP_VREF_TRIM_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_5_CFG_GLOBAL_HP_VREF_TRIM_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_5_CFG_GLOBAL_HP_VREF_TRIM_SHFT        0x0

//// Register DDRPHY_GLOBALVREFEXT_PRFS_6_CFG ////

#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_6_CFG_ADDR(x)         (x+0x00000588)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_6_CFG_PHYS(x)         (x+0x00000588)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_6_CFG_RMSK            0x00007f1f
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_6_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_6_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_6_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_6_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_6_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_6_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_6_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_6_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_6_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_6_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_6_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_6_CFG_GLOBAL_MP_VREF_TRIM_BMSK 0x00007f00
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_6_CFG_GLOBAL_MP_VREF_TRIM_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_6_CFG_GLOBAL_HP_VREF_TRIM_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_6_CFG_GLOBAL_HP_VREF_TRIM_SHFT        0x0

//// Register DDRPHY_GLOBALVREFEXT_PRFS_7_CFG ////

#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_7_CFG_ADDR(x)         (x+0x0000058c)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_7_CFG_PHYS(x)         (x+0x0000058c)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_7_CFG_RMSK            0x00007f1f
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_7_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_7_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_7_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_7_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_7_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_7_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_7_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_7_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_7_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_7_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_7_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_7_CFG_GLOBAL_MP_VREF_TRIM_BMSK 0x00007f00
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_7_CFG_GLOBAL_MP_VREF_TRIM_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_7_CFG_GLOBAL_HP_VREF_TRIM_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_GLOBALVREFEXT_PRFS_7_CFG_GLOBAL_HP_VREF_TRIM_SHFT        0x0

//// Register DDRPHY_UPDATE_INTF_CFG ////

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_ADDR(x)                  (x+0x00000620)
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_PHYS(x)                  (x+0x00000620)
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_RMSK                     0x00001ff9
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_UPDATE_IOC_MSK_BMSK      0x00001000
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_UPDATE_IOC_MSK_SHFT             0xc

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_UPDATE_R1_MSK_BMSK       0x00000800
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_UPDATE_R1_MSK_SHFT              0xb

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_UPDATE_R0_MSK_BMSK       0x00000400
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_UPDATE_R0_MSK_SHFT              0xa

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_PERIODIC_TRAINING_ACK_SEL_BMSK 0x00000200
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_PERIODIC_TRAINING_ACK_SEL_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_STATUS_CGC_ENABLE_BMSK   0x00000100
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_STATUS_CGC_ENABLE_SHFT          0x8

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_CLEAR_STATUS_BMSK        0x00000080
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_CLEAR_STATUS_SHFT               0x7

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_R1_RDY_BMSK              0x00000040
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_R1_RDY_SHFT                     0x6

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_R0_RDY_BMSK              0x00000020
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_R0_RDY_SHFT                     0x5

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_UPDATE_R1_REQ_BMSK       0x00000010
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_UPDATE_R1_REQ_SHFT              0x4

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_UPDATE_R0_REQ_BMSK       0x00000008
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_UPDATE_R0_REQ_SHFT              0x3

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_MSTR_PHY_BMSK            0x00000001
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_MSTR_PHY_SHFT                   0x0

//// Register DDRPHY_UPDATE_INTF_STA ////

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_ADDR(x)                  (x+0x00000624)
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_PHYS(x)                  (x+0x00000624)
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_RMSK                     0x0000003f
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_R1_UPD_REQ_BMSK          0x00000020
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_R1_UPD_REQ_SHFT                 0x5

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_R0_UPD_REQ_BMSK          0x00000010
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_R0_UPD_REQ_SHFT                 0x4

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_IOC_UPD_REQ_BMSK         0x00000008
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_IOC_UPD_REQ_SHFT                0x3

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_ACK_R0R1_IOC_BMSK        0x00000004
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_ACK_R0R1_IOC_SHFT               0x2

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_ACK_R1_BMSK              0x00000002
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_ACK_R1_SHFT                     0x1

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_ACK_R0_BMSK              0x00000001
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_ACK_R0_SHFT                     0x0

//// Register DDRPHY_CDCEXT_CT2RD_0_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_0_CTL_CFG_ADDR(x)           (x+0x00000654)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_0_CTL_CFG_PHYS(x)           (x+0x00000654)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_0_CTL_CFG_RMSK              0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_0_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_0_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_0_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_0_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_0_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_0_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_0_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_0_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_0_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_0_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_0_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_0_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_0_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_0_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_0_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_0_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_0_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_0_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_0_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_0_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_0_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_0_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_0_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_CT2RD_1_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_1_CTL_CFG_ADDR(x)           (x+0x00000658)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_1_CTL_CFG_PHYS(x)           (x+0x00000658)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_1_CTL_CFG_RMSK              0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_1_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_1_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_1_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_1_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_1_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_1_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_1_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_1_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_1_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_1_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_1_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_1_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_1_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_1_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_1_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_1_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_1_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_1_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_1_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_1_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_1_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_1_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_1_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_CT2RD_2_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_2_CTL_CFG_ADDR(x)           (x+0x0000065c)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_2_CTL_CFG_PHYS(x)           (x+0x0000065c)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_2_CTL_CFG_RMSK              0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_2_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_2_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_2_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_2_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_2_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_2_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_2_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_2_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_2_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_2_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_2_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_2_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_2_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_2_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_2_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_2_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_2_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_2_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_2_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_2_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_2_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_2_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_2_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_CT2RD_3_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_3_CTL_CFG_ADDR(x)           (x+0x00000660)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_3_CTL_CFG_PHYS(x)           (x+0x00000660)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_3_CTL_CFG_RMSK              0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_3_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_3_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_3_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_3_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_3_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_3_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_3_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_3_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_3_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_3_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_3_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_3_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_3_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_3_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_3_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_3_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_3_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_3_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_3_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_3_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_3_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_3_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_3_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_CT2RD_4_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_4_CTL_CFG_ADDR(x)           (x+0x00000664)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_4_CTL_CFG_PHYS(x)           (x+0x00000664)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_4_CTL_CFG_RMSK              0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_4_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_4_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_4_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_4_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_4_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_4_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_4_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_4_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_4_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_4_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_4_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_4_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_4_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_4_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_4_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_4_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_4_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_4_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_4_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_4_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_4_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_4_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_4_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_CT2RD_5_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_5_CTL_CFG_ADDR(x)           (x+0x00000668)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_5_CTL_CFG_PHYS(x)           (x+0x00000668)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_5_CTL_CFG_RMSK              0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_5_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_5_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_5_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_5_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_5_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_5_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_5_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_5_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_5_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_5_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_5_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_5_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_5_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_5_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_5_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_5_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_5_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_5_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_5_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_5_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_5_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_5_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_5_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_CT2RD_6_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_6_CTL_CFG_ADDR(x)           (x+0x0000066c)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_6_CTL_CFG_PHYS(x)           (x+0x0000066c)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_6_CTL_CFG_RMSK              0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_6_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_6_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_6_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_6_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_6_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_6_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_6_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_6_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_6_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_6_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_6_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_6_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_6_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_6_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_6_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_6_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_6_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_6_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_6_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_6_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_6_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_6_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_6_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_CT2RD_7_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_7_CTL_CFG_ADDR(x)           (x+0x00000670)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_7_CTL_CFG_PHYS(x)           (x+0x00000670)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_7_CTL_CFG_RMSK              0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_7_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_7_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_7_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_7_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_7_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_7_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_7_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_7_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_7_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_7_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_7_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_7_CTL_CFG_LP_COARSE_DELAY_RANK_1_BMSK 0x3e000000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_7_CTL_CFG_LP_COARSE_DELAY_RANK_1_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_7_CTL_CFG_LP_COARSE_DELAY_RANK_0_BMSK 0x01f00000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_7_CTL_CFG_LP_COARSE_DELAY_RANK_0_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_7_CTL_CFG_HP_FINE_DELAY_RANK_1_BMSK 0x000f8000
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_7_CTL_CFG_HP_FINE_DELAY_RANK_1_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_7_CTL_CFG_HP_COARSE_DELAY_RANK_1_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_7_CTL_CFG_HP_COARSE_DELAY_RANK_1_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_7_CTL_CFG_HP_FINE_DELAY_RANK_0_BMSK 0x000003e0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_7_CTL_CFG_HP_FINE_DELAY_RANK_0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_7_CTL_CFG_HP_COARSE_DELAY_RANK_0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_CT2RD_7_CTL_CFG_HP_COARSE_DELAY_RANK_0_SHFT        0x0

//// Register DDRPHY_CDCEXT_MSTR_0_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_0_CTL_CFG_ADDR(x)            (x+0x00000674)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_0_CTL_CFG_PHYS(x)            (x+0x00000674)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_0_CTL_CFG_RMSK               0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_0_CTL_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_0_CTL_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_0_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_0_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_0_CTL_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_0_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_0_CTL_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_0_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_0_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_0_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_0_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_0_CTL_CFG_RATE_CTL_BMSK      0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_0_CTL_CFG_RATE_CTL_SHFT             0x0

//// Register DDRPHY_CDCEXT_MSTR_1_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_1_CTL_CFG_ADDR(x)            (x+0x00000678)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_1_CTL_CFG_PHYS(x)            (x+0x00000678)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_1_CTL_CFG_RMSK               0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_1_CTL_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_1_CTL_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_1_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_1_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_1_CTL_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_1_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_1_CTL_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_1_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_1_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_1_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_1_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_1_CTL_CFG_RATE_CTL_BMSK      0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_1_CTL_CFG_RATE_CTL_SHFT             0x0

//// Register DDRPHY_CDCEXT_MSTR_2_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_2_CTL_CFG_ADDR(x)            (x+0x0000067c)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_2_CTL_CFG_PHYS(x)            (x+0x0000067c)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_2_CTL_CFG_RMSK               0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_2_CTL_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_2_CTL_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_2_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_2_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_2_CTL_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_2_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_2_CTL_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_2_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_2_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_2_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_2_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_2_CTL_CFG_RATE_CTL_BMSK      0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_2_CTL_CFG_RATE_CTL_SHFT             0x0

//// Register DDRPHY_CDCEXT_MSTR_3_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_3_CTL_CFG_ADDR(x)            (x+0x00000680)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_3_CTL_CFG_PHYS(x)            (x+0x00000680)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_3_CTL_CFG_RMSK               0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_3_CTL_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_3_CTL_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_3_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_3_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_3_CTL_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_3_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_3_CTL_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_3_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_3_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_3_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_3_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_3_CTL_CFG_RATE_CTL_BMSK      0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_3_CTL_CFG_RATE_CTL_SHFT             0x0

//// Register DDRPHY_CDCEXT_MSTR_4_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_4_CTL_CFG_ADDR(x)            (x+0x00000684)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_4_CTL_CFG_PHYS(x)            (x+0x00000684)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_4_CTL_CFG_RMSK               0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_4_CTL_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_4_CTL_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_4_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_4_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_4_CTL_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_4_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_4_CTL_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_4_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_4_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_4_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_4_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_4_CTL_CFG_RATE_CTL_BMSK      0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_4_CTL_CFG_RATE_CTL_SHFT             0x0

//// Register DDRPHY_CDCEXT_MSTR_5_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_5_CTL_CFG_ADDR(x)            (x+0x00000688)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_5_CTL_CFG_PHYS(x)            (x+0x00000688)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_5_CTL_CFG_RMSK               0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_5_CTL_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_5_CTL_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_5_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_5_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_5_CTL_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_5_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_5_CTL_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_5_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_5_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_5_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_5_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_5_CTL_CFG_RATE_CTL_BMSK      0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_5_CTL_CFG_RATE_CTL_SHFT             0x0

//// Register DDRPHY_CDCEXT_MSTR_6_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_6_CTL_CFG_ADDR(x)            (x+0x0000068c)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_6_CTL_CFG_PHYS(x)            (x+0x0000068c)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_6_CTL_CFG_RMSK               0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_6_CTL_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_6_CTL_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_6_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_6_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_6_CTL_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_6_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_6_CTL_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_6_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_6_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_6_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_6_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_6_CTL_CFG_RATE_CTL_BMSK      0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_6_CTL_CFG_RATE_CTL_SHFT             0x0

//// Register DDRPHY_CDCEXT_MSTR_7_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_7_CTL_CFG_ADDR(x)            (x+0x00000690)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_7_CTL_CFG_PHYS(x)            (x+0x00000690)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_7_CTL_CFG_RMSK               0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_7_CTL_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_7_CTL_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_7_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_7_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_7_CTL_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_7_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_7_CTL_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_7_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_7_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_7_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_7_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_7_CTL_CFG_RATE_CTL_BMSK      0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_MSTR_7_CTL_CFG_RATE_CTL_SHFT             0x0

//// Register DDRPHY_DCCEXT_CMDCC_0_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_0_CTL_CFG_ADDR(x)           (x+0x00000694)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_0_CTL_CFG_PHYS(x)           (x+0x00000694)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_0_CTL_CFG_RMSK              0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_0_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_0_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_0_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_0_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_0_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_0_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_0_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_0_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_0_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_0_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_0_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_0_CTL_CFG_CMDCC_ADJ_WRLVL_PLL1_BMSK 0x3ff00000
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_0_CTL_CFG_CMDCC_ADJ_WRLVL_PLL1_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_0_CTL_CFG_CMDCC_ADJ_WRLVL_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_0_CTL_CFG_CMDCC_ADJ_WRLVL_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_0_CTL_CFG_CMDCC_ADJ_WR_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_0_CTL_CFG_CMDCC_ADJ_WR_SHFT        0x0

//// Register DDRPHY_DCCEXT_CMDCC_1_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_1_CTL_CFG_ADDR(x)           (x+0x00000698)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_1_CTL_CFG_PHYS(x)           (x+0x00000698)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_1_CTL_CFG_RMSK              0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_1_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_1_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_1_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_1_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_1_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_1_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_1_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_1_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_1_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_1_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_1_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_1_CTL_CFG_CMDCC_ADJ_WRLVL_PLL1_BMSK 0x3ff00000
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_1_CTL_CFG_CMDCC_ADJ_WRLVL_PLL1_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_1_CTL_CFG_CMDCC_ADJ_WRLVL_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_1_CTL_CFG_CMDCC_ADJ_WRLVL_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_1_CTL_CFG_CMDCC_ADJ_WR_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_1_CTL_CFG_CMDCC_ADJ_WR_SHFT        0x0

//// Register DDRPHY_DCCEXT_CMDCC_2_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_2_CTL_CFG_ADDR(x)           (x+0x0000069c)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_2_CTL_CFG_PHYS(x)           (x+0x0000069c)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_2_CTL_CFG_RMSK              0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_2_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_2_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_2_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_2_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_2_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_2_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_2_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_2_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_2_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_2_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_2_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_2_CTL_CFG_CMDCC_ADJ_WRLVL_PLL1_BMSK 0x3ff00000
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_2_CTL_CFG_CMDCC_ADJ_WRLVL_PLL1_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_2_CTL_CFG_CMDCC_ADJ_WRLVL_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_2_CTL_CFG_CMDCC_ADJ_WRLVL_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_2_CTL_CFG_CMDCC_ADJ_WR_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_2_CTL_CFG_CMDCC_ADJ_WR_SHFT        0x0

//// Register DDRPHY_DCCEXT_CMDCC_3_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_3_CTL_CFG_ADDR(x)           (x+0x000006a0)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_3_CTL_CFG_PHYS(x)           (x+0x000006a0)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_3_CTL_CFG_RMSK              0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_3_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_3_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_3_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_3_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_3_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_3_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_3_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_3_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_3_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_3_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_3_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_3_CTL_CFG_CMDCC_ADJ_WRLVL_PLL1_BMSK 0x3ff00000
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_3_CTL_CFG_CMDCC_ADJ_WRLVL_PLL1_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_3_CTL_CFG_CMDCC_ADJ_WRLVL_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_3_CTL_CFG_CMDCC_ADJ_WRLVL_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_3_CTL_CFG_CMDCC_ADJ_WR_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_3_CTL_CFG_CMDCC_ADJ_WR_SHFT        0x0

//// Register DDRPHY_DCCEXT_CMDCC_4_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_4_CTL_CFG_ADDR(x)           (x+0x000006a4)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_4_CTL_CFG_PHYS(x)           (x+0x000006a4)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_4_CTL_CFG_RMSK              0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_4_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_4_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_4_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_4_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_4_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_4_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_4_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_4_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_4_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_4_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_4_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_4_CTL_CFG_CMDCC_ADJ_WRLVL_PLL1_BMSK 0x3ff00000
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_4_CTL_CFG_CMDCC_ADJ_WRLVL_PLL1_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_4_CTL_CFG_CMDCC_ADJ_WRLVL_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_4_CTL_CFG_CMDCC_ADJ_WRLVL_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_4_CTL_CFG_CMDCC_ADJ_WR_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_4_CTL_CFG_CMDCC_ADJ_WR_SHFT        0x0

//// Register DDRPHY_DCCEXT_CMDCC_5_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_5_CTL_CFG_ADDR(x)           (x+0x000006a8)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_5_CTL_CFG_PHYS(x)           (x+0x000006a8)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_5_CTL_CFG_RMSK              0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_5_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_5_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_5_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_5_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_5_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_5_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_5_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_5_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_5_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_5_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_5_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_5_CTL_CFG_CMDCC_ADJ_WRLVL_PLL1_BMSK 0x3ff00000
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_5_CTL_CFG_CMDCC_ADJ_WRLVL_PLL1_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_5_CTL_CFG_CMDCC_ADJ_WRLVL_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_5_CTL_CFG_CMDCC_ADJ_WRLVL_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_5_CTL_CFG_CMDCC_ADJ_WR_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_5_CTL_CFG_CMDCC_ADJ_WR_SHFT        0x0

//// Register DDRPHY_DCCEXT_CMDCC_6_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_6_CTL_CFG_ADDR(x)           (x+0x000006ac)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_6_CTL_CFG_PHYS(x)           (x+0x000006ac)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_6_CTL_CFG_RMSK              0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_6_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_6_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_6_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_6_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_6_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_6_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_6_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_6_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_6_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_6_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_6_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_6_CTL_CFG_CMDCC_ADJ_WRLVL_PLL1_BMSK 0x3ff00000
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_6_CTL_CFG_CMDCC_ADJ_WRLVL_PLL1_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_6_CTL_CFG_CMDCC_ADJ_WRLVL_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_6_CTL_CFG_CMDCC_ADJ_WRLVL_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_6_CTL_CFG_CMDCC_ADJ_WR_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_6_CTL_CFG_CMDCC_ADJ_WR_SHFT        0x0

//// Register DDRPHY_DCCEXT_CMDCC_7_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_7_CTL_CFG_ADDR(x)           (x+0x000006b0)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_7_CTL_CFG_PHYS(x)           (x+0x000006b0)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_7_CTL_CFG_RMSK              0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_7_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_7_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_7_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_7_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_7_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_7_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_7_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_7_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_7_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_7_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_7_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_7_CTL_CFG_CMDCC_ADJ_WRLVL_PLL1_BMSK 0x3ff00000
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_7_CTL_CFG_CMDCC_ADJ_WRLVL_PLL1_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_7_CTL_CFG_CMDCC_ADJ_WRLVL_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_7_CTL_CFG_CMDCC_ADJ_WRLVL_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_7_CTL_CFG_CMDCC_ADJ_WR_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_CMDCC_7_CTL_CFG_CMDCC_ADJ_WR_SHFT        0x0

//// Register DDRPHY_DCCEXT_PADDCC_0_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_0_CTL_CFG_ADDR(x)          (x+0x000006b4)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_0_CTL_CFG_PHYS(x)          (x+0x000006b4)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_0_CTL_CFG_RMSK             0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_0_CTL_CFG_SHFT                      0
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_0_CTL_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_0_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_0_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_0_CTL_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_0_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_0_CTL_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_0_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_0_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_0_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_0_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_0_CTL_CFG_PADDCC_ADJ_DQS_R1_BMSK 0x3ff00000
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_0_CTL_CFG_PADDCC_ADJ_DQS_R1_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_0_CTL_CFG_PADDCC_ADJ_DQS_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_0_CTL_CFG_PADDCC_ADJ_DQS_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_0_CTL_CFG_PADDCC_ADJ_DQ_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_0_CTL_CFG_PADDCC_ADJ_DQ_SHFT        0x0

//// Register DDRPHY_DCCEXT_PADDCC_1_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_1_CTL_CFG_ADDR(x)          (x+0x000006b8)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_1_CTL_CFG_PHYS(x)          (x+0x000006b8)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_1_CTL_CFG_RMSK             0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_1_CTL_CFG_SHFT                      0
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_1_CTL_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_1_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_1_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_1_CTL_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_1_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_1_CTL_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_1_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_1_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_1_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_1_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_1_CTL_CFG_PADDCC_ADJ_DQS_R1_BMSK 0x3ff00000
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_1_CTL_CFG_PADDCC_ADJ_DQS_R1_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_1_CTL_CFG_PADDCC_ADJ_DQS_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_1_CTL_CFG_PADDCC_ADJ_DQS_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_1_CTL_CFG_PADDCC_ADJ_DQ_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_1_CTL_CFG_PADDCC_ADJ_DQ_SHFT        0x0

//// Register DDRPHY_DCCEXT_PADDCC_2_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_2_CTL_CFG_ADDR(x)          (x+0x000006bc)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_2_CTL_CFG_PHYS(x)          (x+0x000006bc)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_2_CTL_CFG_RMSK             0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_2_CTL_CFG_SHFT                      0
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_2_CTL_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_2_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_2_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_2_CTL_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_2_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_2_CTL_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_2_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_2_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_2_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_2_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_2_CTL_CFG_PADDCC_ADJ_DQS_R1_BMSK 0x3ff00000
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_2_CTL_CFG_PADDCC_ADJ_DQS_R1_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_2_CTL_CFG_PADDCC_ADJ_DQS_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_2_CTL_CFG_PADDCC_ADJ_DQS_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_2_CTL_CFG_PADDCC_ADJ_DQ_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_2_CTL_CFG_PADDCC_ADJ_DQ_SHFT        0x0

//// Register DDRPHY_DCCEXT_PADDCC_3_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_3_CTL_CFG_ADDR(x)          (x+0x000006c0)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_3_CTL_CFG_PHYS(x)          (x+0x000006c0)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_3_CTL_CFG_RMSK             0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_3_CTL_CFG_SHFT                      0
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_3_CTL_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_3_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_3_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_3_CTL_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_3_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_3_CTL_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_3_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_3_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_3_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_3_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_3_CTL_CFG_PADDCC_ADJ_DQS_R1_BMSK 0x3ff00000
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_3_CTL_CFG_PADDCC_ADJ_DQS_R1_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_3_CTL_CFG_PADDCC_ADJ_DQS_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_3_CTL_CFG_PADDCC_ADJ_DQS_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_3_CTL_CFG_PADDCC_ADJ_DQ_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_3_CTL_CFG_PADDCC_ADJ_DQ_SHFT        0x0

//// Register DDRPHY_DCCEXT_PADDCC_4_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_4_CTL_CFG_ADDR(x)          (x+0x000006c4)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_4_CTL_CFG_PHYS(x)          (x+0x000006c4)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_4_CTL_CFG_RMSK             0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_4_CTL_CFG_SHFT                      0
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_4_CTL_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_4_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_4_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_4_CTL_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_4_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_4_CTL_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_4_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_4_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_4_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_4_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_4_CTL_CFG_PADDCC_ADJ_DQS_R1_BMSK 0x3ff00000
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_4_CTL_CFG_PADDCC_ADJ_DQS_R1_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_4_CTL_CFG_PADDCC_ADJ_DQS_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_4_CTL_CFG_PADDCC_ADJ_DQS_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_4_CTL_CFG_PADDCC_ADJ_DQ_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_4_CTL_CFG_PADDCC_ADJ_DQ_SHFT        0x0

//// Register DDRPHY_DCCEXT_PADDCC_5_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_5_CTL_CFG_ADDR(x)          (x+0x000006c8)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_5_CTL_CFG_PHYS(x)          (x+0x000006c8)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_5_CTL_CFG_RMSK             0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_5_CTL_CFG_SHFT                      0
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_5_CTL_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_5_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_5_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_5_CTL_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_5_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_5_CTL_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_5_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_5_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_5_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_5_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_5_CTL_CFG_PADDCC_ADJ_DQS_R1_BMSK 0x3ff00000
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_5_CTL_CFG_PADDCC_ADJ_DQS_R1_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_5_CTL_CFG_PADDCC_ADJ_DQS_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_5_CTL_CFG_PADDCC_ADJ_DQS_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_5_CTL_CFG_PADDCC_ADJ_DQ_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_5_CTL_CFG_PADDCC_ADJ_DQ_SHFT        0x0

//// Register DDRPHY_DCCEXT_PADDCC_6_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_6_CTL_CFG_ADDR(x)          (x+0x000006cc)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_6_CTL_CFG_PHYS(x)          (x+0x000006cc)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_6_CTL_CFG_RMSK             0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_6_CTL_CFG_SHFT                      0
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_6_CTL_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_6_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_6_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_6_CTL_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_6_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_6_CTL_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_6_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_6_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_6_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_6_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_6_CTL_CFG_PADDCC_ADJ_DQS_R1_BMSK 0x3ff00000
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_6_CTL_CFG_PADDCC_ADJ_DQS_R1_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_6_CTL_CFG_PADDCC_ADJ_DQS_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_6_CTL_CFG_PADDCC_ADJ_DQS_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_6_CTL_CFG_PADDCC_ADJ_DQ_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_6_CTL_CFG_PADDCC_ADJ_DQ_SHFT        0x0

//// Register DDRPHY_DCCEXT_PADDCC_7_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_7_CTL_CFG_ADDR(x)          (x+0x000006d0)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_7_CTL_CFG_PHYS(x)          (x+0x000006d0)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_7_CTL_CFG_RMSK             0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_7_CTL_CFG_SHFT                      0
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_7_CTL_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_7_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_7_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_7_CTL_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_7_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_7_CTL_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_7_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_7_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_7_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_7_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_7_CTL_CFG_PADDCC_ADJ_DQS_R1_BMSK 0x3ff00000
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_7_CTL_CFG_PADDCC_ADJ_DQS_R1_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_7_CTL_CFG_PADDCC_ADJ_DQS_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_7_CTL_CFG_PADDCC_ADJ_DQS_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_7_CTL_CFG_PADDCC_ADJ_DQ_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_DCCEXT_PADDCC_7_CTL_CFG_PADDCC_ADJ_DQ_SHFT        0x0

//// Register DDRPHY_CDCEXT_WRLVL_0_MODE_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_MODE_CFG_ADDR(x)          (x+0x000006e0)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_MODE_CFG_PHYS(x)          (x+0x000006e0)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_MODE_CFG_RMSK             0x00000f7f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_MODE_CFG_SHFT                      0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_MODE_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_MODE_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_MODE_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_MODE_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_MODE_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_MODE_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_MODE_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_MODE_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_MODE_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_MODE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_MODE_CFG_RFU_BMSK         0x00000f00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_MODE_CFG_RFU_SHFT                0x8

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_MODE_CFG_CMOS_CLK_MODE_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_MODE_CFG_CMOS_CLK_MODE_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_MODE_CFG_LVDS_CLK_INV_CTRL_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_MODE_CFG_LVDS_CLK_INV_CTRL_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_MODE_CFG_WRLVL_CGC_LEGACY_MODE_CTRL_BMSK 0x00000010
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_MODE_CFG_WRLVL_CGC_LEGACY_MODE_CTRL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_MODE_CFG_MODE_BMSK        0x0000000f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_MODE_CFG_MODE_SHFT               0x0

//// Register DDRPHY_CDCEXT_WRLVL_1_MODE_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_MODE_CFG_ADDR(x)          (x+0x000006e4)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_MODE_CFG_PHYS(x)          (x+0x000006e4)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_MODE_CFG_RMSK             0x00000f7f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_MODE_CFG_SHFT                      0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_MODE_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_MODE_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_MODE_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_MODE_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_MODE_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_MODE_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_MODE_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_MODE_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_MODE_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_MODE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_MODE_CFG_RFU_BMSK         0x00000f00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_MODE_CFG_RFU_SHFT                0x8

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_MODE_CFG_CMOS_CLK_MODE_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_MODE_CFG_CMOS_CLK_MODE_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_MODE_CFG_LVDS_CLK_INV_CTRL_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_MODE_CFG_LVDS_CLK_INV_CTRL_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_MODE_CFG_WRLVL_CGC_LEGACY_MODE_CTRL_BMSK 0x00000010
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_MODE_CFG_WRLVL_CGC_LEGACY_MODE_CTRL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_MODE_CFG_MODE_BMSK        0x0000000f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_MODE_CFG_MODE_SHFT               0x0

//// Register DDRPHY_CDCEXT_WRLVL_2_MODE_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_MODE_CFG_ADDR(x)          (x+0x000006e8)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_MODE_CFG_PHYS(x)          (x+0x000006e8)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_MODE_CFG_RMSK             0x00000f7f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_MODE_CFG_SHFT                      0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_MODE_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_MODE_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_MODE_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_MODE_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_MODE_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_MODE_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_MODE_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_MODE_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_MODE_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_MODE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_MODE_CFG_RFU_BMSK         0x00000f00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_MODE_CFG_RFU_SHFT                0x8

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_MODE_CFG_CMOS_CLK_MODE_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_MODE_CFG_CMOS_CLK_MODE_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_MODE_CFG_LVDS_CLK_INV_CTRL_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_MODE_CFG_LVDS_CLK_INV_CTRL_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_MODE_CFG_WRLVL_CGC_LEGACY_MODE_CTRL_BMSK 0x00000010
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_MODE_CFG_WRLVL_CGC_LEGACY_MODE_CTRL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_MODE_CFG_MODE_BMSK        0x0000000f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_MODE_CFG_MODE_SHFT               0x0

//// Register DDRPHY_CDCEXT_WRLVL_3_MODE_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_MODE_CFG_ADDR(x)          (x+0x000006ec)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_MODE_CFG_PHYS(x)          (x+0x000006ec)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_MODE_CFG_RMSK             0x00000f7f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_MODE_CFG_SHFT                      0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_MODE_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_MODE_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_MODE_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_MODE_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_MODE_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_MODE_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_MODE_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_MODE_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_MODE_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_MODE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_MODE_CFG_RFU_BMSK         0x00000f00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_MODE_CFG_RFU_SHFT                0x8

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_MODE_CFG_CMOS_CLK_MODE_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_MODE_CFG_CMOS_CLK_MODE_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_MODE_CFG_LVDS_CLK_INV_CTRL_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_MODE_CFG_LVDS_CLK_INV_CTRL_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_MODE_CFG_WRLVL_CGC_LEGACY_MODE_CTRL_BMSK 0x00000010
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_MODE_CFG_WRLVL_CGC_LEGACY_MODE_CTRL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_MODE_CFG_MODE_BMSK        0x0000000f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_MODE_CFG_MODE_SHFT               0x0

//// Register DDRPHY_CDCEXT_WRLVL_4_MODE_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_MODE_CFG_ADDR(x)          (x+0x000006f0)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_MODE_CFG_PHYS(x)          (x+0x000006f0)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_MODE_CFG_RMSK             0x00000f7f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_MODE_CFG_SHFT                      0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_MODE_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_MODE_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_MODE_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_MODE_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_MODE_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_MODE_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_MODE_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_MODE_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_MODE_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_MODE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_MODE_CFG_RFU_BMSK         0x00000f00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_MODE_CFG_RFU_SHFT                0x8

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_MODE_CFG_CMOS_CLK_MODE_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_MODE_CFG_CMOS_CLK_MODE_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_MODE_CFG_LVDS_CLK_INV_CTRL_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_MODE_CFG_LVDS_CLK_INV_CTRL_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_MODE_CFG_WRLVL_CGC_LEGACY_MODE_CTRL_BMSK 0x00000010
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_MODE_CFG_WRLVL_CGC_LEGACY_MODE_CTRL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_MODE_CFG_MODE_BMSK        0x0000000f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_MODE_CFG_MODE_SHFT               0x0

//// Register DDRPHY_CDCEXT_WRLVL_5_MODE_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_MODE_CFG_ADDR(x)          (x+0x000006f4)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_MODE_CFG_PHYS(x)          (x+0x000006f4)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_MODE_CFG_RMSK             0x00000f7f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_MODE_CFG_SHFT                      0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_MODE_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_MODE_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_MODE_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_MODE_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_MODE_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_MODE_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_MODE_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_MODE_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_MODE_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_MODE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_MODE_CFG_RFU_BMSK         0x00000f00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_MODE_CFG_RFU_SHFT                0x8

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_MODE_CFG_CMOS_CLK_MODE_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_MODE_CFG_CMOS_CLK_MODE_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_MODE_CFG_LVDS_CLK_INV_CTRL_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_MODE_CFG_LVDS_CLK_INV_CTRL_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_MODE_CFG_WRLVL_CGC_LEGACY_MODE_CTRL_BMSK 0x00000010
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_MODE_CFG_WRLVL_CGC_LEGACY_MODE_CTRL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_MODE_CFG_MODE_BMSK        0x0000000f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_MODE_CFG_MODE_SHFT               0x0

//// Register DDRPHY_CDCEXT_WRLVL_6_MODE_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_MODE_CFG_ADDR(x)          (x+0x000006f8)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_MODE_CFG_PHYS(x)          (x+0x000006f8)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_MODE_CFG_RMSK             0x00000f7f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_MODE_CFG_SHFT                      0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_MODE_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_MODE_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_MODE_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_MODE_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_MODE_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_MODE_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_MODE_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_MODE_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_MODE_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_MODE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_MODE_CFG_RFU_BMSK         0x00000f00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_MODE_CFG_RFU_SHFT                0x8

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_MODE_CFG_CMOS_CLK_MODE_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_MODE_CFG_CMOS_CLK_MODE_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_MODE_CFG_LVDS_CLK_INV_CTRL_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_MODE_CFG_LVDS_CLK_INV_CTRL_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_MODE_CFG_WRLVL_CGC_LEGACY_MODE_CTRL_BMSK 0x00000010
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_MODE_CFG_WRLVL_CGC_LEGACY_MODE_CTRL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_MODE_CFG_MODE_BMSK        0x0000000f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_MODE_CFG_MODE_SHFT               0x0

//// Register DDRPHY_CDCEXT_WRLVL_7_MODE_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_MODE_CFG_ADDR(x)          (x+0x000006fc)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_MODE_CFG_PHYS(x)          (x+0x000006fc)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_MODE_CFG_RMSK             0x00000f7f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_MODE_CFG_SHFT                      0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_MODE_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_MODE_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_MODE_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_MODE_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_MODE_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_MODE_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_MODE_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_MODE_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_MODE_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_MODE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_MODE_CFG_RFU_BMSK         0x00000f00
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_MODE_CFG_RFU_SHFT                0x8

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_MODE_CFG_CMOS_CLK_MODE_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_MODE_CFG_CMOS_CLK_MODE_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_MODE_CFG_LVDS_CLK_INV_CTRL_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_MODE_CFG_LVDS_CLK_INV_CTRL_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_MODE_CFG_WRLVL_CGC_LEGACY_MODE_CTRL_BMSK 0x00000010
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_MODE_CFG_WRLVL_CGC_LEGACY_MODE_CTRL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_MODE_CFG_MODE_BMSK        0x0000000f
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_MODE_CFG_MODE_SHFT               0x0

//// Register DDRPHY_QFI2_CNTL_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_ADDR(x)                  (x+0x00000720)
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_PHYS(x)                  (x+0x00000720)
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_RMSK                     0x773ff73f
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_WRITE_OE_EXT_POST_VAL_BMSK 0x70000000
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_WRITE_OE_EXT_POST_VAL_SHFT       0x1c

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_WRITE_OE_EXT_PRE_VAL_BMSK 0x07000000
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_WRITE_OE_EXT_PRE_VAL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_WPST_TYPE_BMSK           0x00200000
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_WPST_TYPE_SHFT                 0x15

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_WPRE_TYPE_BMSK           0x00100000
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_WPRE_TYPE_SHFT                 0x14

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK1_VAL_BMSK 0x000c0000
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK1_VAL_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK0_VAL_BMSK 0x00030000
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK0_VAL_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK1_VAL_BMSK 0x0000c000
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK1_VAL_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK0_VAL_BMSK 0x00003000
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK0_VAL_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_OPCODE_WRITE_LEAD_TIME_VAL_BMSK 0x00000700
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_OPCODE_WRITE_LEAD_TIME_VAL_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_TIMESTAMP_COUNTER_OFFSET_BMSK 0x0000003f
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_0_CFG_TIMESTAMP_COUNTER_OFFSET_SHFT        0x0

//// Register DDRPHY_QFI2_CNTL_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_1_CFG_ADDR(x)                  (x+0x00000724)
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_1_CFG_PHYS(x)                  (x+0x00000724)
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_1_CFG_RMSK                     0x00000ff1
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_1_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_1_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_1_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_1_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_1_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_EXTEND_BMSK 0x00000800
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_EXTEND_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_CYCLE_VAL_BMSK 0x00000700
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_CYCLE_VAL_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_1_CFG_WR_RANK_UPDATE_WAIT_CYCLE_VAL_BMSK 0x000000f0
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_1_CFG_WR_RANK_UPDATE_WAIT_CYCLE_VAL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_1_CFG_WR_RANK_UPDATE_EN_BMSK   0x00000001
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_1_CFG_WR_RANK_UPDATE_EN_SHFT          0x0

//// Register DDRPHY_QFI2_CNTL_2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_2_CFG_ADDR(x)                  (x+0x00000728)
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_2_CFG_PHYS(x)                  (x+0x00000728)
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_2_CFG_RMSK                     0x07777737
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_2_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_2_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_2_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_2_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_2_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_2_CFG_READ_EN_EXT_POST_VAL_BMSK 0x07000000
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_2_CFG_READ_EN_EXT_POST_VAL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_2_CFG_READ_EN_EXT_PRE_RANK1_VAL_BMSK 0x00700000
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_2_CFG_READ_EN_EXT_PRE_RANK1_VAL_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_2_CFG_READ_EN_EXT_PRE_RANK0_VAL_BMSK 0x00070000
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_2_CFG_READ_EN_EXT_PRE_RANK0_VAL_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_2_CFG_READ_IE_EXT_POST_VAL_BMSK 0x00007000
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_2_CFG_READ_IE_EXT_POST_VAL_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_2_CFG_READ_IE_EXT_PRE_VAL_BMSK 0x00000700
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_2_CFG_READ_IE_EXT_PRE_VAL_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_2_CFG_READ_OE_DES_VAL_BMSK     0x00000030
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_2_CFG_READ_OE_DES_VAL_SHFT            0x4

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_2_CFG_OPCODE_READ_LEAD_TIME_VAL_BMSK 0x00000007
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_2_CFG_OPCODE_READ_LEAD_TIME_VAL_SHFT        0x0

//// Register DDRPHY_QFI2_CNTL_3_CFG ////

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_3_CFG_ADDR(x)                  (x+0x0000072c)
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_3_CFG_PHYS(x)                  (x+0x0000072c)
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_3_CFG_RMSK                     0x0000ffff
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_3_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_3_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_3_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_3_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_3_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_3_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_3_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_3_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_3_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_3_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_3_CFG_READ_BURST_LENGTH_1_VAL_BMSK 0x0000f000
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_3_CFG_READ_BURST_LENGTH_1_VAL_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_3_CFG_READ_BURST_LENGTH_0_VAL_BMSK 0x00000f00
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_3_CFG_READ_BURST_LENGTH_0_VAL_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_3_CFG_WRITE_BURST_LENGTH_1_VAL_BMSK 0x000000f0
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_3_CFG_WRITE_BURST_LENGTH_1_VAL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_3_CFG_WRITE_BURST_LENGTH_0_VAL_BMSK 0x0000000f
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_3_CFG_WRITE_BURST_LENGTH_0_VAL_SHFT        0x0

//// Register DDRPHY_QFI2_CNTL_4_CFG ////

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_4_CFG_ADDR(x)                  (x+0x00000730)
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_4_CFG_PHYS(x)                  (x+0x00000730)
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_4_CFG_RMSK                     0x03ff03ff
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_4_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_4_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_4_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_4_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_4_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_4_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_4_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_4_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_4_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_4_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_4_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_4_CFG_DATA_SLICE_CKE_SEL_BMSK  0x03ff0000
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_4_CFG_DATA_SLICE_CKE_SEL_SHFT        0x10

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_4_CFG_DATA_SLICE_CKE_EN_BMSK   0x000003ff
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_4_CFG_DATA_SLICE_CKE_EN_SHFT          0x0

//// Register DDRPHY_QFI2_CNTL_5_CFG ////

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_ADDR(x)                  (x+0x00000734)
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_PHYS(x)                  (x+0x00000734)
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_RMSK                     0x01311133
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_QFI_VALID_MASK_EN_BMSK   0x01000000
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_QFI_VALID_MASK_EN_SHFT         0x18

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_CA_PHY_SW_OVRD_ON_BMSK   0x00200000
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_CA_PHY_SW_OVRD_ON_SHFT         0x15

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_CA_PHY_SW_OVRD_SEL_BMSK  0x00100000
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_CA_PHY_SW_OVRD_SEL_SHFT        0x14

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_DEBUG_BUS_EN_BMSK        0x00010000
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_DEBUG_BUS_EN_SHFT              0x10

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_FIFO_SYNC_MODE_BMSK      0x00001000
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_FIFO_SYNC_MODE_SHFT             0xc

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_DATA_BUS_MASK_EN_BMSK    0x00000100
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_DATA_BUS_MASK_EN_SHFT           0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_DATA_FIFO_CLR_BMSK       0x00000020
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_DATA_FIFO_CLR_SHFT              0x5

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_OPCODE_FIFO_CLR_BMSK     0x00000010
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_OPCODE_FIFO_CLR_SHFT            0x4

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_WPRE_OFF_BMSK            0x00000002
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_WPRE_OFF_SHFT                   0x1

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_FSM_BIST_STATE_EN_BMSK   0x00000001
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_5_CFG_FSM_BIST_STATE_EN_SHFT          0x0

//// Register DDRPHY_QFI2_CNTL_6_CFG ////

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_ADDR(x)                  (x+0x00000738)
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_PHYS(x)                  (x+0x00000738)
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_RMSK                     0x000033ff
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_WR_RANK_UPDATE_FSM_CGC_SW_CLK_ON_SEL_BMSK 0x00002000
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_WR_RANK_UPDATE_FSM_CGC_SW_CLK_ON_SEL_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_WR_RANK_UPDATE_FSM_CGC_SW_CLK_ON_BMSK 0x00001000
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_WR_RANK_UPDATE_FSM_CGC_SW_CLK_ON_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_DATAPATH_RD_CGC_SW_CLK_ON_SEL_BMSK 0x00000200
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_DATAPATH_RD_CGC_SW_CLK_ON_SEL_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_DATAPATH_RD_CGC_SW_CLK_ON_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_DATAPATH_RD_CGC_SW_CLK_ON_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_TMIN_OPCODE_FIFO_RD_CGC_SW_CLK_ON_SEL_BMSK 0x00000080
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_TMIN_OPCODE_FIFO_RD_CGC_SW_CLK_ON_SEL_SHFT        0x7

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_TMIN_OPCODE_FIFO_RD_CGC_SW_CLK_ON_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_TMIN_OPCODE_FIFO_RD_CGC_SW_CLK_ON_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_TMIN_FSM_CGC_SW_CLK_ON_SEL_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_TMIN_FSM_CGC_SW_CLK_ON_SEL_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_TMIN_FSM_CGC_SW_CLK_ON_BMSK 0x00000010
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_TMIN_FSM_CGC_SW_CLK_ON_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_T90_OPCODE_FIFO_RD_CGC_SW_CLK_ON_SEL_BMSK 0x00000008
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_T90_OPCODE_FIFO_RD_CGC_SW_CLK_ON_SEL_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_T90_OPCODE_FIFO_RD_CGC_SW_CLK_ON_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_T90_OPCODE_FIFO_RD_CGC_SW_CLK_ON_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_T90_FSM_CGC_SW_CLK_ON_SEL_BMSK 0x00000002
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_T90_FSM_CGC_SW_CLK_ON_SEL_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_T90_FSM_CGC_SW_CLK_ON_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_QFI2_CNTL_6_CFG_T90_FSM_CGC_SW_CLK_ON_SHFT        0x0

//// Register DDRPHY_QFI2_STA0 ////

#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_ADDR(x)                        (x+0x00000740)
#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_PHYS(x)                        (x+0x00000740)
#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_RMSK                           0xfff31f1f
#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_SHFT                                    0
#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_IN(x)                          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2_STA0_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2_STA0_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_INM(x, mask)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2_STA0_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_OUT(x, val)                    \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2_STA0_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2_STA0_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2_STA0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_DATA_FIFO_P1_RD_ERROR_BMSK     0x80000000
#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_DATA_FIFO_P1_RD_ERROR_SHFT           0x1f

#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_DATA_FIFO_P0_RD_ERROR_BMSK     0x40000000
#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_DATA_FIFO_P0_RD_ERROR_SHFT           0x1e

#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_T90_OPCODE_FIFO_RD_ERROR_BMSK  0x20000000
#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_T90_OPCODE_FIFO_RD_ERROR_SHFT        0x1d

#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_TMIN_OPCODE_FIFO_RD_ERROR_BMSK 0x10000000
#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_TMIN_OPCODE_FIFO_RD_ERROR_SHFT       0x1c

#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_DATA_FIFO_P1_FULL_BMSK         0x08000000
#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_DATA_FIFO_P1_FULL_SHFT               0x1b

#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_DATA_FIFO_P0_FULL_BMSK         0x04000000
#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_DATA_FIFO_P0_FULL_SHFT               0x1a

#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_T90_OPCODE_FIFO_FULL_BMSK      0x02000000
#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_T90_OPCODE_FIFO_FULL_SHFT            0x19

#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_TMIN_OPCODE_FIFO_FULL_BMSK     0x01000000
#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_TMIN_OPCODE_FIFO_FULL_SHFT           0x18

#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_DATA_FIFO_P1_EMPTY_BMSK        0x00800000
#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_DATA_FIFO_P1_EMPTY_SHFT              0x17

#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_DATA_FIFO_P0_EMPTY_BMSK        0x00400000
#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_DATA_FIFO_P0_EMPTY_SHFT              0x16

#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_T90_OPCODE_FIFO_EMPTY_BMSK     0x00200000
#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_T90_OPCODE_FIFO_EMPTY_SHFT           0x15

#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_TMIN_OPCODE_FIFO_EMPTY_BMSK    0x00100000
#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_TMIN_OPCODE_FIFO_EMPTY_SHFT          0x14

#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_WR_RANK_UPDATE_FSM_STATE_BMSK  0x00030000
#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_WR_RANK_UPDATE_FSM_STATE_SHFT        0x10

#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_T90_FSM_STATE_BMSK             0x00001f00
#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_T90_FSM_STATE_SHFT                    0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_TMIN_FSM_STATE_BMSK            0x0000001f
#define HWIO_DDR_PHY_DDRPHY_QFI2_STA0_TMIN_FSM_STATE_SHFT                   0x0

//// Register DDRPHY_QFI2_STA1 ////

#define HWIO_DDR_PHY_DDRPHY_QFI2_STA1_ADDR(x)                        (x+0x00000744)
#define HWIO_DDR_PHY_DDRPHY_QFI2_STA1_PHYS(x)                        (x+0x00000744)
#define HWIO_DDR_PHY_DDRPHY_QFI2_STA1_RMSK                           0x00001f1f
#define HWIO_DDR_PHY_DDRPHY_QFI2_STA1_SHFT                                    0
#define HWIO_DDR_PHY_DDRPHY_QFI2_STA1_IN(x)                          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2_STA1_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2_STA1_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2_STA1_INM(x, mask)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2_STA1_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2_STA1_OUT(x, val)                    \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2_STA1_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2_STA1_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2_STA1_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2_STA1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2_STA1_SB_LB_TIMESTAMP_BMSK           0x00001f00
#define HWIO_DDR_PHY_DDRPHY_QFI2_STA1_SB_LB_TIMESTAMP_SHFT                  0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2_STA1_SB_LB_OPCODE_BMSK              0x0000001f
#define HWIO_DDR_PHY_DDRPHY_QFI2_STA1_SB_LB_OPCODE_SHFT                     0x0

//// Register DDRPHY_DM_CFG0 ////

#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_ADDR(x)                          (x+0x00000760)
#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_PHYS(x)                          (x+0x00000760)
#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_RMSK                             0xffffffff
#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_SHFT                                      0
#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_IN(x)                            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DM_CFG0_ADDR(x), HWIO_DDR_PHY_DDRPHY_DM_CFG0_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_INM(x, mask)                     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DM_CFG0_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_OUT(x, val)                      \
	out_dword( HWIO_DDR_PHY_DDRPHY_DM_CFG0_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DM_CFG0_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DM_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_BITSWAP_SEL_7_0_BMSK             0xff000000
#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_BITSWAP_SEL_7_0_SHFT                   0x18

#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_BITSWAP_EN_BMSK                  0x00800000
#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_BITSWAP_EN_SHFT                        0x17

#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_RFU_22_BMSK                      0x00400000
#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_RFU_22_SHFT                            0x16

#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_EXTEND_RD_FIFO_CLK_ON_BMSK       0x00200000
#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_EXTEND_RD_FIFO_CLK_ON_SHFT             0x15

#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_UNDERFLOW_DEBUG_EN_BMSK          0x00100000
#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_UNDERFLOW_DEBUG_EN_SHFT                0x14

#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_RD_FIFO_FULL_STA_CLR_BMSK        0x00080000
#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_RD_FIFO_FULL_STA_CLR_SHFT              0x13

#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_DDRPHY_TESTSE_SEL_BMSK           0x00070000
#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_DDRPHY_TESTSE_SEL_SHFT                 0x10

#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_RFU_15_14_BMSK                   0x0000c000
#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_RFU_15_14_SHFT                          0xe

#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_GPIO_BIST_PHY_SEL_BMSK           0x00003000
#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_GPIO_BIST_PHY_SEL_SHFT                  0xc

#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_RFU_11_8_BMSK                    0x00000f00
#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_RFU_11_8_SHFT                           0x8

#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_RD_DATA_SW_CLK_ON_BMSK           0x00000080
#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_RD_DATA_SW_CLK_ON_SHFT                  0x7

#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_RD_DATA_SW_CLK_ON_SEL_BMSK       0x00000040
#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_RD_DATA_SW_CLK_ON_SEL_SHFT              0x6

#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_RD_SW_CLK_ON_BMSK                0x00000020
#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_RD_SW_CLK_ON_SHFT                       0x5

#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_RD_SW_CLK_ON_SEL_BMSK            0x00000010
#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_RD_SW_CLK_ON_SEL_SHFT                   0x4

#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_RD_FIFO_POP_DLY_BMSK             0x0000000c
#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_RD_FIFO_POP_DLY_SHFT                    0x2

#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_RD_FIFO_SW_CLR_BMSK              0x00000002
#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_RD_FIFO_SW_CLR_SHFT                     0x1

#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_RD_FIFO_BYP_BMSK                 0x00000001
#define HWIO_DDR_PHY_DDRPHY_DM_CFG0_RD_FIFO_BYP_SHFT                        0x0

//// Register DDRPHY_DM_CFG1 ////

#define HWIO_DDR_PHY_DDRPHY_DM_CFG1_ADDR(x)                          (x+0x00000764)
#define HWIO_DDR_PHY_DDRPHY_DM_CFG1_PHYS(x)                          (x+0x00000764)
#define HWIO_DDR_PHY_DDRPHY_DM_CFG1_RMSK                             0xffffffff
#define HWIO_DDR_PHY_DDRPHY_DM_CFG1_SHFT                                      0
#define HWIO_DDR_PHY_DDRPHY_DM_CFG1_IN(x)                            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DM_CFG1_ADDR(x), HWIO_DDR_PHY_DDRPHY_DM_CFG1_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DM_CFG1_INM(x, mask)                     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DM_CFG1_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DM_CFG1_OUT(x, val)                      \
	out_dword( HWIO_DDR_PHY_DDRPHY_DM_CFG1_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DM_CFG1_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DM_CFG1_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DM_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DM_CFG1_BITSWAP_SEL_39_8_BMSK            0xffffffff
#define HWIO_DDR_PHY_DDRPHY_DM_CFG1_BITSWAP_SEL_39_8_SHFT                   0x0

//// Register DDRPHY_DM_STA0 ////

#define HWIO_DDR_PHY_DDRPHY_DM_STA0_ADDR(x)                          (x+0x00000768)
#define HWIO_DDR_PHY_DDRPHY_DM_STA0_PHYS(x)                          (x+0x00000768)
#define HWIO_DDR_PHY_DDRPHY_DM_STA0_RMSK                             0x000000ff
#define HWIO_DDR_PHY_DDRPHY_DM_STA0_SHFT                                      0
#define HWIO_DDR_PHY_DDRPHY_DM_STA0_IN(x)                            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DM_STA0_ADDR(x), HWIO_DDR_PHY_DDRPHY_DM_STA0_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DM_STA0_INM(x, mask)                     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DM_STA0_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DM_STA0_OUT(x, val)                      \
	out_dword( HWIO_DDR_PHY_DDRPHY_DM_STA0_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DM_STA0_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DM_STA0_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DM_STA0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DM_STA0_DM_STA_BUS_BMSK                  0x000000ff
#define HWIO_DDR_PHY_DDRPHY_DM_STA0_DM_STA_BUS_SHFT                         0x0

//// Register DDRPHY_DM_FPM_CTRL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DM_FPM_CTRL_CFG_ADDR(x)                  (x+0x0000076c)
#define HWIO_DDR_PHY_DDRPHY_DM_FPM_CTRL_CFG_PHYS(x)                  (x+0x0000076c)
#define HWIO_DDR_PHY_DDRPHY_DM_FPM_CTRL_CFG_RMSK                     0x000000ff
#define HWIO_DDR_PHY_DDRPHY_DM_FPM_CTRL_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_DM_FPM_CTRL_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DM_FPM_CTRL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DM_FPM_CTRL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DM_FPM_CTRL_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DM_FPM_CTRL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DM_FPM_CTRL_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_DM_FPM_CTRL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DM_FPM_CTRL_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DM_FPM_CTRL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DM_FPM_CTRL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DM_FPM_CTRL_CFG_RFU_7_5_BMSK             0x000000e0
#define HWIO_DDR_PHY_DDRPHY_DM_FPM_CTRL_CFG_RFU_7_5_SHFT                    0x5

#define HWIO_DDR_PHY_DDRPHY_DM_FPM_CTRL_CFG_RD_SSP_DATA_CLK_EN_BMSK  0x00000010
#define HWIO_DDR_PHY_DDRPHY_DM_FPM_CTRL_CFG_RD_SSP_DATA_CLK_EN_SHFT         0x4

#define HWIO_DDR_PHY_DDRPHY_DM_FPM_CTRL_CFG_RFU_3_BMSK               0x00000008
#define HWIO_DDR_PHY_DDRPHY_DM_FPM_CTRL_CFG_RFU_3_SHFT                      0x3

#define HWIO_DDR_PHY_DDRPHY_DM_FPM_CTRL_CFG_RD_DQS_PULSE_EXT_BMSK    0x00000007
#define HWIO_DDR_PHY_DDRPHY_DM_FPM_CTRL_CFG_RD_DQS_PULSE_EXT_SHFT           0x0

//// Register DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_ADDR(x)      (x+0x00000770)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_PHYS(x)      (x+0x00000770)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_RMSK         0xffffffff
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_SHFT                  0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_IN(x)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_OUT(x, val)  \
	out_dword( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_ODT_IN_DQS_BMSK 0xe0000000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_ODT_IN_DQS_SHFT       0x1d

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_ODT_IN_DQ_BMSK 0x1c000000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_ODT_IN_DQ_SHFT       0x1a

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_NEMPH_BMSK   0x03800000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_NEMPH_SHFT         0x17

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_PEMPH_BMSK   0x00700000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_PEMPH_SHFT         0x14

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_NEMPH_DQSB_BMSK 0x000e0000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_NEMPH_DQSB_SHFT       0x11

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_PEMPH_DQSB_BMSK 0x0001c000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_PEMPH_DQSB_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_DRIVER_VOH_MODE_BMSK 0x00003000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_DRIVER_VOH_MODE_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_PULL_UP_DQS_CNTL_BMSK 0x00000e00
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_PULL_UP_DQS_CNTL_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_PULL_UP_DQ_CNTL_BMSK 0x000001c0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_PULL_UP_DQ_CNTL_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_ODRV_DQS_BMSK 0x00000038
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_ODRV_DQS_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_ODRV_DQ_BMSK 0x00000007
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL0_CFG_ODRV_DQ_SHFT        0x0

//// Register DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_ADDR(x)      (x+0x00000774)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_PHYS(x)      (x+0x00000774)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_RMSK         0xffffffff
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_SHFT                  0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_IN(x)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_OUT(x, val)  \
	out_dword( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_ODT_IN_DQS_BMSK 0xe0000000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_ODT_IN_DQS_SHFT       0x1d

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_ODT_IN_DQ_BMSK 0x1c000000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_ODT_IN_DQ_SHFT       0x1a

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_NEMPH_BMSK   0x03800000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_NEMPH_SHFT         0x17

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_PEMPH_BMSK   0x00700000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_PEMPH_SHFT         0x14

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_NEMPH_DQSB_BMSK 0x000e0000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_NEMPH_DQSB_SHFT       0x11

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_PEMPH_DQSB_BMSK 0x0001c000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_PEMPH_DQSB_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_DRIVER_VOH_MODE_BMSK 0x00003000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_DRIVER_VOH_MODE_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_PULL_UP_DQS_CNTL_BMSK 0x00000e00
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_PULL_UP_DQS_CNTL_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_PULL_UP_DQ_CNTL_BMSK 0x000001c0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_PULL_UP_DQ_CNTL_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_ODRV_DQS_BMSK 0x00000038
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_ODRV_DQS_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_ODRV_DQ_BMSK 0x00000007
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL0_CFG_ODRV_DQ_SHFT        0x0

//// Register DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_ADDR(x)      (x+0x00000778)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_PHYS(x)      (x+0x00000778)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_RMSK         0xffffffff
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_SHFT                  0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_IN(x)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_OUT(x, val)  \
	out_dword( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_ODT_IN_DQS_BMSK 0xe0000000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_ODT_IN_DQS_SHFT       0x1d

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_ODT_IN_DQ_BMSK 0x1c000000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_ODT_IN_DQ_SHFT       0x1a

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_NEMPH_BMSK   0x03800000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_NEMPH_SHFT         0x17

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_PEMPH_BMSK   0x00700000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_PEMPH_SHFT         0x14

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_NEMPH_DQSB_BMSK 0x000e0000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_NEMPH_DQSB_SHFT       0x11

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_PEMPH_DQSB_BMSK 0x0001c000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_PEMPH_DQSB_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_DRIVER_VOH_MODE_BMSK 0x00003000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_DRIVER_VOH_MODE_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_PULL_UP_DQS_CNTL_BMSK 0x00000e00
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_PULL_UP_DQS_CNTL_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_PULL_UP_DQ_CNTL_BMSK 0x000001c0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_PULL_UP_DQ_CNTL_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_ODRV_DQS_BMSK 0x00000038
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_ODRV_DQS_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_ODRV_DQ_BMSK 0x00000007
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL0_CFG_ODRV_DQ_SHFT        0x0

//// Register DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_ADDR(x)      (x+0x0000077c)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_PHYS(x)      (x+0x0000077c)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_RMSK         0xffffffff
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_SHFT                  0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_IN(x)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_OUT(x, val)  \
	out_dword( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_ODT_IN_DQS_BMSK 0xe0000000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_ODT_IN_DQS_SHFT       0x1d

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_ODT_IN_DQ_BMSK 0x1c000000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_ODT_IN_DQ_SHFT       0x1a

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_NEMPH_BMSK   0x03800000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_NEMPH_SHFT         0x17

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_PEMPH_BMSK   0x00700000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_PEMPH_SHFT         0x14

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_NEMPH_DQSB_BMSK 0x000e0000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_NEMPH_DQSB_SHFT       0x11

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_PEMPH_DQSB_BMSK 0x0001c000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_PEMPH_DQSB_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_DRIVER_VOH_MODE_BMSK 0x00003000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_DRIVER_VOH_MODE_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_PULL_UP_DQS_CNTL_BMSK 0x00000e00
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_PULL_UP_DQS_CNTL_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_PULL_UP_DQ_CNTL_BMSK 0x000001c0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_PULL_UP_DQ_CNTL_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_ODRV_DQS_BMSK 0x00000038
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_ODRV_DQS_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_ODRV_DQ_BMSK 0x00000007
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL0_CFG_ODRV_DQ_SHFT        0x0

//// Register DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_ADDR(x)      (x+0x00000780)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_PHYS(x)      (x+0x00000780)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_RMSK         0xffffffff
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_SHFT                  0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_IN(x)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_OUT(x, val)  \
	out_dword( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_ODT_IN_DQS_BMSK 0xe0000000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_ODT_IN_DQS_SHFT       0x1d

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_ODT_IN_DQ_BMSK 0x1c000000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_ODT_IN_DQ_SHFT       0x1a

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_NEMPH_BMSK   0x03800000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_NEMPH_SHFT         0x17

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_PEMPH_BMSK   0x00700000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_PEMPH_SHFT         0x14

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_NEMPH_DQSB_BMSK 0x000e0000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_NEMPH_DQSB_SHFT       0x11

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_PEMPH_DQSB_BMSK 0x0001c000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_PEMPH_DQSB_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_DRIVER_VOH_MODE_BMSK 0x00003000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_DRIVER_VOH_MODE_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_PULL_UP_DQS_CNTL_BMSK 0x00000e00
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_PULL_UP_DQS_CNTL_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_PULL_UP_DQ_CNTL_BMSK 0x000001c0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_PULL_UP_DQ_CNTL_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_ODRV_DQS_BMSK 0x00000038
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_ODRV_DQS_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_ODRV_DQ_BMSK 0x00000007
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL0_CFG_ODRV_DQ_SHFT        0x0

//// Register DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_ADDR(x)      (x+0x00000784)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_PHYS(x)      (x+0x00000784)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_RMSK         0xffffffff
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_SHFT                  0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_IN(x)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_OUT(x, val)  \
	out_dword( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_ODT_IN_DQS_BMSK 0xe0000000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_ODT_IN_DQS_SHFT       0x1d

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_ODT_IN_DQ_BMSK 0x1c000000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_ODT_IN_DQ_SHFT       0x1a

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_NEMPH_BMSK   0x03800000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_NEMPH_SHFT         0x17

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_PEMPH_BMSK   0x00700000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_PEMPH_SHFT         0x14

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_NEMPH_DQSB_BMSK 0x000e0000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_NEMPH_DQSB_SHFT       0x11

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_PEMPH_DQSB_BMSK 0x0001c000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_PEMPH_DQSB_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_DRIVER_VOH_MODE_BMSK 0x00003000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_DRIVER_VOH_MODE_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_PULL_UP_DQS_CNTL_BMSK 0x00000e00
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_PULL_UP_DQS_CNTL_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_PULL_UP_DQ_CNTL_BMSK 0x000001c0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_PULL_UP_DQ_CNTL_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_ODRV_DQS_BMSK 0x00000038
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_ODRV_DQS_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_ODRV_DQ_BMSK 0x00000007
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL0_CFG_ODRV_DQ_SHFT        0x0

//// Register DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_ADDR(x)      (x+0x00000788)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_PHYS(x)      (x+0x00000788)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_RMSK         0xffffffff
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_SHFT                  0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_IN(x)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_OUT(x, val)  \
	out_dword( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_ODT_IN_DQS_BMSK 0xe0000000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_ODT_IN_DQS_SHFT       0x1d

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_ODT_IN_DQ_BMSK 0x1c000000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_ODT_IN_DQ_SHFT       0x1a

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_NEMPH_BMSK   0x03800000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_NEMPH_SHFT         0x17

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_PEMPH_BMSK   0x00700000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_PEMPH_SHFT         0x14

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_NEMPH_DQSB_BMSK 0x000e0000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_NEMPH_DQSB_SHFT       0x11

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_PEMPH_DQSB_BMSK 0x0001c000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_PEMPH_DQSB_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_DRIVER_VOH_MODE_BMSK 0x00003000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_DRIVER_VOH_MODE_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_PULL_UP_DQS_CNTL_BMSK 0x00000e00
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_PULL_UP_DQS_CNTL_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_PULL_UP_DQ_CNTL_BMSK 0x000001c0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_PULL_UP_DQ_CNTL_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_ODRV_DQS_BMSK 0x00000038
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_ODRV_DQS_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_ODRV_DQ_BMSK 0x00000007
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL0_CFG_ODRV_DQ_SHFT        0x0

//// Register DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_ADDR(x)      (x+0x0000078c)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_PHYS(x)      (x+0x0000078c)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_RMSK         0xffffffff
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_SHFT                  0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_IN(x)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_OUT(x, val)  \
	out_dword( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_ODT_IN_DQS_BMSK 0xe0000000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_ODT_IN_DQS_SHFT       0x1d

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_ODT_IN_DQ_BMSK 0x1c000000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_ODT_IN_DQ_SHFT       0x1a

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_NEMPH_BMSK   0x03800000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_NEMPH_SHFT         0x17

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_PEMPH_BMSK   0x00700000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_PEMPH_SHFT         0x14

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_NEMPH_DQSB_BMSK 0x000e0000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_NEMPH_DQSB_SHFT       0x11

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_PEMPH_DQSB_BMSK 0x0001c000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_PEMPH_DQSB_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_DRIVER_VOH_MODE_BMSK 0x00003000
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_DRIVER_VOH_MODE_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_PULL_UP_DQS_CNTL_BMSK 0x00000e00
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_PULL_UP_DQS_CNTL_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_PULL_UP_DQ_CNTL_BMSK 0x000001c0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_PULL_UP_DQ_CNTL_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_ODRV_DQS_BMSK 0x00000038
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_ODRV_DQS_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_ODRV_DQ_BMSK 0x00000007
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL0_CFG_ODRV_DQ_SHFT        0x0

//// Register DDRPHY_PADEXT_PRFS_0_FPM_CNTL1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL1_CFG_ADDR(x)      (x+0x00000790)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL1_CFG_PHYS(x)      (x+0x00000790)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL1_CFG_RMSK         0x00000fff
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL1_CFG_SHFT                  0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL1_CFG_IN(x)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL1_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL1_CFG_OUT(x, val)  \
	out_dword( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL1_CFG_NDEL_BMSK    0x00000e00
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL1_CFG_NDEL_SHFT           0x9

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL1_CFG_PDEL_BMSK    0x000001c0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL1_CFG_PDEL_SHFT           0x6

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL1_CFG_NDEL_DQSB_BMSK 0x00000038
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL1_CFG_NDEL_DQSB_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL1_CFG_PDEL_DQSB_BMSK 0x00000007
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_0_FPM_CNTL1_CFG_PDEL_DQSB_SHFT        0x0

//// Register DDRPHY_PADEXT_PRFS_1_FPM_CNTL1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL1_CFG_ADDR(x)      (x+0x00000794)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL1_CFG_PHYS(x)      (x+0x00000794)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL1_CFG_RMSK         0x00000fff
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL1_CFG_SHFT                  0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL1_CFG_IN(x)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL1_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL1_CFG_OUT(x, val)  \
	out_dword( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL1_CFG_NDEL_BMSK    0x00000e00
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL1_CFG_NDEL_SHFT           0x9

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL1_CFG_PDEL_BMSK    0x000001c0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL1_CFG_PDEL_SHFT           0x6

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL1_CFG_NDEL_DQSB_BMSK 0x00000038
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL1_CFG_NDEL_DQSB_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL1_CFG_PDEL_DQSB_BMSK 0x00000007
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_1_FPM_CNTL1_CFG_PDEL_DQSB_SHFT        0x0

//// Register DDRPHY_PADEXT_PRFS_2_FPM_CNTL1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL1_CFG_ADDR(x)      (x+0x00000798)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL1_CFG_PHYS(x)      (x+0x00000798)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL1_CFG_RMSK         0x00000fff
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL1_CFG_SHFT                  0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL1_CFG_IN(x)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL1_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL1_CFG_OUT(x, val)  \
	out_dword( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL1_CFG_NDEL_BMSK    0x00000e00
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL1_CFG_NDEL_SHFT           0x9

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL1_CFG_PDEL_BMSK    0x000001c0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL1_CFG_PDEL_SHFT           0x6

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL1_CFG_NDEL_DQSB_BMSK 0x00000038
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL1_CFG_NDEL_DQSB_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL1_CFG_PDEL_DQSB_BMSK 0x00000007
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_2_FPM_CNTL1_CFG_PDEL_DQSB_SHFT        0x0

//// Register DDRPHY_PADEXT_PRFS_3_FPM_CNTL1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL1_CFG_ADDR(x)      (x+0x0000079c)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL1_CFG_PHYS(x)      (x+0x0000079c)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL1_CFG_RMSK         0x00000fff
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL1_CFG_SHFT                  0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL1_CFG_IN(x)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL1_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL1_CFG_OUT(x, val)  \
	out_dword( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL1_CFG_NDEL_BMSK    0x00000e00
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL1_CFG_NDEL_SHFT           0x9

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL1_CFG_PDEL_BMSK    0x000001c0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL1_CFG_PDEL_SHFT           0x6

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL1_CFG_NDEL_DQSB_BMSK 0x00000038
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL1_CFG_NDEL_DQSB_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL1_CFG_PDEL_DQSB_BMSK 0x00000007
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_3_FPM_CNTL1_CFG_PDEL_DQSB_SHFT        0x0

//// Register DDRPHY_PADEXT_PRFS_4_FPM_CNTL1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL1_CFG_ADDR(x)      (x+0x000007a0)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL1_CFG_PHYS(x)      (x+0x000007a0)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL1_CFG_RMSK         0x00000fff
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL1_CFG_SHFT                  0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL1_CFG_IN(x)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL1_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL1_CFG_OUT(x, val)  \
	out_dword( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL1_CFG_NDEL_BMSK    0x00000e00
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL1_CFG_NDEL_SHFT           0x9

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL1_CFG_PDEL_BMSK    0x000001c0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL1_CFG_PDEL_SHFT           0x6

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL1_CFG_NDEL_DQSB_BMSK 0x00000038
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL1_CFG_NDEL_DQSB_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL1_CFG_PDEL_DQSB_BMSK 0x00000007
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_4_FPM_CNTL1_CFG_PDEL_DQSB_SHFT        0x0

//// Register DDRPHY_PADEXT_PRFS_5_FPM_CNTL1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL1_CFG_ADDR(x)      (x+0x000007a4)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL1_CFG_PHYS(x)      (x+0x000007a4)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL1_CFG_RMSK         0x00000fff
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL1_CFG_SHFT                  0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL1_CFG_IN(x)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL1_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL1_CFG_OUT(x, val)  \
	out_dword( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL1_CFG_NDEL_BMSK    0x00000e00
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL1_CFG_NDEL_SHFT           0x9

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL1_CFG_PDEL_BMSK    0x000001c0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL1_CFG_PDEL_SHFT           0x6

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL1_CFG_NDEL_DQSB_BMSK 0x00000038
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL1_CFG_NDEL_DQSB_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL1_CFG_PDEL_DQSB_BMSK 0x00000007
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_5_FPM_CNTL1_CFG_PDEL_DQSB_SHFT        0x0

//// Register DDRPHY_PADEXT_PRFS_6_FPM_CNTL1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL1_CFG_ADDR(x)      (x+0x000007a8)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL1_CFG_PHYS(x)      (x+0x000007a8)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL1_CFG_RMSK         0x00000fff
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL1_CFG_SHFT                  0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL1_CFG_IN(x)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL1_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL1_CFG_OUT(x, val)  \
	out_dword( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL1_CFG_NDEL_BMSK    0x00000e00
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL1_CFG_NDEL_SHFT           0x9

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL1_CFG_PDEL_BMSK    0x000001c0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL1_CFG_PDEL_SHFT           0x6

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL1_CFG_NDEL_DQSB_BMSK 0x00000038
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL1_CFG_NDEL_DQSB_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL1_CFG_PDEL_DQSB_BMSK 0x00000007
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_6_FPM_CNTL1_CFG_PDEL_DQSB_SHFT        0x0

//// Register DDRPHY_PADEXT_PRFS_7_FPM_CNTL1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL1_CFG_ADDR(x)      (x+0x000007ac)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL1_CFG_PHYS(x)      (x+0x000007ac)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL1_CFG_RMSK         0x00000fff
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL1_CFG_SHFT                  0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL1_CFG_IN(x)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL1_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL1_CFG_OUT(x, val)  \
	out_dword( HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL1_CFG_NDEL_BMSK    0x00000e00
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL1_CFG_NDEL_SHFT           0x9

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL1_CFG_PDEL_BMSK    0x000001c0
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL1_CFG_PDEL_SHFT           0x6

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL1_CFG_NDEL_DQSB_BMSK 0x00000038
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL1_CFG_NDEL_DQSB_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL1_CFG_PDEL_DQSB_BMSK 0x00000007
#define HWIO_DDR_PHY_DDRPHY_PADEXT_PRFS_7_FPM_CNTL1_CFG_PDEL_DQSB_SHFT        0x0

//// Register DDRPHY_DDRDMEXT_PRFS_0_FPM_CNTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_0_FPM_CNTL_CFG_ADDR(x)     (x+0x000007b0)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_0_FPM_CNTL_CFG_PHYS(x)     (x+0x000007b0)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_0_FPM_CNTL_CFG_RMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_0_FPM_CNTL_CFG_SHFT                 0
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_0_FPM_CNTL_CFG_IN(x)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_0_FPM_CNTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_0_FPM_CNTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_0_FPM_CNTL_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_0_FPM_CNTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_0_FPM_CNTL_CFG_OUT(x, val) \
	out_dword( HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_0_FPM_CNTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_0_FPM_CNTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_0_FPM_CNTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_0_FPM_CNTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_0_FPM_CNTL_CFG_RFU_BMSK    0x000000ff
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_0_FPM_CNTL_CFG_RFU_SHFT           0x0

//// Register DDRPHY_DDRDMEXT_PRFS_1_FPM_CNTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_1_FPM_CNTL_CFG_ADDR(x)     (x+0x000007b4)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_1_FPM_CNTL_CFG_PHYS(x)     (x+0x000007b4)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_1_FPM_CNTL_CFG_RMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_1_FPM_CNTL_CFG_SHFT                 0
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_1_FPM_CNTL_CFG_IN(x)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_1_FPM_CNTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_1_FPM_CNTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_1_FPM_CNTL_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_1_FPM_CNTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_1_FPM_CNTL_CFG_OUT(x, val) \
	out_dword( HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_1_FPM_CNTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_1_FPM_CNTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_1_FPM_CNTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_1_FPM_CNTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_1_FPM_CNTL_CFG_RFU_BMSK    0x000000ff
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_1_FPM_CNTL_CFG_RFU_SHFT           0x0

//// Register DDRPHY_DDRDMEXT_PRFS_2_FPM_CNTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_2_FPM_CNTL_CFG_ADDR(x)     (x+0x000007b8)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_2_FPM_CNTL_CFG_PHYS(x)     (x+0x000007b8)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_2_FPM_CNTL_CFG_RMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_2_FPM_CNTL_CFG_SHFT                 0
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_2_FPM_CNTL_CFG_IN(x)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_2_FPM_CNTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_2_FPM_CNTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_2_FPM_CNTL_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_2_FPM_CNTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_2_FPM_CNTL_CFG_OUT(x, val) \
	out_dword( HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_2_FPM_CNTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_2_FPM_CNTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_2_FPM_CNTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_2_FPM_CNTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_2_FPM_CNTL_CFG_RFU_BMSK    0x000000ff
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_2_FPM_CNTL_CFG_RFU_SHFT           0x0

//// Register DDRPHY_DDRDMEXT_PRFS_3_FPM_CNTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_3_FPM_CNTL_CFG_ADDR(x)     (x+0x000007bc)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_3_FPM_CNTL_CFG_PHYS(x)     (x+0x000007bc)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_3_FPM_CNTL_CFG_RMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_3_FPM_CNTL_CFG_SHFT                 0
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_3_FPM_CNTL_CFG_IN(x)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_3_FPM_CNTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_3_FPM_CNTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_3_FPM_CNTL_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_3_FPM_CNTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_3_FPM_CNTL_CFG_OUT(x, val) \
	out_dword( HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_3_FPM_CNTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_3_FPM_CNTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_3_FPM_CNTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_3_FPM_CNTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_3_FPM_CNTL_CFG_RFU_BMSK    0x000000ff
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_3_FPM_CNTL_CFG_RFU_SHFT           0x0

//// Register DDRPHY_DDRDMEXT_PRFS_4_FPM_CNTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_4_FPM_CNTL_CFG_ADDR(x)     (x+0x000007c0)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_4_FPM_CNTL_CFG_PHYS(x)     (x+0x000007c0)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_4_FPM_CNTL_CFG_RMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_4_FPM_CNTL_CFG_SHFT                 0
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_4_FPM_CNTL_CFG_IN(x)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_4_FPM_CNTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_4_FPM_CNTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_4_FPM_CNTL_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_4_FPM_CNTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_4_FPM_CNTL_CFG_OUT(x, val) \
	out_dword( HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_4_FPM_CNTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_4_FPM_CNTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_4_FPM_CNTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_4_FPM_CNTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_4_FPM_CNTL_CFG_RFU_BMSK    0x000000ff
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_4_FPM_CNTL_CFG_RFU_SHFT           0x0

//// Register DDRPHY_DDRDMEXT_PRFS_5_FPM_CNTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_5_FPM_CNTL_CFG_ADDR(x)     (x+0x000007c4)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_5_FPM_CNTL_CFG_PHYS(x)     (x+0x000007c4)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_5_FPM_CNTL_CFG_RMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_5_FPM_CNTL_CFG_SHFT                 0
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_5_FPM_CNTL_CFG_IN(x)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_5_FPM_CNTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_5_FPM_CNTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_5_FPM_CNTL_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_5_FPM_CNTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_5_FPM_CNTL_CFG_OUT(x, val) \
	out_dword( HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_5_FPM_CNTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_5_FPM_CNTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_5_FPM_CNTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_5_FPM_CNTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_5_FPM_CNTL_CFG_RFU_BMSK    0x000000ff
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_5_FPM_CNTL_CFG_RFU_SHFT           0x0

//// Register DDRPHY_DDRDMEXT_PRFS_6_FPM_CNTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_6_FPM_CNTL_CFG_ADDR(x)     (x+0x000007c8)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_6_FPM_CNTL_CFG_PHYS(x)     (x+0x000007c8)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_6_FPM_CNTL_CFG_RMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_6_FPM_CNTL_CFG_SHFT                 0
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_6_FPM_CNTL_CFG_IN(x)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_6_FPM_CNTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_6_FPM_CNTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_6_FPM_CNTL_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_6_FPM_CNTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_6_FPM_CNTL_CFG_OUT(x, val) \
	out_dword( HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_6_FPM_CNTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_6_FPM_CNTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_6_FPM_CNTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_6_FPM_CNTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_6_FPM_CNTL_CFG_RFU_BMSK    0x000000ff
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_6_FPM_CNTL_CFG_RFU_SHFT           0x0

//// Register DDRPHY_DDRDMEXT_PRFS_7_FPM_CNTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_7_FPM_CNTL_CFG_ADDR(x)     (x+0x000007cc)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_7_FPM_CNTL_CFG_PHYS(x)     (x+0x000007cc)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_7_FPM_CNTL_CFG_RMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_7_FPM_CNTL_CFG_SHFT                 0
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_7_FPM_CNTL_CFG_IN(x)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_7_FPM_CNTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_7_FPM_CNTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_7_FPM_CNTL_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_7_FPM_CNTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_7_FPM_CNTL_CFG_OUT(x, val) \
	out_dword( HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_7_FPM_CNTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_7_FPM_CNTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_7_FPM_CNTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_7_FPM_CNTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_7_FPM_CNTL_CFG_RFU_BMSK    0x000000ff
#define HWIO_DDR_PHY_DDRPHY_DDRDMEXT_PRFS_7_FPM_CNTL_CFG_RFU_SHFT           0x0

//// Register DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_ADDR(x)        (x+0x000007d0)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_PHYS(x)        (x+0x000007d0)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_RMSK           0x773ff73f
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_WRITE_OE_EXT_POST_VAL_BMSK 0x70000000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_WRITE_OE_EXT_POST_VAL_SHFT       0x1c

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_WRITE_OE_EXT_PRE_VAL_BMSK 0x07000000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_WRITE_OE_EXT_PRE_VAL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_WPST_TYPE_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_WPST_TYPE_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_WPRE_TYPE_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_WPRE_TYPE_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK1_VAL_BMSK 0x000c0000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK1_VAL_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK0_VAL_BMSK 0x00030000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK0_VAL_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK1_VAL_BMSK 0x0000c000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK1_VAL_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK0_VAL_BMSK 0x00003000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK0_VAL_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_OPCODE_WRITE_LEAD_TIME_VAL_BMSK 0x00000700
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_OPCODE_WRITE_LEAD_TIME_VAL_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_TIMESTAMP_COUNTER_OFFSET_BMSK 0x0000003f
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_0_CFG_TIMESTAMP_COUNTER_OFFSET_SHFT        0x0

//// Register DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_ADDR(x)        (x+0x000007d4)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_PHYS(x)        (x+0x000007d4)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_RMSK           0x773ff73f
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_WRITE_OE_EXT_POST_VAL_BMSK 0x70000000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_WRITE_OE_EXT_POST_VAL_SHFT       0x1c

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_WRITE_OE_EXT_PRE_VAL_BMSK 0x07000000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_WRITE_OE_EXT_PRE_VAL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_WPST_TYPE_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_WPST_TYPE_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_WPRE_TYPE_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_WPRE_TYPE_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK1_VAL_BMSK 0x000c0000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK1_VAL_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK0_VAL_BMSK 0x00030000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK0_VAL_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK1_VAL_BMSK 0x0000c000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK1_VAL_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK0_VAL_BMSK 0x00003000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK0_VAL_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_OPCODE_WRITE_LEAD_TIME_VAL_BMSK 0x00000700
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_OPCODE_WRITE_LEAD_TIME_VAL_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_TIMESTAMP_COUNTER_OFFSET_BMSK 0x0000003f
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_0_CFG_TIMESTAMP_COUNTER_OFFSET_SHFT        0x0

//// Register DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_ADDR(x)        (x+0x000007d8)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_PHYS(x)        (x+0x000007d8)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_RMSK           0x773ff73f
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_WRITE_OE_EXT_POST_VAL_BMSK 0x70000000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_WRITE_OE_EXT_POST_VAL_SHFT       0x1c

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_WRITE_OE_EXT_PRE_VAL_BMSK 0x07000000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_WRITE_OE_EXT_PRE_VAL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_WPST_TYPE_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_WPST_TYPE_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_WPRE_TYPE_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_WPRE_TYPE_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK1_VAL_BMSK 0x000c0000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK1_VAL_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK0_VAL_BMSK 0x00030000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK0_VAL_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK1_VAL_BMSK 0x0000c000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK1_VAL_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK0_VAL_BMSK 0x00003000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK0_VAL_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_OPCODE_WRITE_LEAD_TIME_VAL_BMSK 0x00000700
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_OPCODE_WRITE_LEAD_TIME_VAL_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_TIMESTAMP_COUNTER_OFFSET_BMSK 0x0000003f
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_0_CFG_TIMESTAMP_COUNTER_OFFSET_SHFT        0x0

//// Register DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_ADDR(x)        (x+0x000007dc)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_PHYS(x)        (x+0x000007dc)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_RMSK           0x773ff73f
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_WRITE_OE_EXT_POST_VAL_BMSK 0x70000000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_WRITE_OE_EXT_POST_VAL_SHFT       0x1c

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_WRITE_OE_EXT_PRE_VAL_BMSK 0x07000000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_WRITE_OE_EXT_PRE_VAL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_WPST_TYPE_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_WPST_TYPE_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_WPRE_TYPE_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_WPRE_TYPE_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK1_VAL_BMSK 0x000c0000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK1_VAL_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK0_VAL_BMSK 0x00030000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK0_VAL_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK1_VAL_BMSK 0x0000c000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK1_VAL_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK0_VAL_BMSK 0x00003000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK0_VAL_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_OPCODE_WRITE_LEAD_TIME_VAL_BMSK 0x00000700
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_OPCODE_WRITE_LEAD_TIME_VAL_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_TIMESTAMP_COUNTER_OFFSET_BMSK 0x0000003f
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_0_CFG_TIMESTAMP_COUNTER_OFFSET_SHFT        0x0

//// Register DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_ADDR(x)        (x+0x000007e0)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_PHYS(x)        (x+0x000007e0)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_RMSK           0x773ff73f
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_WRITE_OE_EXT_POST_VAL_BMSK 0x70000000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_WRITE_OE_EXT_POST_VAL_SHFT       0x1c

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_WRITE_OE_EXT_PRE_VAL_BMSK 0x07000000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_WRITE_OE_EXT_PRE_VAL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_WPST_TYPE_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_WPST_TYPE_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_WPRE_TYPE_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_WPRE_TYPE_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK1_VAL_BMSK 0x000c0000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK1_VAL_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK0_VAL_BMSK 0x00030000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK0_VAL_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK1_VAL_BMSK 0x0000c000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK1_VAL_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK0_VAL_BMSK 0x00003000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK0_VAL_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_OPCODE_WRITE_LEAD_TIME_VAL_BMSK 0x00000700
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_OPCODE_WRITE_LEAD_TIME_VAL_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_TIMESTAMP_COUNTER_OFFSET_BMSK 0x0000003f
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_0_CFG_TIMESTAMP_COUNTER_OFFSET_SHFT        0x0

//// Register DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_ADDR(x)        (x+0x000007e4)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_PHYS(x)        (x+0x000007e4)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_RMSK           0x773ff73f
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_WRITE_OE_EXT_POST_VAL_BMSK 0x70000000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_WRITE_OE_EXT_POST_VAL_SHFT       0x1c

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_WRITE_OE_EXT_PRE_VAL_BMSK 0x07000000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_WRITE_OE_EXT_PRE_VAL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_WPST_TYPE_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_WPST_TYPE_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_WPRE_TYPE_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_WPRE_TYPE_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK1_VAL_BMSK 0x000c0000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK1_VAL_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK0_VAL_BMSK 0x00030000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK0_VAL_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK1_VAL_BMSK 0x0000c000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK1_VAL_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK0_VAL_BMSK 0x00003000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK0_VAL_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_OPCODE_WRITE_LEAD_TIME_VAL_BMSK 0x00000700
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_OPCODE_WRITE_LEAD_TIME_VAL_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_TIMESTAMP_COUNTER_OFFSET_BMSK 0x0000003f
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_0_CFG_TIMESTAMP_COUNTER_OFFSET_SHFT        0x0

//// Register DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_ADDR(x)        (x+0x000007e8)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_PHYS(x)        (x+0x000007e8)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_RMSK           0x773ff73f
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_WRITE_OE_EXT_POST_VAL_BMSK 0x70000000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_WRITE_OE_EXT_POST_VAL_SHFT       0x1c

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_WRITE_OE_EXT_PRE_VAL_BMSK 0x07000000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_WRITE_OE_EXT_PRE_VAL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_WPST_TYPE_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_WPST_TYPE_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_WPRE_TYPE_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_WPRE_TYPE_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK1_VAL_BMSK 0x000c0000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK1_VAL_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK0_VAL_BMSK 0x00030000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK0_VAL_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK1_VAL_BMSK 0x0000c000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK1_VAL_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK0_VAL_BMSK 0x00003000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK0_VAL_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_OPCODE_WRITE_LEAD_TIME_VAL_BMSK 0x00000700
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_OPCODE_WRITE_LEAD_TIME_VAL_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_TIMESTAMP_COUNTER_OFFSET_BMSK 0x0000003f
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_0_CFG_TIMESTAMP_COUNTER_OFFSET_SHFT        0x0

//// Register DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_ADDR(x)        (x+0x000007ec)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_PHYS(x)        (x+0x000007ec)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_RMSK           0x773ff73f
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_WRITE_OE_EXT_POST_VAL_BMSK 0x70000000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_WRITE_OE_EXT_POST_VAL_SHFT       0x1c

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_WRITE_OE_EXT_PRE_VAL_BMSK 0x07000000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_WRITE_OE_EXT_PRE_VAL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_WPST_TYPE_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_WPST_TYPE_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_WPRE_TYPE_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_WPRE_TYPE_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK1_VAL_BMSK 0x000c0000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK1_VAL_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK0_VAL_BMSK 0x00030000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_WRITE_EN_CYCLE_DLY_RANK0_VAL_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK1_VAL_BMSK 0x0000c000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK1_VAL_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK0_VAL_BMSK 0x00003000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_WRITE_DATA_CYCLE_DLY_RANK0_VAL_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_OPCODE_WRITE_LEAD_TIME_VAL_BMSK 0x00000700
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_OPCODE_WRITE_LEAD_TIME_VAL_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_TIMESTAMP_COUNTER_OFFSET_BMSK 0x0000003f
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_0_CFG_TIMESTAMP_COUNTER_OFFSET_SHFT        0x0

//// Register DDRPHY_QFI2EXT_PRFS_0_CNTL_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_1_CFG_ADDR(x)        (x+0x000007f0)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_1_CFG_PHYS(x)        (x+0x000007f0)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_1_CFG_RMSK           0x00000ff1
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_1_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_1_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_1_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_1_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_EXTEND_BMSK 0x00000800
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_EXTEND_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_CYCLE_VAL_BMSK 0x00000700
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_CYCLE_VAL_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_1_CFG_WR_RANK_UPDATE_WAIT_CYCLE_VAL_BMSK 0x000000f0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_1_CFG_WR_RANK_UPDATE_WAIT_CYCLE_VAL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_1_CFG_WR_RANK_UPDATE_EN_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_1_CFG_WR_RANK_UPDATE_EN_SHFT        0x0

//// Register DDRPHY_QFI2EXT_PRFS_1_CNTL_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_1_CFG_ADDR(x)        (x+0x000007f4)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_1_CFG_PHYS(x)        (x+0x000007f4)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_1_CFG_RMSK           0x00000ff1
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_1_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_1_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_1_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_1_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_EXTEND_BMSK 0x00000800
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_EXTEND_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_CYCLE_VAL_BMSK 0x00000700
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_CYCLE_VAL_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_1_CFG_WR_RANK_UPDATE_WAIT_CYCLE_VAL_BMSK 0x000000f0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_1_CFG_WR_RANK_UPDATE_WAIT_CYCLE_VAL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_1_CFG_WR_RANK_UPDATE_EN_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_1_CFG_WR_RANK_UPDATE_EN_SHFT        0x0

//// Register DDRPHY_QFI2EXT_PRFS_2_CNTL_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_1_CFG_ADDR(x)        (x+0x000007f8)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_1_CFG_PHYS(x)        (x+0x000007f8)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_1_CFG_RMSK           0x00000ff1
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_1_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_1_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_1_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_1_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_EXTEND_BMSK 0x00000800
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_EXTEND_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_CYCLE_VAL_BMSK 0x00000700
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_CYCLE_VAL_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_1_CFG_WR_RANK_UPDATE_WAIT_CYCLE_VAL_BMSK 0x000000f0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_1_CFG_WR_RANK_UPDATE_WAIT_CYCLE_VAL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_1_CFG_WR_RANK_UPDATE_EN_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_1_CFG_WR_RANK_UPDATE_EN_SHFT        0x0

//// Register DDRPHY_QFI2EXT_PRFS_3_CNTL_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_1_CFG_ADDR(x)        (x+0x000007fc)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_1_CFG_PHYS(x)        (x+0x000007fc)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_1_CFG_RMSK           0x00000ff1
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_1_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_1_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_1_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_1_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_EXTEND_BMSK 0x00000800
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_EXTEND_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_CYCLE_VAL_BMSK 0x00000700
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_CYCLE_VAL_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_1_CFG_WR_RANK_UPDATE_WAIT_CYCLE_VAL_BMSK 0x000000f0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_1_CFG_WR_RANK_UPDATE_WAIT_CYCLE_VAL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_1_CFG_WR_RANK_UPDATE_EN_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_1_CFG_WR_RANK_UPDATE_EN_SHFT        0x0

//// Register DDRPHY_QFI2EXT_PRFS_4_CNTL_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_1_CFG_ADDR(x)        (x+0x00000800)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_1_CFG_PHYS(x)        (x+0x00000800)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_1_CFG_RMSK           0x00000ff1
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_1_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_1_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_1_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_1_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_EXTEND_BMSK 0x00000800
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_EXTEND_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_CYCLE_VAL_BMSK 0x00000700
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_CYCLE_VAL_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_1_CFG_WR_RANK_UPDATE_WAIT_CYCLE_VAL_BMSK 0x000000f0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_1_CFG_WR_RANK_UPDATE_WAIT_CYCLE_VAL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_1_CFG_WR_RANK_UPDATE_EN_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_1_CFG_WR_RANK_UPDATE_EN_SHFT        0x0

//// Register DDRPHY_QFI2EXT_PRFS_5_CNTL_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_1_CFG_ADDR(x)        (x+0x00000804)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_1_CFG_PHYS(x)        (x+0x00000804)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_1_CFG_RMSK           0x00000ff1
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_1_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_1_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_1_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_1_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_EXTEND_BMSK 0x00000800
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_EXTEND_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_CYCLE_VAL_BMSK 0x00000700
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_CYCLE_VAL_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_1_CFG_WR_RANK_UPDATE_WAIT_CYCLE_VAL_BMSK 0x000000f0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_1_CFG_WR_RANK_UPDATE_WAIT_CYCLE_VAL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_1_CFG_WR_RANK_UPDATE_EN_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_1_CFG_WR_RANK_UPDATE_EN_SHFT        0x0

//// Register DDRPHY_QFI2EXT_PRFS_6_CNTL_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_1_CFG_ADDR(x)        (x+0x00000808)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_1_CFG_PHYS(x)        (x+0x00000808)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_1_CFG_RMSK           0x00000ff1
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_1_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_1_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_1_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_1_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_EXTEND_BMSK 0x00000800
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_EXTEND_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_CYCLE_VAL_BMSK 0x00000700
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_CYCLE_VAL_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_1_CFG_WR_RANK_UPDATE_WAIT_CYCLE_VAL_BMSK 0x000000f0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_1_CFG_WR_RANK_UPDATE_WAIT_CYCLE_VAL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_1_CFG_WR_RANK_UPDATE_EN_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_1_CFG_WR_RANK_UPDATE_EN_SHFT        0x0

//// Register DDRPHY_QFI2EXT_PRFS_7_CNTL_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_1_CFG_ADDR(x)        (x+0x0000080c)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_1_CFG_PHYS(x)        (x+0x0000080c)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_1_CFG_RMSK           0x00000ff1
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_1_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_1_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_1_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_1_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_EXTEND_BMSK 0x00000800
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_EXTEND_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_CYCLE_VAL_BMSK 0x00000700
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_1_CFG_WR_RANK_UPDATE_CLK_GATE_CYCLE_VAL_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_1_CFG_WR_RANK_UPDATE_WAIT_CYCLE_VAL_BMSK 0x000000f0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_1_CFG_WR_RANK_UPDATE_WAIT_CYCLE_VAL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_1_CFG_WR_RANK_UPDATE_EN_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_1_CFG_WR_RANK_UPDATE_EN_SHFT        0x0

//// Register DDRPHY_QFI2EXT_PRFS_0_CNTL_2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_2_CFG_ADDR(x)        (x+0x00000810)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_2_CFG_PHYS(x)        (x+0x00000810)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_2_CFG_RMSK           0x07777737
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_2_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_2_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_2_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_2_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_2_CFG_READ_EN_EXT_POST_VAL_BMSK 0x07000000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_2_CFG_READ_EN_EXT_POST_VAL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_2_CFG_READ_EN_EXT_PRE_RANK1_VAL_BMSK 0x00700000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_2_CFG_READ_EN_EXT_PRE_RANK1_VAL_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_2_CFG_READ_EN_EXT_PRE_RANK0_VAL_BMSK 0x00070000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_2_CFG_READ_EN_EXT_PRE_RANK0_VAL_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_2_CFG_READ_IE_EXT_POST_VAL_BMSK 0x00007000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_2_CFG_READ_IE_EXT_POST_VAL_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_2_CFG_READ_IE_EXT_PRE_VAL_BMSK 0x00000700
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_2_CFG_READ_IE_EXT_PRE_VAL_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_2_CFG_READ_OE_DES_VAL_BMSK 0x00000030
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_2_CFG_READ_OE_DES_VAL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_2_CFG_OPCODE_READ_LEAD_TIME_VAL_BMSK 0x00000007
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_0_CNTL_2_CFG_OPCODE_READ_LEAD_TIME_VAL_SHFT        0x0

//// Register DDRPHY_QFI2EXT_PRFS_1_CNTL_2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_2_CFG_ADDR(x)        (x+0x00000814)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_2_CFG_PHYS(x)        (x+0x00000814)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_2_CFG_RMSK           0x07777737
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_2_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_2_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_2_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_2_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_2_CFG_READ_EN_EXT_POST_VAL_BMSK 0x07000000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_2_CFG_READ_EN_EXT_POST_VAL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_2_CFG_READ_EN_EXT_PRE_RANK1_VAL_BMSK 0x00700000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_2_CFG_READ_EN_EXT_PRE_RANK1_VAL_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_2_CFG_READ_EN_EXT_PRE_RANK0_VAL_BMSK 0x00070000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_2_CFG_READ_EN_EXT_PRE_RANK0_VAL_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_2_CFG_READ_IE_EXT_POST_VAL_BMSK 0x00007000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_2_CFG_READ_IE_EXT_POST_VAL_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_2_CFG_READ_IE_EXT_PRE_VAL_BMSK 0x00000700
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_2_CFG_READ_IE_EXT_PRE_VAL_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_2_CFG_READ_OE_DES_VAL_BMSK 0x00000030
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_2_CFG_READ_OE_DES_VAL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_2_CFG_OPCODE_READ_LEAD_TIME_VAL_BMSK 0x00000007
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_1_CNTL_2_CFG_OPCODE_READ_LEAD_TIME_VAL_SHFT        0x0

//// Register DDRPHY_QFI2EXT_PRFS_2_CNTL_2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_2_CFG_ADDR(x)        (x+0x00000818)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_2_CFG_PHYS(x)        (x+0x00000818)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_2_CFG_RMSK           0x07777737
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_2_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_2_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_2_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_2_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_2_CFG_READ_EN_EXT_POST_VAL_BMSK 0x07000000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_2_CFG_READ_EN_EXT_POST_VAL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_2_CFG_READ_EN_EXT_PRE_RANK1_VAL_BMSK 0x00700000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_2_CFG_READ_EN_EXT_PRE_RANK1_VAL_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_2_CFG_READ_EN_EXT_PRE_RANK0_VAL_BMSK 0x00070000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_2_CFG_READ_EN_EXT_PRE_RANK0_VAL_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_2_CFG_READ_IE_EXT_POST_VAL_BMSK 0x00007000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_2_CFG_READ_IE_EXT_POST_VAL_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_2_CFG_READ_IE_EXT_PRE_VAL_BMSK 0x00000700
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_2_CFG_READ_IE_EXT_PRE_VAL_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_2_CFG_READ_OE_DES_VAL_BMSK 0x00000030
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_2_CFG_READ_OE_DES_VAL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_2_CFG_OPCODE_READ_LEAD_TIME_VAL_BMSK 0x00000007
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_2_CNTL_2_CFG_OPCODE_READ_LEAD_TIME_VAL_SHFT        0x0

//// Register DDRPHY_QFI2EXT_PRFS_3_CNTL_2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_2_CFG_ADDR(x)        (x+0x0000081c)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_2_CFG_PHYS(x)        (x+0x0000081c)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_2_CFG_RMSK           0x07777737
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_2_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_2_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_2_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_2_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_2_CFG_READ_EN_EXT_POST_VAL_BMSK 0x07000000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_2_CFG_READ_EN_EXT_POST_VAL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_2_CFG_READ_EN_EXT_PRE_RANK1_VAL_BMSK 0x00700000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_2_CFG_READ_EN_EXT_PRE_RANK1_VAL_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_2_CFG_READ_EN_EXT_PRE_RANK0_VAL_BMSK 0x00070000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_2_CFG_READ_EN_EXT_PRE_RANK0_VAL_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_2_CFG_READ_IE_EXT_POST_VAL_BMSK 0x00007000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_2_CFG_READ_IE_EXT_POST_VAL_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_2_CFG_READ_IE_EXT_PRE_VAL_BMSK 0x00000700
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_2_CFG_READ_IE_EXT_PRE_VAL_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_2_CFG_READ_OE_DES_VAL_BMSK 0x00000030
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_2_CFG_READ_OE_DES_VAL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_2_CFG_OPCODE_READ_LEAD_TIME_VAL_BMSK 0x00000007
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_3_CNTL_2_CFG_OPCODE_READ_LEAD_TIME_VAL_SHFT        0x0

//// Register DDRPHY_QFI2EXT_PRFS_4_CNTL_2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_2_CFG_ADDR(x)        (x+0x00000820)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_2_CFG_PHYS(x)        (x+0x00000820)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_2_CFG_RMSK           0x07777737
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_2_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_2_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_2_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_2_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_2_CFG_READ_EN_EXT_POST_VAL_BMSK 0x07000000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_2_CFG_READ_EN_EXT_POST_VAL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_2_CFG_READ_EN_EXT_PRE_RANK1_VAL_BMSK 0x00700000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_2_CFG_READ_EN_EXT_PRE_RANK1_VAL_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_2_CFG_READ_EN_EXT_PRE_RANK0_VAL_BMSK 0x00070000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_2_CFG_READ_EN_EXT_PRE_RANK0_VAL_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_2_CFG_READ_IE_EXT_POST_VAL_BMSK 0x00007000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_2_CFG_READ_IE_EXT_POST_VAL_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_2_CFG_READ_IE_EXT_PRE_VAL_BMSK 0x00000700
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_2_CFG_READ_IE_EXT_PRE_VAL_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_2_CFG_READ_OE_DES_VAL_BMSK 0x00000030
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_2_CFG_READ_OE_DES_VAL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_2_CFG_OPCODE_READ_LEAD_TIME_VAL_BMSK 0x00000007
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_4_CNTL_2_CFG_OPCODE_READ_LEAD_TIME_VAL_SHFT        0x0

//// Register DDRPHY_QFI2EXT_PRFS_5_CNTL_2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_2_CFG_ADDR(x)        (x+0x00000824)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_2_CFG_PHYS(x)        (x+0x00000824)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_2_CFG_RMSK           0x07777737
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_2_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_2_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_2_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_2_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_2_CFG_READ_EN_EXT_POST_VAL_BMSK 0x07000000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_2_CFG_READ_EN_EXT_POST_VAL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_2_CFG_READ_EN_EXT_PRE_RANK1_VAL_BMSK 0x00700000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_2_CFG_READ_EN_EXT_PRE_RANK1_VAL_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_2_CFG_READ_EN_EXT_PRE_RANK0_VAL_BMSK 0x00070000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_2_CFG_READ_EN_EXT_PRE_RANK0_VAL_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_2_CFG_READ_IE_EXT_POST_VAL_BMSK 0x00007000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_2_CFG_READ_IE_EXT_POST_VAL_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_2_CFG_READ_IE_EXT_PRE_VAL_BMSK 0x00000700
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_2_CFG_READ_IE_EXT_PRE_VAL_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_2_CFG_READ_OE_DES_VAL_BMSK 0x00000030
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_2_CFG_READ_OE_DES_VAL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_2_CFG_OPCODE_READ_LEAD_TIME_VAL_BMSK 0x00000007
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_5_CNTL_2_CFG_OPCODE_READ_LEAD_TIME_VAL_SHFT        0x0

//// Register DDRPHY_QFI2EXT_PRFS_6_CNTL_2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_2_CFG_ADDR(x)        (x+0x00000828)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_2_CFG_PHYS(x)        (x+0x00000828)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_2_CFG_RMSK           0x07777737
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_2_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_2_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_2_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_2_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_2_CFG_READ_EN_EXT_POST_VAL_BMSK 0x07000000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_2_CFG_READ_EN_EXT_POST_VAL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_2_CFG_READ_EN_EXT_PRE_RANK1_VAL_BMSK 0x00700000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_2_CFG_READ_EN_EXT_PRE_RANK1_VAL_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_2_CFG_READ_EN_EXT_PRE_RANK0_VAL_BMSK 0x00070000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_2_CFG_READ_EN_EXT_PRE_RANK0_VAL_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_2_CFG_READ_IE_EXT_POST_VAL_BMSK 0x00007000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_2_CFG_READ_IE_EXT_POST_VAL_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_2_CFG_READ_IE_EXT_PRE_VAL_BMSK 0x00000700
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_2_CFG_READ_IE_EXT_PRE_VAL_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_2_CFG_READ_OE_DES_VAL_BMSK 0x00000030
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_2_CFG_READ_OE_DES_VAL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_2_CFG_OPCODE_READ_LEAD_TIME_VAL_BMSK 0x00000007
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_6_CNTL_2_CFG_OPCODE_READ_LEAD_TIME_VAL_SHFT        0x0

//// Register DDRPHY_QFI2EXT_PRFS_7_CNTL_2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_2_CFG_ADDR(x)        (x+0x0000082c)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_2_CFG_PHYS(x)        (x+0x0000082c)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_2_CFG_RMSK           0x07777737
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_2_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_2_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_2_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_2_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_2_CFG_READ_EN_EXT_POST_VAL_BMSK 0x07000000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_2_CFG_READ_EN_EXT_POST_VAL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_2_CFG_READ_EN_EXT_PRE_RANK1_VAL_BMSK 0x00700000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_2_CFG_READ_EN_EXT_PRE_RANK1_VAL_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_2_CFG_READ_EN_EXT_PRE_RANK0_VAL_BMSK 0x00070000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_2_CFG_READ_EN_EXT_PRE_RANK0_VAL_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_2_CFG_READ_IE_EXT_POST_VAL_BMSK 0x00007000
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_2_CFG_READ_IE_EXT_POST_VAL_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_2_CFG_READ_IE_EXT_PRE_VAL_BMSK 0x00000700
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_2_CFG_READ_IE_EXT_PRE_VAL_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_2_CFG_READ_OE_DES_VAL_BMSK 0x00000030
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_2_CFG_READ_OE_DES_VAL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_2_CFG_OPCODE_READ_LEAD_TIME_VAL_BMSK 0x00000007
#define HWIO_DDR_PHY_DDRPHY_QFI2EXT_PRFS_7_CNTL_2_CFG_OPCODE_READ_LEAD_TIME_VAL_SHFT        0x0


#endif

