<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p131" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_131{left:110px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t2_131{left:800px;bottom:1129px;letter-spacing:-0.17px;}
#t3_131{left:110px;bottom:1082px;letter-spacing:0.12px;}
#t4_131{left:173px;bottom:1082px;letter-spacing:0.14px;word-spacing:2.28px;}
#t5_131{left:159px;bottom:1040px;letter-spacing:0.09px;}
#t6_131{left:279px;bottom:1040px;letter-spacing:0.09px;word-spacing:2.51px;}
#t7_131{left:378px;bottom:1040px;letter-spacing:0.09px;word-spacing:2.51px;}
#t8_131{left:477px;bottom:1040px;letter-spacing:0.09px;word-spacing:2.51px;}
#t9_131{left:536px;bottom:1040px;letter-spacing:0.09px;}
#ta_131{left:560px;bottom:1040px;letter-spacing:0.09px;}
#tb_131{left:647px;bottom:1040px;letter-spacing:5.69px;}
#tc_131{left:766px;bottom:1040px;}
#td_131{left:200px;bottom:1017px;letter-spacing:-0.15px;}
#te_131{left:330px;bottom:1017px;letter-spacing:-0.14px;}
#tf_131{left:429px;bottom:1017px;letter-spacing:-0.14px;}
#tg_131{left:499px;bottom:1017px;letter-spacing:-0.15px;}
#th_131{left:596px;bottom:1017px;letter-spacing:-0.16px;}
#ti_131{left:692px;bottom:1017px;letter-spacing:0.02px;}
#tj_131{left:219px;bottom:995px;}
#tk_131{left:337px;bottom:995px;}
#tl_131{left:436px;bottom:995px;}
#tm_131{left:516px;bottom:995px;}
#tn_131{left:600px;bottom:995px;}
#to_131{left:709px;bottom:995px;}
#tp_131{left:184px;bottom:975px;letter-spacing:-0.81px;}
#tq_131{left:222px;bottom:975px;letter-spacing:-0.16px;}
#tr_131{left:331px;bottom:975px;letter-spacing:-0.15px;}
#ts_131{left:424px;bottom:975px;letter-spacing:-0.17px;}
#tt_131{left:491px;bottom:975px;letter-spacing:-0.23px;}
#tu_131{left:589px;bottom:975px;letter-spacing:-0.14px;}
#tv_131{left:678px;bottom:975px;letter-spacing:-0.24px;}
#tw_131{left:166px;bottom:954px;letter-spacing:-0.43px;}
#tx_131{left:318px;bottom:954px;letter-spacing:-0.85px;}
#ty_131{left:424px;bottom:954px;letter-spacing:-0.17px;}
#tz_131{left:491px;bottom:954px;letter-spacing:-0.23px;}
#t10_131{left:589px;bottom:954px;letter-spacing:-0.15px;}
#t11_131{left:678px;bottom:954px;letter-spacing:-0.23px;}
#t12_131{left:183px;bottom:933px;letter-spacing:-0.19px;}
#t13_131{left:222px;bottom:933px;letter-spacing:-0.16px;}
#t14_131{left:331px;bottom:933px;letter-spacing:-0.14px;}
#t15_131{left:424px;bottom:933px;letter-spacing:-0.17px;}
#t16_131{left:491px;bottom:933px;letter-spacing:-0.23px;}
#t17_131{left:600px;bottom:933px;}
#t18_131{left:678px;bottom:933px;letter-spacing:-0.23px;}
#t19_131{left:110px;bottom:880px;letter-spacing:-0.16px;word-spacing:1.22px;}
#t1a_131{left:110px;bottom:860px;letter-spacing:-0.11px;word-spacing:-0.17px;}
#t1b_131{left:251px;bottom:860px;letter-spacing:-0.17px;}
#t1c_131{left:312px;bottom:860px;letter-spacing:-0.15px;word-spacing:0.25px;}
#t1d_131{left:110px;bottom:839px;letter-spacing:-0.15px;word-spacing:1.52px;}
#t1e_131{left:110px;bottom:818px;letter-spacing:-0.13px;word-spacing:1.16px;}
#t1f_131{left:522px;bottom:818px;letter-spacing:-0.18px;}
#t1g_131{left:589px;bottom:818px;letter-spacing:-0.17px;word-spacing:1.03px;}
#t1h_131{left:110px;bottom:798px;letter-spacing:-0.15px;word-spacing:1.56px;}
#t1i_131{left:110px;bottom:777px;letter-spacing:-0.16px;word-spacing:1.03px;}
#t1j_131{left:110px;bottom:756px;letter-spacing:-0.22px;}
#t1k_131{left:176px;bottom:756px;letter-spacing:-0.17px;}
#t1l_131{left:237px;bottom:756px;letter-spacing:-0.18px;word-spacing:2.54px;}
#t1m_131{left:434px;bottom:756px;letter-spacing:-0.18px;}
#t1n_131{left:495px;bottom:756px;letter-spacing:-0.17px;word-spacing:1.7px;}
#t1o_131{left:110px;bottom:736px;letter-spacing:-0.14px;word-spacing:2.87px;}
#t1p_131{left:619px;bottom:736px;letter-spacing:-0.18px;}
#t1q_131{left:689px;bottom:736px;letter-spacing:-0.17px;word-spacing:2.83px;}
#t1r_131{left:110px;bottom:715px;letter-spacing:-0.14px;word-spacing:1.39px;}
#t1s_131{left:110px;bottom:679px;letter-spacing:-0.34px;word-spacing:3.82px;}
#t1t_131{left:110px;bottom:658px;letter-spacing:-0.15px;word-spacing:3.43px;}
#t1u_131{left:490px;bottom:658px;letter-spacing:-0.53px;word-spacing:4.11px;}
#t1v_131{left:110px;bottom:638px;letter-spacing:-0.31px;word-spacing:0.81px;}
#t1w_131{left:110px;bottom:617px;letter-spacing:-0.15px;word-spacing:0.14px;}
#t1x_131{left:110px;bottom:596px;letter-spacing:-0.33px;word-spacing:1.73px;}
#t1y_131{left:110px;bottom:560px;letter-spacing:-0.15px;word-spacing:0.17px;}
#t1z_131{left:773px;bottom:560px;letter-spacing:-0.29px;}
#t20_131{left:110px;bottom:540px;letter-spacing:-0.14px;word-spacing:-0.15px;}
#t21_131{left:318px;bottom:540px;letter-spacing:-0.72px;}
#t22_131{left:354px;bottom:540px;letter-spacing:-0.13px;word-spacing:0.21px;}
#t23_131{left:110px;bottom:519px;letter-spacing:-0.13px;word-spacing:1.02px;}
#t24_131{left:110px;bottom:498px;letter-spacing:-0.16px;word-spacing:2.17px;}
#t25_131{left:110px;bottom:477px;letter-spacing:-0.18px;word-spacing:-0.07px;}
#t26_131{left:368px;bottom:477px;letter-spacing:-0.29px;}
#t27_131{left:426px;bottom:477px;letter-spacing:-0.18px;}
#t28_131{left:457px;bottom:477px;letter-spacing:-0.72px;}
#t29_131{left:493px;bottom:477px;letter-spacing:-0.12px;word-spacing:2.67px;}
#t2a_131{left:627px;bottom:477px;letter-spacing:-0.23px;word-spacing:0.56px;}
#t2b_131{left:110px;bottom:457px;letter-spacing:-0.14px;}
#t2c_131{left:184px;bottom:457px;letter-spacing:-0.17px;word-spacing:-0.02px;}
#t2d_131{left:110px;bottom:436px;letter-spacing:-0.15px;}
#t2e_131{left:168px;bottom:436px;letter-spacing:-0.14px;}
#t2f_131{left:190px;bottom:436px;letter-spacing:-0.13px;word-spacing:1.39px;}
#t2g_131{left:152px;bottom:391px;letter-spacing:0.01px;word-spacing:1.42px;}
#t2h_131{left:152px;bottom:373px;letter-spacing:0.05px;word-spacing:1.74px;}
#t2i_131{left:110px;bottom:337px;letter-spacing:-0.42px;word-spacing:1.48px;}
#t2j_131{left:110px;bottom:316px;letter-spacing:-0.23px;word-spacing:1.56px;}
#t2k_131{left:110px;bottom:280px;letter-spacing:-0.23px;word-spacing:2.59px;}
#t2l_131{left:110px;bottom:259px;letter-spacing:-0.15px;word-spacing:1.47px;}
#t2m_131{left:110px;bottom:239px;letter-spacing:-0.19px;}
#t2n_131{left:154px;bottom:239px;letter-spacing:-0.17px;}
#t2o_131{left:215px;bottom:239px;letter-spacing:-0.15px;word-spacing:1.39px;}

.s1_131{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s2_131{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s3_131{font-size:18px;font-family:CMBX12_1fi;color:#000;}
.s4_131{font-size:12px;font-family:CMR8_1g3;color:#000;}
.s5_131{font-size:17px;font-family:CMTI10_1gf;color:#000;}
.s6_131{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s7_131{font-size:17px;font-family:CMR10_1fw;color:#000080;}
.s8_131{font-size:15px;font-family:CMTI10_1gf;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts131" type="text/css" >

@font-face {
	font-family: CMBX12_1fi;
	src: url("fonts/CMBX12_1fi.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMR8_1g3;
	src: url("fonts/CMR8_1g3.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg131Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg131" style="-webkit-user-select: none;"><object width="935" height="1210" data="131/131.svg" type="image/svg+xml" id="pdf131" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_131" class="t s1_131">Volume II: RISC-V Privileged Architectures V20211203 </span><span id="t2_131" class="t s2_131">117 </span>
<span id="t3_131" class="t s3_131">8.3.1 </span><span id="t4_131" class="t s3_131">Hypervisor Virtual-Machine Load and Store Instructions </span>
<span id="t5_131" class="t s4_131">31 </span><span id="t6_131" class="t s4_131">25 24 </span><span id="t7_131" class="t s4_131">20 19 </span><span id="t8_131" class="t s4_131">15 14 </span><span id="t9_131" class="t s4_131">12 </span><span id="ta_131" class="t s4_131">11 </span><span id="tb_131" class="t s4_131">76 </span><span id="tc_131" class="t s4_131">0 </span>
<span id="td_131" class="t s2_131">funct7 </span><span id="te_131" class="t s2_131">rs2 </span><span id="tf_131" class="t s2_131">rs1 </span><span id="tg_131" class="t s2_131">funct3 </span><span id="th_131" class="t s2_131">rd </span><span id="ti_131" class="t s2_131">opcode </span>
<span id="tj_131" class="t s2_131">7 </span><span id="tk_131" class="t s2_131">5 </span><span id="tl_131" class="t s2_131">5 </span><span id="tm_131" class="t s2_131">3 </span><span id="tn_131" class="t s2_131">5 </span><span id="to_131" class="t s2_131">7 </span>
<span id="tp_131" class="t s2_131">HLV.</span><span id="tq_131" class="t s5_131">width </span><span id="tr_131" class="t s2_131">[U] </span><span id="ts_131" class="t s2_131">addr </span><span id="tt_131" class="t s2_131">PRIVM </span><span id="tu_131" class="t s2_131">dest </span><span id="tv_131" class="t s2_131">SYSTEM </span>
<span id="tw_131" class="t s2_131">HLVX.HU/WU </span><span id="tx_131" class="t s2_131">HLVX </span><span id="ty_131" class="t s2_131">addr </span><span id="tz_131" class="t s2_131">PRIVM </span><span id="t10_131" class="t s2_131">dest </span><span id="t11_131" class="t s2_131">SYSTEM </span>
<span id="t12_131" class="t s2_131">HSV.</span><span id="t13_131" class="t s5_131">width </span><span id="t14_131" class="t s2_131">src </span><span id="t15_131" class="t s2_131">addr </span><span id="t16_131" class="t s2_131">PRIVM </span><span id="t17_131" class="t s2_131">0 </span><span id="t18_131" class="t s2_131">SYSTEM </span>
<span id="t19_131" class="t s2_131">The hypervisor virtual-machine load and store instructions are valid only in M-mode or HS-mode, </span>
<span id="t1a_131" class="t s2_131">or in U-mode when </span><span id="t1b_131" class="t s6_131">hstatus</span><span id="t1c_131" class="t s2_131">.HU=1. Each instruction performs an explicit memory access as though </span>
<span id="t1d_131" class="t s2_131">V=1; i.e., with the address translation and protection, and the endianness, that apply to memory </span>
<span id="t1e_131" class="t s2_131">accesses in either VS-mode or VU-mode. Field SPVP of </span><span id="t1f_131" class="t s6_131">hstatus </span><span id="t1g_131" class="t s2_131">controls the privilege level of the </span>
<span id="t1h_131" class="t s2_131">access. The explicit memory access is done as though in VU-mode when SPVP=0, and as though </span>
<span id="t1i_131" class="t s2_131">in VS-mode when SPVP=1. As usual when V=1, two-stage address translation is applied, and the </span>
<span id="t1j_131" class="t s2_131">HS-level </span><span id="t1k_131" class="t s6_131">sstatus</span><span id="t1l_131" class="t s2_131">.SUM is ignored. HS-level </span><span id="t1m_131" class="t s6_131">sstatus</span><span id="t1n_131" class="t s2_131">.MXR makes execute-only pages readable for </span>
<span id="t1o_131" class="t s2_131">both stages of address translation (VS-stage and G-stage), whereas </span><span id="t1p_131" class="t s6_131">vsstatus</span><span id="t1q_131" class="t s2_131" data-mappings='[[6,"ff"]]'>.MXR aﬀects only </span>
<span id="t1r_131" class="t s2_131" data-mappings='[[4,"fi"]]'>the ﬁrst translation stage (VS-stage). </span>
<span id="t1s_131" class="t s2_131">For every RV32I or RV64I load instruction, LB, LBU, LH, LHU, LW, LWU, and LD, there is </span>
<span id="t1t_131" class="t s2_131">a corresponding virtual-machine load instruction: </span><span id="t1u_131" class="t s2_131">HLV.B, HLV.BU, HLV.H, HLV.HU, HLV.W, </span>
<span id="t1v_131" class="t s2_131">HLV.WU, and HLV.D. For every RV32I or RV64I store instruction, SB, SH, SW, and SD, there is a </span>
<span id="t1w_131" class="t s2_131">corresponding virtual-machine store instruction: HSV.B, HSV.H, HSV.W, and HSV.D. Instructions </span>
<span id="t1x_131" class="t s2_131">HLV.WU, HLV.D, and HSV.D are not valid for RV32, of course. </span>
<span id="t1y_131" class="t s2_131">Instructions HLVX.HUand HLVX.WU are the same as HLV.HUand HLV.WU, except that </span><span id="t1z_131" class="t s5_131">execute </span>
<span id="t20_131" class="t s2_131">permission takes the place of </span><span id="t21_131" class="t s5_131">read </span><span id="t22_131" class="t s2_131">permission during address translation. That is, the memory being </span>
<span id="t23_131" class="t s2_131">read must be executable in both stages of address translation, but read permission is not required. </span>
<span id="t24_131" class="t s2_131">For the supervisor physical address that results from address translation, the supervisor physical </span>
<span id="t25_131" class="t s2_131">memory attributes must grant both </span><span id="t26_131" class="t s5_131">execute </span><span id="t27_131" class="t s2_131">and </span><span id="t28_131" class="t s5_131">read </span><span id="t29_131" class="t s2_131">permissions. (The </span><span id="t2a_131" class="t s5_131">supervisor physical memory </span>
<span id="t2b_131" class="t s5_131">attributes </span><span id="t2c_131" class="t s2_131" data-mappings='[[52,"fi"]]'>are the machine’s physical memory attributes as modiﬁed by physical memory protection, </span>
<span id="t2d_131" class="t s2_131">Section </span><span id="t2e_131" class="t s7_131">3.7</span><span id="t2f_131" class="t s2_131">, for supervisor level.) </span>
<span id="t2g_131" class="t s8_131">HLVX cannot override machine-level physical memory protection (PMP), so attempting to read </span>
<span id="t2h_131" class="t s8_131">memory that PMP designates as execute-only still results in an access-fault exception. </span>
<span id="t2i_131" class="t s2_131">HLVX.WU is valid for RV32, even though LWU and HLV.WU are not. (For RV32, HLVX.WU can </span>
<span id="t2j_131" class="t s2_131">be considered a variant of HLV.W, as sign extension is irrelevant for 32-bit values.) </span>
<span id="t2k_131" class="t s2_131">Attempts to execute a virtual-machine load/store instruction (HLV, HLVX, or HSV) when V=1 </span>
<span id="t2l_131" class="t s2_131">cause a virtual instruction trap. Attempts to execute one of these same instructions from U-mode </span>
<span id="t2m_131" class="t s2_131">when </span><span id="t2n_131" class="t s6_131">hstatus</span><span id="t2o_131" class="t s2_131">.HU=0 cause an illegal instruction trap. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
