# DSD_Lab3
Digital System Design Lab 3 work

	n-bit register with LOAD/~HOLD and tristate output enable (nbit_RegLH_TriOut.vhd)
-	 n-bit register with LOAD/~HOLD control 	(nbit_RegLH.vhd)
-	n-bit 2-input multiplexer (lab 2) 		(nbitTwoInputMux_VHDL.vhd)
-	Two-input mux (lab 1)		(TwoInputMultiplexor_VHDL.vhd)
-	n-bit register				(nbitReg.vhd)
-	D-flipflop			(dFlipFlop .vhd)	
-	n-bit tri-state buffer				(nbit_triState.vhd)
-	tri-state buffer (code provided) 		(tri_buff.vhd)
¬
	n-bit shift register with parallel load input	(nbit_ShiftReg_ParalLoad.vhd)
-	n-bit 2-input multiplexer (lab 2) 		(nbitTwoInputMux_VHDL.vhd)
-	Two-input mux (lab 1) 		(TwoInputMultiplexor_VHDL.vhd)
-	n-bit register				(nbitReg.vhd)
-	D-flipflop 			(dFlipFlop .vhd)

	4-bit linear feedback shift register 		(4bit_linearFeedback_shiftReg.vhd)
-	XOR_gate (lab 1) 			(TwoInputXOR_VHDL.vhd)
-	n-bit shift-register (code provided)	(nbit_shiftreg.vhd)
-	n-bit register			(nbitReg.vhd)
-	D-flipflop		(dFlipFlop .vhd)

	n-bit Universal shift register			(nbit_Uni_shiftReg.vhd)
-	Shift-Rotate Unit (lab 2)			(shift_rotate.vhd)
-	Two-input mux (lab 1) 		(two_input_mux.vhd)
-	Four-input mux (lab 2)		(four_input_mux.vhd)
-	n-bit register				(nbitReg.vhd)
-	D-flipflop			(dFlipFlop .vhd)

	n-bit twisted-ring counter			(nbit_twistRing_count.vhd)
-	Not Gate (lab 1)				(Inverter_VHDL.vhd)
-	n-bit shift-register (code provided)	(nbit_shiftreg.vhd)
