{
  "Top": "crazyFunction",
  "RtlTop": "crazyFunction",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "x": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "float",
        "dataWidth": "32",
        "arraySizes": ["100"],
        "interfaceRef": "x"
      }
    },
    "y": {
      "index": "1",
      "type": {
        "dataType": "float",
        "dataWidth": "32",
        "interfaceRef": "s_axi_CRTL_BUS",
        "registerRefs": ["y"]
      }
    },
    "res": {
      "index": "2",
      "type": {
        "kinds": ["array"],
        "dataType": "float",
        "dataWidth": "32",
        "arraySizes": ["100"],
        "interfaceRef": "res"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "3701",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "crazyFunction",
    "Version": "1.0",
    "DisplayName": "Crazyfunction",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/core.cpp"],
    "Vhdl": [
      "impl\/vhdl\/crazyFunction_CRTL_BUS_s_axi.vhd",
      "impl\/vhdl\/crazyFunction_fadfYi.vhd",
      "impl\/vhdl\/crazyFunction_fexibs.vhd",
      "impl\/vhdl\/crazyFunction_fmug8j.vhd",
      "impl\/vhdl\/crazyFunction_fsqhbi.vhd",
      "impl\/vhdl\/crazyFunction_muljbC.vhd",
      "impl\/vhdl\/crazyFunction_mulmb6.vhd",
      "impl\/vhdl\/crazyFunction_mulncg.vhd",
      "impl\/vhdl\/crazyFunction_muxkbM.vhd",
      "impl\/vhdl\/crazyFunction_muxlbW.vhd",
      "impl\/vhdl\/crazyFunction_refbkb.vhd",
      "impl\/vhdl\/crazyFunction_seccud.vhd",
      "impl\/vhdl\/crazyFunction_secdEe.vhd",
      "impl\/vhdl\/crazyFunction_seceOg.vhd",
      "impl\/vhdl\/scaled_fixed2ieee.vhd",
      "impl\/vhdl\/crazyFunction.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/crazyFunction_CRTL_BUS_s_axi.v",
      "impl\/verilog\/crazyFunction_fadfYi.v",
      "impl\/verilog\/crazyFunction_fexibs.v",
      "impl\/verilog\/crazyFunction_fmug8j.v",
      "impl\/verilog\/crazyFunction_fsqhbi.v",
      "impl\/verilog\/crazyFunction_muljbC.v",
      "impl\/verilog\/crazyFunction_mulmb6.v",
      "impl\/verilog\/crazyFunction_mulncg.v",
      "impl\/verilog\/crazyFunction_muxkbM.v",
      "impl\/verilog\/crazyFunction_muxlbW.v",
      "impl\/verilog\/crazyFunction_refbkb.v",
      "impl\/verilog\/crazyFunction_refbkb_rom.dat",
      "impl\/verilog\/crazyFunction_seccud.v",
      "impl\/verilog\/crazyFunction_seccud_rom.dat",
      "impl\/verilog\/crazyFunction_secdEe.v",
      "impl\/verilog\/crazyFunction_secdEe_rom.dat",
      "impl\/verilog\/crazyFunction_seceOg.v",
      "impl\/verilog\/crazyFunction_seceOg_rom.dat",
      "impl\/verilog\/scaled_fixed2ieee.v",
      "impl\/verilog\/crazyFunction.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/crazyFunction_v1_0\/data\/crazyFunction.mdd",
      "impl\/misc\/drivers\/crazyFunction_v1_0\/data\/crazyFunction.tcl",
      "impl\/misc\/drivers\/crazyFunction_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/crazyFunction_v1_0\/src\/xcrazyfunction.c",
      "impl\/misc\/drivers\/crazyFunction_v1_0\/src\/xcrazyfunction.h",
      "impl\/misc\/drivers\/crazyFunction_v1_0\/src\/xcrazyfunction_hw.h",
      "impl\/misc\/drivers\/crazyFunction_v1_0\/src\/xcrazyfunction_linux.c",
      "impl\/misc\/drivers\/crazyFunction_v1_0\/src\/xcrazyfunction_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/crazyFunction_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/crazyFunction_ap_fexp_7_full_dsp_32_ip.tcl",
      "impl\/misc\/crazyFunction_ap_fmul_2_max_dsp_32_ip.tcl",
      "impl\/misc\/crazyFunction_ap_fsqrt_10_no_dsp_32_ip.tcl"
    ],
    "DesignXml": "\/home\/agustinsilva447\/Escritorio\/Github\/FPGA\/test_hsp\/Lab6_HLS_BRAM\/solution1\/.autopilot\/db\/crazyFunction.design.xml",
    "DebugDir": "\/home\/agustinsilva447\/Escritorio\/Github\/FPGA\/test_hsp\/Lab6_HLS_BRAM\/solution1\/.debug",
    "ProtoInst": ["\/home\/agustinsilva447\/Escritorio\/Github\/FPGA\/test_hsp\/Lab6_HLS_BRAM\/solution1\/.debug\/crazyFunction.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "crazyFunction_ap_fadd_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name crazyFunction_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "crazyFunction_ap_fexp_7_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 7 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name crazyFunction_ap_fexp_7_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "crazyFunction_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name crazyFunction_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "crazyFunction_ap_fsqrt_10_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 10 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name crazyFunction_ap_fsqrt_10_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_CRTL_BUS",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "CRTL_BUS",
      "bundle_role": "interrupt"
    },
    "res": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "res",
      "mem_width": "32",
      "mem_depth": "1",
      "mem_ports": "a",
      "addr_width": "32",
      "we_width": "4",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "DIN": {
          "Type": "real float",
          "Width": "32"
        },
        "DOUT": {
          "Type": "real float",
          "Width": "32"
        }
      }
    },
    "s_axi_CRTL_BUS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_CRTL_BUS",
      "param_prefix": "C_S_AXI_CRTL_BUS",
      "addr_bits": "5",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "y",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of y",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "y",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of y"
            }]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "WDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "RDATA": {
          "Type": "real float",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "5",
        "AWADDR": "5",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "x": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "x",
      "mem_width": "32",
      "mem_depth": "1",
      "mem_ports": "a",
      "addr_width": "32",
      "we_width": "4",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "DIN": {
          "Type": "real float",
          "Width": "32"
        },
        "DOUT": {
          "Type": "real float",
          "Width": "32"
        }
      }
    }
  },
  "RtlPorts": {
    "s_axi_CRTL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CRTL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CRTL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CRTL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CRTL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CRTL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CRTL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "x_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "x_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "x_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "x_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "x_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "x_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "x_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "res_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "res_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "res_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "res_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "res_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "res_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "res_Rst_A": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "crazyFunction",
      "Instances": [{
          "ModuleName": "scaled_fixed2ieee",
          "InstanceName": "grp_scaled_fixed2ieee_fu_280"
        }]
    },
    "Info": {
      "scaled_fixed2ieee": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "crazyFunction": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "scaled_fixed2ieee": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "8",
          "LatencyWorst": "10",
          "PipelineIIMin": "6",
          "PipelineIIMax": "10",
          "PipelineII": "6 ~ 10",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.287"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "2",
            "Latency": "2",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 2",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "5",
            "Latency": "2 ~ 5",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "FF": "394",
          "LUT": "750",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "crazyFunction": {
        "Latency": {
          "LatencyBest": "3701",
          "LatencyAvg": "3901",
          "LatencyWorst": "4101",
          "PipelineIIMin": "3702",
          "PipelineIIMax": "4102",
          "PipelineII": "3702 ~ 4102",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.665"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "100",
            "LatencyMin": "3700",
            "LatencyMax": "4100",
            "Latency": "3700 ~ 4100",
            "PipelineII": "",
            "PipelineDepthMin": "37",
            "PipelineDepthMax": "41",
            "PipelineDepth": "37 ~ 41"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "25",
          "FF": "2973",
          "LUT": "5289",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "crazyFunction",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-07-12 18:56:40 -03",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
