#!/bin/bash -f
# ****************************************************************************
# Vivado (TM) v2018.2 (64-bit)
#
# Filename    : elaborate.sh
# Simulator   : Xilinx Vivado Simulator
# Description : Script for elaborating the compiled design
#
# Generated by Vivado on Mon Apr 22 22:58:56 EDT 2019
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
#
# Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
#
# usage: elaborate.sh
#
# ****************************************************************************
ExecStep()
{
"$@"
RETVAL=$?
if [ $RETVAL -ne 0 ]
then
exit $RETVAL
fi
}
ExecStep xelab -wto 6b9f842949a442699de0b7761d25e73a --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L xil_defaultlib -L axi_vip_v1_1_3 -L blk_mem_gen_v8_4_1 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_17 -L axis_switch_v1_1_17 -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_2 -L lib_fifo_v1_0_11 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_datamover_v5_1_19 -L xlconstant_v1_1_5 -L proc_sys_reset_v5_0_12 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_19 -L gigantic_mux -L xlconcat_v2_1_1 -L util_vector_logic_v2_0_1 -L ten_gig_eth_mac_v15_1_6 -L gtwizard_ultrascale_v1_7_4 -L ten_gig_eth_pcs_pma_v6_0_13 -L fifo_generator_v13_2_1 -L microblaze_v10_0_7 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L iomodule_v3_1_3 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_17 -L axi_data_fifo_v2_1_16 -L axi_crossbar_v2_1_18 -L mdm_v3_2_14 -L xdma_v4_1_1 -L axi_mmu_v2_1_15 -L axi_protocol_converter_v2_1_17 -L axi_clock_converter_v2_1_16 -L axi_dwidth_converter_v2_1_17 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_tb_behav xil_defaultlib.top_sim_tb xil_defaultlib.glbl -log elaborate.log
