--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk100 = PERIOD TIMEGRP "clk100" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk100 = PERIOD TIMEGRP "clk100" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: inst_vga_pll/mmcm_adv_inst/CLKIN1
  Logical resource: inst_vga_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: inst_vga_pll/clkin1
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: inst_vga_pll/mmcm_adv_inst/CLKIN1
  Logical resource: inst_vga_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: inst_vga_pll/clkin1
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: inst_vga_pll/mmcm_adv_inst/CLKIN1
  Logical resource: inst_vga_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: inst_vga_pll/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_inst_vga_pll_clkout1 = PERIOD TIMEGRP 
"inst_vga_pll_clkout1" TS_clk100 /         0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 28778839609630 paths analyzed, 4168 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.346ns.
--------------------------------------------------------------------------------

Paths for end point Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP48_X3Y11.A1), 2476 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      19.062ns (Levels of Logic = 6)
  Clock Path Skew:      -0.193ns (1.696 - 1.889)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y20.DOBDO2  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X15Y25.A4      net (fanout=1)        4.035   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.ram_doutb<2>
    SLICE_X15Y25.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1611
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167
    SLICE_X22Y32.A1      net (fanout=1)        1.229   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167
    SLICE_X22Y32.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_14119
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107
    SLICE_X48Y44.D1      net (fanout=1)        1.948   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107
    SLICE_X48Y44.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6
    SLICE_X59Y47.A6      net (fanout=2)        1.003   rddata<5>
    SLICE_X59Y47.A       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X59Y46.B2      net (fanout=2)        0.807   Inst_window/Madd_Y_lut<0>2
    SLICE_X59Y46.B       Tilo                  0.124   N110
                                                       Inst_window/Madd_Y_xor<0>41_SW0
    SLICE_X59Y46.A4      net (fanout=1)        0.433   N110
    SLICE_X59Y46.A       Tilo                  0.124   N110
                                                       Inst_window/Madd_Y_xor<0>41
    DSP48_X3Y11.A1       net (fanout=4)        2.275   Inst_window/Y<3>
    DSP48_X3Y11.CLK      Tdspdck_A_PREG_MULT   3.722   Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
                                                       Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.062ns (7.332ns logic, 11.730ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      19.062ns (Levels of Logic = 6)
  Clock Path Skew:      -0.193ns (1.696 - 1.889)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y20.DOBDO2  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X15Y25.A4      net (fanout=1)        4.035   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.ram_doutb<2>
    SLICE_X15Y25.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1611
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167
    SLICE_X22Y32.A1      net (fanout=1)        1.229   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167
    SLICE_X22Y32.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_14119
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107
    SLICE_X48Y44.D1      net (fanout=1)        1.948   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107
    SLICE_X48Y44.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6
    SLICE_X59Y47.A6      net (fanout=2)        1.003   rddata<5>
    SLICE_X59Y47.A       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X59Y46.B2      net (fanout=2)        0.807   Inst_window/Madd_Y_lut<0>2
    SLICE_X59Y46.B       Tilo                  0.124   N110
                                                       Inst_window/Madd_Y_xor<0>41_SW0
    SLICE_X59Y46.A4      net (fanout=1)        0.433   N110
    SLICE_X59Y46.A       Tilo                  0.124   N110
                                                       Inst_window/Madd_Y_xor<0>41
    DSP48_X3Y11.A1       net (fanout=4)        2.275   Inst_window/Y<3>
    DSP48_X3Y11.CLK      Tdspdck_A_PREG_MULT   3.722   Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
                                                       Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.062ns (7.332ns logic, 11.730ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      18.995ns (Levels of Logic = 6)
  Clock Path Skew:      -0.192ns (1.696 - 1.888)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y21.DOBDO6  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X13Y32.B1      net (fanout=1)        3.462   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.ram_doutb<6>
    SLICE_X13Y32.B       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1558
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1558
    SLICE_X22Y32.C3      net (fanout=1)        1.049   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1558
    SLICE_X22Y32.C       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_14119
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1011
    SLICE_X49Y45.D1      net (fanout=1)        2.107   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1011
    SLICE_X49Y45.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_711
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_411
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_10
    SLICE_X59Y47.A1      net (fanout=4)        1.530   rddata<9>
    SLICE_X59Y47.A       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X59Y46.B2      net (fanout=2)        0.807   Inst_window/Madd_Y_lut<0>2
    SLICE_X59Y46.B       Tilo                  0.124   N110
                                                       Inst_window/Madd_Y_xor<0>41_SW0
    SLICE_X59Y46.A4      net (fanout=1)        0.433   N110
    SLICE_X59Y46.A       Tilo                  0.124   N110
                                                       Inst_window/Madd_Y_xor<0>41
    DSP48_X3Y11.A1       net (fanout=4)        2.275   Inst_window/Y<3>
    DSP48_X3Y11.CLK      Tdspdck_A_PREG_MULT   3.722   Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
                                                       Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    -------------------------------------------------  ---------------------------
    Total                                     18.995ns (7.332ns logic, 11.663ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP48_X3Y11.A0), 1227 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.838ns (Levels of Logic = 5)
  Clock Path Skew:      -0.193ns (1.696 - 1.889)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y20.DOBDO2  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X15Y25.A4      net (fanout=1)        4.035   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.ram_doutb<2>
    SLICE_X15Y25.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1611
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167
    SLICE_X22Y32.A1      net (fanout=1)        1.229   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167
    SLICE_X22Y32.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_14119
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107
    SLICE_X48Y44.D1      net (fanout=1)        1.948   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107
    SLICE_X48Y44.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6
    SLICE_X59Y47.A6      net (fanout=2)        1.003   rddata<5>
    SLICE_X59Y47.A       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X59Y47.B5      net (fanout=2)        0.276   Inst_window/Madd_Y_lut<0>2
    SLICE_X59Y47.B       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_xor<0>31
    DSP48_X3Y11.A0       net (fanout=4)        2.139   Inst_window/Y<2>
    DSP48_X3Y11.CLK      Tdspdck_A_PREG_MULT   3.722   Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
                                                       Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    -------------------------------------------------  ---------------------------
    Total                                     17.838ns (7.208ns logic, 10.630ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.838ns (Levels of Logic = 5)
  Clock Path Skew:      -0.193ns (1.696 - 1.889)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y20.DOBDO2  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X15Y25.A4      net (fanout=1)        4.035   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.ram_doutb<2>
    SLICE_X15Y25.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1611
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167
    SLICE_X22Y32.A1      net (fanout=1)        1.229   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167
    SLICE_X22Y32.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_14119
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107
    SLICE_X48Y44.D1      net (fanout=1)        1.948   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107
    SLICE_X48Y44.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6
    SLICE_X59Y47.A6      net (fanout=2)        1.003   rddata<5>
    SLICE_X59Y47.A       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X59Y47.B5      net (fanout=2)        0.276   Inst_window/Madd_Y_lut<0>2
    SLICE_X59Y47.B       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_xor<0>31
    DSP48_X3Y11.A0       net (fanout=4)        2.139   Inst_window/Y<2>
    DSP48_X3Y11.CLK      Tdspdck_A_PREG_MULT   3.722   Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
                                                       Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    -------------------------------------------------  ---------------------------
    Total                                     17.838ns (7.208ns logic, 10.630ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      17.771ns (Levels of Logic = 5)
  Clock Path Skew:      -0.192ns (1.696 - 1.888)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y21.DOBDO6  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X13Y32.B1      net (fanout=1)        3.462   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.ram_doutb<6>
    SLICE_X13Y32.B       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1558
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1558
    SLICE_X22Y32.C3      net (fanout=1)        1.049   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1558
    SLICE_X22Y32.C       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_14119
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1011
    SLICE_X49Y45.D1      net (fanout=1)        2.107   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1011
    SLICE_X49Y45.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_711
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_411
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_10
    SLICE_X59Y47.A1      net (fanout=4)        1.530   rddata<9>
    SLICE_X59Y47.A       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X59Y47.B5      net (fanout=2)        0.276   Inst_window/Madd_Y_lut<0>2
    SLICE_X59Y47.B       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_xor<0>31
    DSP48_X3Y11.A0       net (fanout=4)        2.139   Inst_window/Y<2>
    DSP48_X3Y11.CLK      Tdspdck_A_PREG_MULT   3.722   Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
                                                       Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT
    -------------------------------------------------  ---------------------------
    Total                                     17.771ns (7.208ns logic, 10.563ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT (DSP48_X3Y12.A1), 2476 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      15.573ns (Levels of Logic = 6)
  Clock Path Skew:      -0.191ns (1.698 - 1.889)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y20.DOBDO2  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X15Y25.A4      net (fanout=1)        4.035   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.ram_doutb<2>
    SLICE_X15Y25.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1611
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167
    SLICE_X22Y32.A1      net (fanout=1)        1.229   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167
    SLICE_X22Y32.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_14119
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107
    SLICE_X48Y44.D1      net (fanout=1)        1.948   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107
    SLICE_X48Y44.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6
    SLICE_X59Y47.A6      net (fanout=2)        1.003   rddata<5>
    SLICE_X59Y47.A       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X59Y46.B2      net (fanout=2)        0.807   Inst_window/Madd_Y_lut<0>2
    SLICE_X59Y46.B       Tilo                  0.124   N110
                                                       Inst_window/Madd_Y_xor<0>41_SW0
    SLICE_X59Y46.A4      net (fanout=1)        0.433   N110
    SLICE_X59Y46.A       Tilo                  0.124   N110
                                                       Inst_window/Madd_Y_xor<0>41
    DSP48_X3Y12.A1       net (fanout=4)        2.146   Inst_window/Y<3>
    DSP48_X3Y12.CLK      Tdspdck_A_AREG        0.362   Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT
                                                       Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     15.573ns (3.972ns logic, 11.601ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      15.573ns (Levels of Logic = 6)
  Clock Path Skew:      -0.191ns (1.698 - 1.889)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y20.DOBDO2  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X15Y25.A4      net (fanout=1)        4.035   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.ram_doutb<2>
    SLICE_X15Y25.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1611
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167
    SLICE_X22Y32.A1      net (fanout=1)        1.229   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_167
    SLICE_X22Y32.A       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_14119
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107
    SLICE_X48Y44.D1      net (fanout=1)        1.948   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107
    SLICE_X48Y44.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6
    SLICE_X59Y47.A6      net (fanout=2)        1.003   rddata<5>
    SLICE_X59Y47.A       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X59Y46.B2      net (fanout=2)        0.807   Inst_window/Madd_Y_lut<0>2
    SLICE_X59Y46.B       Tilo                  0.124   N110
                                                       Inst_window/Madd_Y_xor<0>41_SW0
    SLICE_X59Y46.A4      net (fanout=1)        0.433   N110
    SLICE_X59Y46.A       Tilo                  0.124   N110
                                                       Inst_window/Madd_Y_xor<0>41
    DSP48_X3Y12.A1       net (fanout=4)        2.146   Inst_window/Y<3>
    DSP48_X3Y12.CLK      Tdspdck_A_AREG        0.362   Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT
                                                       Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     15.573ns (3.972ns logic, 11.601ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT (DSP)
  Requirement:          40.000ns
  Data Path Delay:      15.506ns (Levels of Logic = 6)
  Clock Path Skew:      -0.190ns (1.698 - 1.888)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.167ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y21.DOBDO6  Trcko_DOB             2.454   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X13Y32.B1      net (fanout=1)        3.462   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.ram_doutb<6>
    SLICE_X13Y32.B       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1558
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1558
    SLICE_X22Y32.C3      net (fanout=1)        1.049   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1558
    SLICE_X22Y32.C       Tilo                  0.124   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_14119
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1011
    SLICE_X49Y45.D1      net (fanout=1)        2.107   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1011
    SLICE_X49Y45.CMUX    Topdc                 0.536   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_711
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_411
                                                       Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_10
    SLICE_X59Y47.A1      net (fanout=4)        1.530   rddata<9>
    SLICE_X59Y47.A       Tilo                  0.124   Inst_window/Y<2>
                                                       Inst_window/Madd_Y_lut<0>22
    SLICE_X59Y46.B2      net (fanout=2)        0.807   Inst_window/Madd_Y_lut<0>2
    SLICE_X59Y46.B       Tilo                  0.124   N110
                                                       Inst_window/Madd_Y_xor<0>41_SW0
    SLICE_X59Y46.A4      net (fanout=1)        0.433   N110
    SLICE_X59Y46.A       Tilo                  0.124   N110
                                                       Inst_window/Madd_Y_xor<0>41
    DSP48_X3Y12.A1       net (fanout=4)        2.146   Inst_window/Y<3>
    DSP48_X3Y12.CLK      Tdspdck_A_AREG        0.362   Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT
                                                       Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT
    -------------------------------------------------  ---------------------------
    Total                                     15.506ns (3.972ns logic, 11.534ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_inst_vga_pll_clkout1 = PERIOD TIMEGRP "inst_vga_pll_clkout1" TS_clk100 /
        0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAMB36_X4Y10.ADDRBWRADDRL11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Address_Generator/val_11 (FF)
  Destination:          Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Clock Path Skew:      0.334ns (0.920 - 0.586)
  Source Clock:         clk_vga rising at 40.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Address_Generator/val_11 to Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X84Y46.DQ             Tcko                  0.141   Inst_Address_Generator/val<11>
                                                              Inst_Address_Generator/val_11
    RAMB36_X4Y10.ADDRBWRADDRL11 net (fanout=212)      0.417   Inst_Address_Generator/val<11>
    RAMB36_X4Y10.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.183   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                              Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    --------------------------------------------------------  ---------------------------
    Total                                             0.375ns (-0.042ns logic, 0.417ns route)
                                                              (-11.2% logic, 111.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAMB36_X4Y10.ADDRBWRADDRU11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Address_Generator/val_11 (FF)
  Destination:          Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Clock Path Skew:      0.334ns (0.920 - 0.586)
  Source Clock:         clk_vga rising at 40.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Address_Generator/val_11 to Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X84Y46.DQ             Tcko                  0.141   Inst_Address_Generator/val<11>
                                                              Inst_Address_Generator/val_11
    RAMB36_X4Y10.ADDRBWRADDRU11 net (fanout=212)      0.417   Inst_Address_Generator/val<11>
    RAMB36_X4Y10.CLKBWRCLKU     Trckc_ADDRB (-Th)     0.183   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                              Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    --------------------------------------------------------  ---------------------------
    Total                                             0.375ns (-0.042ns logic, 0.417ns route)
                                                              (-11.2% logic, 111.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAMB36_X4Y10.ADDRBWRADDRL15), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Address_Generator/val_15 (FF)
  Destination:          Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 0)
  Clock Path Skew:      0.333ns (0.920 - 0.587)
  Source Clock:         clk_vga rising at 40.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Address_Generator/val_15 to Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X84Y47.DQ             Tcko                  0.141   Inst_Address_Generator/val<15>
                                                              Inst_Address_Generator/val_15
    RAMB36_X4Y10.ADDRBWRADDRL15 net (fanout=71)       0.474   Inst_Address_Generator/val<15>
    RAMB36_X4Y10.CLKBWRCLKU     Trckc_ADDRB (-Th)     0.180   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                              Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    --------------------------------------------------------  ---------------------------
    Total                                             0.435ns (-0.039ns logic, 0.474ns route)
                                                              (-9.0% logic, 109.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Address_Generator/val_15 (FF)
  Destination:          Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 0)
  Clock Path Skew:      0.333ns (0.920 - 0.587)
  Source Clock:         clk_vga rising at 40.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Address_Generator/val_15 to Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X84Y47.DQ             Tcko                  0.141   Inst_Address_Generator/val<15>
                                                              Inst_Address_Generator/val_15
    RAMB36_X4Y10.ADDRBWRADDRL15 net (fanout=71)       0.474   Inst_Address_Generator/val<15>
    RAMB36_X4Y10.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.180   Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                              Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    --------------------------------------------------------  ---------------------------
    Total                                             0.435ns (-0.039ns logic, 0.474ns route)
                                                              (-9.0% logic, 109.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_inst_vga_pll_clkout1 = PERIOD TIMEGRP "inst_vga_pll_clkout1" TS_clk100 /
        0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.108ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.892ns (345.781MHz) (Trper_CLKB)
  Physical resource: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKL
  Logical resource: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKL
  Location pin: RAMB36_X5Y9.CLKBWRCLKL
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 37.108ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.892ns (345.781MHz) (Trper_CLK_WF_NC(FMAX_CAS_WF_NC))
  Physical resource: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKU
  Logical resource: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKU
  Location pin: RAMB36_X5Y9.CLKBWRCLKU
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 37.108ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.892ns (345.781MHz) (Trper_CLKB)
  Physical resource: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Logical resource: Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Location pin: RAMB36_X5Y8.CLKBWRCLKL
  Clock network: clk_vga
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_inst_vga_pll_clkout0 = PERIOD TIMEGRP 
"inst_vga_pll_clkout0" TS_clk100 /         0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3851 paths analyzed, 332 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.092ns.
--------------------------------------------------------------------------------

Paths for end point Inst_ov7670_controller/Inst_i3c2/pcnext_5 (SLICE_X54Y41.C1), 45 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/pcnext_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.942ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.169 - 0.237)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/pcnext_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y16.DO0     Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT
    SLICE_X55Y42.C2      net (fanout=24)       1.710   Inst_ov7670_controller/data<0>
    SLICE_X55Y42.C       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611
                                                       Inst_ov7670_controller/Inst_i3c2/_n0605<3>_SW0
    SLICE_X55Y42.B6      net (fanout=1)        0.151   N24
    SLICE_X55Y42.B       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611
                                                       Inst_ov7670_controller/Inst_i3c2/_n0605<3>
    SLICE_X51Y42.A1      net (fanout=4)        1.067   Inst_ov7670_controller/Inst_i3c2/_n0605
    SLICE_X51Y42.A       Tilo                  0.124   N10
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT12113
    SLICE_X53Y40.A1      net (fanout=3)        0.949   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1211
    SLICE_X53Y40.A       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/pcnext<8>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1212
    SLICE_X54Y41.C1      net (fanout=7)        1.070   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT121
    SLICE_X54Y41.CLK     Tas                   0.045   Inst_ov7670_controller/Inst_i3c2/i2c_started
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT18
                                                       Inst_ov7670_controller/Inst_i3c2/pcnext_5
    -------------------------------------------------  ---------------------------
    Total                                      7.942ns (2.995ns logic, 4.947ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/pcnext_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.313ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.169 - 0.237)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/pcnext_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y16.DO3     Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT
    SLICE_X55Y42.C3      net (fanout=20)       1.081   Inst_ov7670_controller/data<3>
    SLICE_X55Y42.C       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611
                                                       Inst_ov7670_controller/Inst_i3c2/_n0605<3>_SW0
    SLICE_X55Y42.B6      net (fanout=1)        0.151   N24
    SLICE_X55Y42.B       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611
                                                       Inst_ov7670_controller/Inst_i3c2/_n0605<3>
    SLICE_X51Y42.A1      net (fanout=4)        1.067   Inst_ov7670_controller/Inst_i3c2/_n0605
    SLICE_X51Y42.A       Tilo                  0.124   N10
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT12113
    SLICE_X53Y40.A1      net (fanout=3)        0.949   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1211
    SLICE_X53Y40.A       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/pcnext<8>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1212
    SLICE_X54Y41.C1      net (fanout=7)        1.070   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT121
    SLICE_X54Y41.CLK     Tas                   0.045   Inst_ov7670_controller/Inst_i3c2/i2c_started
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT18
                                                       Inst_ov7670_controller/Inst_i3c2/pcnext_5
    -------------------------------------------------  ---------------------------
    Total                                      7.313ns (2.995ns logic, 4.318ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/pcnext_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.254ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.169 - 0.237)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/pcnext_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y16.DO2     Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT
    SLICE_X55Y42.C4      net (fanout=13)       1.022   Inst_ov7670_controller/data<2>
    SLICE_X55Y42.C       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611
                                                       Inst_ov7670_controller/Inst_i3c2/_n0605<3>_SW0
    SLICE_X55Y42.B6      net (fanout=1)        0.151   N24
    SLICE_X55Y42.B       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611
                                                       Inst_ov7670_controller/Inst_i3c2/_n0605<3>
    SLICE_X51Y42.A1      net (fanout=4)        1.067   Inst_ov7670_controller/Inst_i3c2/_n0605
    SLICE_X51Y42.A       Tilo                  0.124   N10
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT12113
    SLICE_X53Y40.A1      net (fanout=3)        0.949   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1211
    SLICE_X53Y40.A       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/pcnext<8>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1212
    SLICE_X54Y41.C1      net (fanout=7)        1.070   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT121
    SLICE_X54Y41.CLK     Tas                   0.045   Inst_ov7670_controller/Inst_i3c2/i2c_started
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT18
                                                       Inst_ov7670_controller/Inst_i3c2/pcnext_5
    -------------------------------------------------  ---------------------------
    Total                                      7.254ns (2.995ns logic, 4.259ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ov7670_controller/Inst_i3c2/pcnext_6 (SLICE_X53Y40.B1), 45 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/pcnext_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.766ns (Levels of Logic = 5)
  Clock Path Skew:      -0.175ns (0.756 - 0.931)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/pcnext_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y16.DO0     Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT
    SLICE_X55Y42.C2      net (fanout=24)       1.710   Inst_ov7670_controller/data<0>
    SLICE_X55Y42.C       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611
                                                       Inst_ov7670_controller/Inst_i3c2/_n0605<3>_SW0
    SLICE_X55Y42.B6      net (fanout=1)        0.151   N24
    SLICE_X55Y42.B       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611
                                                       Inst_ov7670_controller/Inst_i3c2/_n0605<3>
    SLICE_X51Y42.A1      net (fanout=4)        1.067   Inst_ov7670_controller/Inst_i3c2/_n0605
    SLICE_X51Y42.A       Tilo                  0.124   N10
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT12113
    SLICE_X53Y40.A1      net (fanout=3)        0.949   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1211
    SLICE_X53Y40.A       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/pcnext<8>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1212
    SLICE_X53Y40.B1      net (fanout=7)        0.846   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT121
    SLICE_X53Y40.CLK     Tas                   0.093   Inst_ov7670_controller/Inst_i3c2/pcnext<8>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT211
                                                       Inst_ov7670_controller/Inst_i3c2/pcnext_6
    -------------------------------------------------  ---------------------------
    Total                                      7.766ns (3.043ns logic, 4.723ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/pcnext_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.137ns (Levels of Logic = 5)
  Clock Path Skew:      -0.175ns (0.756 - 0.931)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/pcnext_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y16.DO3     Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT
    SLICE_X55Y42.C3      net (fanout=20)       1.081   Inst_ov7670_controller/data<3>
    SLICE_X55Y42.C       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611
                                                       Inst_ov7670_controller/Inst_i3c2/_n0605<3>_SW0
    SLICE_X55Y42.B6      net (fanout=1)        0.151   N24
    SLICE_X55Y42.B       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611
                                                       Inst_ov7670_controller/Inst_i3c2/_n0605<3>
    SLICE_X51Y42.A1      net (fanout=4)        1.067   Inst_ov7670_controller/Inst_i3c2/_n0605
    SLICE_X51Y42.A       Tilo                  0.124   N10
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT12113
    SLICE_X53Y40.A1      net (fanout=3)        0.949   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1211
    SLICE_X53Y40.A       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/pcnext<8>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1212
    SLICE_X53Y40.B1      net (fanout=7)        0.846   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT121
    SLICE_X53Y40.CLK     Tas                   0.093   Inst_ov7670_controller/Inst_i3c2/pcnext<8>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT211
                                                       Inst_ov7670_controller/Inst_i3c2/pcnext_6
    -------------------------------------------------  ---------------------------
    Total                                      7.137ns (3.043ns logic, 4.094ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/pcnext_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.078ns (Levels of Logic = 5)
  Clock Path Skew:      -0.175ns (0.756 - 0.931)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/pcnext_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y16.DO2     Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT
    SLICE_X55Y42.C4      net (fanout=13)       1.022   Inst_ov7670_controller/data<2>
    SLICE_X55Y42.C       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611
                                                       Inst_ov7670_controller/Inst_i3c2/_n0605<3>_SW0
    SLICE_X55Y42.B6      net (fanout=1)        0.151   N24
    SLICE_X55Y42.B       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611
                                                       Inst_ov7670_controller/Inst_i3c2/_n0605<3>
    SLICE_X51Y42.A1      net (fanout=4)        1.067   Inst_ov7670_controller/Inst_i3c2/_n0605
    SLICE_X51Y42.A       Tilo                  0.124   N10
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT12113
    SLICE_X53Y40.A1      net (fanout=3)        0.949   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1211
    SLICE_X53Y40.A       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/pcnext<8>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1212
    SLICE_X53Y40.B1      net (fanout=7)        0.846   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT121
    SLICE_X53Y40.CLK     Tas                   0.093   Inst_ov7670_controller/Inst_i3c2/pcnext<8>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT211
                                                       Inst_ov7670_controller/Inst_i3c2/pcnext_6
    -------------------------------------------------  ---------------------------
    Total                                      7.078ns (3.043ns logic, 4.035ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ov7670_controller/Inst_i3c2/pcnext_9 (SLICE_X52Y40.D2), 45 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/pcnext_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.756ns (Levels of Logic = 5)
  Clock Path Skew:      -0.175ns (0.756 - 0.931)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/pcnext_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y16.DO0     Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT
    SLICE_X55Y42.C2      net (fanout=24)       1.710   Inst_ov7670_controller/data<0>
    SLICE_X55Y42.C       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611
                                                       Inst_ov7670_controller/Inst_i3c2/_n0605<3>_SW0
    SLICE_X55Y42.B6      net (fanout=1)        0.151   N24
    SLICE_X55Y42.B       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611
                                                       Inst_ov7670_controller/Inst_i3c2/_n0605<3>
    SLICE_X51Y42.A1      net (fanout=4)        1.067   Inst_ov7670_controller/Inst_i3c2/_n0605
    SLICE_X51Y42.A       Tilo                  0.124   N10
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT12113
    SLICE_X53Y40.A1      net (fanout=3)        0.949   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1211
    SLICE_X53Y40.A       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/pcnext<8>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1212
    SLICE_X52Y40.D2      net (fanout=7)        0.837   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT121
    SLICE_X52Y40.CLK     Tas                   0.092   Inst_ov7670_controller/Inst_i3c2/pcnext<9>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT30
                                                       Inst_ov7670_controller/Inst_i3c2/pcnext_9
    -------------------------------------------------  ---------------------------
    Total                                      7.756ns (3.042ns logic, 4.714ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/pcnext_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.127ns (Levels of Logic = 5)
  Clock Path Skew:      -0.175ns (0.756 - 0.931)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/pcnext_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y16.DO3     Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT
    SLICE_X55Y42.C3      net (fanout=20)       1.081   Inst_ov7670_controller/data<3>
    SLICE_X55Y42.C       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611
                                                       Inst_ov7670_controller/Inst_i3c2/_n0605<3>_SW0
    SLICE_X55Y42.B6      net (fanout=1)        0.151   N24
    SLICE_X55Y42.B       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611
                                                       Inst_ov7670_controller/Inst_i3c2/_n0605<3>
    SLICE_X51Y42.A1      net (fanout=4)        1.067   Inst_ov7670_controller/Inst_i3c2/_n0605
    SLICE_X51Y42.A       Tilo                  0.124   N10
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT12113
    SLICE_X53Y40.A1      net (fanout=3)        0.949   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1211
    SLICE_X53Y40.A       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/pcnext<8>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1212
    SLICE_X52Y40.D2      net (fanout=7)        0.837   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT121
    SLICE_X52Y40.CLK     Tas                   0.092   Inst_ov7670_controller/Inst_i3c2/pcnext<9>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT30
                                                       Inst_ov7670_controller/Inst_i3c2/pcnext_9
    -------------------------------------------------  ---------------------------
    Total                                      7.127ns (3.042ns logic, 4.085ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT (RAM)
  Destination:          Inst_ov7670_controller/Inst_i3c2/pcnext_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.068ns (Levels of Logic = 5)
  Clock Path Skew:      -0.175ns (0.756 - 0.931)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT to Inst_ov7670_controller/Inst_i3c2/pcnext_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y16.DO2     Trcko_DOA             2.454   Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT
                                                       Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT
    SLICE_X55Y42.C4      net (fanout=13)       1.022   Inst_ov7670_controller/data<2>
    SLICE_X55Y42.C       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611
                                                       Inst_ov7670_controller/Inst_i3c2/_n0605<3>_SW0
    SLICE_X55Y42.B6      net (fanout=1)        0.151   N24
    SLICE_X55Y42.B       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT611
                                                       Inst_ov7670_controller/Inst_i3c2/_n0605<3>
    SLICE_X51Y42.A1      net (fanout=4)        1.067   Inst_ov7670_controller/Inst_i3c2/_n0605
    SLICE_X51Y42.A       Tilo                  0.124   N10
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT12113
    SLICE_X53Y40.A1      net (fanout=3)        0.949   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1211
    SLICE_X53Y40.A       Tilo                  0.124   Inst_ov7670_controller/Inst_i3c2/pcnext<8>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT1212
    SLICE_X52Y40.D2      net (fanout=7)        0.837   Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT121
    SLICE_X52Y40.CLK     Tas                   0.092   Inst_ov7670_controller/Inst_i3c2/pcnext<9>
                                                       Inst_ov7670_controller/Inst_i3c2/Mmux_state[3]_GND_76_o_wide_mux_118_OUT30
                                                       Inst_ov7670_controller/Inst_i3c2/pcnext_9
    -------------------------------------------------  ---------------------------
    Total                                      7.068ns (3.042ns logic, 4.026ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_inst_vga_pll_clkout0 = PERIOD TIMEGRP "inst_vga_pll_clkout0" TS_clk100 /
        0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_ov7670_controller/Inst_i3c2/ack_flag (SLICE_X49Y42.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_ov7670_controller/Inst_i3c2/i2c_bits_left_1 (FF)
  Destination:          Inst_ov7670_controller/Inst_i3c2/ack_flag (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.331ns (Levels of Logic = 1)
  Clock Path Skew:      0.267ns (0.771 - 0.504)
  Source Clock:         clk_camera rising at 20.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_ov7670_controller/Inst_i3c2/i2c_bits_left_1 to Inst_ov7670_controller/Inst_i3c2/ack_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y39.DQ      Tcko                  0.141   Inst_ov7670_controller/Inst_i3c2/i2c_bits_left<1>
                                                       Inst_ov7670_controller/Inst_i3c2/i2c_bits_left_1
    SLICE_X49Y42.A6      net (fanout=7)        0.236   Inst_ov7670_controller/Inst_i3c2/i2c_bits_left<1>
    SLICE_X49Y42.CLK     Tah         (-Th)     0.046   Inst_ov7670_controller/Inst_i3c2/bitcount<6>
                                                       Inst_ov7670_controller/Inst_i3c2/ack_flag_rstpot
                                                       Inst_ov7670_controller/Inst_i3c2/ack_flag
    -------------------------------------------------  ---------------------------
    Total                                      0.331ns (0.095ns logic, 0.236ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT (RAMB18_X3Y16.ADDRARDADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_ov7670_controller/Inst_i3c2/pcnext_4 (FF)
  Destination:          Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (0.129 - 0.070)
  Source Clock:         clk_camera rising at 20.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_ov7670_controller/Inst_i3c2/pcnext_4 to Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X54Y41.BQ           Tcko                  0.164   Inst_ov7670_controller/Inst_i3c2/i2c_started
                                                            Inst_ov7670_controller/Inst_i3c2/pcnext_4
    RAMB18_X3Y16.ADDRARDADDR7 net (fanout=4)        0.183   Inst_ov7670_controller/Inst_i3c2/pcnext<4>
    RAMB18_X3Y16.RDCLK        Trckc_ADDRA (-Th)     0.183   Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT
                                                            Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT
    ------------------------------------------------------  ---------------------------
    Total                                           0.164ns (-0.019ns logic, 0.183ns route)
                                                            (-11.6% logic, 111.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT (RAMB18_X3Y16.ADDRARDADDR12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_ov7670_controller/Inst_i3c2/pcnext_9 (FF)
  Destination:          Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.213ns (Levels of Logic = 0)
  Clock Path Skew:      0.102ns (0.366 - 0.264)
  Source Clock:         clk_camera rising at 20.000ns
  Destination Clock:    clk_camera rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_ov7670_controller/Inst_i3c2/pcnext_9 to Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X52Y40.DQ            Tcko                  0.141   Inst_ov7670_controller/Inst_i3c2/pcnext<9>
                                                             Inst_ov7670_controller/Inst_i3c2/pcnext_9
    RAMB18_X3Y16.ADDRARDADDR12 net (fanout=2)        0.255   Inst_ov7670_controller/Inst_i3c2/pcnext<9>
    RAMB18_X3Y16.RDCLK         Trckc_ADDRA (-Th)     0.183   Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT
                                                             Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT
    -------------------------------------------------------  ---------------------------
    Total                                            0.213ns (-0.042ns logic, 0.255ns route)
                                                             (-19.7% logic, 119.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_inst_vga_pll_clkout0 = PERIOD TIMEGRP "inst_vga_pll_clkout0" TS_clk100 /
        0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.424ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT/CLKARDCLK
  Logical resource: Inst_ov7670_controller_Mram_address[9]_GND_75_o_wide_mux_0_OUT/CLKARDCLK
  Location pin: RAMB18_X3Y16.RDCLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 17.845ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: inst_vga_pll/clkout1_buf/I0
  Logical resource: inst_vga_pll/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: inst_vga_pll/clkout0
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Inst_ov7670_controller/sys_clk/CLK
  Logical resource: Inst_ov7670_controller/sys_clk/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk100
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk100                      |     10.000ns|      4.000ns|      4.837ns|            0|            0|            0|28778839613481|
| TS_inst_vga_pll_clkout1       |     40.000ns|     19.346ns|          N/A|            0|            0|28778839609630|            0|
| TS_inst_vga_pll_clkout0       |     20.000ns|      8.092ns|          N/A|            0|            0|         3851|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   19.346|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 28778839613481 paths, 0 nets, and 7110 connections

Design statistics:
   Minimum period:  19.346ns{1}   (Maximum frequency:  51.690MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 02 17:18:08 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 647 MB



