Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Apr 20 13:57:48 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/splin_pf/splin_pf_ED97_1_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 Delay1No4_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SumTree0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.777ns (25.866%)  route 2.227ns (74.134%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 5.680 - 4.000 ) 
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.289ns (routing 0.170ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.155ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1950, routed)        1.289     2.226    Delay1No4_instance/clk_IBUF_BUFG
    SLICE_X114Y367       FDCE                                         r  Delay1No4_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y367       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.304 r  Delay1No4_instance/Y_reg[0]/Q
                         net (fo=5, routed)           0.604     2.908    Delay1No3_instance/Y_reg[33]_0[0]
    SLICE_X118Y371       LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     2.961 r  Delay1No3_instance/geqOp_carry_i_16/O
                         net (fo=1, routed)           0.013     2.974    SumTree0_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X118Y371       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.166 r  SumTree0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.192    SumTree0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X118Y372       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.207 r  SumTree0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.233    SumTree0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X118Y373       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.285 r  SumTree0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.355     3.640    Delay1No3_instance/CO[0]
    SLICE_X120Y375       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     3.675 f  Delay1No3_instance/shiftedFracY_d1[32]_i_5/O
                         net (fo=3, routed)           0.177     3.852    Delay1No3_instance/SumTree0_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X119Y374       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.941 f  Delay1No3_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.097     4.038    Delay1No3_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X119Y374       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     4.088 r  Delay1No3_instance/shiftedFracY_d1[49]_i_7/O
                         net (fo=32, routed)          0.274     4.362    Delay1No4_instance/Y_reg[23]_0
    SLICE_X120Y371       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     4.451 r  Delay1No4_instance/shiftedFracY_d1[8]_i_2/O
                         net (fo=4, routed)           0.260     4.711    Delay1No4_instance/level2[9]
    SLICE_X123Y372       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     4.835 r  Delay1No4_instance/shiftedFracY_d1[4]_i_1/O
                         net (fo=2, routed)           0.395     5.230    SumTree0_impl_instance/FPAddSubOp_instance/level4[4]
    SLICE_X120Y369       FDRE                                         r  SumTree0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1950, routed)        1.033     5.680    SumTree0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X120Y369       FDRE                                         r  SumTree0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]/C
                         clock pessimism              0.361     6.041    
                         clock uncertainty           -0.035     6.006    
    SLICE_X120Y369       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     6.031    SumTree0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -5.230    
  -------------------------------------------------------------------
                         slack                                  0.800    




