verilog work ../example_design/triple_mac_mod.v
verilog work ../example_design/fifo/triple_mac_tx_client_fifo.v
verilog work ../example_design/fifo/triple_mac_rx_client_fifo.v
verilog work ../example_design/fifo/triple_mac_ten_100_1g_eth_fifo.v
verilog work ../example_design/common/triple_mac_reset_sync.v
verilog work ../example_design/common/triple_mac_sync_block.v
verilog work ../example_design/pat_gen/triple_mac_address_swap.v
verilog work ../example_design/pat_gen/triple_mac_axi_mux.v
verilog work ../example_design/pat_gen/triple_mac_axi_pat_gen.v
verilog work ../example_design/pat_gen/triple_mac_axi_pat_check.v
verilog work ../example_design/pat_gen/triple_mac_axi_pipe.v
verilog work ../example_design/pat_gen/triple_mac_basic_pat_gen.v
verilog work ../example_design/physical/triple_mac_rgmii_v2_0_if.v
verilog work ../example_design/axi_lite/triple_mac_axi_lite_sm.v
verilog work ../example_design/axi_ipif/triple_mac_counter_f.v
verilog work ../example_design/axi_ipif/triple_mac_pselect_f.v
verilog work ../example_design/axi_ipif/triple_mac_address_decoder.v
verilog work ../example_design/axi_ipif/triple_mac_slave_attachment.v
verilog work ../example_design/axi_ipif/triple_mac_axi_lite_ipif.v
verilog work ../example_design/axi_ipif/triple_mac_axi4_lite_ipif_wrapper.v
verilog work ../example_design/triple_mac_clk_wiz.v
verilog work ../example_design/triple_mac_block.v
verilog work ../example_design/triple_mac_fifo_block.v
verilog work ../example_design/triple_mac_example_design.v
