library ieee;
use ieee.std_logic_1164.all;

entity nreg is
    GENERIC (n : integer := 16);
	PORT(clk,E_OUT,E_IN,rst: IN std_logic;
	data : INOUT std_logic_vector(n-1 DOWNTO 0));
end nreg;

architecture arch of nreg is
    begin
        process(clk, rst, en)
        begin
            if rst = '1' then
                q <= (others => '0');
            elsif en = '1' and rising_edge(clk) then
                q <= d;
            end if;
        end process;
end arch;