# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/wutzk/Desktop/EE469_Labs/Lab1 {C:/Users/wutzk/Desktop/EE469_Labs/Lab1/mux32x1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:09 on Oct 14,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wutzk/Desktop/EE469_Labs/Lab1" C:/Users/wutzk/Desktop/EE469_Labs/Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 18:41:09 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/wutzk/Desktop/EE469_Labs/Lab1 {C:/Users/wutzk/Desktop/EE469_Labs/Lab1/mux2x1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:09 on Oct 14,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wutzk/Desktop/EE469_Labs/Lab1" C:/Users/wutzk/Desktop/EE469_Labs/Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 18:41:09 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/wutzk/Desktop/EE469_Labs/Lab1 {C:/Users/wutzk/Desktop/EE469_Labs/Lab1/mux8x1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:09 on Oct 14,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wutzk/Desktop/EE469_Labs/Lab1" C:/Users/wutzk/Desktop/EE469_Labs/Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 18:41:10 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/wutzk/Desktop/EE469_Labs/Lab1 {C:/Users/wutzk/Desktop/EE469_Labs/Lab1/mux32x1_stack.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:10 on Oct 14,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/wutzk/Desktop/EE469_Labs/Lab1" C:/Users/wutzk/Desktop/EE469_Labs/Lab1/mux32x1_stack.sv 
# -- Compiling module mux32x1_stack
# -- Compiling module mux32x1_stack_testbench
# 
# Top level modules:
# 	mux32x1_stack_testbench
# End time: 18:41:11 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.mux32x1_stack_testbench
# vsim work.mux32x1_stack_testbench 
# Start time: 18:41:23 on Oct 14,2020
# Loading sv_std.std
# Loading work.mux32x1_stack_testbench
# Loading work.mux32x1_stack
# Loading work.mux32x1
# Loading work.mux8x1
# Loading work.mux2x1
# ** Error: (vsim-3906) C:/Users/wutzk/Desktop/EE469_Labs/Lab1/mux32x1_stack.sv(21): Connection type 'reg[63:0]$[31:0]' is incompatible with 'reg[31:0]$[63:0]' for  port (in):  Array ranges [63:0] & [31:0] have different lengths.
#    Time: 0 ps  Iteration: 0  Instance: /mux32x1_stack_testbench/dut File: C:/Users/wutzk/Desktop/EE469_Labs/Lab1/mux32x1_stack.sv
# Error loading design
# End time: 18:41:25 on Oct 14,2020, Elapsed time: 0:00:02
# Errors: 1, Warnings: 0
