--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml lab7t.twx lab7t.ncd -o lab7t.twr lab7t.pcf -ucf lab7t.ucf

Design file:              lab7t.ncd
Physical constraint file: lab7t.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock PB1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
DIPS5       |    4.336(R)|      SLOW  |   -2.459(R)|      FAST  |PB1_IBUF          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock PB1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
A           |         7.395(R)|      SLOW  |         4.266(R)|      FAST  |PB1_IBUF          |   0.000|
B           |         6.956(R)|      SLOW  |         4.009(R)|      FAST  |PB1_IBUF          |   0.000|
C           |         6.811(R)|      SLOW  |         3.882(R)|      FAST  |PB1_IBUF          |   0.000|
D           |         6.755(R)|      SLOW  |         3.869(R)|      FAST  |PB1_IBUF          |   0.000|
E           |         6.741(R)|      SLOW  |         3.842(R)|      FAST  |PB1_IBUF          |   0.000|
F           |         7.600(R)|      SLOW  |         4.360(R)|      FAST  |PB1_IBUF          |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock PB1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PB1            |    1.333|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Sep 18 17:41:33 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



