

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Wed Dec  6 21:00:04 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        mm.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.952 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5933|     5933| 59.330 us | 59.330 us |  5933|  5933|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+-----------+-----------+------+------+---------+
        |                    |         |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |      Instance      |  Module |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------+---------+---------+---------+-----------+-----------+------+------+---------+
        |grp_mm_mult_fu_220  |mm_mult  |     5497|     5497| 54.970 us | 54.970 us |  5497|  5497|   none  |
        +--------------------+---------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       96|       96|         8|          -|          -|    12|    no    |
        | + Loop 1.1  |        6|        6|         1|          -|          -|     6|    no    |
        |- Loop 2     |       96|       96|         8|          -|          -|    12|    no    |
        | + Loop 2.1  |        6|        6|         1|          -|          -|     6|    no    |
        |- Loop 3     |      240|      240|        20|          -|          -|    12|    no    |
        | + Loop 3.1  |       18|       18|         3|          -|          -|     6|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    322|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      1|      97|    203|    -|
|Memory           |        3|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    221|    -|
|Register         |        -|      -|     104|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      1|     201|    746|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+----+-----+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------+---------+---------+-------+----+-----+-----+
    |grp_mm_mult_fu_220  |mm_mult  |        0|      1|  97|  203|    0|
    +--------------------+---------+---------+-------+----+-----+-----+
    |Total               |         |        0|      1|  97|  203|    0|
    +--------------------+---------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |    Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |A_a_U      |dut_A_a      |        1|  0|   0|    0|   144|   16|     1|         2304|
    |B_b_U      |dut_A_a      |        1|  0|   0|    0|   144|   16|     1|         2304|
    |Out_out_U  |dut_Out_out  |        1|  0|   0|    0|   144|   16|     1|         2304|
    +-----------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |             |        3|  0|   0|    0|   432|   48|     3|         6912|
    +-----------+-------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln149_fu_302_p2    |     +    |      0|  0|  15|           9|           9|
    |add_ln150_fu_316_p2    |     +    |      0|  0|  15|           9|           9|
    |add_ln158_fu_395_p2    |     +    |      0|  0|  15|           9|           9|
    |add_ln159_fu_409_p2    |     +    |      0|  0|  15|           9|           9|
    |add_ln174_1_fu_497_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln174_fu_477_p2    |     +    |      0|  0|  15|           9|           9|
    |i_1_fu_338_p2          |     +    |      0|  0|  13|           4|           1|
    |i_2_fu_431_p2          |     +    |      0|  0|  13|           4|           1|
    |i_fu_245_p2            |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_419_p2          |     +    |      0|  0|  13|           2|           4|
    |j_2_fu_507_p2          |     +    |      0|  0|  13|           4|           2|
    |j_fu_326_p2            |     +    |      0|  0|  13|           2|           4|
    |strm_out_V_V_din       |     +    |      0|  0|  39|          32|          32|
    |sub_ln149_fu_275_p2    |     -    |      0|  0|  15|           9|           9|
    |sub_ln158_fu_368_p2    |     -    |      0|  0|  15|           9|           9|
    |sub_ln174_fu_461_p2    |     -    |      0|  0|  15|           9|           9|
    |ap_block_state3        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln146_fu_239_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln147_fu_281_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln155_fu_332_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln156_fu_374_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln172_fu_425_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln173_fu_467_p2   |   icmp   |      0|  0|   9|           4|           4|
    |or_ln149_fu_292_p2     |    or    |      0|  0|   4|           4|           1|
    |or_ln158_fu_385_p2     |    or    |      0|  0|   4|           4|           1|
    |or_ln174_fu_487_p2     |    or    |      0|  0|   4|           4|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 322|         171|         155|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |A_a_address0        |  15|          3|    8|         24|
    |A_a_ce0             |  15|          3|    1|          3|
    |B_b_address0        |  15|          3|    8|         24|
    |B_b_ce0             |  15|          3|    1|          3|
    |Out_out_address0    |  15|          3|    8|         24|
    |Out_out_ce0         |  15|          3|    1|          3|
    |Out_out_we0         |   9|          2|    1|          2|
    |ap_NS_fsm           |  50|         11|    1|         11|
    |i1_0_reg_176        |   9|          2|    4|          8|
    |i3_0_reg_198        |   9|          2|    4|          8|
    |i_0_reg_154         |   9|          2|    4|          8|
    |j2_0_reg_187        |   9|          2|    4|          8|
    |j4_0_reg_209        |   9|          2|    4|          8|
    |j_0_reg_165         |   9|          2|    4|          8|
    |strm_in_V_V_blk_n   |   9|          2|    1|          2|
    |strm_out_V_V_blk_n  |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 221|         47|   55|        146|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |Out_out_load_1_reg_611           |  16|   0|   16|          0|
    |Out_out_load_reg_606             |  16|   0|   16|          0|
    |ap_CS_fsm                        |  10|   0|   10|          0|
    |grp_mm_mult_fu_220_ap_start_reg  |   1|   0|    1|          0|
    |i1_0_reg_176                     |   4|   0|    4|          0|
    |i3_0_reg_198                     |   4|   0|    4|          0|
    |i_0_reg_154                      |   4|   0|    4|          0|
    |i_1_reg_555                      |   4|   0|    4|          0|
    |i_2_reg_577                      |   4|   0|    4|          0|
    |i_reg_533                        |   4|   0|    4|          0|
    |j2_0_reg_187                     |   4|   0|    4|          0|
    |j4_0_reg_209                     |   4|   0|    4|          0|
    |j_0_reg_165                      |   4|   0|    4|          0|
    |j_2_reg_601                      |   4|   0|    4|          0|
    |sub_ln149_reg_538                |   7|   0|    9|          2|
    |sub_ln158_reg_560                |   7|   0|    9|          2|
    |sub_ln174_reg_582                |   7|   0|    9|          2|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 104|   0|  110|          6|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_V_dout     |  in |   32|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_empty_n  |  in |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_read     | out |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_out_V_V_din     | out |   32|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_full_n  |  in |    1|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_write   | out |    1|   ap_fifo  | strm_out_V_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

