$date
	Tue Aug 29 10:39:33 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_full_adder $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # in0 $end
$var reg 1 $ in1 $end
$var reg 1 % in2 $end
$scope module full_adder_inst0 $end
$var wire 1 " carry $end
$var wire 1 # in0 $end
$var wire 1 $ in1 $end
$var wire 1 % in2 $end
$var wire 1 & sum1 $end
$var wire 1 ! sum $end
$var wire 1 ' carry2 $end
$var wire 1 ( carry1 $end
$scope module inst0 $end
$var wire 1 ( carry $end
$var wire 1 # in0 $end
$var wire 1 $ in1 $end
$var wire 1 & sum $end
$upscope $end
$scope module inst1 $end
$var wire 1 ' carry $end
$var wire 1 & in0 $end
$var wire 1 % in1 $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_half_adder $end
$var wire 1 ) sum $end
$var wire 1 * carry $end
$var reg 1 + in0 $end
$var reg 1 , in1 $end
$scope module inst_half_adder $end
$var wire 1 * carry $end
$var wire 1 + in0 $end
$var wire 1 , in1 $end
$var wire 1 ) sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1)
1,
#40
0,
1+
#60
0)
1*
1,
#80
1)
0*
0+
#100
0)
1!
0,
1%
#120
