*SPEF "ieee 1481-1999"
*DESIGN "gf180_ram_64x8_wrapper"
*DATE "11:11:11 Fri 11 11, 1111"
*VENDOR "OpenRCX"
*PROGRAM "Parallel Extraction"
*VERSION "1.0"
*DESIGN_FLOW "NAME_SCOPE LOCAL" "PIN_CAP NONE"
*DIVIDER /
*DELIMITER :
*BUS_DELIMITER []
*T_UNIT 1 NS
*C_UNIT 1 PF
*R_UNIT 1 OHM
*L_UNIT 1 HENRY

*NAME_MAP
*1 A[0]
*2 A[1]
*3 A[2]
*4 A[3]
*5 A[4]
*6 A[5]
*7 CEN
*8 CLK
*9 D[0]
*10 D[1]
*11 D[2]
*12 D[3]
*13 D[4]
*14 D[5]
*15 D[6]
*16 D[7]
*17 GWEN
*18 Q[0]
*19 Q[1]
*20 Q[2]
*21 Q[3]
*22 Q[4]
*23 Q[5]
*24 Q[6]
*25 Q[7]
*28 WEN[0]
*29 WEN[1]
*30 WEN[2]
*31 WEN[3]
*32 WEN[4]
*33 WEN[5]
*34 WEN[6]
*35 WEN[7]
*36 RAM

*PORTS
A[0] I
A[1] I
A[2] I
A[3] I
A[4] I
A[5] I
CEN I
CLK I
D[0] I
D[1] I
D[2] I
D[3] I
D[4] I
D[5] I
D[6] I
D[7] I
GWEN I
Q[0] O
Q[1] O
Q[2] O
Q[3] O
Q[4] O
Q[5] O
Q[6] O
Q[7] O
WEN[0] I
WEN[1] I
WEN[2] I
WEN[3] I
WEN[4] I
WEN[5] I
WEN[6] I
WEN[7] I

*D_NET *1 0.00024244
*CONN
*P A[0] I
*I *36:A[0] I *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 A[0] 0.00012122
2 *36:A[0] 0.00012122
*RES
1 A[0] *36:A[0] 1.04 
*END

*D_NET *2 0.00024244
*CONN
*P A[1] I
*I *36:A[1] I *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 A[1] 0.00012122
2 *36:A[1] 0.00012122
*RES
1 A[1] *36:A[1] 1.04 
*END

*D_NET *3 0.00024244
*CONN
*P A[2] I
*I *36:A[2] I *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 A[2] 0.00012122
2 *36:A[2] 0.00012122
*RES
1 A[2] *36:A[2] 1.04 
*END

*D_NET *4 0.00024244
*CONN
*P A[3] I
*I *36:A[3] I *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 A[3] 0.00012122
2 *36:A[3] 0.00012122
3 *36:A[3] *36:A[4] 0
*RES
1 A[3] *36:A[3] 1.04 
*END

*D_NET *5 0.000290928
*CONN
*P A[4] I
*I *36:A[4] I *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 A[4] 0.000145464
2 *36:A[4] 0.000145464
3 *36:A[4] *36:A[5] 0
4 *36:A[3] *36:A[4] 0
*RES
1 A[4] *36:A[4] 1.352 
*END

*D_NET *6 0.00024244
*CONN
*P A[5] I
*I *36:A[5] I *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 A[5] 0.00012122
2 *36:A[5] 0.00012122
3 *36:A[4] *36:A[5] 0
*RES
1 A[5] *36:A[5] 1.04 
*END

*D_NET *7 0.00024244
*CONN
*P CEN I
*I *36:CEN I *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 CEN 0.00012122
2 *36:CEN 0.00012122
*RES
1 CEN *36:CEN 1.04 
*END

*D_NET *8 0.00024244
*CONN
*P CLK I
*I *36:CLK I *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 CLK 0.00012122
2 *36:CLK 0.00012122
*RES
1 CLK *36:CLK 1.04 
*END

*D_NET *9 0.000244706
*CONN
*P D[0] I
*I *36:D[0] I *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 D[0] 0.000108667
2 *36:D[0] 0.000108667
3 *36:D[0] *36:WEN[0] 2.73715e-05
*RES
1 D[0] *36:D[0] 1.04 
*END

*D_NET *10 0.000272745
*CONN
*P D[1] I
*I *36:D[1] I *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 D[1] 6.65232e-05
2 *36:D[1] 6.65232e-05
3 *36:D[1] Q[1] 2.73715e-05
4 *36:D[1] *36:WEN[1] 0.000112327
*RES
1 D[1] *36:D[1] 1.04 
*END

*D_NET *11 0.000259499
*CONN
*P D[2] I
*I *36:D[2] I *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 D[2] 7.66938e-05
2 *36:D[2] 7.66938e-05
3 *36:D[2] Q[2] 2.73715e-05
4 *36:D[2] *36:WEN[2] 7.87395e-05
*RES
1 D[2] *36:D[2] 1.04 
*END

*D_NET *12 0.000270478
*CONN
*P D[3] I
*I *36:D[3] I *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 D[3] 7.90758e-05
2 *36:D[3] 7.90758e-05
3 *36:D[3] *36:WEN[3] 0.000112327
*RES
1 D[3] *36:D[3] 1.04 
*END

*D_NET *13 0.000244706
*CONN
*P D[4] I
*I *36:D[4] I *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 D[4] 0.000108667
2 *36:D[4] 0.000108667
3 *36:D[4] *36:WEN[4] 2.73715e-05
*RES
1 D[4] *36:D[4] 1.04 
*END

*D_NET *14 0.000264763
*CONN
*P D[5] I
*I *36:D[5] I *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 D[5] 6.20911e-05
2 *36:D[5] 6.20911e-05
3 *36:D[5] Q[5] 6.18411e-05
4 *36:D[5] *36:WEN[5] 7.87395e-05
*RES
1 D[5] *36:D[5] 1.04 
*END

*D_NET *15 0.000259499
*CONN
*P D[6] I
*I *36:D[6] I *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 D[6] 7.66938e-05
2 *36:D[6] 7.66938e-05
3 *36:D[6] Q[6] 2.73715e-05
4 *36:D[6] *36:WEN[6] 7.87395e-05
*RES
1 D[6] *36:D[6] 1.04 
*END

*D_NET *16 0.000290928
*CONN
*P D[7] I
*I *36:D[7] I *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 D[7] 0.000145464
2 *36:D[7] 0.000145464
3 *36:D[7] *36:WEN[7] 0
*RES
1 D[7] *36:D[7] 1.352 
*END

*D_NET *17 0.00024244
*CONN
*P GWEN I
*I *36:GWEN I *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 GWEN 0.00012122
2 *36:GWEN 0.00012122
*RES
1 GWEN *36:GWEN 1.04 
*END

*D_NET *18 0.00024244
*CONN
*P Q[0] O
*I *36:Q[0] O *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 Q[0] 0.00012122
2 *36:Q[0] 0.00012122
3 Q[0] *36:WEN[0] 0
*RES
1 *36:Q[0] Q[0] 1.04 
*END

*D_NET *19 0.000244706
*CONN
*P Q[1] O
*I *36:Q[1] O *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 Q[1] 0.000108667
2 *36:Q[1] 0.000108667
3 *36:D[1] Q[1] 2.73715e-05
*RES
1 *36:Q[1] Q[1] 1.04 
*END

*D_NET *20 0.000244706
*CONN
*P Q[2] O
*I *36:Q[2] O *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 Q[2] 0.000108667
2 *36:Q[2] 0.000108667
3 *36:D[2] Q[2] 2.73715e-05
*RES
1 *36:Q[2] Q[2] 1.04 
*END

*D_NET *21 0.00024244
*CONN
*P Q[3] O
*I *36:Q[3] O *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 Q[3] 0.00012122
2 *36:Q[3] 0.00012122
*RES
1 *36:Q[3] Q[3] 1.04 
*END

*D_NET *22 0.00024244
*CONN
*P Q[4] O
*I *36:Q[4] O *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 Q[4] 0.00012122
2 *36:Q[4] 0.00012122
3 Q[4] *36:WEN[4] 0
*RES
1 *36:Q[4] Q[4] 1.04 
*END

*D_NET *23 0.00024997
*CONN
*P Q[5] O
*I *36:Q[5] O *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 Q[5] 9.40646e-05
2 *36:Q[5] 9.40646e-05
3 *36:D[5] Q[5] 6.18411e-05
*RES
1 *36:Q[5] Q[5] 1.04 
*END

*D_NET *24 0.000244706
*CONN
*P Q[6] O
*I *36:Q[6] O *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 Q[6] 0.000108667
2 *36:Q[6] 0.000108667
3 *36:D[6] Q[6] 2.73715e-05
*RES
1 *36:Q[6] Q[6] 1.04 
*END

*D_NET *25 0.00024244
*CONN
*P Q[7] O
*I *36:Q[7] O *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 Q[7] 0.00012122
2 *36:Q[7] 0.00012122
3 Q[7] *36:WEN[7] 0
*RES
1 *36:Q[7] Q[7] 1.04 
*END

*D_NET *28 0.000244706
*CONN
*P WEN[0] I
*I *36:WEN[0] I *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 WEN[0] 0.000108667
2 *36:WEN[0] 0.000108667
3 Q[0] *36:WEN[0] 0
4 *36:D[0] *36:WEN[0] 2.73715e-05
*RES
1 WEN[0] *36:WEN[0] 1.04 
*END

*D_NET *29 0.000285271
*CONN
*P WEN[1] I
*I *36:WEN[1] I *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 WEN[1] 4.71023e-05
2 *36:WEN[1] 4.71023e-05
3 *36:WEN[1] *36:WEN[2] 7.87395e-05
4 *36:D[1] *36:WEN[1] 0.000112327
*RES
1 WEN[1] *36:WEN[1] 1.04 
*END

*D_NET *30 0.000272025
*CONN
*P WEN[2] I
*I *36:WEN[2] I *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 WEN[2] 5.72729e-05
2 *36:WEN[2] 5.72729e-05
3 *36:D[2] *36:WEN[2] 7.87395e-05
4 *36:WEN[1] *36:WEN[2] 7.87395e-05
*RES
1 WEN[2] *36:WEN[2] 1.04 
*END

*D_NET *31 0.000270478
*CONN
*P WEN[3] I
*I *36:WEN[3] I *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 WEN[3] 7.90758e-05
2 *36:WEN[3] 7.90758e-05
3 *36:D[3] *36:WEN[3] 0.000112327
*RES
1 WEN[3] *36:WEN[3] 1.04 
*END

*D_NET *32 0.000244706
*CONN
*P WEN[4] I
*I *36:WEN[4] I *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 WEN[4] 0.000108667
2 *36:WEN[4] 0.000108667
3 Q[4] *36:WEN[4] 0
4 *36:D[4] *36:WEN[4] 2.73715e-05
*RES
1 WEN[4] *36:WEN[4] 1.04 
*END

*D_NET *33 0.000272025
*CONN
*P WEN[5] I
*I *36:WEN[5] I *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 WEN[5] 5.72729e-05
2 *36:WEN[5] 5.72729e-05
3 *36:WEN[5] *36:WEN[6] 7.87395e-05
4 *36:D[5] *36:WEN[5] 7.87395e-05
*RES
1 WEN[5] *36:WEN[5] 1.04 
*END

*D_NET *34 0.000272025
*CONN
*P WEN[6] I
*I *36:WEN[6] I *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 WEN[6] 5.72729e-05
2 *36:WEN[6] 5.72729e-05
3 *36:D[6] *36:WEN[6] 7.87395e-05
4 *36:WEN[5] *36:WEN[6] 7.87395e-05
*RES
1 WEN[6] *36:WEN[6] 1.04 
*END

*D_NET *35 0.00024244
*CONN
*P WEN[7] I
*I *36:WEN[7] I *D gf180mcu_fd_ip_sram__sram64x8m8wm1
*CAP
1 WEN[7] 0.00012122
2 *36:WEN[7] 0.00012122
3 Q[7] *36:WEN[7] 0
4 *36:D[7] *36:WEN[7] 0
*RES
1 WEN[7] *36:WEN[7] 1.04 
*END
