###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        56450   # Number of WRITE/WRITEP commands
num_reads_done                 =       801089   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       625756   # Number of read row buffer hits
num_read_cmds                  =       801085   # Number of READ/READP commands
num_writes_done                =        56454   # Number of read requests issued
num_write_row_hits             =        32516   # Number of write row buffer hits
num_act_cmds                   =       200114   # Number of ACT commands
num_pre_cmds                   =       200085   # Number of PRE commands
num_ondemand_pres              =       176107   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9206671   # Cyles of rank active rank.0
rank_active_cycles.1           =      8893481   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       793329   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1106519   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       803552   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14130   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6972   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4607   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1742   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1722   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2402   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1720   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          689   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          724   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19283   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           10   # Write cmd latency (cycles)
write_latency[40-59]           =           15   # Write cmd latency (cycles)
write_latency[60-79]           =           38   # Write cmd latency (cycles)
write_latency[80-99]           =          113   # Write cmd latency (cycles)
write_latency[100-119]         =          166   # Write cmd latency (cycles)
write_latency[120-139]         =          276   # Write cmd latency (cycles)
write_latency[140-159]         =          459   # Write cmd latency (cycles)
write_latency[160-179]         =          675   # Write cmd latency (cycles)
write_latency[180-199]         =         1024   # Write cmd latency (cycles)
write_latency[200-]            =        53674   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       276800   # Read request latency (cycles)
read_latency[40-59]            =        99732   # Read request latency (cycles)
read_latency[60-79]            =       105640   # Read request latency (cycles)
read_latency[80-99]            =        54969   # Read request latency (cycles)
read_latency[100-119]          =        42599   # Read request latency (cycles)
read_latency[120-139]          =        37087   # Read request latency (cycles)
read_latency[140-159]          =        26062   # Read request latency (cycles)
read_latency[160-179]          =        20613   # Read request latency (cycles)
read_latency[180-199]          =        16297   # Read request latency (cycles)
read_latency[200-]             =       121286   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.81798e+08   # Write energy
read_energy                    =  3.22997e+09   # Read energy
act_energy                     =  5.47512e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.80798e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.31129e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.74496e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.54953e+09   # Active standby energy rank.1
average_read_latency           =      122.658   # Average read request latency (cycles)
average_interarrival           =      11.6611   # Average request interarrival latency (cycles)
total_energy                   =  1.69704e+10   # Total energy (pJ)
average_power                  =      1697.04   # Average power (mW)
average_bandwidth              =       7.3177   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        59634   # Number of WRITE/WRITEP commands
num_reads_done                 =       879140   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       666062   # Number of read row buffer hits
num_read_cmds                  =       879138   # Number of READ/READP commands
num_writes_done                =        59636   # Number of read requests issued
num_write_row_hits             =        33315   # Number of write row buffer hits
num_act_cmds                   =       240563   # Number of ACT commands
num_pre_cmds                   =       240533   # Number of PRE commands
num_ondemand_pres              =       216909   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9110113   # Cyles of rank active rank.0
rank_active_cycles.1           =      9009127   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       889887   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       990873   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       887630   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12008   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6543   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4708   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1632   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1684   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2263   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1753   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          654   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          729   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19173   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            2   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =           29   # Write cmd latency (cycles)
write_latency[80-99]           =           58   # Write cmd latency (cycles)
write_latency[100-119]         =           82   # Write cmd latency (cycles)
write_latency[120-139]         =          160   # Write cmd latency (cycles)
write_latency[140-159]         =          254   # Write cmd latency (cycles)
write_latency[160-179]         =          483   # Write cmd latency (cycles)
write_latency[180-199]         =          758   # Write cmd latency (cycles)
write_latency[200-]            =        57805   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       261911   # Read request latency (cycles)
read_latency[40-59]            =        96236   # Read request latency (cycles)
read_latency[60-79]            =       114244   # Read request latency (cycles)
read_latency[80-99]            =        62023   # Read request latency (cycles)
read_latency[100-119]          =        49300   # Read request latency (cycles)
read_latency[120-139]          =        43024   # Read request latency (cycles)
read_latency[140-159]          =        31846   # Read request latency (cycles)
read_latency[160-179]          =        25905   # Read request latency (cycles)
read_latency[180-199]          =        21565   # Read request latency (cycles)
read_latency[200-]             =       173084   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.97693e+08   # Write energy
read_energy                    =  3.54468e+09   # Read energy
act_energy                     =   6.5818e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.27146e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.75619e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.68471e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.6217e+09   # Active standby energy rank.1
average_read_latency           =      148.553   # Average read request latency (cycles)
average_interarrival           =       10.652   # Average request interarrival latency (cycles)
total_energy                   =  1.74144e+10   # Total energy (pJ)
average_power                  =      1741.44   # Average power (mW)
average_bandwidth              =      8.01089   # Average bandwidth
