static int dmm32at_ai_rinsn(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn, unsigned int *data)\r\n{\r\nint n, i;\r\nunsigned int d;\r\nunsigned char status;\r\nunsigned short msb, lsb;\r\nunsigned char chan;\r\nint range;\r\nchan = CR_CHAN(insn->chanspec) & (s->n_chan - 1);\r\nrange = CR_RANGE(insn->chanspec);\r\noutb(DMM32AT_FIFORESET, dev->iobase + DMM32AT_FIFOCNTRL);\r\noutb(chan, dev->iobase + DMM32AT_AILOW);\r\noutb(chan, dev->iobase + DMM32AT_AIHIGH);\r\noutb(dmm32at_rangebits[range], dev->iobase + DMM32AT_AICONF);\r\nfor (i = 0; i < 40000; i++) {\r\nstatus = inb(dev->iobase + DMM32AT_AIRBACK);\r\nif ((status & DMM32AT_STATUS) == 0)\r\nbreak;\r\n}\r\nif (i == 40000) {\r\nprintk(KERN_WARNING "dmm32at: timeout\n");\r\nreturn -ETIMEDOUT;\r\n}\r\nfor (n = 0; n < insn->n; n++) {\r\noutb(0xff, dev->iobase + DMM32AT_CONV);\r\nfor (i = 0; i < 40000; i++) {\r\nstatus = inb(dev->iobase + DMM32AT_AISTAT);\r\nif ((status & DMM32AT_STATUS) == 0)\r\nbreak;\r\n}\r\nif (i == 40000) {\r\nprintk(KERN_WARNING "dmm32at: timeout\n");\r\nreturn -ETIMEDOUT;\r\n}\r\nlsb = inb(dev->iobase + DMM32AT_AILSB);\r\nmsb = inb(dev->iobase + DMM32AT_AIMSB);\r\nd = ((msb ^ 0x0080) << 8) + lsb;\r\ndata[n] = d;\r\n}\r\nreturn n;\r\n}\r\nstatic int dmm32at_ns_to_timer(unsigned int *ns, int round)\r\n{\r\nreturn *ns;\r\n}\r\nstatic int dmm32at_ai_cmdtest(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_cmd *cmd)\r\n{\r\nint err = 0;\r\nint tmp;\r\nint start_chan, gain, i;\r\nerr |= cfc_check_trigger_src(&cmd->start_src, TRIG_NOW);\r\nerr |= cfc_check_trigger_src(&cmd->scan_begin_src,\r\nTRIG_TIMER );\r\nerr |= cfc_check_trigger_src(&cmd->convert_src,\r\nTRIG_TIMER );\r\nerr |= cfc_check_trigger_src(&cmd->scan_end_src, TRIG_COUNT);\r\nerr |= cfc_check_trigger_src(&cmd->stop_src, TRIG_COUNT | TRIG_NONE);\r\nif (err)\r\nreturn 1;\r\nerr |= cfc_check_trigger_is_unique(cmd->scan_begin_src);\r\nerr |= cfc_check_trigger_is_unique(cmd->convert_src);\r\nerr |= cfc_check_trigger_is_unique(cmd->stop_src);\r\nif (err)\r\nreturn 2;\r\nerr |= cfc_check_trigger_arg_is(&cmd->start_arg, 0);\r\n#define MAX_SCAN_SPEED 1000000\r\n#define MIN_SCAN_SPEED 1000000000\r\nif (cmd->scan_begin_src == TRIG_TIMER) {\r\nerr |= cfc_check_trigger_arg_min(&cmd->scan_begin_arg,\r\nMAX_SCAN_SPEED);\r\nerr |= cfc_check_trigger_arg_max(&cmd->scan_begin_arg,\r\nMIN_SCAN_SPEED);\r\n} else {\r\nerr |= cfc_check_trigger_arg_max(&cmd->scan_begin_arg, 9);\r\n}\r\nif (cmd->convert_src == TRIG_TIMER) {\r\nif (cmd->convert_arg >= 17500)\r\ncmd->convert_arg = 20000;\r\nelse if (cmd->convert_arg >= 12500)\r\ncmd->convert_arg = 15000;\r\nelse if (cmd->convert_arg >= 7500)\r\ncmd->convert_arg = 10000;\r\nelse\r\ncmd->convert_arg = 5000;\r\n} else {\r\nerr |= cfc_check_trigger_arg_max(&cmd->convert_arg, 9);\r\n}\r\nerr |= cfc_check_trigger_arg_is(&cmd->scan_end_arg, cmd->chanlist_len);\r\nif (cmd->stop_src == TRIG_COUNT) {\r\nerr |= cfc_check_trigger_arg_max(&cmd->stop_arg, 0xfffffff0);\r\nerr |= cfc_check_trigger_arg_min(&cmd->stop_arg, 1);\r\n} else {\r\nerr |= cfc_check_trigger_arg_is(&cmd->stop_arg, 0);\r\n}\r\nif (err)\r\nreturn 3;\r\nif (cmd->scan_begin_src == TRIG_TIMER) {\r\ntmp = cmd->scan_begin_arg;\r\ndmm32at_ns_to_timer(&cmd->scan_begin_arg,\r\ncmd->flags & TRIG_ROUND_MASK);\r\nif (tmp != cmd->scan_begin_arg)\r\nerr++;\r\n}\r\nif (cmd->convert_src == TRIG_TIMER) {\r\ntmp = cmd->convert_arg;\r\ndmm32at_ns_to_timer(&cmd->convert_arg,\r\ncmd->flags & TRIG_ROUND_MASK);\r\nif (tmp != cmd->convert_arg)\r\nerr++;\r\nif (cmd->scan_begin_src == TRIG_TIMER &&\r\ncmd->scan_begin_arg <\r\ncmd->convert_arg * cmd->scan_end_arg) {\r\ncmd->scan_begin_arg =\r\ncmd->convert_arg * cmd->scan_end_arg;\r\nerr++;\r\n}\r\n}\r\nif (err)\r\nreturn 4;\r\nif (cmd->chanlist) {\r\ngain = CR_RANGE(cmd->chanlist[0]);\r\nstart_chan = CR_CHAN(cmd->chanlist[0]);\r\nfor (i = 1; i < cmd->chanlist_len; i++) {\r\nif (CR_CHAN(cmd->chanlist[i]) !=\r\n(start_chan + i) % s->n_chan) {\r\ncomedi_error(dev,\r\n"entries in chanlist must be consecutive channels, counting upwards\n");\r\nerr++;\r\n}\r\nif (CR_RANGE(cmd->chanlist[i]) != gain) {\r\ncomedi_error(dev,\r\n"entries in chanlist must all have the same gain\n");\r\nerr++;\r\n}\r\n}\r\n}\r\nif (err)\r\nreturn 5;\r\nreturn 0;\r\n}\r\nstatic void dmm32at_setaitimer(struct comedi_device *dev, unsigned int nansec)\r\n{\r\nunsigned char lo1, lo2, hi2;\r\nunsigned short both2;\r\nlo1 = 200;\r\nboth2 = nansec / 20000;\r\nhi2 = (both2 & 0xff00) >> 8;\r\nlo2 = both2 & 0x00ff;\r\noutb(0, dev->iobase + DMM32AT_CNTRDIO);\r\noutb(DMM32AT_CLKACC, dev->iobase + DMM32AT_CNTRL);\r\noutb(DMM32AT_CLKCT1, dev->iobase + DMM32AT_CLKCT);\r\noutb(lo1, dev->iobase + DMM32AT_CLK1);\r\noutb(DMM32AT_CLKCT2, dev->iobase + DMM32AT_CLKCT);\r\noutb(lo2, dev->iobase + DMM32AT_CLK2);\r\noutb(hi2, dev->iobase + DMM32AT_CLK2);\r\noutb(DMM32AT_ADINT | DMM32AT_CLKSEL, dev->iobase + DMM32AT_INTCLOCK);\r\n}\r\nstatic int dmm32at_ai_cmd(struct comedi_device *dev, struct comedi_subdevice *s)\r\n{\r\nstruct dmm32at_private *devpriv = dev->private;\r\nstruct comedi_cmd *cmd = &s->async->cmd;\r\nint i, range;\r\nunsigned char chanlo, chanhi, status;\r\nif (!cmd->chanlist)\r\nreturn -EINVAL;\r\nchanlo = CR_CHAN(cmd->chanlist[0]) & (s->n_chan - 1);\r\nchanhi = chanlo + cmd->chanlist_len - 1;\r\nif (chanhi >= s->n_chan)\r\nreturn -EINVAL;\r\nrange = CR_RANGE(cmd->chanlist[0]);\r\noutb(DMM32AT_FIFORESET, dev->iobase + DMM32AT_FIFOCNTRL);\r\noutb(DMM32AT_SCANENABLE, dev->iobase + DMM32AT_FIFOCNTRL);\r\noutb(chanlo, dev->iobase + DMM32AT_AILOW);\r\noutb(chanhi, dev->iobase + DMM32AT_AIHIGH);\r\noutb(dmm32at_rangebits[range], dev->iobase + DMM32AT_AICONF);\r\noutb(DMM32AT_INTRESET, dev->iobase + DMM32AT_CNTRL);\r\nif (cmd->stop_src == TRIG_COUNT)\r\ndevpriv->ai_scans_left = cmd->stop_arg;\r\nelse {\r\ndevpriv->ai_scans_left = 0xffffffff;\r\n}\r\nfor (i = 0; i < 40000; i++) {\r\nstatus = inb(dev->iobase + DMM32AT_AIRBACK);\r\nif ((status & DMM32AT_STATUS) == 0)\r\nbreak;\r\n}\r\nif (i == 40000) {\r\nprintk(KERN_WARNING "dmm32at: timeout\n");\r\nreturn -ETIMEDOUT;\r\n}\r\nif (devpriv->ai_scans_left > 1) {\r\ndmm32at_setaitimer(dev, cmd->scan_begin_arg);\r\n} else {\r\noutb(DMM32AT_ADINT, dev->iobase + DMM32AT_INTCLOCK);\r\noutb(0xff, dev->iobase + DMM32AT_CONV);\r\n}\r\nreturn 0;\r\n}\r\nstatic int dmm32at_ai_cancel(struct comedi_device *dev,\r\nstruct comedi_subdevice *s)\r\n{\r\nstruct dmm32at_private *devpriv = dev->private;\r\ndevpriv->ai_scans_left = 1;\r\nreturn 0;\r\n}\r\nstatic irqreturn_t dmm32at_isr(int irq, void *d)\r\n{\r\nstruct comedi_device *dev = d;\r\nstruct dmm32at_private *devpriv = dev->private;\r\nunsigned char intstat;\r\nunsigned int samp;\r\nunsigned short msb, lsb;\r\nint i;\r\nif (!dev->attached) {\r\ncomedi_error(dev, "spurious interrupt");\r\nreturn IRQ_HANDLED;\r\n}\r\nintstat = inb(dev->iobase + DMM32AT_INTCLOCK);\r\nif (intstat & DMM32AT_ADINT) {\r\nstruct comedi_subdevice *s = dev->read_subdev;\r\nstruct comedi_cmd *cmd = &s->async->cmd;\r\nfor (i = 0; i < cmd->chanlist_len; i++) {\r\nlsb = inb(dev->iobase + DMM32AT_AILSB);\r\nmsb = inb(dev->iobase + DMM32AT_AIMSB);\r\nsamp = ((msb ^ 0x0080) << 8) + lsb;\r\ncomedi_buf_put(s->async, samp);\r\n}\r\nif (devpriv->ai_scans_left != 0xffffffff) {\r\ndevpriv->ai_scans_left--;\r\nif (devpriv->ai_scans_left == 0) {\r\noutb(0x0, dev->iobase + DMM32AT_INTCLOCK);\r\ns->async->events |= COMEDI_CB_EOA;\r\n}\r\n}\r\ncomedi_event(dev, s);\r\n}\r\noutb(DMM32AT_INTRESET, dev->iobase + DMM32AT_CNTRL);\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic int dmm32at_ao_winsn(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn, unsigned int *data)\r\n{\r\nstruct dmm32at_private *devpriv = dev->private;\r\nint i;\r\nint chan = CR_CHAN(insn->chanspec);\r\nunsigned char hi, lo, status;\r\nfor (i = 0; i < insn->n; i++) {\r\ndevpriv->ao_readback[chan] = data[i];\r\nlo = data[i] & 0x00ff;\r\nhi = (data[i] >> 8) + chan * (1 << 6);\r\noutb(lo, dev->iobase + DMM32AT_DACLSB);\r\noutb(hi, dev->iobase + DMM32AT_DACMSB);\r\nfor (i = 0; i < 40000; i++) {\r\nstatus = inb(dev->iobase + DMM32AT_DACSTAT);\r\nif ((status & DMM32AT_DACBUSY) == 0)\r\nbreak;\r\n}\r\nif (i == 40000) {\r\nprintk(KERN_WARNING "dmm32at: timeout\n");\r\nreturn -ETIMEDOUT;\r\n}\r\nstatus = inb(dev->iobase + DMM32AT_DACMSB);\r\n}\r\nreturn i;\r\n}\r\nstatic int dmm32at_ao_rinsn(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn, unsigned int *data)\r\n{\r\nstruct dmm32at_private *devpriv = dev->private;\r\nint i;\r\nint chan = CR_CHAN(insn->chanspec);\r\nfor (i = 0; i < insn->n; i++)\r\ndata[i] = devpriv->ao_readback[chan];\r\nreturn i;\r\n}\r\nstatic int dmm32at_dio_insn_bits(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn, unsigned int *data)\r\n{\r\nstruct dmm32at_private *devpriv = dev->private;\r\nunsigned char diobits;\r\nif (data[0]) {\r\ns->state &= ~data[0];\r\ns->state |= data[0] & data[1];\r\n}\r\noutb(DMM32AT_DIOACC, dev->iobase + DMM32AT_CNTRL);\r\nif (((devpriv->dio_config & DMM32AT_DIRCL) == 0) ||\r\n((devpriv->dio_config & DMM32AT_DIRCH) == 0)) {\r\ndiobits = (s->state & 0x00ff0000) >> 16;\r\noutb(diobits, dev->iobase + DMM32AT_DIOC);\r\n}\r\nif ((devpriv->dio_config & DMM32AT_DIRB) == 0) {\r\ndiobits = (s->state & 0x0000ff00) >> 8;\r\noutb(diobits, dev->iobase + DMM32AT_DIOB);\r\n}\r\nif ((devpriv->dio_config & DMM32AT_DIRA) == 0) {\r\ndiobits = (s->state & 0x000000ff);\r\noutb(diobits, dev->iobase + DMM32AT_DIOA);\r\n}\r\ns->state = inb(dev->iobase + DMM32AT_DIOC);\r\ns->state <<= 8;\r\ns->state |= inb(dev->iobase + DMM32AT_DIOB);\r\ns->state <<= 8;\r\ns->state |= inb(dev->iobase + DMM32AT_DIOA);\r\ndata[1] = s->state;\r\nreturn insn->n;\r\n}\r\nstatic int dmm32at_dio_insn_config(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn, unsigned int *data)\r\n{\r\nstruct dmm32at_private *devpriv = dev->private;\r\nunsigned char chanbit;\r\nint chan = CR_CHAN(insn->chanspec);\r\nif (insn->n != 1)\r\nreturn -EINVAL;\r\nif (chan < 8)\r\nchanbit = DMM32AT_DIRA;\r\nelse if (chan < 16)\r\nchanbit = DMM32AT_DIRB;\r\nelse if (chan < 20)\r\nchanbit = DMM32AT_DIRCL;\r\nelse\r\nchanbit = DMM32AT_DIRCH;\r\nif (data[0] == COMEDI_OUTPUT)\r\ndevpriv->dio_config &= ~chanbit;\r\nelse\r\ndevpriv->dio_config |= chanbit;\r\noutb(DMM32AT_DIOACC, dev->iobase + DMM32AT_CNTRL);\r\noutb(devpriv->dio_config, dev->iobase + DMM32AT_DIOCONF);\r\nreturn 1;\r\n}\r\nstatic int dmm32at_attach(struct comedi_device *dev,\r\nstruct comedi_devconfig *it)\r\n{\r\nstruct dmm32at_private *devpriv;\r\nint ret;\r\nstruct comedi_subdevice *s;\r\nunsigned char aihi, ailo, fifostat, aistat, intstat, airback;\r\nunsigned long iobase;\r\nunsigned int irq;\r\ndev->board_name = dev->driver->driver_name;\r\niobase = it->options[0];\r\nirq = it->options[1];\r\nprintk(KERN_INFO "comedi%d: dmm32at: attaching\n", dev->minor);\r\nprintk(KERN_DEBUG "dmm32at: probing at address 0x%04lx, irq %u\n",\r\niobase, irq);\r\nif (!request_region(iobase, DMM32AT_MEMSIZE, dev->board_name)) {\r\nprintk(KERN_ERR "comedi%d: dmm32at: I/O port conflict\n",\r\ndev->minor);\r\nreturn -EIO;\r\n}\r\ndev->iobase = iobase;\r\noutb(DMM32AT_RESET, dev->iobase + DMM32AT_CNTRL);\r\nudelay(1000);\r\noutb(0x0, dev->iobase + DMM32AT_FIFOCNTRL);\r\noutb(0x0, dev->iobase + DMM32AT_INTCLOCK);\r\noutb(0x80, dev->iobase + DMM32AT_AILOW);\r\noutb(0xff, dev->iobase + DMM32AT_AIHIGH);\r\noutb(DMM32AT_RANGE_U10, dev->iobase + DMM32AT_AICONF);\r\nudelay(100);\r\nailo = inb(dev->iobase + DMM32AT_AILOW);\r\naihi = inb(dev->iobase + DMM32AT_AIHIGH);\r\nfifostat = inb(dev->iobase + DMM32AT_FIFOSTAT);\r\naistat = inb(dev->iobase + DMM32AT_AISTAT);\r\nintstat = inb(dev->iobase + DMM32AT_INTCLOCK);\r\nairback = inb(dev->iobase + DMM32AT_AIRBACK);\r\nprintk(KERN_DEBUG "dmm32at: lo=0x%02x hi=0x%02x fifostat=0x%02x\n",\r\nailo, aihi, fifostat);\r\nprintk(KERN_DEBUG\r\n"dmm32at: aistat=0x%02x intstat=0x%02x airback=0x%02x\n",\r\naistat, intstat, airback);\r\nif ((ailo != 0x00) || (aihi != 0x1f) || (fifostat != 0x80) ||\r\n(aistat != 0x60 || (intstat != 0x00) || airback != 0x0c)) {\r\nprintk(KERN_ERR "dmmat32: board detection failed\n");\r\nreturn -EIO;\r\n}\r\nif (irq) {\r\nret = request_irq(irq, dmm32at_isr, 0, dev->board_name, dev);\r\nif (ret < 0) {\r\nprintk(KERN_ERR "dmm32at: irq conflict\n");\r\nreturn ret;\r\n}\r\ndev->irq = irq;\r\n}\r\ndevpriv = kzalloc(sizeof(*devpriv), GFP_KERNEL);\r\nif (!devpriv)\r\nreturn -ENOMEM;\r\ndev->private = devpriv;\r\nret = comedi_alloc_subdevices(dev, 3);\r\nif (ret)\r\nreturn ret;\r\ns = &dev->subdevices[0];\r\ndev->read_subdev = s;\r\ns->type = COMEDI_SUBD_AI;\r\ns->subdev_flags = SDF_READABLE | SDF_GROUND | SDF_DIFF | SDF_CMD_READ;\r\ns->n_chan = 32;\r\ns->maxdata = 0xffff;\r\ns->range_table = &dmm32at_airanges;\r\ns->len_chanlist = 32;\r\ns->insn_read = dmm32at_ai_rinsn;\r\ns->do_cmd = dmm32at_ai_cmd;\r\ns->do_cmdtest = dmm32at_ai_cmdtest;\r\ns->cancel = dmm32at_ai_cancel;\r\ns = &dev->subdevices[1];\r\ns->type = COMEDI_SUBD_AO;\r\ns->subdev_flags = SDF_WRITABLE;\r\ns->n_chan = 4;\r\ns->maxdata = 0x0fff;\r\ns->range_table = &dmm32at_aoranges;\r\ns->insn_write = dmm32at_ao_winsn;\r\ns->insn_read = dmm32at_ao_rinsn;\r\ns = &dev->subdevices[2];\r\noutb(DMM32AT_DIOACC, dev->iobase + DMM32AT_CNTRL);\r\ndevpriv->dio_config = DMM32AT_DIRA | DMM32AT_DIRB |\r\nDMM32AT_DIRCL | DMM32AT_DIRCH | DMM32AT_DIENABLE;\r\noutb(devpriv->dio_config, dev->iobase + DMM32AT_DIOCONF);\r\ns->type = COMEDI_SUBD_DIO;\r\ns->subdev_flags = SDF_READABLE | SDF_WRITABLE;\r\ns->n_chan = 24;\r\ns->maxdata = 1;\r\ns->state = 0;\r\ns->range_table = &range_digital;\r\ns->insn_bits = dmm32at_dio_insn_bits;\r\ns->insn_config = dmm32at_dio_insn_config;\r\nprintk(KERN_INFO "comedi%d: dmm32at: attached\n", dev->minor);\r\nreturn 1;\r\n}\r\nstatic void dmm32at_detach(struct comedi_device *dev)\r\n{\r\nif (dev->irq)\r\nfree_irq(dev->irq, dev);\r\nif (dev->iobase)\r\nrelease_region(dev->iobase, DMM32AT_MEMSIZE);\r\n}
