;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @108, 90
	SUB @108, 90
	SPL 0, -202
	JMP 42, -8
	JMP 42, -8
	SUB #42, -8
	SPL 420, <80
	SUB @177, @176
	SPL 420, <80
	SUB @177, @176
	ADD #-276, <1
	ADD #-276, <1
	DJN 24, 900
	SPL <121, #106
	SPL -11, @-20
	MOV -11, <-20
	DJN 647, -4
	SPL -11, @-20
	SPL -11, @-20
	SLT 26, @712
	SPL <121, #106
	ADD #276, <1
	SPL -11, @-20
	SUB @121, @106
	SPL -11, @-20
	ADD #-216, <1
	SUB @121, @106
	ADD <210, 60
	ADD #276, <1
	ADD #276, <1
	SPL 0, #72
	SPL -11, @-20
	ADD #-216, <1
	SLT 26, @12
	ADD #-216, <1
	SPL 0, -202
	JMN 0, -900
	ADD 74, 30
	CMP @0, @72
	ADD 0, @21
	CMP -207, <-120
	JMZ 107, 0
	MOV -1, <-20
	SPL 0, -202
	CMP -207, <-120
	ADD 0, @21
	MOV -4, <-20
