#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Oct 16 22:05:16 2022
# Process ID: 182264
# Current directory: c:/Projects/pi-radio/HW/sims/cfo_correction
# Command line: vivado.exe cfo_correction.xpr
# Log file: c:/Projects/pi-radio/HW/sims/cfo_correction/vivado.log
# Journal file: c:/Projects/pi-radio/HW/sims/cfo_correction\vivado.jou
# Running On: DESKTOP-1UDCE0K, OS: Windows, CPU Frequency: 3187 MHz, CPU Physical cores: 16, Host memory: 137149 MB
#-----------------------------------------------------------
start_gui
open_project cfo_correction.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx_2022.1/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx_2022.1/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx_2022.1/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx_2022.1/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx_2022.1/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx_2022.1/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_2022.1/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1548.242 ; gain = 312.812
update_compile_order -fileset sources_1
update_module_reference cfo_correction_conj_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Reading block design file <c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd>...
Adding component instance block -- xilinx.com:module_ref:conj:1.0 - conj_0
Adding component instance block -- xilinx.com:module_ref:dds_top:1.0 - dds_top_0
Adding component instance block -- xilinx.com:module_ref:mixer:1.0 - mixer_0
Adding component instance block -- xilinx.com:module_ref:angle:1.0 - angle_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_1
Adding component instance block -- xilinx.com:module_ref:axis_splitter:1.0 - axis_splitter_0
Adding component instance block -- xilinx.com:module_ref:axis_splitter:1.0 - axis_splitter_1
Adding component instance block -- xilinx.com:module_ref:complex_mult:1.0 - complex_mult_0
Adding component instance block -- xilinx.com:module_ref:conj:1.0 - conj_0
Adding component instance block -- xilinx.com:module_ref:conj:1.0 - conj_1
Adding component instance block -- xilinx.com:module_ref:cp_rm2:1.0 - cp_rm2_0
Adding component instance block -- xilinx.com:module_ref:delay:1.0 - delay_0
Adding component instance block -- xilinx.com:module_ref:delay:1.0 - delay_1
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_0
Adding component instance block -- xilinx.com:module_ref:scale:1.0 - scale_0
Adding component instance block -- xilinx.com:module_ref:sum:1.0 - sum_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:module_ref:cp_rm:1.0 - cp_rm_0
Successfully read diagram <cfo_correction> from block design file <c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd>
Upgrading 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd'
INFO: [IP_Flow 19-3420] Updated cfo_correction_conj_0_0 to use current project options
Wrote  : <c:\Projects\pi-radio\HW\sims\cfo_correction\cfo_correction.srcs\sources_1\bd\cfo_correction\cfo_correction.bd> 
Wrote  : <c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/ui/bd_7db01d71.ui> 
upgrade_ip: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1783.855 ; gain = 195.367
update_module_reference: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1783.855 ; gain = 195.367
update_module_reference cfo_correction_dds_top_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd'
INFO: [IP_Flow 19-3420] Updated cfo_correction_dds_top_0_0 to use current project options
Wrote  : <c:\Projects\pi-radio\HW\sims\cfo_correction\cfo_correction.srcs\sources_1\bd\cfo_correction\cfo_correction.bd> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 1815.242 ; gain = 31.387
update_module_reference cfo_correction_mixer_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis0' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd'
INFO: [IP_Flow 19-3420] Updated cfo_correction_mixer_0_0 to use current project options
Wrote  : <c:\Projects\pi-radio\HW\sims\cfo_correction\cfo_correction.srcs\sources_1\bd\cfo_correction\cfo_correction.bd> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1815.242 ; gain = 0.000
update_module_reference cfo_correction_angle_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd'
INFO: [IP_Flow 19-3420] Updated cfo_correction_angle_0_0 to use current project options
Wrote  : <c:\Projects\pi-radio\HW\sims\cfo_correction\cfo_correction.srcs\sources_1\bd\cfo_correction\cfo_correction.bd> 
Wrote  : <c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/ui/bd_7db01d71.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1815.242 ; gain = 0.000
update_module_reference {cfo_correction_axis_splitter_0_0 cfo_correction_axis_splitter_1_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis0' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd'
INFO: [IP_Flow 19-3420] Updated cfo_correction_axis_splitter_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cfo_correction_axis_splitter_1_0 to use current project options
Wrote  : <c:\Projects\pi-radio\HW\sims\cfo_correction\cfo_correction.srcs\sources_1\bd\cfo_correction\cfo_correction.bd> 
Wrote  : <c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/ui/bd_7db01d71.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1815.242 ; gain = 0.000
update_module_reference cfo_correction_complex_mult_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis0' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd'
INFO: [IP_Flow 19-3420] Updated cfo_correction_complex_mult_0_0 to use current project options
Wrote  : <c:\Projects\pi-radio\HW\sims\cfo_correction\cfo_correction.srcs\sources_1\bd\cfo_correction\cfo_correction.bd> 
Wrote  : <c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/ui/bd_7db01d71.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1819.844 ; gain = 4.602
update_module_reference {cfo_correction_conj_0_1 cfo_correction_conj_1_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd'
INFO: [IP_Flow 19-3420] Updated cfo_correction_conj_0_1 to use current project options
INFO: [IP_Flow 19-3420] Updated cfo_correction_conj_1_0 to use current project options
Wrote  : <c:\Projects\pi-radio\HW\sims\cfo_correction\cfo_correction.srcs\sources_1\bd\cfo_correction\cfo_correction.bd> 
Wrote  : <c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/ui/bd_7db01d71.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1819.844 ; gain = 0.000
update_module_reference cfo_correction_cp_rm2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd'
INFO: [IP_Flow 19-3420] Updated cfo_correction_cp_rm2_0_0 to use current project options
Wrote  : <c:\Projects\pi-radio\HW\sims\cfo_correction\cfo_correction.srcs\sources_1\bd\cfo_correction\cfo_correction.bd> 
Wrote  : <c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/ui/bd_7db01d71.ui> 
update_module_reference {cfo_correction_delay_0_0 cfo_correction_delay_1_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd'
INFO: [IP_Flow 19-3420] Updated cfo_correction_delay_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cfo_correction_delay_1_0 to use current project options
Wrote  : <c:\Projects\pi-radio\HW\sims\cfo_correction\cfo_correction.srcs\sources_1\bd\cfo_correction\cfo_correction.bd> 
Wrote  : <c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/ui/bd_7db01d71.ui> 
update_module_reference cfo_correction_mux_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis0' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd'
INFO: [IP_Flow 19-3420] Updated cfo_correction_mux_0_0 to use current project options
Wrote  : <c:\Projects\pi-radio\HW\sims\cfo_correction\cfo_correction.srcs\sources_1\bd\cfo_correction\cfo_correction.bd> 
Wrote  : <c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/ui/bd_7db01d71.ui> 
update_module_reference cfo_correction_scale_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd'
INFO: [IP_Flow 19-3420] Updated cfo_correction_scale_0_0 to use current project options
Wrote  : <c:\Projects\pi-radio\HW\sims\cfo_correction\cfo_correction.srcs\sources_1\bd\cfo_correction\cfo_correction.bd> 
Wrote  : <c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/ui/bd_7db01d71.ui> 
update_module_reference cfo_correction_sum_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd'
INFO: [IP_Flow 19-3420] Updated cfo_correction_sum_0_0 to use current project options
Wrote  : <c:\Projects\pi-radio\HW\sims\cfo_correction\cfo_correction.srcs\sources_1\bd\cfo_correction\cfo_correction.bd> 
Wrote  : <c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/ui/bd_7db01d71.ui> 
update_module_reference cfo_correction_cp_rm_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_cp_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd'
INFO: [IP_Flow 19-3420] Updated cfo_correction_cp_rm_0_0 to use current project options
Wrote  : <c:\Projects\pi-radio\HW\sims\cfo_correction\cfo_correction.srcs\sources_1\bd\cfo_correction\cfo_correction.bd> 
Wrote  : <c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/ui/bd_7db01d71.ui> 
regenerate_bd_layout
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'dds_compiler_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cmpy_0/cmpy_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cmpy_0/cmpy_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cmpy_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cmpy_0/cmpy_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cmpy_0/cmpy_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cmpy_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/dsp_macro_0/dsp_macro_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/dsp_macro_0/dsp_macro_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'dsp_macro_0'. Target already exists and is up to date.
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd]
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /cp_rm_0/s_axis(249997498) and /s_axis(250000000)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /delay_0/s_axis(249997498) and /axis_data_fifo_0/M_AXIS(250000000)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /delay_1/s_axis(249997498) and /axis_data_fifo_1/M_AXIS(250000000)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axis_data_fifo_1/S_AXIS(250000000) and /axis_splitter_1/m_axis0(249997498)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axis_data_fifo_0/S_AXIS(250000000) and /conj_0/m_axis(249997498)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /m_axis(250000000) and /mux_0/m_axis(249997498)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /Mixer/conj_0/axis_aclk(249997498) and /axis_aclk(250000000)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /Mixer/dds_top_0/axis_aclk(249997498) and /axis_aclk(250000000)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /Mixer/mixer_0/axis_aclk(249997498) and /axis_aclk(250000000)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /angle_0/axis_aclk(249997498) and /axis_aclk(250000000)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /axis_splitter_0/axis_aclk(249997498) and /axis_aclk(250000000)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /axis_splitter_1/axis_aclk(249997498) and /axis_aclk(250000000)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /complex_mult_0/axis_aclk(249997498) and /axis_aclk(250000000)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /conj_0/axis_aclk(249997498) and /axis_aclk(250000000)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /conj_1/axis_aclk(249997498) and /axis_aclk(250000000)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /cp_rm2_0/axis_aclk(249997498) and /axis_aclk(250000000)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /delay_0/axis_aclk(249997498) and /axis_aclk(250000000)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /delay_1/axis_aclk(249997498) and /axis_aclk(250000000)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /mux_0/axis_aclk(249997498) and /axis_aclk(250000000)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /scale_0/axis_aclk(249997498) and /axis_aclk(250000000)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /sum_0/axis_aclk(249997498) and /axis_aclk(250000000)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /cp_rm_0/axis_aclk(249997498) and /axis_aclk(250000000)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
set_property CONFIG.FREQ_HZ 249997498 [get_bd_ports axis_aclk]
validate_bd_design
save_bd_design
Wrote  : <c:\Projects\pi-radio\HW\sims\cfo_correction\cfo_correction.srcs\sources_1\bd\cfo_correction\cfo_correction.bd> 
Wrote  : <c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/ui/bd_7db01d71.ui> 
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'dds_compiler_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cmpy_0/cmpy_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cmpy_0/cmpy_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cmpy_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cmpy_0/cmpy_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cmpy_0/cmpy_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cmpy_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/dsp_macro_0/dsp_macro_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/dsp_macro_0/dsp_macro_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'dsp_macro_0'. Target already exists and is up to date.
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd]
INFO: [BD 41-1662] The design 'cfo_correction.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/synth/cfo_correction.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/sim/cfo_correction.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/hdl/cfo_correction_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mixer/conj_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mixer/dds_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mixer/mixer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block angle_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_splitter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_splitter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block complex_mult_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conj_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conj_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cp_rm2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block scale_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sum_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cp_rm_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/hw_handoff/cfo_correction.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/synth/cfo_correction.hwdef
generate_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1978.203 ; gain = 153.953
export_ip_user_files -of_objects [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd] -directory c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.ip_user_files/sim_scripts -ip_user_files_dir c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.ip_user_files -ipstatic_source_dir c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.cache/compile_simlib/modelsim} {questa=c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.cache/compile_simlib/questa} {riviera=c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.cache/compile_simlib/riviera} {activehdl=c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfo_correction_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx_2022.1/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx_2022.1/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cfo_correction_top_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj cfo_correction_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_conj_0_0/sim/cfo_correction_conj_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_conj_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_dds_top_0_0/sim/cfo_correction_dds_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_dds_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_mixer_0_0/sim/cfo_correction_mixer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_mixer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_angle_0_0/sim/cfo_correction_angle_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_angle_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_data_fifo_0_0/sim/cfo_correction_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_data_fifo_1_0/sim/cfo_correction_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_splitter_0_0/sim/cfo_correction_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_splitter_1_0/sim/cfo_correction_axis_splitter_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_axis_splitter_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_complex_mult_0_0/sim/cfo_correction_complex_mult_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_complex_mult_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_conj_0_1/sim/cfo_correction_conj_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_conj_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_conj_1_0/sim/cfo_correction_conj_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_conj_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_cp_rm2_0_0/sim/cfo_correction_cp_rm2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_cp_rm2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_delay_0_0/sim/cfo_correction_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_delay_1_0/sim/cfo_correction_delay_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_delay_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_mux_0_0/sim/cfo_correction_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_scale_0_0/sim/cfo_correction_scale_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_scale_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_sum_0_0/sim/cfo_correction_sum_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_sum_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_util_vector_logic_0_0/sim/cfo_correction_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_xlconstant_0_0/sim/cfo_correction_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_cp_rm_0_0/sim/cfo_correction_cp_rm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_cp_rm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/sim/cfo_correction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mixer_imp_1KVXAAW
INFO: [VRFC 10-311] analyzing module cfo_correction
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/hdl/cfo_correction_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_top_tb
WARNING: [VRFC 10-3824] variable 'cordic_print' must explicitly be declared as automatic or static [c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv:124]
WARNING: [VRFC 10-3824] variable 'negative' must explicitly be declared as automatic or static [c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj cfo_correction_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/conj.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conj'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/ip/dds_compiler_0/sim/dds_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds_compiler_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/dds_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds_top'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/ip/cmpy_0/sim/cmpy_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmpy_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/mixer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mixer'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/ip/cordic_0/sim/cordic_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cordic_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/angle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'angle'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/axis_splitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axis_splitter'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/complex_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'complex_mult'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/cp_rm2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cp_rm2'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/delay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delay'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/ip/dsp_macro_0/sim/dsp_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dsp_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/scale.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scale'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/sum.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sum'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/cp_rm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cp_rm'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1983.105 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_22 -L cmpy_v6_0_21 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L dsp_macro_v1_0_2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L util_vector_logic_v2_0_2 -L xlconstant_v1_1_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cfo_correction_top_tb_behav xil_defaultlib.cfo_correction_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_2022.1/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_22 -L cmpy_v6_0_21 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L dsp_macro_v1_0_2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L util_vector_logic_v2_0_2 -L xlconstant_v1_1_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cfo_correction_top_tb_behav xil_defaultlib.cfo_correction_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_22.dds_compiler_v6_0_22_viv_comp
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_22.pkg_dds_compiler_v6_0_22
Compiling package dds_compiler_v6_0_22.dds_compiler_v6_0_22_hdl_comps
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package dds_compiler_v6_0_22.pkg_betas
Compiling package dds_compiler_v6_0_22.pkg_alphas
Compiling package cmpy_v6_0_21.cmpy_v6_0_21_viv_comp
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package cmpy_v6_0_21.cmpy_v6_0_21_pkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package dsp_macro_v1_0_2.dsp_macro_v1_0_2_viv_comp
Compiling package dsp_macro_v1_0_2.dsp_macro_v1_0_2_pkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling module xil_defaultlib.cfo_correction_conj_0_0
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_22.dds_compiler_v6_0_22_rdy [\dds_compiler_v6_0_22_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_22.pipe_add [\pipe_add(c_width=32,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_22.accum [\accum(c_xdevicefamily="zynquplu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_22.sin_cos [\sin_cos(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_22.dds_compiler_v6_0_22_core [\dds_compiler_v6_0_22_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_22.dds_compiler_v6_0_22_viv [\dds_compiler_v6_0_22_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_22.dds_compiler_v6_0_22 [\dds_compiler_v6_0_22(c_xdevicef...]
Compiling architecture dds_compiler_0_arch of entity xil_defaultlib.dds_compiler_0 [dds_compiler_0_default]
Compiling architecture rtl of entity xil_defaultlib.dds_top [dds_top_default]
Compiling module xil_defaultlib.cfo_correction_dds_top_0_0
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=17,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,amultsel="...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_21.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="z...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_v6_0_21_synth [\cmpy_v6_0_21_synth(c_xdevicefam...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_v6_0_21_viv [\cmpy_v6_0_21_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_v6_0_21 [\cmpy_v6_0_21(c_xdevicefamily="z...]
Compiling architecture cmpy_0_arch of entity xil_defaultlib.cmpy_0 [cmpy_0_default]
Compiling architecture rtl of entity xil_defaultlib.mixer [mixer_default]
Compiling module xil_defaultlib.cfo_correction_mixer_0_0
Compiling module xil_defaultlib.Mixer_imp_1KVXAAW
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=39...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=38...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.angle [angle_default]
Compiling module xil_defaultlib.cfo_correction_angle_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.cfo_correction_axis_data_fifo_0_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.cfo_correction_axis_data_fifo_1_...
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.cfo_correction_axis_splitter_0_0
Compiling module xil_defaultlib.cfo_correction_axis_splitter_1_0
Compiling architecture rtl of entity xil_defaultlib.complex_mult [complex_mult_default]
Compiling module xil_defaultlib.cfo_correction_complex_mult_0_0
Compiling module xil_defaultlib.cfo_correction_conj_0_1
Compiling module xil_defaultlib.cfo_correction_conj_1_0
Compiling architecture rtl of entity xil_defaultlib.cp_rm2 [cp_rm2_default]
Compiling module xil_defaultlib.cfo_correction_cp_rm2_0_0
Compiling architecture rtl of entity xil_defaultlib.cp_rm [cp_rm_default]
Compiling module xil_defaultlib.cfo_correction_cp_rm_0_0
Compiling architecture rtl of entity xil_defaultlib.delay [\delay(g_delay_cycles=253,g_acti...]
Compiling module xil_defaultlib.cfo_correction_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.delay [\delay(g_delay_cycles=310)\]
Compiling module xil_defaultlib.cfo_correction_delay_1_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.cfo_correction_mux_0_0
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=27...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=2)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dsp_macro_v1_0_2.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_2.dsp_macro_v1_0_2_viv [\dsp_macro_v1_0_2_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_2.dsp_macro_v1_0_2 [\dsp_macro_v1_0_2(c_xdevicefamil...]
Compiling architecture dsp_macro_0_arch of entity xil_defaultlib.dsp_macro_0 [dsp_macro_0_default]
Compiling architecture rtl of entity xil_defaultlib.scale [scale_default]
Compiling module xil_defaultlib.cfo_correction_scale_0_0
Compiling architecture rtl of entity xil_defaultlib.sum [sum_default]
Compiling module xil_defaultlib.cfo_correction_sum_0_0
Compiling module util_vector_logic_v2_0_2.util_vector_logic_v2_0_2_util_ve...
Compiling module xil_defaultlib.cfo_correction_util_vector_logic...
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.cfo_correction_xlconstant_0_0
Compiling module xil_defaultlib.cfo_correction
Compiling module xil_defaultlib.cfo_correction_wrapper
Compiling module xil_defaultlib.cfo_correction_top_tb
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 171. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 226. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 311. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 398. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 437. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 496. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 628. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 657. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 741. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 747. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 748. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 749. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 750. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 775. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 776. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 777. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 778. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cfo_correction_top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 2001.602 ; gain = 18.496
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfo_correction_top_tb_behav -key {Behavioral:sim_1:Functional:cfo_correction_top_tb} -tclbatch {cfo_correction_top_tb.tcl} -protoinst "protoinst_files/cfo_correction.protoinst" -view {c:/Projects/pi-radio/HW/sims/cfo_correction_top_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/cfo_correction.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//Mixer/conj_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//Mixer/conj_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//Mixer/dds_top_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//Mixer/dds_top_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//Mixer/m_axis_0
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//Mixer/mixer_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//Mixer/mixer_0/s_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//Mixer/mixer_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//Mixer/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//Mixer/s_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//angle_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//angle_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//axis_data_fifo_1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//axis_data_fifo_1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//axis_splitter_1/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//axis_splitter_1/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//axis_splitter_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//complex_mult_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//complex_mult_0/s_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//complex_mult_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//conj_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//conj_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//conj_1/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//conj_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//cp_rm2_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//cp_rm2_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//cp_rm_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//cp_rm_0/m_cp_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//cp_rm_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//delay_1/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//delay_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//mux_0/s_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//scale_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//scale_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//sum_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//sum_0/s_axis
Time resolution is 1 ps
open_wave_config c:/Projects/pi-radio/HW/sims/cfo_correction_top_tb_func_synth.wcfg
WARNING: Simulation object /cfo_correction_top_tb/DUT/cfo_correction_i/cp_rm_0/inst/r_symbol_reg_0 was not found in the design.
WARNING: Simulation object /cfo_correction_top_tb/DUT/cfo_correction_i/cp_rm_0/inst/out_counter_reg was not found in the design.
source cfo_correction_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
File was opened successfully: -19988 
Number of OFDM symbols:          10
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /cfo_correction_top_tb/DUT/cfo_correction_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx_2022.1/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /cfo_correction_top_tb/DUT/cfo_correction_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_73  Scope: cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx_2022.1/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Printing Samples
   -96 + i   251
   779 + i  -210
  -316 + i  -184
  -143 + i   118
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfo_correction_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 2067.371 ; gain = 89.168
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
File was opened successfully: -19988 
Number of OFDM symbols:          10
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /cfo_correction_top_tb/DUT/cfo_correction_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx_2022.1/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /cfo_correction_top_tb/DUT/cfo_correction_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_73  Scope: cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx_2022.1/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Printing Samples
   -96 + i   251
   779 + i  -210
  -316 + i  -184
  -143 + i   118
------------------------OFDM SYMBOL 0------------------------
Expected angle value: 2.989147
Actual angle value (signed): 1e727b7c
Actual angle value: 00011110011100100111101101111100
Actual angle value (converted): 0.951475
 
Expected cfo: 0.000000
scs * angle = 9737e0a0
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 1------------------------
Expected angle value: 2.989147
Actual angle value (signed): 17af6921
Actual angle value: 00010111101011110110100100100001
Actual angle value (converted): 1.691637
 
Expected cfo: 0.000000
scs * angle = 3ef8c7d8
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 2------------------------
Expected angle value: 2.989147
Actual angle value (signed): 10ddabc7
Actual angle value: 00010000110111011010101111000111
Actual angle value (converted): 2.218697
 
Expected cfo: 0.000000
scs * angle = 038efbe8
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 3------------------------
Expected angle value: 2.989147
Actual angle value (signed): 0a1dd608
Actual angle value: 00001010000111011101011000001000
Actual angle value (converted): 2.534839
 
Expected cfo: 0.000000
scs * angle = f77136c0
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 4------------------------
Expected angle value: 2.989147
Actual angle value (signed): 035ce2b4
Actual angle value: 00000011010111001110001010110100
Actual angle value (converted): 2.639927
 
Expected cfo: 0.000000
scs * angle = e36357e0
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 5------------------------
Expected angle value: 2.989147
Actual angle value (signed): fc9b1351
Actual angle value (unsigned): 0364ecaf
Actual angle value: 11111100100110110001001101010001
Actual angle value (converted): -2.745997
 
Expected cfo: 0.000000
scs * angle = c1642058
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 6------------------------
Expected angle value: 2.989147
Actual angle value (signed): f5de4796
Actual angle value (unsigned): 0a21b86a
Actual angle value: 11110101110111100100011110010110
Actual angle value (converted): -3.062614
 
Expected cfo: 0.000000
scs * angle = 1fe51e90
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 7------------------------
Expected angle value: 2.989147
Actual angle value (signed): ef1604ed
Actual angle value (unsigned): 10e9fb13
Actual angle value: 11101111000101100000010011101101
Actual angle value (converted): -3.591176
 
Expected cfo: 0.000000
scs * angle = dc2a2bf8
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 8------------------------
Expected angle value: 2.989147
Actual angle value (signed): e85e0dc6
Actual angle value (unsigned): 17a1f23a
Actual angle value: 11101000010111100000110111000110
Actual angle value (converted): -4.329695
 
Expected cfo: 0.000000
scs * angle = 93781710
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 9------------------------
Expected angle value: 2.989147
Actual angle value (signed): e1930c27
Actual angle value (unsigned): 1e6cf3d9
Actual angle value: 11100001100100110000110000100111
Actual angle value (converted): -5.280494
 
Expected cfo: 0.000000
scs * angle = feafcce8
Actual phase increment = 0
------------------------------------------------------------
 
 
File was opened successfully: -20000 
Printing Samples
   -96 + i   251
   779 + i  -210
  -316 + i  -184
  -143 + i   118
$stop called at time : 29720 ns : File "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 792
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2090.070 ; gain = 0.000
open_bd_design {c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd}
add_files -norecurse C:/Projects/pi-radio/HW/modules/src/rtl/tlast_symbol.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference tlast_symbol tlast_symbol_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
delete_bd_objs [get_bd_intf_nets Mixer_m_axis_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Mixer/m_axis_0] [get_bd_intf_pins tlast_symbol_0/s_axis]
connect_bd_intf_net [get_bd_intf_pins tlast_symbol_0/m_axis] [get_bd_intf_pins mux_0/s_axis0]
connect_bd_net [get_bd_ports axis_aclk] [get_bd_pins tlast_symbol_0/axis_aclk]
connect_bd_net [get_bd_ports axis_aresetn] [get_bd_pins tlast_symbol_0/axis_aresetn]
regenerate_bd_layout
validate_bd_design
save_wave_config {c:/Projects/pi-radio/HW/sims/cfo_correction_top_tb_func_synth.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_bd_design
Wrote  : <c:\Projects\pi-radio\HW\sims\cfo_correction\cfo_correction.srcs\sources_1\bd\cfo_correction\cfo_correction.bd> 
Wrote  : <c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/ui/bd_7db01d71.ui> 
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'dds_compiler_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cmpy_0/cmpy_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cmpy_0/cmpy_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cmpy_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cmpy_0/cmpy_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cmpy_0/cmpy_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cmpy_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/dsp_macro_0/dsp_macro_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/dsp_macro_0/dsp_macro_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'dsp_macro_0'. Target already exists and is up to date.
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd]
INFO: [BD 41-1662] The design 'cfo_correction.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/synth/cfo_correction.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/sim/cfo_correction.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/hdl/cfo_correction_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block tlast_symbol_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/hw_handoff/cfo_correction.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/synth/cfo_correction.hwdef
export_ip_user_files -of_objects [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd] -directory c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.ip_user_files/sim_scripts -ip_user_files_dir c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.ip_user_files -ipstatic_source_dir c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.cache/compile_simlib/modelsim} {questa=c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.cache/compile_simlib/questa} {riviera=c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.cache/compile_simlib/riviera} {activehdl=c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfo_correction_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-12490] The selected simulation model for 'cfo_correction_tlast_symbol_0_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx_2022.1/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx_2022.1/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cfo_correction_top_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj cfo_correction_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_conj_0_0/sim/cfo_correction_conj_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_conj_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_dds_top_0_0/sim/cfo_correction_dds_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_dds_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_mixer_0_0/sim/cfo_correction_mixer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_mixer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_angle_0_0/sim/cfo_correction_angle_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_angle_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_data_fifo_0_0/sim/cfo_correction_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_data_fifo_1_0/sim/cfo_correction_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_splitter_0_0/sim/cfo_correction_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_splitter_1_0/sim/cfo_correction_axis_splitter_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_axis_splitter_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_complex_mult_0_0/sim/cfo_correction_complex_mult_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_complex_mult_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_conj_0_1/sim/cfo_correction_conj_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_conj_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_conj_1_0/sim/cfo_correction_conj_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_conj_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_cp_rm2_0_0/sim/cfo_correction_cp_rm2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_cp_rm2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_delay_0_0/sim/cfo_correction_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_delay_1_0/sim/cfo_correction_delay_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_delay_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_mux_0_0/sim/cfo_correction_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_scale_0_0/sim/cfo_correction_scale_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_scale_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_sum_0_0/sim/cfo_correction_sum_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_sum_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_util_vector_logic_0_0/sim/cfo_correction_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_xlconstant_0_0/sim/cfo_correction_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_cp_rm_0_0/sim/cfo_correction_cp_rm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_cp_rm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/sim/cfo_correction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mixer_imp_1KVXAAW
INFO: [VRFC 10-311] analyzing module cfo_correction
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_tlast_symbol_0_0/sim/cfo_correction_tlast_symbol_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_tlast_symbol_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/hdl/cfo_correction_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_top_tb
WARNING: [VRFC 10-3824] variable 'cordic_print' must explicitly be declared as automatic or static [c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv:124]
WARNING: [VRFC 10-3824] variable 'negative' must explicitly be declared as automatic or static [c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj cfo_correction_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/conj.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conj'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/ip/dds_compiler_0/sim/dds_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds_compiler_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/dds_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds_top'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/ip/cmpy_0/sim/cmpy_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmpy_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/mixer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mixer'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/ip/cordic_0/sim/cordic_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cordic_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/angle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'angle'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/axis_splitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axis_splitter'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/complex_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'complex_mult'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/cp_rm2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cp_rm2'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/delay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delay'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/ip/dsp_macro_0/sim/dsp_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dsp_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/scale.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scale'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/sum.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sum'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/cp_rm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cp_rm'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/tlast_symbol.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tlast_symbol'
ERROR: [VRFC 10-2989] 's_axis_tlast' is not declared [c:/Projects/pi-radio/HW/modules/src/rtl/tlast_symbol.vhd:46]
ERROR: [VRFC 10-2989] 's_axis_tlast' is not declared [c:/Projects/pi-radio/HW/modules/src/rtl/tlast_symbol.vhd:50]
ERROR: [VRFC 10-2123] 0 definitions of operator "not" match here [c:/Projects/pi-radio/HW/modules/src/rtl/tlast_symbol.vhd:50]
ERROR: [VRFC 10-9458] unit 'rtl' is ignored due to previous errors [c:/Projects/pi-radio/HW/modules/src/rtl/tlast_symbol.vhd:28]
INFO: [VRFC 10-8704] VHDL file 'c:/Projects/pi-radio/HW/modules/src/rtl/tlast_symbol.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_module_reference cfo_correction_tlast_symbol_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 's_axis_tlast' and definition port 'TLAST'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd'
INFO: [IP_Flow 19-3420] Updated cfo_correction_tlast_symbol_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axis_tready'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axis_tlast'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'cfo_correction_tlast_symbol_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'cfo_correction_tlast_symbol_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <c:\Projects\pi-radio\HW\sims\cfo_correction\cfo_correction.srcs\sources_1\bd\cfo_correction\cfo_correction.bd> 
Wrote  : <c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/ui/bd_7db01d71.ui> 
validate_bd_design
save_bd_design
Wrote  : <c:\Projects\pi-radio\HW\sims\cfo_correction\cfo_correction.srcs\sources_1\bd\cfo_correction\cfo_correction.bd> 
Wrote  : <c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/ui/bd_7db01d71.ui> 
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'dds_compiler_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cmpy_0/cmpy_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cmpy_0/cmpy_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cmpy_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cmpy_0/cmpy_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cmpy_0/cmpy_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cmpy_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/dsp_macro_0/dsp_macro_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/dsp_macro_0/dsp_macro_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'dsp_macro_0'. Target already exists and is up to date.
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd]
INFO: [BD 41-1662] The design 'cfo_correction.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/synth/cfo_correction.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/sim/cfo_correction.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/hdl/cfo_correction_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block tlast_symbol_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/hw_handoff/cfo_correction.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/synth/cfo_correction.hwdef
export_ip_user_files -of_objects [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd] -directory c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.ip_user_files/sim_scripts -ip_user_files_dir c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.ip_user_files -ipstatic_source_dir c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.cache/compile_simlib/modelsim} {questa=c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.cache/compile_simlib/questa} {riviera=c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.cache/compile_simlib/riviera} {activehdl=c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfo_correction_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx_2022.1/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx_2022.1/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cfo_correction_top_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj cfo_correction_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_conj_0_0/sim/cfo_correction_conj_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_conj_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_dds_top_0_0/sim/cfo_correction_dds_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_dds_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_mixer_0_0/sim/cfo_correction_mixer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_mixer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_angle_0_0/sim/cfo_correction_angle_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_angle_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_data_fifo_0_0/sim/cfo_correction_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_data_fifo_1_0/sim/cfo_correction_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_splitter_0_0/sim/cfo_correction_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_splitter_1_0/sim/cfo_correction_axis_splitter_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_axis_splitter_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_complex_mult_0_0/sim/cfo_correction_complex_mult_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_complex_mult_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_conj_0_1/sim/cfo_correction_conj_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_conj_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_conj_1_0/sim/cfo_correction_conj_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_conj_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_cp_rm2_0_0/sim/cfo_correction_cp_rm2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_cp_rm2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_delay_0_0/sim/cfo_correction_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_delay_1_0/sim/cfo_correction_delay_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_delay_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_mux_0_0/sim/cfo_correction_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_scale_0_0/sim/cfo_correction_scale_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_scale_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_sum_0_0/sim/cfo_correction_sum_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_sum_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_util_vector_logic_0_0/sim/cfo_correction_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_xlconstant_0_0/sim/cfo_correction_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_cp_rm_0_0/sim/cfo_correction_cp_rm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_cp_rm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_tlast_symbol_0_0/sim/cfo_correction_tlast_symbol_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_tlast_symbol_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/sim/cfo_correction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mixer_imp_1KVXAAW
INFO: [VRFC 10-311] analyzing module cfo_correction
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/hdl/cfo_correction_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_wrapper
"xvhdl --incr --relax -prj cfo_correction_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/conj.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conj'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/ip/dds_compiler_0/sim/dds_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds_compiler_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/dds_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds_top'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/ip/cmpy_0/sim/cmpy_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmpy_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/mixer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mixer'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/ip/cordic_0/sim/cordic_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cordic_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/angle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'angle'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/axis_splitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axis_splitter'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/complex_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'complex_mult'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/cp_rm2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cp_rm2'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/delay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delay'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/ip/dsp_macro_0/sim/dsp_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dsp_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/scale.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scale'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/sum.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sum'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/cp_rm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cp_rm'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/tlast_symbol.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tlast_symbol'
ERROR: [VRFC 10-8820] cannot read from 'out' object 's_axis_tlast'; use 'buffer' or 'inout' instead [c:/Projects/pi-radio/HW/modules/src/rtl/tlast_symbol.vhd:46]
ERROR: [VRFC 10-8820] cannot read from 'out' object 's_axis_tlast'; use 'buffer' or 'inout' instead [c:/Projects/pi-radio/HW/modules/src/rtl/tlast_symbol.vhd:50]
ERROR: [VRFC 10-9458] unit 'rtl' is ignored due to previous errors [c:/Projects/pi-radio/HW/modules/src/rtl/tlast_symbol.vhd:28]
INFO: [VRFC 10-8704] VHDL file 'c:/Projects/pi-radio/HW/modules/src/rtl/tlast_symbol.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference cfo_correction_tlast_symbol_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd'
INFO: [IP_Flow 19-3420] Updated cfo_correction_tlast_symbol_0_0 to use current project options
WARNING: [IP_Flow 19-4704] Upgraded port 's_axis_tlast' in differs from original direction out
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'cfo_correction_tlast_symbol_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'cfo_correction_tlast_symbol_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <c:\Projects\pi-radio\HW\sims\cfo_correction\cfo_correction.srcs\sources_1\bd\cfo_correction\cfo_correction.bd> 
Wrote  : <c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/ui/bd_7db01d71.ui> 
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'dds_compiler_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cmpy_0/cmpy_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cmpy_0/cmpy_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cmpy_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cmpy_0/cmpy_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cmpy_0/cmpy_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cmpy_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/dsp_macro_0/dsp_macro_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/dsp_macro_0/dsp_macro_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'dsp_macro_0'. Target already exists and is up to date.
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd]
Wrote  : <c:\Projects\pi-radio\HW\sims\cfo_correction\cfo_correction.srcs\sources_1\bd\cfo_correction\cfo_correction.bd> 
Verilog Output written to : c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/synth/cfo_correction.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/sim/cfo_correction.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/hdl/cfo_correction_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block tlast_symbol_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/hw_handoff/cfo_correction.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/synth/cfo_correction.hwdef
export_ip_user_files -of_objects [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd] -directory c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.ip_user_files/sim_scripts -ip_user_files_dir c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.ip_user_files -ipstatic_source_dir c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.cache/compile_simlib/modelsim} {questa=c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.cache/compile_simlib/questa} {riviera=c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.cache/compile_simlib/riviera} {activehdl=c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfo_correction_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx_2022.1/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx_2022.1/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cfo_correction_top_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj cfo_correction_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_conj_0_0/sim/cfo_correction_conj_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_conj_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_dds_top_0_0/sim/cfo_correction_dds_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_dds_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_mixer_0_0/sim/cfo_correction_mixer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_mixer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_angle_0_0/sim/cfo_correction_angle_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_angle_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_data_fifo_0_0/sim/cfo_correction_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_data_fifo_1_0/sim/cfo_correction_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_splitter_0_0/sim/cfo_correction_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_splitter_1_0/sim/cfo_correction_axis_splitter_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_axis_splitter_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_complex_mult_0_0/sim/cfo_correction_complex_mult_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_complex_mult_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_conj_0_1/sim/cfo_correction_conj_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_conj_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_conj_1_0/sim/cfo_correction_conj_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_conj_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_cp_rm2_0_0/sim/cfo_correction_cp_rm2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_cp_rm2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_delay_0_0/sim/cfo_correction_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_delay_1_0/sim/cfo_correction_delay_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_delay_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_mux_0_0/sim/cfo_correction_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_scale_0_0/sim/cfo_correction_scale_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_scale_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_sum_0_0/sim/cfo_correction_sum_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_sum_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_util_vector_logic_0_0/sim/cfo_correction_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_xlconstant_0_0/sim/cfo_correction_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_cp_rm_0_0/sim/cfo_correction_cp_rm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_cp_rm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_tlast_symbol_0_0/sim/cfo_correction_tlast_symbol_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_tlast_symbol_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/sim/cfo_correction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mixer_imp_1KVXAAW
INFO: [VRFC 10-311] analyzing module cfo_correction
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/hdl/cfo_correction_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_wrapper
"xvhdl --incr --relax -prj cfo_correction_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/conj.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conj'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/ip/dds_compiler_0/sim/dds_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds_compiler_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/dds_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds_top'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/ip/cmpy_0/sim/cmpy_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmpy_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/mixer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mixer'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/ip/cordic_0/sim/cordic_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cordic_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/angle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'angle'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/axis_splitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axis_splitter'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/complex_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'complex_mult'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/cp_rm2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cp_rm2'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/delay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delay'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/ip/dsp_macro_0/sim/dsp_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dsp_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/scale.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scale'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/sum.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sum'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/cp_rm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cp_rm'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/tlast_symbol.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tlast_symbol'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_22 -L cmpy_v6_0_21 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L dsp_macro_v1_0_2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L util_vector_logic_v2_0_2 -L xlconstant_v1_1_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cfo_correction_top_tb_behav xil_defaultlib.cfo_correction_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_2022.1/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_22 -L cmpy_v6_0_21 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L dsp_macro_v1_0_2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L util_vector_logic_v2_0_2 -L xlconstant_v1_1_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cfo_correction_top_tb_behav xil_defaultlib.cfo_correction_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_22.dds_compiler_v6_0_22_viv_comp
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_22.pkg_dds_compiler_v6_0_22
Compiling package dds_compiler_v6_0_22.dds_compiler_v6_0_22_hdl_comps
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package dds_compiler_v6_0_22.pkg_betas
Compiling package dds_compiler_v6_0_22.pkg_alphas
Compiling package cmpy_v6_0_21.cmpy_v6_0_21_viv_comp
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package cmpy_v6_0_21.cmpy_v6_0_21_pkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package dsp_macro_v1_0_2.dsp_macro_v1_0_2_viv_comp
Compiling package dsp_macro_v1_0_2.dsp_macro_v1_0_2_pkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling module xil_defaultlib.cfo_correction_conj_0_0
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_22.dds_compiler_v6_0_22_rdy [\dds_compiler_v6_0_22_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_22.pipe_add [\pipe_add(c_width=32,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_22.accum [\accum(c_xdevicefamily="zynquplu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_22.sin_cos [\sin_cos(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_22.dds_compiler_v6_0_22_core [\dds_compiler_v6_0_22_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_22.dds_compiler_v6_0_22_viv [\dds_compiler_v6_0_22_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_22.dds_compiler_v6_0_22 [\dds_compiler_v6_0_22(c_xdevicef...]
Compiling architecture dds_compiler_0_arch of entity xil_defaultlib.dds_compiler_0 [dds_compiler_0_default]
Compiling architecture rtl of entity xil_defaultlib.dds_top [dds_top_default]
Compiling module xil_defaultlib.cfo_correction_dds_top_0_0
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=17,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,amultsel="...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_21.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="z...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_v6_0_21_synth [\cmpy_v6_0_21_synth(c_xdevicefam...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_v6_0_21_viv [\cmpy_v6_0_21_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_v6_0_21 [\cmpy_v6_0_21(c_xdevicefamily="z...]
Compiling architecture cmpy_0_arch of entity xil_defaultlib.cmpy_0 [cmpy_0_default]
Compiling architecture rtl of entity xil_defaultlib.mixer [mixer_default]
Compiling module xil_defaultlib.cfo_correction_mixer_0_0
Compiling module xil_defaultlib.Mixer_imp_1KVXAAW
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=39...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=38...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.angle [angle_default]
Compiling module xil_defaultlib.cfo_correction_angle_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.cfo_correction_axis_data_fifo_0_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.cfo_correction_axis_data_fifo_1_...
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.cfo_correction_axis_splitter_0_0
Compiling module xil_defaultlib.cfo_correction_axis_splitter_1_0
Compiling architecture rtl of entity xil_defaultlib.complex_mult [complex_mult_default]
Compiling module xil_defaultlib.cfo_correction_complex_mult_0_0
Compiling module xil_defaultlib.cfo_correction_conj_0_1
Compiling module xil_defaultlib.cfo_correction_conj_1_0
Compiling architecture rtl of entity xil_defaultlib.cp_rm2 [cp_rm2_default]
Compiling module xil_defaultlib.cfo_correction_cp_rm2_0_0
Compiling architecture rtl of entity xil_defaultlib.cp_rm [cp_rm_default]
Compiling module xil_defaultlib.cfo_correction_cp_rm_0_0
Compiling architecture rtl of entity xil_defaultlib.delay [\delay(g_delay_cycles=253,g_acti...]
Compiling module xil_defaultlib.cfo_correction_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.delay [\delay(g_delay_cycles=310)\]
Compiling module xil_defaultlib.cfo_correction_delay_1_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.cfo_correction_mux_0_0
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=27...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=2)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dsp_macro_v1_0_2.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_2.dsp_macro_v1_0_2_viv [\dsp_macro_v1_0_2_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_2.dsp_macro_v1_0_2 [\dsp_macro_v1_0_2(c_xdevicefamil...]
Compiling architecture dsp_macro_0_arch of entity xil_defaultlib.dsp_macro_0 [dsp_macro_0_default]
Compiling architecture rtl of entity xil_defaultlib.scale [scale_default]
Compiling module xil_defaultlib.cfo_correction_scale_0_0
Compiling architecture rtl of entity xil_defaultlib.sum [sum_default]
Compiling module xil_defaultlib.cfo_correction_sum_0_0
Compiling architecture rtl of entity xil_defaultlib.tlast_symbol [tlast_symbol_default]
Compiling module xil_defaultlib.cfo_correction_tlast_symbol_0_0
Compiling module util_vector_logic_v2_0_2.util_vector_logic_v2_0_2_util_ve...
Compiling module xil_defaultlib.cfo_correction_util_vector_logic...
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.cfo_correction_xlconstant_0_0
Compiling module xil_defaultlib.cfo_correction
Compiling module xil_defaultlib.cfo_correction_wrapper
Compiling module xil_defaultlib.cfo_correction_top_tb
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 171. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 226. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 311. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 398. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 437. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 496. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 628. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 657. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 741. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 747. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 748. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 749. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 750. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 775. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 776. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 777. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 778. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cfo_correction_top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 2104.523 ; gain = 1.723
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfo_correction_top_tb_behav -key {Behavioral:sim_1:Functional:cfo_correction_top_tb} -tclbatch {cfo_correction_top_tb.tcl} -protoinst "protoinst_files/cfo_correction.protoinst" -view {c:/Projects/pi-radio/HW/sims/cfo_correction_top_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/cfo_correction.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//Mixer/conj_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//Mixer/conj_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//Mixer/dds_top_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//Mixer/dds_top_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//Mixer/m_axis_0
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//Mixer/mixer_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//Mixer/mixer_0/s_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//Mixer/mixer_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//Mixer/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//Mixer/s_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//angle_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//angle_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//axis_data_fifo_1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//axis_data_fifo_1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//axis_splitter_1/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//axis_splitter_1/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//axis_splitter_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//complex_mult_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//complex_mult_0/s_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//complex_mult_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//conj_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//conj_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//conj_1/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//conj_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//cp_rm2_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//cp_rm2_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//cp_rm_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//cp_rm_0/m_cp_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//cp_rm_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//delay_1/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//delay_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//mux_0/s_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//scale_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//scale_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//sum_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//sum_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//tlast_symbol_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//tlast_symbol_0/s_axis
Time resolution is 1 ps
open_wave_config c:/Projects/pi-radio/HW/sims/cfo_correction_top_tb_func_synth.wcfg
source cfo_correction_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
File was opened successfully: -19988 
Number of OFDM symbols:          10
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /cfo_correction_top_tb/DUT/cfo_correction_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx_2022.1/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /cfo_correction_top_tb/DUT/cfo_correction_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_73  Scope: cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx_2022.1/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Printing Samples
   -96 + i   251
   779 + i  -210
  -316 + i  -184
  -143 + i   118
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfo_correction_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 2113.098 ; gain = 10.297
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
File was opened successfully: -19988 
Number of OFDM symbols:          10
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /cfo_correction_top_tb/DUT/cfo_correction_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx_2022.1/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /cfo_correction_top_tb/DUT/cfo_correction_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_73  Scope: cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx_2022.1/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Printing Samples
   -96 + i   251
   779 + i  -210
  -316 + i  -184
  -143 + i   118
------------------------OFDM SYMBOL 0------------------------
Expected angle value: 2.989147
Actual angle value (signed): 1e727b7c
Actual angle value: 00011110011100100111101101111100
Actual angle value (converted): 0.951475
 
Expected cfo: 0.000000
scs * angle = 9737e0a0
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 1------------------------
Expected angle value: 2.989147
Actual angle value (signed): 17af6921
Actual angle value: 00010111101011110110100100100001
Actual angle value (converted): 1.691637
 
Expected cfo: 0.000000
scs * angle = 3ef8c7d8
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 2------------------------
Expected angle value: 2.989147
Actual angle value (signed): 10ddabc7
Actual angle value: 00010000110111011010101111000111
Actual angle value (converted): 2.218697
 
Expected cfo: 0.000000
scs * angle = 038efbe8
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 3------------------------
Expected angle value: 2.989147
Actual angle value (signed): 0a1dd608
Actual angle value: 00001010000111011101011000001000
Actual angle value (converted): 2.534839
 
Expected cfo: 0.000000
scs * angle = f77136c0
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 4------------------------
Expected angle value: 2.989147
Actual angle value (signed): 035ce2b4
Actual angle value: 00000011010111001110001010110100
Actual angle value (converted): 2.639927
 
Expected cfo: 0.000000
scs * angle = e36357e0
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 5------------------------
Expected angle value: 2.989147
Actual angle value (signed): fc9b1351
Actual angle value (unsigned): 0364ecaf
Actual angle value: 11111100100110110001001101010001
Actual angle value (converted): -2.745997
 
Expected cfo: 0.000000
scs * angle = c1642058
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 6------------------------
Expected angle value: 2.989147
Actual angle value (signed): f5de4796
Actual angle value (unsigned): 0a21b86a
Actual angle value: 11110101110111100100011110010110
Actual angle value (converted): -3.062614
 
Expected cfo: 0.000000
scs * angle = 1fe51e90
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 7------------------------
Expected angle value: 2.989147
Actual angle value (signed): ef1604ed
Actual angle value (unsigned): 10e9fb13
Actual angle value: 11101111000101100000010011101101
Actual angle value (converted): -3.591176
 
Expected cfo: 0.000000
scs * angle = dc2a2bf8
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 8------------------------
Expected angle value: 2.989147
Actual angle value (signed): e85e0dc6
Actual angle value (unsigned): 17a1f23a
Actual angle value: 11101000010111100000110111000110
Actual angle value (converted): -4.329695
 
Expected cfo: 0.000000
scs * angle = 93781710
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 9------------------------
Expected angle value: 2.989147
Actual angle value (signed): e1930c27
Actual angle value (unsigned): 1e6cf3d9
Actual angle value: 11100001100100110000110000100111
Actual angle value (converted): -5.280494
 
Expected cfo: 0.000000
scs * angle = feafcce8
Actual phase increment = 0
------------------------------------------------------------
 
 
File was opened successfully: -20000 
Printing Samples
   -96 + i   251
   779 + i  -210
  -316 + i  -184
  -143 + i   118
$stop called at time : 29720 ns : File "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 792
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
File was opened successfully: -19988 
Number of OFDM symbols:          10
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /cfo_correction_top_tb/DUT/cfo_correction_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx_2022.1/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /cfo_correction_top_tb/DUT/cfo_correction_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_73  Scope: cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx_2022.1/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Printing Samples
   -96 + i   251
   779 + i  -210
  -316 + i  -184
  -143 + i   118
------------------------OFDM SYMBOL 0------------------------
Expected angle value: 2.989147
Actual angle value (signed): 1e727b7c
Actual angle value: 00011110011100100111101101111100
Actual angle value (converted): 0.951475
 
Expected cfo: 0.000000
scs * angle = 9737e0a0
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 1------------------------
Expected angle value: 2.989147
Actual angle value (signed): 17af6921
Actual angle value: 00010111101011110110100100100001
Actual angle value (converted): 1.691637
 
Expected cfo: 0.000000
scs * angle = 3ef8c7d8
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 2------------------------
Expected angle value: 2.989147
Actual angle value (signed): 10ddabc7
Actual angle value: 00010000110111011010101111000111
Actual angle value (converted): 2.218697
 
Expected cfo: 0.000000
scs * angle = 038efbe8
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 3------------------------
Expected angle value: 2.989147
Actual angle value (signed): 0a1dd608
Actual angle value: 00001010000111011101011000001000
Actual angle value (converted): 2.534839
 
Expected cfo: 0.000000
scs * angle = f77136c0
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 4------------------------
Expected angle value: 2.989147
Actual angle value (signed): 035ce2b4
Actual angle value: 00000011010111001110001010110100
Actual angle value (converted): 2.639927
 
Expected cfo: 0.000000
scs * angle = e36357e0
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 5------------------------
Expected angle value: 2.989147
Actual angle value (signed): fc9b1351
Actual angle value (unsigned): 0364ecaf
Actual angle value: 11111100100110110001001101010001
Actual angle value (converted): -2.745997
 
Expected cfo: 0.000000
scs * angle = c1642058
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 6------------------------
Expected angle value: 2.989147
Actual angle value (signed): f5de4796
Actual angle value (unsigned): 0a21b86a
Actual angle value: 11110101110111100100011110010110
Actual angle value (converted): -3.062614
 
Expected cfo: 0.000000
scs * angle = 1fe51e90
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 7------------------------
Expected angle value: 2.989147
Actual angle value (signed): ef1604ed
Actual angle value (unsigned): 10e9fb13
Actual angle value: 11101111000101100000010011101101
Actual angle value (converted): -3.591176
 
Expected cfo: 0.000000
scs * angle = dc2a2bf8
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 8------------------------
Expected angle value: 2.989147
Actual angle value (signed): e85e0dc6
Actual angle value (unsigned): 17a1f23a
Actual angle value: 11101000010111100000110111000110
Actual angle value (converted): -4.329695
 
Expected cfo: 0.000000
scs * angle = 93781710
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 9------------------------
Expected angle value: 2.989147
Actual angle value (signed): e1930c27
Actual angle value (unsigned): 1e6cf3d9
Actual angle value: 11100001100100110000110000100111
Actual angle value (converted): -5.280494
 
Expected cfo: 0.000000
scs * angle = feafcce8
Actual phase increment = 0
------------------------------------------------------------
 
 
File was opened successfully: -20000 
Printing Samples
   -96 + i   251
   779 + i  -210
  -316 + i  -184
  -143 + i   118
$stop called at time : 29720 ns : File "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 792
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
File was opened successfully: -19988 
Number of OFDM symbols:          10
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /cfo_correction_top_tb/DUT/cfo_correction_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx_2022.1/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /cfo_correction_top_tb/DUT/cfo_correction_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_73  Scope: cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx_2022.1/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Printing Samples
   -96 + i   251
   779 + i  -210
  -316 + i  -184
  -143 + i   118
------------------------OFDM SYMBOL 0------------------------
Expected angle value: 2.989147
Actual angle value (signed): 1e727b7c
Actual angle value: 00011110011100100111101101111100
Actual angle value (converted): 0.951475
 
Expected cfo: 0.000000
scs * angle = 9737e0a0
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 1------------------------
Expected angle value: 2.989147
Actual angle value (signed): 17af6921
Actual angle value: 00010111101011110110100100100001
Actual angle value (converted): 1.691637
 
Expected cfo: 0.000000
scs * angle = 3ef8c7d8
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 2------------------------
Expected angle value: 2.989147
Actual angle value (signed): 10ddabc7
Actual angle value: 00010000110111011010101111000111
Actual angle value (converted): 2.218697
 
Expected cfo: 0.000000
scs * angle = 038efbe8
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 3------------------------
Expected angle value: 2.989147
Actual angle value (signed): 0a1dd608
Actual angle value: 00001010000111011101011000001000
Actual angle value (converted): 2.534839
 
Expected cfo: 0.000000
scs * angle = f77136c0
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 4------------------------
Expected angle value: 2.989147
Actual angle value (signed): 035ce2b4
Actual angle value: 00000011010111001110001010110100
Actual angle value (converted): 2.639927
 
Expected cfo: 0.000000
scs * angle = e36357e0
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 5------------------------
Expected angle value: 2.989147
Actual angle value (signed): fc9b1351
Actual angle value (unsigned): 0364ecaf
Actual angle value: 11111100100110110001001101010001
Actual angle value (converted): -2.745997
 
Expected cfo: 0.000000
scs * angle = c1642058
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 6------------------------
Expected angle value: 2.989147
Actual angle value (signed): f5de4796
Actual angle value (unsigned): 0a21b86a
Actual angle value: 11110101110111100100011110010110
Actual angle value (converted): -3.062614
 
Expected cfo: 0.000000
scs * angle = 1fe51e90
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 7------------------------
Expected angle value: 2.989147
Actual angle value (signed): ef1604ed
Actual angle value (unsigned): 10e9fb13
Actual angle value: 11101111000101100000010011101101
Actual angle value (converted): -3.591176
 
Expected cfo: 0.000000
scs * angle = dc2a2bf8
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 8------------------------
Expected angle value: 2.989147
Actual angle value (signed): e85e0dc6
Actual angle value (unsigned): 17a1f23a
Actual angle value: 11101000010111100000110111000110
Actual angle value (converted): -4.329695
 
Expected cfo: 0.000000
scs * angle = 93781710
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 9------------------------
Expected angle value: 2.989147
Actual angle value (signed): e1930c27
Actual angle value (unsigned): 1e6cf3d9
Actual angle value: 11100001100100110000110000100111
Actual angle value (converted): -5.280494
 
Expected cfo: 0.000000
scs * angle = feafcce8
Actual phase increment = 0
------------------------------------------------------------
 
 
File was opened successfully: -20000 
Printing Samples
   -96 + i   251
   779 + i  -210
  -316 + i  -184
  -143 + i   118
$stop called at time : 29720 ns : File "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 792
open_bd_design {c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd}
update_module_reference cfo_correction_tlast_symbol_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd'
INFO: [IP_Flow 19-3420] Updated cfo_correction_tlast_symbol_0_0 to use current project options
Wrote  : <c:\Projects\pi-radio\HW\sims\cfo_correction\cfo_correction.srcs\sources_1\bd\cfo_correction\cfo_correction.bd> 
save_wave_config {c:/Projects/pi-radio/HW/sims/cfo_correction_top_tb_func_synth.wcfg}
close_sim
INFO: xsimkernel Simulation Memory Usage: 37004 KB (Peak: 37004 KB), Simulation CPU Usage: 11749 ms
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'dds_compiler_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cmpy_0/cmpy_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cmpy_0/cmpy_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cmpy_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cmpy_0/cmpy_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cmpy_0/cmpy_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cmpy_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/dsp_macro_0/dsp_macro_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/dsp_macro_0/dsp_macro_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'dsp_macro_0'. Target already exists and is up to date.
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd]
Wrote  : <c:\Projects\pi-radio\HW\sims\cfo_correction\cfo_correction.srcs\sources_1\bd\cfo_correction\cfo_correction.bd> 
Verilog Output written to : c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/synth/cfo_correction.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/sim/cfo_correction.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/hdl/cfo_correction_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block tlast_symbol_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/hw_handoff/cfo_correction.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/synth/cfo_correction.hwdef
export_ip_user_files -of_objects [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd] -directory c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.ip_user_files/sim_scripts -ip_user_files_dir c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.ip_user_files -ipstatic_source_dir c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.cache/compile_simlib/modelsim} {questa=c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.cache/compile_simlib/questa} {riviera=c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.cache/compile_simlib/riviera} {activehdl=c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfo_correction_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx_2022.1/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx_2022.1/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cfo_correction_top_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj cfo_correction_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_conj_0_0/sim/cfo_correction_conj_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_conj_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_dds_top_0_0/sim/cfo_correction_dds_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_dds_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_mixer_0_0/sim/cfo_correction_mixer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_mixer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_angle_0_0/sim/cfo_correction_angle_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_angle_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_data_fifo_0_0/sim/cfo_correction_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_data_fifo_1_0/sim/cfo_correction_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_splitter_0_0/sim/cfo_correction_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_splitter_1_0/sim/cfo_correction_axis_splitter_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_axis_splitter_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_complex_mult_0_0/sim/cfo_correction_complex_mult_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_complex_mult_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_conj_0_1/sim/cfo_correction_conj_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_conj_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_conj_1_0/sim/cfo_correction_conj_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_conj_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_cp_rm2_0_0/sim/cfo_correction_cp_rm2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_cp_rm2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_delay_0_0/sim/cfo_correction_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_delay_1_0/sim/cfo_correction_delay_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_delay_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_mux_0_0/sim/cfo_correction_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_scale_0_0/sim/cfo_correction_scale_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_scale_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_sum_0_0/sim/cfo_correction_sum_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_sum_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_util_vector_logic_0_0/sim/cfo_correction_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_xlconstant_0_0/sim/cfo_correction_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_cp_rm_0_0/sim/cfo_correction_cp_rm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_cp_rm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_tlast_symbol_0_0/sim/cfo_correction_tlast_symbol_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_tlast_symbol_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/sim/cfo_correction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mixer_imp_1KVXAAW
INFO: [VRFC 10-311] analyzing module cfo_correction
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/hdl/cfo_correction_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_wrapper
"xvhdl --incr --relax -prj cfo_correction_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/tlast_symbol.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tlast_symbol'
ERROR: [VRFC 10-2989] 's_axis_valid' is not declared [c:/Projects/pi-radio/HW/modules/src/rtl/tlast_symbol.vhd:46]
ERROR: [VRFC 10-9458] unit 'rtl' is ignored due to previous errors [c:/Projects/pi-radio/HW/modules/src/rtl/tlast_symbol.vhd:28]
INFO: [VRFC 10-8704] VHDL file 'c:/Projects/pi-radio/HW/modules/src/rtl/tlast_symbol.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference cfo_correction_tlast_symbol_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd'
INFO: [IP_Flow 19-3420] Updated cfo_correction_tlast_symbol_0_0 to use current project options
Wrote  : <c:\Projects\pi-radio\HW\sims\cfo_correction\cfo_correction.srcs\sources_1\bd\cfo_correction\cfo_correction.bd> 
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'dds_compiler_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cmpy_0/cmpy_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cmpy_0/cmpy_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cmpy_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cmpy_0/cmpy_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/cmpy_0/cmpy_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cmpy_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/dsp_macro_0/dsp_macro_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/ip/dsp_macro_0/dsp_macro_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'dsp_macro_0'. Target already exists and is up to date.
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd]
Wrote  : <c:\Projects\pi-radio\HW\sims\cfo_correction\cfo_correction.srcs\sources_1\bd\cfo_correction\cfo_correction.bd> 
Verilog Output written to : c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/synth/cfo_correction.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/sim/cfo_correction.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/hdl/cfo_correction_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block tlast_symbol_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/hw_handoff/cfo_correction.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/synth/cfo_correction.hwdef
export_ip_user_files -of_objects [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd] -directory c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.ip_user_files/sim_scripts -ip_user_files_dir c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.ip_user_files -ipstatic_source_dir c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.cache/compile_simlib/modelsim} {questa=c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.cache/compile_simlib/questa} {riviera=c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.cache/compile_simlib/riviera} {activehdl=c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfo_correction_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx_2022.1/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx_2022.1/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cfo_correction_top_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj cfo_correction_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_conj_0_0/sim/cfo_correction_conj_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_conj_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_dds_top_0_0/sim/cfo_correction_dds_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_dds_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_mixer_0_0/sim/cfo_correction_mixer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_mixer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_angle_0_0/sim/cfo_correction_angle_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_angle_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_data_fifo_0_0/sim/cfo_correction_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_data_fifo_1_0/sim/cfo_correction_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_splitter_0_0/sim/cfo_correction_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_splitter_1_0/sim/cfo_correction_axis_splitter_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_axis_splitter_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_complex_mult_0_0/sim/cfo_correction_complex_mult_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_complex_mult_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_conj_0_1/sim/cfo_correction_conj_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_conj_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_conj_1_0/sim/cfo_correction_conj_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_conj_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_cp_rm2_0_0/sim/cfo_correction_cp_rm2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_cp_rm2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_delay_0_0/sim/cfo_correction_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_delay_1_0/sim/cfo_correction_delay_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_delay_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_mux_0_0/sim/cfo_correction_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_scale_0_0/sim/cfo_correction_scale_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_scale_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_sum_0_0/sim/cfo_correction_sum_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_sum_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_util_vector_logic_0_0/sim/cfo_correction_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_xlconstant_0_0/sim/cfo_correction_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_cp_rm_0_0/sim/cfo_correction_cp_rm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_cp_rm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_tlast_symbol_0_0/sim/cfo_correction_tlast_symbol_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_tlast_symbol_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/sim/cfo_correction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mixer_imp_1KVXAAW
INFO: [VRFC 10-311] analyzing module cfo_correction
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/hdl/cfo_correction_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_wrapper
"xvhdl --incr --relax -prj cfo_correction_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Projects/pi-radio/HW/modules/src/rtl/tlast_symbol.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tlast_symbol'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_22 -L cmpy_v6_0_21 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L dsp_macro_v1_0_2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L util_vector_logic_v2_0_2 -L xlconstant_v1_1_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cfo_correction_top_tb_behav xil_defaultlib.cfo_correction_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_2022.1/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_22 -L cmpy_v6_0_21 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L dsp_macro_v1_0_2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L util_vector_logic_v2_0_2 -L xlconstant_v1_1_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cfo_correction_top_tb_behav xil_defaultlib.cfo_correction_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_22.dds_compiler_v6_0_22_viv_comp
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_22.pkg_dds_compiler_v6_0_22
Compiling package dds_compiler_v6_0_22.dds_compiler_v6_0_22_hdl_comps
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package dds_compiler_v6_0_22.pkg_betas
Compiling package dds_compiler_v6_0_22.pkg_alphas
Compiling package cmpy_v6_0_21.cmpy_v6_0_21_viv_comp
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package cmpy_v6_0_21.cmpy_v6_0_21_pkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package dsp_macro_v1_0_2.dsp_macro_v1_0_2_viv_comp
Compiling package dsp_macro_v1_0_2.dsp_macro_v1_0_2_pkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling module xil_defaultlib.cfo_correction_conj_0_0
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_22.dds_compiler_v6_0_22_rdy [\dds_compiler_v6_0_22_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_22.pipe_add [\pipe_add(c_width=32,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_22.accum [\accum(c_xdevicefamily="zynquplu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_22.sin_cos [\sin_cos(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_22.dds_compiler_v6_0_22_core [\dds_compiler_v6_0_22_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_22.dds_compiler_v6_0_22_viv [\dds_compiler_v6_0_22_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_22.dds_compiler_v6_0_22 [\dds_compiler_v6_0_22(c_xdevicef...]
Compiling architecture dds_compiler_0_arch of entity xil_defaultlib.dds_compiler_0 [dds_compiler_0_default]
Compiling architecture rtl of entity xil_defaultlib.dds_top [dds_top_default]
Compiling module xil_defaultlib.cfo_correction_dds_top_0_0
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=17,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,amultsel="...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_21.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="z...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_v6_0_21_synth [\cmpy_v6_0_21_synth(c_xdevicefam...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_v6_0_21_viv [\cmpy_v6_0_21_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_v6_0_21 [\cmpy_v6_0_21(c_xdevicefamily="z...]
Compiling architecture cmpy_0_arch of entity xil_defaultlib.cmpy_0 [cmpy_0_default]
Compiling architecture rtl of entity xil_defaultlib.mixer [mixer_default]
Compiling module xil_defaultlib.cfo_correction_mixer_0_0
Compiling module xil_defaultlib.Mixer_imp_1KVXAAW
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=39...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=38...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.angle [angle_default]
Compiling module xil_defaultlib.cfo_correction_angle_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.cfo_correction_axis_data_fifo_0_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.cfo_correction_axis_data_fifo_1_...
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.cfo_correction_axis_splitter_0_0
Compiling module xil_defaultlib.cfo_correction_axis_splitter_1_0
Compiling architecture rtl of entity xil_defaultlib.complex_mult [complex_mult_default]
Compiling module xil_defaultlib.cfo_correction_complex_mult_0_0
Compiling module xil_defaultlib.cfo_correction_conj_0_1
Compiling module xil_defaultlib.cfo_correction_conj_1_0
Compiling architecture rtl of entity xil_defaultlib.cp_rm2 [cp_rm2_default]
Compiling module xil_defaultlib.cfo_correction_cp_rm2_0_0
Compiling architecture rtl of entity xil_defaultlib.cp_rm [cp_rm_default]
Compiling module xil_defaultlib.cfo_correction_cp_rm_0_0
Compiling architecture rtl of entity xil_defaultlib.delay [\delay(g_delay_cycles=253,g_acti...]
Compiling module xil_defaultlib.cfo_correction_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.delay [\delay(g_delay_cycles=310)\]
Compiling module xil_defaultlib.cfo_correction_delay_1_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.cfo_correction_mux_0_0
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=27...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=2)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dsp_macro_v1_0_2.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_2.dsp_macro_v1_0_2_viv [\dsp_macro_v1_0_2_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_2.dsp_macro_v1_0_2 [\dsp_macro_v1_0_2(c_xdevicefamil...]
Compiling architecture dsp_macro_0_arch of entity xil_defaultlib.dsp_macro_0 [dsp_macro_0_default]
Compiling architecture rtl of entity xil_defaultlib.scale [scale_default]
Compiling module xil_defaultlib.cfo_correction_scale_0_0
Compiling architecture rtl of entity xil_defaultlib.sum [sum_default]
Compiling module xil_defaultlib.cfo_correction_sum_0_0
Compiling architecture rtl of entity xil_defaultlib.tlast_symbol [tlast_symbol_default]
Compiling module xil_defaultlib.cfo_correction_tlast_symbol_0_0
Compiling module util_vector_logic_v2_0_2.util_vector_logic_v2_0_2_util_ve...
Compiling module xil_defaultlib.cfo_correction_util_vector_logic...
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.cfo_correction_xlconstant_0_0
Compiling module xil_defaultlib.cfo_correction
Compiling module xil_defaultlib.cfo_correction_wrapper
Compiling module xil_defaultlib.cfo_correction_top_tb
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 171. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 226. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 311. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 398. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 437. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 496. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 628. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 657. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 741. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 747. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 748. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 749. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 750. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 775. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 776. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 777. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 778. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cfo_correction_top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 2137.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfo_correction_top_tb_behav -key {Behavioral:sim_1:Functional:cfo_correction_top_tb} -tclbatch {cfo_correction_top_tb.tcl} -protoinst "protoinst_files/cfo_correction.protoinst" -view {c:/Projects/pi-radio/HW/sims/cfo_correction_top_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/cfo_correction.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//Mixer/conj_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//Mixer/conj_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//Mixer/dds_top_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//Mixer/dds_top_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//Mixer/m_axis_0
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//Mixer/mixer_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//Mixer/mixer_0/s_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//Mixer/mixer_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//Mixer/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//Mixer/s_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//angle_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//angle_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//axis_data_fifo_1/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//axis_data_fifo_1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//axis_splitter_1/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//axis_splitter_1/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//axis_splitter_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//complex_mult_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//complex_mult_0/s_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//complex_mult_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//conj_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//conj_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//conj_1/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//conj_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//cp_rm2_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//cp_rm2_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//cp_rm_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//cp_rm_0/m_cp_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//cp_rm_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//delay_1/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//delay_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//mux_0/s_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//scale_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//scale_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//sum_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//sum_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//tlast_symbol_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /cfo_correction_top_tb/DUT/cfo_correction_i//tlast_symbol_0/s_axis
Time resolution is 1 ps
open_wave_config c:/Projects/pi-radio/HW/sims/cfo_correction_top_tb_func_synth.wcfg
WARNING: Simulation object /cfo_correction_top_tb/DUT/cfo_correction_i/tlast_symbol_0/inst/r_axis_tlast was not found in the design.
source cfo_correction_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
File was opened successfully: -19988 
Number of OFDM symbols:          10
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /cfo_correction_top_tb/DUT/cfo_correction_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx_2022.1/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /cfo_correction_top_tb/DUT/cfo_correction_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_73  Scope: cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx_2022.1/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Printing Samples
   -96 + i   251
   779 + i  -210
  -316 + i  -184
  -143 + i   118
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfo_correction_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 2140.664 ; gain = 2.766
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
File was opened successfully: -19988 
Number of OFDM symbols:          10
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /cfo_correction_top_tb/DUT/cfo_correction_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx_2022.1/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /cfo_correction_top_tb/DUT/cfo_correction_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_73  Scope: cfo_correction_top_tb.DUT.cfo_correction_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx_2022.1/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Printing Samples
   -96 + i   251
   779 + i  -210
  -316 + i  -184
  -143 + i   118
------------------------OFDM SYMBOL 0------------------------
Expected angle value: 2.989147
Actual angle value (signed): 1e727b7c
Actual angle value: 00011110011100100111101101111100
Actual angle value (converted): 0.951475
 
Expected cfo: 0.000000
scs * angle = 9737e0a0
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 1------------------------
Expected angle value: 2.989147
Actual angle value (signed): 17af6921
Actual angle value: 00010111101011110110100100100001
Actual angle value (converted): 1.691637
 
Expected cfo: 0.000000
scs * angle = 3ef8c7d8
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 2------------------------
Expected angle value: 2.989147
Actual angle value (signed): 10ddabc7
Actual angle value: 00010000110111011010101111000111
Actual angle value (converted): 2.218697
 
Expected cfo: 0.000000
scs * angle = 038efbe8
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 3------------------------
Expected angle value: 2.989147
Actual angle value (signed): 0a1dd608
Actual angle value: 00001010000111011101011000001000
Actual angle value (converted): 2.534839
 
Expected cfo: 0.000000
scs * angle = f77136c0
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 4------------------------
Expected angle value: 2.989147
Actual angle value (signed): 035ce2b4
Actual angle value: 00000011010111001110001010110100
Actual angle value (converted): 2.639927
 
Expected cfo: 0.000000
scs * angle = e36357e0
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 5------------------------
Expected angle value: 2.989147
Actual angle value (signed): fc9b1351
Actual angle value (unsigned): 0364ecaf
Actual angle value: 11111100100110110001001101010001
Actual angle value (converted): -2.745997
 
Expected cfo: 0.000000
scs * angle = c1642058
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 6------------------------
Expected angle value: 2.989147
Actual angle value (signed): f5de4796
Actual angle value (unsigned): 0a21b86a
Actual angle value: 11110101110111100100011110010110
Actual angle value (converted): -3.062614
 
Expected cfo: 0.000000
scs * angle = 1fe51e90
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 7------------------------
Expected angle value: 2.989147
Actual angle value (signed): ef1604ed
Actual angle value (unsigned): 10e9fb13
Actual angle value: 11101111000101100000010011101101
Actual angle value (converted): -3.591176
 
Expected cfo: 0.000000
scs * angle = dc2a2bf8
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 8------------------------
Expected angle value: 2.989147
Actual angle value (signed): e85e0dc6
Actual angle value (unsigned): 17a1f23a
Actual angle value: 11101000010111100000110111000110
Actual angle value (converted): -4.329695
 
Expected cfo: 0.000000
scs * angle = 93781710
Actual phase increment = 0
------------------------------------------------------------
 
 
------------------------OFDM SYMBOL 9------------------------
Expected angle value: 2.989147
Actual angle value (signed): e1930c27
Actual angle value (unsigned): 1e6cf3d9
Actual angle value: 11100001100100110000110000100111
Actual angle value (converted): -5.280494
 
Expected cfo: 0.000000
scs * angle = feafcce8
Actual phase increment = 0
------------------------------------------------------------
 
 
File was opened successfully: -20000 
Printing Samples
   -96 + i   251
   779 + i  -210
  -316 + i  -184
  -143 + i   118
$stop called at time : 29720 ns : File "c:/Projects/pi-radio/HW/modules/sim/cfo_correction_top_tb.sv" Line 792
open_bd_design {c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.srcs/sources_1/bd/cfo_correction/cfo_correction.bd}
write_bd_tcl -force -no_ip_version ../../bd/cfo_correction_bd.tcl
INFO: [BD 5-148] Tcl file written out <C:/Projects/pi-radio/HW/bd/cfo_correction_bd.tcl>.

close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 17 09:52:08 2022...
