Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 18 21:19:49 2025
| Host         : pc-pirata running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   155 |
| Unused register locations in slices containing registers |   238 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3794 |         1063 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             616 |          189 |
| Yes          | No                    | No                     |            2188 |          574 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             492 |          157 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                        Enable Signal                                                                        |                                                                                           Set/Reset Signal                                                                                           | Slice Load Count | Bel Load Count |
+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                                                                                    |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/ap_CS_fsm_state4                                                                                                                      | system_i/eq_left/inst/j_i_reg_2560                                                                                                                                                                   |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/ap_CS_fsm_state4                                                                                                                     | system_i/eq_right/inst/j_i_reg_2560                                                                                                                                                                  |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                                                                                      |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[28]                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[3]_i_1_n_0                                                                                | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                              |                4 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                             |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                      |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/switch/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[28]                                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/switch/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                 | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                            |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                               |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                            |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/switch/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[3]_i_1_n_0                                                                              | system_i/switch/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                             |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                              |                4 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/switch/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                  | system_i/switch/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                             |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/FSM_onehot_iis_state[4]_i_1_n_0                                                                     |                                                                                                                                                                                                      |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/switch/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                              | system_i/switch/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                             |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                 |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                          | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[3]_i_1_n_0                                                                             | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                            |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                             | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                            |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[28]                                                                                 |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_cntr_reg[4]_0[0]                                                                              | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/bit_cntr[4]_i_1__0_n_0                                                                                                                       |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_rdy                                                                                           | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_cntr[4]_i_1_n_0                                                                                                                        |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                            |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                            | system_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                 |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/p_1_in                                                                                                                               |                                                                                                                                                                                                      |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                    | system_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                      |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/p_1_in                                                                                                                                |                                                                                                                                                                                                      |                3 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/eq_left/inst/equalizer_fmul_32dEe_U2/equalizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/state_op__0[0]                                                              |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/eq_left/inst/equalizer_fdiv_32eOg_U3/equalizer_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/state_op__0[0]                                                     |                1 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/eq_left/inst/equalizer_fdiv_32eOg_U4/equalizer_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/state_op__0[0]                                                     |                1 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/eq_left/inst/equalizer_fmul_32dEe_U1/equalizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/state_op__0[0]                                                              |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/eq_right/inst/equalizer_fdiv_32eOg_U3/equalizer_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/state_op__0[0]                                                    |                1 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/eq_right/inst/equalizer_fmul_32dEe_U2/equalizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/state_op__0[0]                                                             |                3 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/eq_right/inst/equalizer_fmul_32dEe_U1/equalizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/state_op__0[0]                                                             |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/eq_right/inst/equalizer_fdiv_32eOg_U4/equalizer_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/state_op__0[0]                                                    |                1 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/ap_CS_fsm_state3                                                                                                                      |                                                                                                                                                                                                      |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/equalizer_eq_io_s_axi_U/aw_hs                                                                                                        |                                                                                                                                                                                                      |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/equalizer_eq_io_s_axi_U/aw_hs                                                                                                         |                                                                                                                                                                                                      |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                             |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/ap_CS_fsm_state3                                                                                                                     |                                                                                                                                                                                                      |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                          | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/eq_left/inst/equalizer_faddfsucud_U0/equalizer_ap_faddfsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/eq_right/inst/equalizer_faddfsucud_U0/equalizer_ap_faddfsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7] |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/p_8_in                                                                                                                                |                                                                                                                                                                                                      |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/p_8_in                                                                                                                               |                                                                                                                                                                                                      |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                                                                                                      |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                                                                                      |                6 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                                                                                      |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                                                                                      |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                                                                                      |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                         |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                                                                                      |                4 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                                                                      |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                               |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/switch/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                             |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                            |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                                                                                      |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                 |               11 |             19 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   |                                                                                                                                                                                                      |                8 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    |                                                                                                                                                                                                      |                9 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/eq_right/inst/equalizer_faddfsucud_U0/equalizer_ap_faddfsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/op_state[0]                     |                8 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/eq_right/inst/equalizer_fdiv_32eOg_U4/equalizer_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/state_op[0]                                                       |                7 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/eq_left/inst/equalizer_fdiv_32eOg_U3/equalizer_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/state_op[0]                                                        |                7 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/eq_left/inst/equalizer_fmul_32dEe_U2/equalizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                   |                7 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/eq_left/inst/equalizer_fmul_32dEe_U1/equalizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                   |                6 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/eq_left/inst/equalizer_fdiv_32eOg_U4/equalizer_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/state_op[0]                                                        |                7 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/eq_right/inst/equalizer_fmul_32dEe_U2/equalizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                  |                6 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/eq_right/inst/equalizer_fdiv_32eOg_U3/equalizer_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/state_op[0]                                                       |                7 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/eq_left/inst/equalizer_faddfsucud_U0/equalizer_ap_faddfsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/op_state[0]                      |                3 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/eq_right/inst/equalizer_fmul_32dEe_U1/equalizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                  |                7 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg0                                                                                        | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg                                                                                                                                  |                3 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg[23]_i_1__0_n_0                                                                            | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                                                                                    |                8 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg_reg[23]_0[0]                                                                            | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                                                                                    |               11 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg0                                                                                        | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg                                                                                                                                  |                5 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                   | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                 |               11 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_x[31]_i_1_n_2                                                                                            | system_i/eq_right/inst/equalizer_eq_io_s_axi_U/ap_rst_n_inv                                                                                                                                          |               15 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/equalizer_eq_io_s_axi_U/E[0]                                                                                                          |                                                                                                                                                                                                      |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/equalizer_eq_io_s_axi_U/y_ap_vld                                                                                                      | system_i/eq_left/inst/equalizer_eq_io_s_axi_U/ap_rst_n_inv                                                                                                                                           |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/equalizer_eq_io_s_axi_U/rdata[31]_i_1_n_2                                                                                             |                                                                                                                                                                                                      |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/equalizer_eq_io_s_axi_U/int_x[31]_i_1_n_2                                                                                             | system_i/eq_left/inst/equalizer_eq_io_s_axi_U/ap_rst_n_inv                                                                                                                                           |               16 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/iir_x_0_U/equalizer_iir_x_1_ram_U/q0[31]_i_1__1_n_2                                                                                  |                                                                                                                                                                                                      |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/iir_x_1_U/equalizer_iir_x_1_ram_U/iir_x_1_ce0                                                                                        |                                                                                                                                                                                                      |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/iir_y_1_U/equalizer_iir_x_1_ram_U/iir_y_1_ce0                                                                                        |                                                                                                                                                                                                      |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/iir_y_2_U/equalizer_iir_x_1_ram_U/iir_y_2_ce0                                                                                        |                                                                                                                                                                                                      |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/iir_coeff_array_ce1                                                                     |                                                                                                                                                                                                      |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/iir_coeff_array_ce0                                                                     |                                                                                                                                                                                                      |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/equalizer_eq_io_s_axi_U/int_mode[31]_i_1_n_2                                                                                          | system_i/eq_left/inst/equalizer_eq_io_s_axi_U/ap_rst_n_inv                                                                                                                                           |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/equalizer_eq_io_s_axi_U/rdata[31]_i_1_n_2                                                                                            |                                                                                                                                                                                                      |               12 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/ram_reg_0_15_0_0_i_11_n_2                                                                                                            |                                                                                                                                                                                                      |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/reg_3190                                                                                                                             |                                                                                                                                                                                                      |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/reg_3080                                                                                                                             |                                                                                                                                                                                                      |               14 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/rdata_reg[31]_i_4_n_2                                                                                                                |                                                                                                                                                                                                      |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/reg_2880                                                                                                                             |                                                                                                                                                                                                      |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/reg_301[31]_i_1_n_2                                                                                                                   |                                                                                                                                                                                                      |                4 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/reg_301[31]_i_1_n_2                                                                                                                  |                                                                                                                                                                                                      |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/reg_3140                                                                                                                             |                                                                                                                                                                                                      |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/ap_CS_fsm_state54                                                                                                                    |                                                                                                                                                                                                      |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/ap_CS_fsm_state10                                                                                                                    |                                                                                                                                                                                                      |               12 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/equalizer_eq_io_s_axi_U/y_ap_vld                                                                                                     | system_i/eq_right/inst/equalizer_eq_io_s_axi_U/ap_rst_n_inv                                                                                                                                          |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/iir_y_1_U/equalizer_iir_x_1_ram_U/iir_y_1_ce0                                                                                         |                                                                                                                                                                                                      |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/iir_y_2_U/equalizer_iir_x_1_ram_U/iir_y_2_ce0                                                                                         |                                                                                                                                                                                                      |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/equalizer_eq_io_s_axi_U/E[0]                                                                                                         |                                                                                                                                                                                                      |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/iir_coeff_array_ce1                                                                      |                                                                                                                                                                                                      |                4 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                             | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/SR[0]                                                                                                                                                     |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/DataTx_L_reg[0][0]                                                               | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/SR[0]                                                                                                                                                     |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/iir_coeff_array_ce0                                                                      |                                                                                                                                                                                                      |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/iir_x_0_U/equalizer_iir_x_1_ram_U/q0[31]_i_1__1_n_2                                                                                   |                                                                                                                                                                                                      |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/reg_2950                                                                                                                             |                                                                                                                                                                                                      |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/iir_x_1_U/equalizer_iir_x_1_ram_U/iir_x_1_ce0                                                                                         |                                                                                                                                                                                                      |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/ram_reg_0_15_0_0_i_11_n_2                                                                                                             |                                                                                                                                                                                                      |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/reg_3190                                                                                                                              |                                                                                                                                                                                                      |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/reg_3080                                                                                                                              |                                                                                                                                                                                                      |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/rdata_reg[31]_i_4_n_2                                                                                                                 |                                                                                                                                                                                                      |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/reg_2880                                                                                                                              |                                                                                                                                                                                                      |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/reg_2950                                                                                                                              |                                                                                                                                                                                                      |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                              | system_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                 |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/reg_3140                                                                                                                              |                                                                                                                                                                                                      |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/ap_CS_fsm_state54                                                                                                                     |                                                                                                                                                                                                      |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/ap_CS_fsm_state10                                                                                                                     |                                                                                                                                                                                                      |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_mode[31]_i_1_n_2                                                                                         | system_i/eq_right/inst/equalizer_eq_io_s_axi_U/ap_rst_n_inv                                                                                                                                          |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                          |                                                                                                                                                                                                      |                8 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                                                                                      |               10 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                         |                                                                                                                                                                                                      |                8 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                                                                                      |                8 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                                                                      |                7 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                                                                                      |                9 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                       |                                                                                                                                                                                                      |               14 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                       |                                                                                                                                                                                                      |               11 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/E[0]                                                                                              |                                                                                                                                                                                                      |                8 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                                                                                      |               11 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                   |               12 |             56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__0_i_1_n_2                                                             |                                                                                                                                                                                                      |                8 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0_i_2_n_2                                                                |                                                                                                                                                                                                      |                8 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/ap_CS_fsm_state5                                                                                                                      |                                                                                                                                                                                                      |               15 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/ap_CS_fsm_state9                                                                                                                      |                                                                                                                                                                                                      |               20 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/ap_CS_fsm_state23                                                                                                                     |                                                                                                                                                                                                      |               21 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0_i_2_n_2                                                                 |                                                                                                                                                                                                      |                8 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/ap_CS_fsm_state6                                                                                                                      |                                                                                                                                                                                                      |               16 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__0_i_1_n_2                                                              |                                                                                                                                                                                                      |                8 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/ap_CS_fsm_state9                                                                                                                     |                                                                                                                                                                                                      |               20 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/ap_CS_fsm_state5                                                                                                                     |                                                                                                                                                                                                      |               15 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/ap_CS_fsm_state23                                                                                                                    |                                                                                                                                                                                                      |               24 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/ap_CS_fsm_state6                                                                                                                     |                                                                                                                                                                                                      |               15 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/eq_right/inst/equalizer_eq_io_s_axi_U/ap_rst_n_inv                                                                                                                                          |               21 |             70 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/eq_left/inst/equalizer_eq_io_s_axi_U/ap_rst_n_inv                                                                                                                                           |               24 |             70 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_left/inst/ap_CS_fsm_state19                                                                                                                     |                                                                                                                                                                                                      |               21 |             96 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/eq_right/inst/ap_CS_fsm_state19                                                                                                                    |                                                                                                                                                                                                      |               19 |             96 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             |                                                                                                                                                                                                      |             1115 |           3927 |
+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     1 |
| 4      |                    23 |
| 5      |                     4 |
| 6      |                     3 |
| 7      |                     8 |
| 8      |                     8 |
| 10     |                     2 |
| 12     |                     4 |
| 13     |                     1 |
| 14     |                     3 |
| 15     |                     3 |
| 16+    |                    92 |
+--------+-----------------------+


