Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Sun Mar  1 19:48:28 2020
| Host         : Qlala-Blade running 64-bit major release  (build 9200)
| Command      : report_design_analysis -logic_level_distribution -file opt_report_design_analysis_0.rpt
| Design       : design_IP_wrapper
| Device       : xc7z020
| Design State : Optimized
---------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Logic Level Distribution

1. Logic Level Distribution
---------------------------

+-------------------------------+-------------+-----+----+-----+----+-----+----+-----+---+---+
|        End Point Clock        | Requirement |  1  |  2 |  3  |  4 |  5  |  6 |  7  | 8 | 9 |
+-------------------------------+-------------+-----+----+-----+----+-----+----+-----+---+---+
| AXI_CLK_design_IP_clk_wiz_0_0 | 5.556ns     |   1 | 18 | 208 | 70 |  41 | 32 | 356 | 8 | 8 |
| HLS_CLK_design_IP_clk_wiz_0_0 | 7.619ns     | 100 |  4 |   0 | 10 | 104 | 32 |   8 | 0 | 0 |
+-------------------------------+-------------+-----+----+-----+----+-----+----+-----+---+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


