verilog xil_defaultlib --include "../../../../HLS_LES_PWM.srcs/sources_1/bd/led/ipshared/ec67/hdl" --include "../../../../HLS_LES_PWM.srcs/sources_1/bd/led/ipshared/70cf/hdl" --include "../../../../HLS_LES_PWM.srcs/sources_1/bd/led/ip/led_processing_system7_0_1" \
"../../../bd/led/ip/led_processing_system7_0_1/sim/led_processing_system7_0_1.v" \
"../../../../HLS_LES_PWM.srcs/sources_1/bd/led/ipshared/6b26/hdl/verilog/led_state_AXILiteS_s_axi.v" \
"../../../../HLS_LES_PWM.srcs/sources_1/bd/led/ipshared/6b26/hdl/verilog/led_state.v" \
"../../../bd/led/ip/led_led_state_0_1/sim/led_led_state_0_1.v" \
"../../../bd/led/ip/led_auto_pc_1/sim/led_auto_pc_1.v" \
"../../../bd/led/sim/led.v" \

verilog xil_defaultlib "glbl.v"

nosort
