// Seed: 1771264361
module module_0 (
    input tri0 id_0,
    output supply0 id_1
);
  tri1 id_3;
  assign module_1.id_1 = 0;
  for (id_4 = 1; id_0; id_1 = 1'b0 != "") begin : LABEL_0
    for (id_5 = 1; id_3; id_1 = id_0) begin : LABEL_0
      for (id_6 = id_5 & id_5 == 1; 1 < (id_5) && id_4; id_6 = id_1++) begin : LABEL_0
        for (id_7 = id_5; 1; id_5++) begin : LABEL_0
          id_8(
              .id_0(~id_7),
              .id_1({id_4, id_4 * id_6}),
              .id_2(0 !== 1),
              .id_3(1),
              .id_4(id_1),
              .id_5(id_5)
          );
        end
      end
    end
  end
  wire id_9 = id_9;
  supply0 id_10 = 1 - "";
endmodule
module module_1 (
    input wor id_0
    , id_10,
    input tri1 id_1
    , id_11,
    input wire id_2,
    input wire id_3,
    output tri1 id_4,
    input supply1 id_5,
    output wire id_6,
    output tri1 id_7,
    input tri id_8
);
  wire id_12;
  module_0 modCall_1 (
      id_3,
      id_4
  );
  wire id_13;
endmodule
