Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Jul 23 13:31:47 2025
| Host         : zx970 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : GPIO_demo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          33          
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -24.152     -377.760                     33                  710        0.154        0.000                      0                  710        3.000        0.000                       0                   341  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 4.343        0.000                      0                  535        0.154        0.000                      0                  535        3.000        0.000                       0                   245  
  clk_out1_clk_wiz_0      -24.152     -377.760                     33                  175        0.190        0.000                      0                  175        4.130        0.000                       0                    93  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 reset_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 0.952ns (18.421%)  route 4.216ns (81.579%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.638     5.159    CLK_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  reset_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  reset_cntr_reg[6]/Q
                         net (fo=2, routed)           0.810     6.425    Inst_UART_TX_CTRL/reset_cntr_reg[6]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     6.549 r  Inst_UART_TX_CTRL/reset_cntr[0]_i_7/O
                         net (fo=1, routed)           0.800     7.349    Inst_UART_TX_CTRL/reset_cntr[0]_i_7_n_0
    SLICE_X0Y4           LUT5 (Prop_lut5_I0_O)        0.124     7.473 f  Inst_UART_TX_CTRL/reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.586     8.059    Inst_UART_TX_CTRL/reset_cntr[0]_i_6_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.124     8.183 r  Inst_UART_TX_CTRL/reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.801     8.984    eqOp
    SLICE_X7Y7           LUT4 (Prop_lut4_I0_O)        0.124     9.108 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          1.220    10.327    reset_cntr0
    SLICE_X1Y3           FDRE                                         r  reset_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.519    14.860    CLK_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  reset_cntr_reg[0]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y3           FDRE (Setup_fdre_C_R)       -0.429    14.670    reset_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -10.327    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 reset_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 0.952ns (18.421%)  route 4.216ns (81.579%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.638     5.159    CLK_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  reset_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  reset_cntr_reg[6]/Q
                         net (fo=2, routed)           0.810     6.425    Inst_UART_TX_CTRL/reset_cntr_reg[6]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     6.549 r  Inst_UART_TX_CTRL/reset_cntr[0]_i_7/O
                         net (fo=1, routed)           0.800     7.349    Inst_UART_TX_CTRL/reset_cntr[0]_i_7_n_0
    SLICE_X0Y4           LUT5 (Prop_lut5_I0_O)        0.124     7.473 f  Inst_UART_TX_CTRL/reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.586     8.059    Inst_UART_TX_CTRL/reset_cntr[0]_i_6_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.124     8.183 r  Inst_UART_TX_CTRL/reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.801     8.984    eqOp
    SLICE_X7Y7           LUT4 (Prop_lut4_I0_O)        0.124     9.108 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          1.220    10.327    reset_cntr0
    SLICE_X1Y3           FDRE                                         r  reset_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.519    14.860    CLK_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  reset_cntr_reg[1]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y3           FDRE (Setup_fdre_C_R)       -0.429    14.670    reset_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -10.327    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 reset_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 0.952ns (18.421%)  route 4.216ns (81.579%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.638     5.159    CLK_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  reset_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  reset_cntr_reg[6]/Q
                         net (fo=2, routed)           0.810     6.425    Inst_UART_TX_CTRL/reset_cntr_reg[6]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     6.549 r  Inst_UART_TX_CTRL/reset_cntr[0]_i_7/O
                         net (fo=1, routed)           0.800     7.349    Inst_UART_TX_CTRL/reset_cntr[0]_i_7_n_0
    SLICE_X0Y4           LUT5 (Prop_lut5_I0_O)        0.124     7.473 f  Inst_UART_TX_CTRL/reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.586     8.059    Inst_UART_TX_CTRL/reset_cntr[0]_i_6_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.124     8.183 r  Inst_UART_TX_CTRL/reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.801     8.984    eqOp
    SLICE_X7Y7           LUT4 (Prop_lut4_I0_O)        0.124     9.108 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          1.220    10.327    reset_cntr0
    SLICE_X1Y3           FDRE                                         r  reset_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.519    14.860    CLK_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  reset_cntr_reg[2]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y3           FDRE (Setup_fdre_C_R)       -0.429    14.670    reset_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -10.327    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 reset_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 0.952ns (18.421%)  route 4.216ns (81.579%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.638     5.159    CLK_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  reset_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  reset_cntr_reg[6]/Q
                         net (fo=2, routed)           0.810     6.425    Inst_UART_TX_CTRL/reset_cntr_reg[6]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     6.549 r  Inst_UART_TX_CTRL/reset_cntr[0]_i_7/O
                         net (fo=1, routed)           0.800     7.349    Inst_UART_TX_CTRL/reset_cntr[0]_i_7_n_0
    SLICE_X0Y4           LUT5 (Prop_lut5_I0_O)        0.124     7.473 f  Inst_UART_TX_CTRL/reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.586     8.059    Inst_UART_TX_CTRL/reset_cntr[0]_i_6_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.124     8.183 r  Inst_UART_TX_CTRL/reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.801     8.984    eqOp
    SLICE_X7Y7           LUT4 (Prop_lut4_I0_O)        0.124     9.108 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          1.220    10.327    reset_cntr0
    SLICE_X1Y3           FDRE                                         r  reset_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.519    14.860    CLK_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  reset_cntr_reg[3]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y3           FDRE (Setup_fdre_C_R)       -0.429    14.670    reset_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -10.327    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 reset_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 0.952ns (18.755%)  route 4.124ns (81.245%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.638     5.159    CLK_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  reset_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  reset_cntr_reg[6]/Q
                         net (fo=2, routed)           0.810     6.425    Inst_UART_TX_CTRL/reset_cntr_reg[6]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     6.549 r  Inst_UART_TX_CTRL/reset_cntr[0]_i_7/O
                         net (fo=1, routed)           0.800     7.349    Inst_UART_TX_CTRL/reset_cntr[0]_i_7_n_0
    SLICE_X0Y4           LUT5 (Prop_lut5_I0_O)        0.124     7.473 f  Inst_UART_TX_CTRL/reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.586     8.059    Inst_UART_TX_CTRL/reset_cntr[0]_i_6_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.124     8.183 r  Inst_UART_TX_CTRL/reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.801     8.984    eqOp
    SLICE_X7Y7           LUT4 (Prop_lut4_I0_O)        0.124     9.108 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          1.127    10.235    reset_cntr0
    SLICE_X1Y4           FDRE                                         r  reset_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.519    14.860    CLK_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  reset_cntr_reg[4]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X1Y4           FDRE (Setup_fdre_C_R)       -0.429    14.695    reset_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 reset_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 0.952ns (18.755%)  route 4.124ns (81.245%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.638     5.159    CLK_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  reset_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  reset_cntr_reg[6]/Q
                         net (fo=2, routed)           0.810     6.425    Inst_UART_TX_CTRL/reset_cntr_reg[6]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     6.549 r  Inst_UART_TX_CTRL/reset_cntr[0]_i_7/O
                         net (fo=1, routed)           0.800     7.349    Inst_UART_TX_CTRL/reset_cntr[0]_i_7_n_0
    SLICE_X0Y4           LUT5 (Prop_lut5_I0_O)        0.124     7.473 f  Inst_UART_TX_CTRL/reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.586     8.059    Inst_UART_TX_CTRL/reset_cntr[0]_i_6_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.124     8.183 r  Inst_UART_TX_CTRL/reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.801     8.984    eqOp
    SLICE_X7Y7           LUT4 (Prop_lut4_I0_O)        0.124     9.108 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          1.127    10.235    reset_cntr0
    SLICE_X1Y4           FDRE                                         r  reset_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.519    14.860    CLK_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  reset_cntr_reg[5]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X1Y4           FDRE (Setup_fdre_C_R)       -0.429    14.695    reset_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 reset_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 0.952ns (18.755%)  route 4.124ns (81.245%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.638     5.159    CLK_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  reset_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  reset_cntr_reg[6]/Q
                         net (fo=2, routed)           0.810     6.425    Inst_UART_TX_CTRL/reset_cntr_reg[6]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     6.549 r  Inst_UART_TX_CTRL/reset_cntr[0]_i_7/O
                         net (fo=1, routed)           0.800     7.349    Inst_UART_TX_CTRL/reset_cntr[0]_i_7_n_0
    SLICE_X0Y4           LUT5 (Prop_lut5_I0_O)        0.124     7.473 f  Inst_UART_TX_CTRL/reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.586     8.059    Inst_UART_TX_CTRL/reset_cntr[0]_i_6_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.124     8.183 r  Inst_UART_TX_CTRL/reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.801     8.984    eqOp
    SLICE_X7Y7           LUT4 (Prop_lut4_I0_O)        0.124     9.108 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          1.127    10.235    reset_cntr0
    SLICE_X1Y4           FDRE                                         r  reset_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.519    14.860    CLK_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  reset_cntr_reg[6]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X1Y4           FDRE (Setup_fdre_C_R)       -0.429    14.695    reset_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 reset_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 0.952ns (18.755%)  route 4.124ns (81.245%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.638     5.159    CLK_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  reset_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  reset_cntr_reg[6]/Q
                         net (fo=2, routed)           0.810     6.425    Inst_UART_TX_CTRL/reset_cntr_reg[6]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     6.549 r  Inst_UART_TX_CTRL/reset_cntr[0]_i_7/O
                         net (fo=1, routed)           0.800     7.349    Inst_UART_TX_CTRL/reset_cntr[0]_i_7_n_0
    SLICE_X0Y4           LUT5 (Prop_lut5_I0_O)        0.124     7.473 f  Inst_UART_TX_CTRL/reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.586     8.059    Inst_UART_TX_CTRL/reset_cntr[0]_i_6_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.124     8.183 r  Inst_UART_TX_CTRL/reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.801     8.984    eqOp
    SLICE_X7Y7           LUT4 (Prop_lut4_I0_O)        0.124     9.108 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          1.127    10.235    reset_cntr0
    SLICE_X1Y4           FDRE                                         r  reset_cntr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.519    14.860    CLK_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  reset_cntr_reg[7]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X1Y4           FDRE (Setup_fdre_C_R)       -0.429    14.695    reset_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 reset_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 0.952ns (18.938%)  route 4.075ns (81.062%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.638     5.159    CLK_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  reset_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  reset_cntr_reg[6]/Q
                         net (fo=2, routed)           0.810     6.425    Inst_UART_TX_CTRL/reset_cntr_reg[6]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     6.549 r  Inst_UART_TX_CTRL/reset_cntr[0]_i_7/O
                         net (fo=1, routed)           0.800     7.349    Inst_UART_TX_CTRL/reset_cntr[0]_i_7_n_0
    SLICE_X0Y4           LUT5 (Prop_lut5_I0_O)        0.124     7.473 f  Inst_UART_TX_CTRL/reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.586     8.059    Inst_UART_TX_CTRL/reset_cntr[0]_i_6_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.124     8.183 r  Inst_UART_TX_CTRL/reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.801     8.984    eqOp
    SLICE_X7Y7           LUT4 (Prop_lut4_I0_O)        0.124     9.108 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          1.078    10.186    reset_cntr0
    SLICE_X1Y5           FDRE                                         r  reset_cntr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.519    14.860    CLK_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  reset_cntr_reg[10]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y5           FDRE (Setup_fdre_C_R)       -0.429    14.670    reset_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 reset_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 0.952ns (18.938%)  route 4.075ns (81.062%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.638     5.159    CLK_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  reset_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  reset_cntr_reg[6]/Q
                         net (fo=2, routed)           0.810     6.425    Inst_UART_TX_CTRL/reset_cntr_reg[6]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     6.549 r  Inst_UART_TX_CTRL/reset_cntr[0]_i_7/O
                         net (fo=1, routed)           0.800     7.349    Inst_UART_TX_CTRL/reset_cntr[0]_i_7_n_0
    SLICE_X0Y4           LUT5 (Prop_lut5_I0_O)        0.124     7.473 f  Inst_UART_TX_CTRL/reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.586     8.059    Inst_UART_TX_CTRL/reset_cntr[0]_i_6_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.124     8.183 r  Inst_UART_TX_CTRL/reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.801     8.984    eqOp
    SLICE_X7Y7           LUT4 (Prop_lut4_I0_O)        0.124     9.108 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          1.078    10.186    reset_cntr0
    SLICE_X1Y5           FDRE                                         r  reset_cntr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.519    14.860    CLK_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  reset_cntr_reg[11]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y5           FDRE (Setup_fdre_C_R)       -0.429    14.670    reset_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                  4.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/bitIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txBit_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.186ns (72.087%)  route 0.072ns (27.913%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.593     1.476    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  Inst_UART_TX_CTRL/bitIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Inst_UART_TX_CTRL/bitIndex_reg[2]/Q
                         net (fo=3, routed)           0.072     1.689    Inst_UART_TX_CTRL/bitIndex_reg[2]
    SLICE_X0Y10          LUT5 (Prop_lut5_I3_O)        0.045     1.734 r  Inst_UART_TX_CTRL/txBit_i_3/O
                         net (fo=1, routed)           0.000     1.734    Inst_UART_TX_CTRL/txBit_i_3_n_0
    SLICE_X0Y10          FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.864     1.991    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X0Y10          FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X0Y10          FDSE (Hold_fdse_C_D)         0.091     1.580    Inst_UART_TX_CTRL/txBit_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 uartData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.594     1.477    CLK_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  uartData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  uartData_reg[0]/Q
                         net (fo=1, routed)           0.116     1.734    Inst_UART_TX_CTRL/Q[0]
    SLICE_X3Y10          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.864     1.991    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[1]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X3Y10          FDRE (Hold_fdre_C_D)         0.070     1.562    Inst_UART_TX_CTRL/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 uartSend_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.591     1.474    CLK_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  uartSend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  uartSend_reg/Q
                         net (fo=8, routed)           0.070     1.672    Inst_UART_TX_CTRL/E[0]
    SLICE_X3Y13          LUT6 (Prop_lut6_I3_O)        0.099     1.771 r  Inst_UART_TX_CTRL/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.771    Inst_UART_TX_CTRL/FSM_sequential_txState[0]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.861     1.988    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.091     1.565    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 uartData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.594     1.477    CLK_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  uartData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  uartData_reg[6]/Q
                         net (fo=1, routed)           0.157     1.775    Inst_UART_TX_CTRL/Q[6]
    SLICE_X3Y9           FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.865     1.992    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[7]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X3Y9           FDRE (Hold_fdre_C_D)         0.071     1.564    Inst_UART_TX_CTRL/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 uartData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.594     1.477    CLK_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  uartData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  uartData_reg[5]/Q
                         net (fo=1, routed)           0.170     1.788    Inst_UART_TX_CTRL/Q[5]
    SLICE_X3Y9           FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.865     1.992    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[6]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X3Y9           FDRE (Hold_fdre_C_D)         0.075     1.568    Inst_UART_TX_CTRL/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_uartState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.405%)  route 0.162ns (46.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.593     1.476    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  Inst_btn_debounce/sig_out_reg_reg[4]/Q
                         net (fo=5, routed)           0.162     1.779    Inst_UART_TX_CTRL/btnDeBnc[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.045     1.824 r  Inst_UART_TX_CTRL/FSM_sequential_uartState[2]_i_1/O
                         net (fo=1, routed)           0.000     1.824    Inst_UART_TX_CTRL_n_1
    SLICE_X4Y11          FDRE                                         r  FSM_sequential_uartState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.862     1.989    CLK_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  FSM_sequential_uartState_reg[2]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X4Y11          FDRE (Hold_fdre_C_D)         0.092     1.603    FSM_sequential_uartState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 strIndex_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.231ns (57.248%)  route 0.173ns (42.752%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.592     1.475    CLK_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  strIndex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  strIndex_reg[4]/Q
                         net (fo=9, routed)           0.173     1.789    strIndex_reg[4]
    SLICE_X2Y7           MUXF7 (Prop_muxf7_S_O)       0.090     1.879 r  uartData_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.879    uartData_reg[3]_i_1_n_0
    SLICE_X2Y7           FDRE                                         r  uartData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.865     1.992    CLK_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  uartData_reg[3]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.134     1.648    uartData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.755%)  route 0.130ns (44.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.564     1.447    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  Inst_btn_debounce/sig_out_reg_reg[1]/Q
                         net (fo=5, routed)           0.130     1.741    btnDeBnc[1]
    SLICE_X8Y10          FDRE                                         r  btnReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.834     1.961    CLK_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  btnReg_reg[1]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X8Y10          FDRE (Hold_fdre_C_D)         0.063     1.510    btnReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 strIndex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.885%)  route 0.187ns (50.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.593     1.476    CLK_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  strIndex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  strIndex_reg[3]/Q
                         net (fo=16, routed)          0.187     1.804    strIndex_reg[3]
    SLICE_X3Y7           LUT5 (Prop_lut5_I3_O)        0.045     1.849 r  uartData[4]_i_1/O
                         net (fo=1, routed)           0.000     1.849    uartData[4]_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  uartData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.865     1.992    CLK_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  uartData_reg[4]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.091     1.605    uartData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/bitIndex_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/bitIndex_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.593     1.476    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  Inst_UART_TX_CTRL/bitIndex_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Inst_UART_TX_CTRL/bitIndex_reg[7]/Q
                         net (fo=2, routed)           0.117     1.734    Inst_UART_TX_CTRL/bitIndex_reg[7]
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  Inst_UART_TX_CTRL/bitIndex_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    Inst_UART_TX_CTRL/bitIndex_reg[4]_i_1_n_4
    SLICE_X1Y11          FDRE                                         r  Inst_UART_TX_CTRL/bitIndex_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.864     1.991    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  Inst_UART_TX_CTRL/bitIndex_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.105     1.581    Inst_UART_TX_CTRL/bitIndex_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y11      FSM_sequential_uartState_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y11      FSM_sequential_uartState_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y11      FSM_sequential_uartState_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X6Y9       btnReg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X8Y10      btnReg_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X8Y10      btnReg_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X6Y9       btnReg_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X1Y3       reset_cntr_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y11      FSM_sequential_uartState_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y11      FSM_sequential_uartState_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y11      FSM_sequential_uartState_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y11      FSM_sequential_uartState_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y11      FSM_sequential_uartState_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y11      FSM_sequential_uartState_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X6Y9       btnReg_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X6Y9       btnReg_reg[0]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y11      FSM_sequential_uartState_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y11      FSM_sequential_uartState_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y11      FSM_sequential_uartState_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y11      FSM_sequential_uartState_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y11      FSM_sequential_uartState_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y11      FSM_sequential_uartState_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X6Y9       btnReg_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X6Y9       btnReg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           33  Failing Endpoints,  Worst Slack      -24.152ns,  Total Violation     -377.760ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -24.152ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/char_index_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.100ns  (logic 17.638ns (53.286%)  route 15.462ns (46.714%))
  Logic Levels:           54  (CARRY4=36 LUT1=3 LUT2=1 LUT3=3 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.100 - 9.259 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          1.569     5.090    Inst_vga_ctrl/pxl_clk
    SLICE_X9Y44          FDRE                                         r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]/Q
                         net (fo=33, routed)          1.149     6.695    Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[6]
    SLICE_X9Y44          LUT6 (Prop_lut6_I1_O)        0.124     6.819 r  Inst_vga_ctrl/char_index_reg[3]_i_492/O
                         net (fo=3, routed)           0.734     7.553    Inst_vga_ctrl/char_index_reg[3]_i_492_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I3_O)        0.124     7.677 r  Inst_vga_ctrl/char_index_reg[3]_i_379/O
                         net (fo=5, routed)           0.832     8.509    Inst_vga_ctrl/char_index_reg[3]_i_379_n_0
    SLICE_X11Y45         LUT4 (Prop_lut4_I0_O)        0.124     8.633 r  Inst_vga_ctrl/char_index_reg[3]_i_512/O
                         net (fo=1, routed)           0.000     8.633    Inst_vga_ctrl/char_index_reg[3]_i_512_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.239 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_403/O[3]
                         net (fo=3, routed)           0.694     9.933    Inst_vga_ctrl/char_index_reg_reg[3]_i_403_n_4
    SLICE_X10Y44         LUT3 (Prop_lut3_I2_O)        0.306    10.239 r  Inst_vga_ctrl/char_index_reg[3]_i_482/O
                         net (fo=1, routed)           0.000    10.239    Inst_vga_ctrl/char_index_reg[3]_i_482_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.615 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_377/CO[3]
                         net (fo=1, routed)           0.000    10.615    Inst_vga_ctrl/char_index_reg_reg[3]_i_377_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.938 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_279/O[1]
                         net (fo=4, routed)           0.633    11.570    Inst_vga_ctrl/char_index_reg_reg[3]_i_279_n_6
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.306    11.876 r  Inst_vga_ctrl/char_index_reg[3]_i_513/O
                         net (fo=1, routed)           0.000    11.876    Inst_vga_ctrl/char_index_reg[3]_i_513_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.252 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_406/CO[3]
                         net (fo=1, routed)           0.001    12.253    Inst_vga_ctrl/char_index_reg_reg[3]_i_406_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.472 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_416/O[0]
                         net (fo=1, routed)           0.511    12.983    Inst_vga_ctrl/text_start_x3[16]
    SLICE_X9Y49          LUT3 (Prop_lut3_I1_O)        0.295    13.278 r  Inst_vga_ctrl/char_index_reg[3]_i_412/O
                         net (fo=1, routed)           0.000    13.278    Inst_vga_ctrl/char_index_reg[3]_i_412_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.679 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_291/CO[3]
                         net (fo=1, routed)           0.001    13.680    Inst_vga_ctrl/char_index_reg_reg[3]_i_291_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.902 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_161/O[0]
                         net (fo=1, routed)           0.590    14.492    Inst_vga_ctrl/text_start_x1[9]
    SLICE_X12Y50         LUT3 (Prop_lut3_I0_O)        0.299    14.791 r  Inst_vga_ctrl/char_index_reg[3]_i_157/O
                         net (fo=1, routed)           0.000    14.791    Inst_vga_ctrl/text_start_x0[9]
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.167 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.167    Inst_vga_ctrl/char_index_reg_reg[3]_i_87_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.490 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_30/O[1]
                         net (fo=9, routed)           0.659    16.149    Inst_vga_ctrl/text_start_x[11]
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.306    16.455 r  Inst_vga_ctrl/char_index_reg[3]_i_103/O
                         net (fo=1, routed)           0.000    16.455    Inst_vga_ctrl/char_index_reg[3]_i_103_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.856 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.856    Inst_vga_ctrl/char_index_reg_reg[3]_i_47_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.078 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_11/O[0]
                         net (fo=23, routed)          0.618    17.697    Inst_vga_ctrl/char_index_reg30_in[12]
    SLICE_X9Y53          LUT1 (Prop_lut1_I0_O)        0.299    17.996 r  Inst_vga_ctrl/char_index_reg[0]_i_23/O
                         net (fo=1, routed)           0.000    17.996    Inst_vga_ctrl/p_0_out[12]
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.397 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.397    Inst_vga_ctrl/char_index_reg_reg[0]_i_10_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.619 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_3/O[0]
                         net (fo=53, routed)          0.812    19.431    Inst_vga_ctrl/char_index_reg3[13]
    SLICE_X11Y57         LUT6 (Prop_lut6_I0_O)        0.299    19.730 r  Inst_vga_ctrl/char_index_reg[1]_i_80/O
                         net (fo=8, routed)           0.755    20.486    Inst_vga_ctrl/char_index_reg[1]_i_80_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I0_O)        0.124    20.610 r  Inst_vga_ctrl/char_index_reg[3]_i_564/O
                         net (fo=1, routed)           0.000    20.610    Inst_vga_ctrl/char_index_reg[3]_i_564_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.986 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_525/CO[3]
                         net (fo=1, routed)           0.000    20.986    Inst_vga_ctrl/char_index_reg_reg[3]_i_525_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.103 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_432/CO[3]
                         net (fo=1, routed)           0.000    21.103    Inst_vga_ctrl/char_index_reg_reg[3]_i_432_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.260 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_313/CO[1]
                         net (fo=24, routed)          0.721    21.980    Inst_vga_ctrl/char_index_reg_reg[3]_i_313_n_2
    SLICE_X11Y58         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.800    22.780 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_312/CO[2]
                         net (fo=5, routed)           0.224    23.005    Inst_vga_ctrl/char_index_reg_reg[3]_i_312_n_1
    SLICE_X10Y58         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    23.802 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_305/CO[2]
                         net (fo=4, routed)           0.539    24.341    Inst_vga_ctrl/char_index_reg_reg[3]_i_305_n_1
    SLICE_X9Y58          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    25.125 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_304/O[1]
                         net (fo=3, routed)           0.773    25.898    Inst_vga_ctrl/char_index_reg_reg[3]_i_304_n_6
    SLICE_X8Y55          LUT5 (Prop_lut5_I4_O)        0.303    26.201 r  Inst_vga_ctrl/char_index_reg[3]_i_184/O
                         net (fo=1, routed)           0.000    26.201    Inst_vga_ctrl/char_index_reg[3]_i_184_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.734 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    26.734    Inst_vga_ctrl/char_index_reg_reg[3]_i_98_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.049 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_435/O[3]
                         net (fo=3, routed)           0.975    28.024    Inst_vga_ctrl/char_index_reg_reg[3]_i_435_n_4
    SLICE_X7Y52          LUT4 (Prop_lut4_I2_O)        0.307    28.331 r  Inst_vga_ctrl/char_index_reg[0]_i_138/O
                         net (fo=1, routed)           0.000    28.331    Inst_vga_ctrl/char_index_reg[0]_i_138_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.881 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.881    Inst_vga_ctrl/char_index_reg_reg[0]_i_86_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.995 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.995    Inst_vga_ctrl/char_index_reg_reg[0]_i_53_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.329 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_28/O[1]
                         net (fo=6, routed)           0.816    30.145    Inst_vga_ctrl/char_index_reg_reg[0]_i_28_n_6
    SLICE_X6Y60          LUT2 (Prop_lut2_I0_O)        0.303    30.448 r  Inst_vga_ctrl/char_index_reg[0]_i_55/O
                         net (fo=1, routed)           0.000    30.448    Inst_vga_ctrl/char_index_reg[0]_i_55_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.828 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.828    Inst_vga_ctrl/char_index_reg_reg[0]_i_27_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.047 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_11/O[0]
                         net (fo=3, routed)           0.780    31.827    Inst_vga_ctrl/char_index_reg_reg[0]_i_11_n_7
    SLICE_X5Y60          LUT4 (Prop_lut4_I0_O)        0.295    32.122 r  Inst_vga_ctrl/char_index_reg[0]_i_20/O
                         net (fo=1, routed)           0.000    32.122    Inst_vga_ctrl/char_index_reg[0]_i_20_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.672 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.672    Inst_vga_ctrl/char_index_reg_reg[0]_i_5_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.829 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_2/CO[1]
                         net (fo=47, routed)          0.644    33.473    Inst_vga_ctrl/char_index_reg_reg[0]_i_2_n_2
    SLICE_X7Y61          LUT6 (Prop_lut6_I4_O)        0.329    33.802 r  Inst_vga_ctrl/char_index_reg[3]_i_53/O
                         net (fo=1, routed)           0.423    34.225    Inst_vga_ctrl/char_index_reg[3]_i_53_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    34.881 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.881    Inst_vga_ctrl/char_index_reg_reg[3]_i_12_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.995 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    34.995    Inst_vga_ctrl/char_index_reg_reg[3]_i_222_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.109 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000    35.109    Inst_vga_ctrl/char_index_reg_reg[3]_i_217_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.223 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    35.223    Inst_vga_ctrl/char_index_reg_reg[3]_i_122_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.337 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    35.337    Inst_vga_ctrl/char_index_reg_reg[3]_i_117_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.671 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_61/O[1]
                         net (fo=1, routed)           0.644    36.316    Inst_vga_ctrl/char_index_reg1[22]
    SLICE_X5Y65          LUT5 (Prop_lut5_I3_O)        0.303    36.619 r  Inst_vga_ctrl/char_index_reg[3]_i_55/O
                         net (fo=1, routed)           0.000    36.619    Inst_vga_ctrl/char_index_reg[3]_i_55_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.020 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.020    Inst_vga_ctrl/char_index_reg_reg[3]_i_13_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.134 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.602    37.736    Inst_vga_ctrl/char_index_reg_reg[3]_i_3_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I0_O)        0.124    37.860 r  Inst_vga_ctrl/char_index_reg[3]_i_1/O
                         net (fo=4, routed)           0.331    38.191    Inst_vga_ctrl/char_index_reg
    SLICE_X6Y66          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          1.500    14.100    Inst_vga_ctrl/pxl_clk
    SLICE_X6Y66          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[0]/C
                         clock pessimism              0.180    14.280    
                         clock uncertainty           -0.072    14.208    
    SLICE_X6Y66          FDRE (Setup_fdre_C_CE)      -0.169    14.039    Inst_vga_ctrl/char_index_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.039    
                         arrival time                         -38.191    
  -------------------------------------------------------------------
                         slack                                -24.152    

Slack (VIOLATED) :        -24.152ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/char_index_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.100ns  (logic 17.638ns (53.286%)  route 15.462ns (46.714%))
  Logic Levels:           54  (CARRY4=36 LUT1=3 LUT2=1 LUT3=3 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.100 - 9.259 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          1.569     5.090    Inst_vga_ctrl/pxl_clk
    SLICE_X9Y44          FDRE                                         r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]/Q
                         net (fo=33, routed)          1.149     6.695    Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[6]
    SLICE_X9Y44          LUT6 (Prop_lut6_I1_O)        0.124     6.819 r  Inst_vga_ctrl/char_index_reg[3]_i_492/O
                         net (fo=3, routed)           0.734     7.553    Inst_vga_ctrl/char_index_reg[3]_i_492_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I3_O)        0.124     7.677 r  Inst_vga_ctrl/char_index_reg[3]_i_379/O
                         net (fo=5, routed)           0.832     8.509    Inst_vga_ctrl/char_index_reg[3]_i_379_n_0
    SLICE_X11Y45         LUT4 (Prop_lut4_I0_O)        0.124     8.633 r  Inst_vga_ctrl/char_index_reg[3]_i_512/O
                         net (fo=1, routed)           0.000     8.633    Inst_vga_ctrl/char_index_reg[3]_i_512_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.239 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_403/O[3]
                         net (fo=3, routed)           0.694     9.933    Inst_vga_ctrl/char_index_reg_reg[3]_i_403_n_4
    SLICE_X10Y44         LUT3 (Prop_lut3_I2_O)        0.306    10.239 r  Inst_vga_ctrl/char_index_reg[3]_i_482/O
                         net (fo=1, routed)           0.000    10.239    Inst_vga_ctrl/char_index_reg[3]_i_482_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.615 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_377/CO[3]
                         net (fo=1, routed)           0.000    10.615    Inst_vga_ctrl/char_index_reg_reg[3]_i_377_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.938 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_279/O[1]
                         net (fo=4, routed)           0.633    11.570    Inst_vga_ctrl/char_index_reg_reg[3]_i_279_n_6
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.306    11.876 r  Inst_vga_ctrl/char_index_reg[3]_i_513/O
                         net (fo=1, routed)           0.000    11.876    Inst_vga_ctrl/char_index_reg[3]_i_513_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.252 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_406/CO[3]
                         net (fo=1, routed)           0.001    12.253    Inst_vga_ctrl/char_index_reg_reg[3]_i_406_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.472 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_416/O[0]
                         net (fo=1, routed)           0.511    12.983    Inst_vga_ctrl/text_start_x3[16]
    SLICE_X9Y49          LUT3 (Prop_lut3_I1_O)        0.295    13.278 r  Inst_vga_ctrl/char_index_reg[3]_i_412/O
                         net (fo=1, routed)           0.000    13.278    Inst_vga_ctrl/char_index_reg[3]_i_412_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.679 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_291/CO[3]
                         net (fo=1, routed)           0.001    13.680    Inst_vga_ctrl/char_index_reg_reg[3]_i_291_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.902 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_161/O[0]
                         net (fo=1, routed)           0.590    14.492    Inst_vga_ctrl/text_start_x1[9]
    SLICE_X12Y50         LUT3 (Prop_lut3_I0_O)        0.299    14.791 r  Inst_vga_ctrl/char_index_reg[3]_i_157/O
                         net (fo=1, routed)           0.000    14.791    Inst_vga_ctrl/text_start_x0[9]
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.167 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.167    Inst_vga_ctrl/char_index_reg_reg[3]_i_87_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.490 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_30/O[1]
                         net (fo=9, routed)           0.659    16.149    Inst_vga_ctrl/text_start_x[11]
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.306    16.455 r  Inst_vga_ctrl/char_index_reg[3]_i_103/O
                         net (fo=1, routed)           0.000    16.455    Inst_vga_ctrl/char_index_reg[3]_i_103_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.856 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.856    Inst_vga_ctrl/char_index_reg_reg[3]_i_47_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.078 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_11/O[0]
                         net (fo=23, routed)          0.618    17.697    Inst_vga_ctrl/char_index_reg30_in[12]
    SLICE_X9Y53          LUT1 (Prop_lut1_I0_O)        0.299    17.996 r  Inst_vga_ctrl/char_index_reg[0]_i_23/O
                         net (fo=1, routed)           0.000    17.996    Inst_vga_ctrl/p_0_out[12]
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.397 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.397    Inst_vga_ctrl/char_index_reg_reg[0]_i_10_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.619 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_3/O[0]
                         net (fo=53, routed)          0.812    19.431    Inst_vga_ctrl/char_index_reg3[13]
    SLICE_X11Y57         LUT6 (Prop_lut6_I0_O)        0.299    19.730 r  Inst_vga_ctrl/char_index_reg[1]_i_80/O
                         net (fo=8, routed)           0.755    20.486    Inst_vga_ctrl/char_index_reg[1]_i_80_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I0_O)        0.124    20.610 r  Inst_vga_ctrl/char_index_reg[3]_i_564/O
                         net (fo=1, routed)           0.000    20.610    Inst_vga_ctrl/char_index_reg[3]_i_564_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.986 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_525/CO[3]
                         net (fo=1, routed)           0.000    20.986    Inst_vga_ctrl/char_index_reg_reg[3]_i_525_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.103 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_432/CO[3]
                         net (fo=1, routed)           0.000    21.103    Inst_vga_ctrl/char_index_reg_reg[3]_i_432_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.260 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_313/CO[1]
                         net (fo=24, routed)          0.721    21.980    Inst_vga_ctrl/char_index_reg_reg[3]_i_313_n_2
    SLICE_X11Y58         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.800    22.780 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_312/CO[2]
                         net (fo=5, routed)           0.224    23.005    Inst_vga_ctrl/char_index_reg_reg[3]_i_312_n_1
    SLICE_X10Y58         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    23.802 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_305/CO[2]
                         net (fo=4, routed)           0.539    24.341    Inst_vga_ctrl/char_index_reg_reg[3]_i_305_n_1
    SLICE_X9Y58          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    25.125 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_304/O[1]
                         net (fo=3, routed)           0.773    25.898    Inst_vga_ctrl/char_index_reg_reg[3]_i_304_n_6
    SLICE_X8Y55          LUT5 (Prop_lut5_I4_O)        0.303    26.201 r  Inst_vga_ctrl/char_index_reg[3]_i_184/O
                         net (fo=1, routed)           0.000    26.201    Inst_vga_ctrl/char_index_reg[3]_i_184_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.734 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    26.734    Inst_vga_ctrl/char_index_reg_reg[3]_i_98_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.049 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_435/O[3]
                         net (fo=3, routed)           0.975    28.024    Inst_vga_ctrl/char_index_reg_reg[3]_i_435_n_4
    SLICE_X7Y52          LUT4 (Prop_lut4_I2_O)        0.307    28.331 r  Inst_vga_ctrl/char_index_reg[0]_i_138/O
                         net (fo=1, routed)           0.000    28.331    Inst_vga_ctrl/char_index_reg[0]_i_138_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.881 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.881    Inst_vga_ctrl/char_index_reg_reg[0]_i_86_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.995 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.995    Inst_vga_ctrl/char_index_reg_reg[0]_i_53_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.329 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_28/O[1]
                         net (fo=6, routed)           0.816    30.145    Inst_vga_ctrl/char_index_reg_reg[0]_i_28_n_6
    SLICE_X6Y60          LUT2 (Prop_lut2_I0_O)        0.303    30.448 r  Inst_vga_ctrl/char_index_reg[0]_i_55/O
                         net (fo=1, routed)           0.000    30.448    Inst_vga_ctrl/char_index_reg[0]_i_55_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.828 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.828    Inst_vga_ctrl/char_index_reg_reg[0]_i_27_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.047 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_11/O[0]
                         net (fo=3, routed)           0.780    31.827    Inst_vga_ctrl/char_index_reg_reg[0]_i_11_n_7
    SLICE_X5Y60          LUT4 (Prop_lut4_I0_O)        0.295    32.122 r  Inst_vga_ctrl/char_index_reg[0]_i_20/O
                         net (fo=1, routed)           0.000    32.122    Inst_vga_ctrl/char_index_reg[0]_i_20_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.672 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.672    Inst_vga_ctrl/char_index_reg_reg[0]_i_5_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.829 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_2/CO[1]
                         net (fo=47, routed)          0.644    33.473    Inst_vga_ctrl/char_index_reg_reg[0]_i_2_n_2
    SLICE_X7Y61          LUT6 (Prop_lut6_I4_O)        0.329    33.802 r  Inst_vga_ctrl/char_index_reg[3]_i_53/O
                         net (fo=1, routed)           0.423    34.225    Inst_vga_ctrl/char_index_reg[3]_i_53_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    34.881 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.881    Inst_vga_ctrl/char_index_reg_reg[3]_i_12_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.995 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    34.995    Inst_vga_ctrl/char_index_reg_reg[3]_i_222_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.109 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000    35.109    Inst_vga_ctrl/char_index_reg_reg[3]_i_217_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.223 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    35.223    Inst_vga_ctrl/char_index_reg_reg[3]_i_122_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.337 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    35.337    Inst_vga_ctrl/char_index_reg_reg[3]_i_117_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.671 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_61/O[1]
                         net (fo=1, routed)           0.644    36.316    Inst_vga_ctrl/char_index_reg1[22]
    SLICE_X5Y65          LUT5 (Prop_lut5_I3_O)        0.303    36.619 r  Inst_vga_ctrl/char_index_reg[3]_i_55/O
                         net (fo=1, routed)           0.000    36.619    Inst_vga_ctrl/char_index_reg[3]_i_55_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.020 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.020    Inst_vga_ctrl/char_index_reg_reg[3]_i_13_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.134 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.602    37.736    Inst_vga_ctrl/char_index_reg_reg[3]_i_3_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I0_O)        0.124    37.860 r  Inst_vga_ctrl/char_index_reg[3]_i_1/O
                         net (fo=4, routed)           0.331    38.191    Inst_vga_ctrl/char_index_reg
    SLICE_X6Y66          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          1.500    14.100    Inst_vga_ctrl/pxl_clk
    SLICE_X6Y66          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[1]/C
                         clock pessimism              0.180    14.280    
                         clock uncertainty           -0.072    14.208    
    SLICE_X6Y66          FDRE (Setup_fdre_C_CE)      -0.169    14.039    Inst_vga_ctrl/char_index_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.039    
                         arrival time                         -38.191    
  -------------------------------------------------------------------
                         slack                                -24.152    

Slack (VIOLATED) :        -24.152ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/char_index_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.100ns  (logic 17.638ns (53.286%)  route 15.462ns (46.714%))
  Logic Levels:           54  (CARRY4=36 LUT1=3 LUT2=1 LUT3=3 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.100 - 9.259 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          1.569     5.090    Inst_vga_ctrl/pxl_clk
    SLICE_X9Y44          FDRE                                         r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]/Q
                         net (fo=33, routed)          1.149     6.695    Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[6]
    SLICE_X9Y44          LUT6 (Prop_lut6_I1_O)        0.124     6.819 r  Inst_vga_ctrl/char_index_reg[3]_i_492/O
                         net (fo=3, routed)           0.734     7.553    Inst_vga_ctrl/char_index_reg[3]_i_492_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I3_O)        0.124     7.677 r  Inst_vga_ctrl/char_index_reg[3]_i_379/O
                         net (fo=5, routed)           0.832     8.509    Inst_vga_ctrl/char_index_reg[3]_i_379_n_0
    SLICE_X11Y45         LUT4 (Prop_lut4_I0_O)        0.124     8.633 r  Inst_vga_ctrl/char_index_reg[3]_i_512/O
                         net (fo=1, routed)           0.000     8.633    Inst_vga_ctrl/char_index_reg[3]_i_512_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.239 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_403/O[3]
                         net (fo=3, routed)           0.694     9.933    Inst_vga_ctrl/char_index_reg_reg[3]_i_403_n_4
    SLICE_X10Y44         LUT3 (Prop_lut3_I2_O)        0.306    10.239 r  Inst_vga_ctrl/char_index_reg[3]_i_482/O
                         net (fo=1, routed)           0.000    10.239    Inst_vga_ctrl/char_index_reg[3]_i_482_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.615 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_377/CO[3]
                         net (fo=1, routed)           0.000    10.615    Inst_vga_ctrl/char_index_reg_reg[3]_i_377_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.938 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_279/O[1]
                         net (fo=4, routed)           0.633    11.570    Inst_vga_ctrl/char_index_reg_reg[3]_i_279_n_6
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.306    11.876 r  Inst_vga_ctrl/char_index_reg[3]_i_513/O
                         net (fo=1, routed)           0.000    11.876    Inst_vga_ctrl/char_index_reg[3]_i_513_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.252 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_406/CO[3]
                         net (fo=1, routed)           0.001    12.253    Inst_vga_ctrl/char_index_reg_reg[3]_i_406_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.472 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_416/O[0]
                         net (fo=1, routed)           0.511    12.983    Inst_vga_ctrl/text_start_x3[16]
    SLICE_X9Y49          LUT3 (Prop_lut3_I1_O)        0.295    13.278 r  Inst_vga_ctrl/char_index_reg[3]_i_412/O
                         net (fo=1, routed)           0.000    13.278    Inst_vga_ctrl/char_index_reg[3]_i_412_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.679 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_291/CO[3]
                         net (fo=1, routed)           0.001    13.680    Inst_vga_ctrl/char_index_reg_reg[3]_i_291_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.902 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_161/O[0]
                         net (fo=1, routed)           0.590    14.492    Inst_vga_ctrl/text_start_x1[9]
    SLICE_X12Y50         LUT3 (Prop_lut3_I0_O)        0.299    14.791 r  Inst_vga_ctrl/char_index_reg[3]_i_157/O
                         net (fo=1, routed)           0.000    14.791    Inst_vga_ctrl/text_start_x0[9]
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.167 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.167    Inst_vga_ctrl/char_index_reg_reg[3]_i_87_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.490 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_30/O[1]
                         net (fo=9, routed)           0.659    16.149    Inst_vga_ctrl/text_start_x[11]
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.306    16.455 r  Inst_vga_ctrl/char_index_reg[3]_i_103/O
                         net (fo=1, routed)           0.000    16.455    Inst_vga_ctrl/char_index_reg[3]_i_103_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.856 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.856    Inst_vga_ctrl/char_index_reg_reg[3]_i_47_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.078 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_11/O[0]
                         net (fo=23, routed)          0.618    17.697    Inst_vga_ctrl/char_index_reg30_in[12]
    SLICE_X9Y53          LUT1 (Prop_lut1_I0_O)        0.299    17.996 r  Inst_vga_ctrl/char_index_reg[0]_i_23/O
                         net (fo=1, routed)           0.000    17.996    Inst_vga_ctrl/p_0_out[12]
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.397 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.397    Inst_vga_ctrl/char_index_reg_reg[0]_i_10_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.619 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_3/O[0]
                         net (fo=53, routed)          0.812    19.431    Inst_vga_ctrl/char_index_reg3[13]
    SLICE_X11Y57         LUT6 (Prop_lut6_I0_O)        0.299    19.730 r  Inst_vga_ctrl/char_index_reg[1]_i_80/O
                         net (fo=8, routed)           0.755    20.486    Inst_vga_ctrl/char_index_reg[1]_i_80_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I0_O)        0.124    20.610 r  Inst_vga_ctrl/char_index_reg[3]_i_564/O
                         net (fo=1, routed)           0.000    20.610    Inst_vga_ctrl/char_index_reg[3]_i_564_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.986 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_525/CO[3]
                         net (fo=1, routed)           0.000    20.986    Inst_vga_ctrl/char_index_reg_reg[3]_i_525_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.103 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_432/CO[3]
                         net (fo=1, routed)           0.000    21.103    Inst_vga_ctrl/char_index_reg_reg[3]_i_432_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.260 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_313/CO[1]
                         net (fo=24, routed)          0.721    21.980    Inst_vga_ctrl/char_index_reg_reg[3]_i_313_n_2
    SLICE_X11Y58         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.800    22.780 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_312/CO[2]
                         net (fo=5, routed)           0.224    23.005    Inst_vga_ctrl/char_index_reg_reg[3]_i_312_n_1
    SLICE_X10Y58         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    23.802 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_305/CO[2]
                         net (fo=4, routed)           0.539    24.341    Inst_vga_ctrl/char_index_reg_reg[3]_i_305_n_1
    SLICE_X9Y58          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    25.125 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_304/O[1]
                         net (fo=3, routed)           0.773    25.898    Inst_vga_ctrl/char_index_reg_reg[3]_i_304_n_6
    SLICE_X8Y55          LUT5 (Prop_lut5_I4_O)        0.303    26.201 r  Inst_vga_ctrl/char_index_reg[3]_i_184/O
                         net (fo=1, routed)           0.000    26.201    Inst_vga_ctrl/char_index_reg[3]_i_184_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.734 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    26.734    Inst_vga_ctrl/char_index_reg_reg[3]_i_98_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.049 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_435/O[3]
                         net (fo=3, routed)           0.975    28.024    Inst_vga_ctrl/char_index_reg_reg[3]_i_435_n_4
    SLICE_X7Y52          LUT4 (Prop_lut4_I2_O)        0.307    28.331 r  Inst_vga_ctrl/char_index_reg[0]_i_138/O
                         net (fo=1, routed)           0.000    28.331    Inst_vga_ctrl/char_index_reg[0]_i_138_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.881 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.881    Inst_vga_ctrl/char_index_reg_reg[0]_i_86_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.995 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.995    Inst_vga_ctrl/char_index_reg_reg[0]_i_53_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.329 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_28/O[1]
                         net (fo=6, routed)           0.816    30.145    Inst_vga_ctrl/char_index_reg_reg[0]_i_28_n_6
    SLICE_X6Y60          LUT2 (Prop_lut2_I0_O)        0.303    30.448 r  Inst_vga_ctrl/char_index_reg[0]_i_55/O
                         net (fo=1, routed)           0.000    30.448    Inst_vga_ctrl/char_index_reg[0]_i_55_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.828 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.828    Inst_vga_ctrl/char_index_reg_reg[0]_i_27_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.047 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_11/O[0]
                         net (fo=3, routed)           0.780    31.827    Inst_vga_ctrl/char_index_reg_reg[0]_i_11_n_7
    SLICE_X5Y60          LUT4 (Prop_lut4_I0_O)        0.295    32.122 r  Inst_vga_ctrl/char_index_reg[0]_i_20/O
                         net (fo=1, routed)           0.000    32.122    Inst_vga_ctrl/char_index_reg[0]_i_20_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.672 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.672    Inst_vga_ctrl/char_index_reg_reg[0]_i_5_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.829 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_2/CO[1]
                         net (fo=47, routed)          0.644    33.473    Inst_vga_ctrl/char_index_reg_reg[0]_i_2_n_2
    SLICE_X7Y61          LUT6 (Prop_lut6_I4_O)        0.329    33.802 r  Inst_vga_ctrl/char_index_reg[3]_i_53/O
                         net (fo=1, routed)           0.423    34.225    Inst_vga_ctrl/char_index_reg[3]_i_53_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    34.881 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.881    Inst_vga_ctrl/char_index_reg_reg[3]_i_12_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.995 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    34.995    Inst_vga_ctrl/char_index_reg_reg[3]_i_222_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.109 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000    35.109    Inst_vga_ctrl/char_index_reg_reg[3]_i_217_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.223 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    35.223    Inst_vga_ctrl/char_index_reg_reg[3]_i_122_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.337 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    35.337    Inst_vga_ctrl/char_index_reg_reg[3]_i_117_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.671 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_61/O[1]
                         net (fo=1, routed)           0.644    36.316    Inst_vga_ctrl/char_index_reg1[22]
    SLICE_X5Y65          LUT5 (Prop_lut5_I3_O)        0.303    36.619 r  Inst_vga_ctrl/char_index_reg[3]_i_55/O
                         net (fo=1, routed)           0.000    36.619    Inst_vga_ctrl/char_index_reg[3]_i_55_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.020 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.020    Inst_vga_ctrl/char_index_reg_reg[3]_i_13_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.134 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.602    37.736    Inst_vga_ctrl/char_index_reg_reg[3]_i_3_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I0_O)        0.124    37.860 r  Inst_vga_ctrl/char_index_reg[3]_i_1/O
                         net (fo=4, routed)           0.331    38.191    Inst_vga_ctrl/char_index_reg
    SLICE_X6Y66          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          1.500    14.100    Inst_vga_ctrl/pxl_clk
    SLICE_X6Y66          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[2]/C
                         clock pessimism              0.180    14.280    
                         clock uncertainty           -0.072    14.208    
    SLICE_X6Y66          FDRE (Setup_fdre_C_CE)      -0.169    14.039    Inst_vga_ctrl/char_index_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.039    
                         arrival time                         -38.191    
  -------------------------------------------------------------------
                         slack                                -24.152    

Slack (VIOLATED) :        -24.152ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/char_index_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.100ns  (logic 17.638ns (53.286%)  route 15.462ns (46.714%))
  Logic Levels:           54  (CARRY4=36 LUT1=3 LUT2=1 LUT3=3 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.100 - 9.259 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          1.569     5.090    Inst_vga_ctrl/pxl_clk
    SLICE_X9Y44          FDRE                                         r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]/Q
                         net (fo=33, routed)          1.149     6.695    Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[6]
    SLICE_X9Y44          LUT6 (Prop_lut6_I1_O)        0.124     6.819 r  Inst_vga_ctrl/char_index_reg[3]_i_492/O
                         net (fo=3, routed)           0.734     7.553    Inst_vga_ctrl/char_index_reg[3]_i_492_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I3_O)        0.124     7.677 r  Inst_vga_ctrl/char_index_reg[3]_i_379/O
                         net (fo=5, routed)           0.832     8.509    Inst_vga_ctrl/char_index_reg[3]_i_379_n_0
    SLICE_X11Y45         LUT4 (Prop_lut4_I0_O)        0.124     8.633 r  Inst_vga_ctrl/char_index_reg[3]_i_512/O
                         net (fo=1, routed)           0.000     8.633    Inst_vga_ctrl/char_index_reg[3]_i_512_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.239 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_403/O[3]
                         net (fo=3, routed)           0.694     9.933    Inst_vga_ctrl/char_index_reg_reg[3]_i_403_n_4
    SLICE_X10Y44         LUT3 (Prop_lut3_I2_O)        0.306    10.239 r  Inst_vga_ctrl/char_index_reg[3]_i_482/O
                         net (fo=1, routed)           0.000    10.239    Inst_vga_ctrl/char_index_reg[3]_i_482_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.615 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_377/CO[3]
                         net (fo=1, routed)           0.000    10.615    Inst_vga_ctrl/char_index_reg_reg[3]_i_377_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.938 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_279/O[1]
                         net (fo=4, routed)           0.633    11.570    Inst_vga_ctrl/char_index_reg_reg[3]_i_279_n_6
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.306    11.876 r  Inst_vga_ctrl/char_index_reg[3]_i_513/O
                         net (fo=1, routed)           0.000    11.876    Inst_vga_ctrl/char_index_reg[3]_i_513_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.252 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_406/CO[3]
                         net (fo=1, routed)           0.001    12.253    Inst_vga_ctrl/char_index_reg_reg[3]_i_406_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.472 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_416/O[0]
                         net (fo=1, routed)           0.511    12.983    Inst_vga_ctrl/text_start_x3[16]
    SLICE_X9Y49          LUT3 (Prop_lut3_I1_O)        0.295    13.278 r  Inst_vga_ctrl/char_index_reg[3]_i_412/O
                         net (fo=1, routed)           0.000    13.278    Inst_vga_ctrl/char_index_reg[3]_i_412_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.679 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_291/CO[3]
                         net (fo=1, routed)           0.001    13.680    Inst_vga_ctrl/char_index_reg_reg[3]_i_291_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.902 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_161/O[0]
                         net (fo=1, routed)           0.590    14.492    Inst_vga_ctrl/text_start_x1[9]
    SLICE_X12Y50         LUT3 (Prop_lut3_I0_O)        0.299    14.791 r  Inst_vga_ctrl/char_index_reg[3]_i_157/O
                         net (fo=1, routed)           0.000    14.791    Inst_vga_ctrl/text_start_x0[9]
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.167 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.167    Inst_vga_ctrl/char_index_reg_reg[3]_i_87_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.490 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_30/O[1]
                         net (fo=9, routed)           0.659    16.149    Inst_vga_ctrl/text_start_x[11]
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.306    16.455 r  Inst_vga_ctrl/char_index_reg[3]_i_103/O
                         net (fo=1, routed)           0.000    16.455    Inst_vga_ctrl/char_index_reg[3]_i_103_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.856 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.856    Inst_vga_ctrl/char_index_reg_reg[3]_i_47_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.078 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_11/O[0]
                         net (fo=23, routed)          0.618    17.697    Inst_vga_ctrl/char_index_reg30_in[12]
    SLICE_X9Y53          LUT1 (Prop_lut1_I0_O)        0.299    17.996 r  Inst_vga_ctrl/char_index_reg[0]_i_23/O
                         net (fo=1, routed)           0.000    17.996    Inst_vga_ctrl/p_0_out[12]
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.397 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.397    Inst_vga_ctrl/char_index_reg_reg[0]_i_10_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.619 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_3/O[0]
                         net (fo=53, routed)          0.812    19.431    Inst_vga_ctrl/char_index_reg3[13]
    SLICE_X11Y57         LUT6 (Prop_lut6_I0_O)        0.299    19.730 r  Inst_vga_ctrl/char_index_reg[1]_i_80/O
                         net (fo=8, routed)           0.755    20.486    Inst_vga_ctrl/char_index_reg[1]_i_80_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I0_O)        0.124    20.610 r  Inst_vga_ctrl/char_index_reg[3]_i_564/O
                         net (fo=1, routed)           0.000    20.610    Inst_vga_ctrl/char_index_reg[3]_i_564_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.986 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_525/CO[3]
                         net (fo=1, routed)           0.000    20.986    Inst_vga_ctrl/char_index_reg_reg[3]_i_525_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.103 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_432/CO[3]
                         net (fo=1, routed)           0.000    21.103    Inst_vga_ctrl/char_index_reg_reg[3]_i_432_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.260 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_313/CO[1]
                         net (fo=24, routed)          0.721    21.980    Inst_vga_ctrl/char_index_reg_reg[3]_i_313_n_2
    SLICE_X11Y58         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.800    22.780 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_312/CO[2]
                         net (fo=5, routed)           0.224    23.005    Inst_vga_ctrl/char_index_reg_reg[3]_i_312_n_1
    SLICE_X10Y58         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    23.802 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_305/CO[2]
                         net (fo=4, routed)           0.539    24.341    Inst_vga_ctrl/char_index_reg_reg[3]_i_305_n_1
    SLICE_X9Y58          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    25.125 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_304/O[1]
                         net (fo=3, routed)           0.773    25.898    Inst_vga_ctrl/char_index_reg_reg[3]_i_304_n_6
    SLICE_X8Y55          LUT5 (Prop_lut5_I4_O)        0.303    26.201 r  Inst_vga_ctrl/char_index_reg[3]_i_184/O
                         net (fo=1, routed)           0.000    26.201    Inst_vga_ctrl/char_index_reg[3]_i_184_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.734 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    26.734    Inst_vga_ctrl/char_index_reg_reg[3]_i_98_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.049 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_435/O[3]
                         net (fo=3, routed)           0.975    28.024    Inst_vga_ctrl/char_index_reg_reg[3]_i_435_n_4
    SLICE_X7Y52          LUT4 (Prop_lut4_I2_O)        0.307    28.331 r  Inst_vga_ctrl/char_index_reg[0]_i_138/O
                         net (fo=1, routed)           0.000    28.331    Inst_vga_ctrl/char_index_reg[0]_i_138_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.881 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.881    Inst_vga_ctrl/char_index_reg_reg[0]_i_86_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.995 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.995    Inst_vga_ctrl/char_index_reg_reg[0]_i_53_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.329 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_28/O[1]
                         net (fo=6, routed)           0.816    30.145    Inst_vga_ctrl/char_index_reg_reg[0]_i_28_n_6
    SLICE_X6Y60          LUT2 (Prop_lut2_I0_O)        0.303    30.448 r  Inst_vga_ctrl/char_index_reg[0]_i_55/O
                         net (fo=1, routed)           0.000    30.448    Inst_vga_ctrl/char_index_reg[0]_i_55_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.828 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.828    Inst_vga_ctrl/char_index_reg_reg[0]_i_27_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.047 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_11/O[0]
                         net (fo=3, routed)           0.780    31.827    Inst_vga_ctrl/char_index_reg_reg[0]_i_11_n_7
    SLICE_X5Y60          LUT4 (Prop_lut4_I0_O)        0.295    32.122 r  Inst_vga_ctrl/char_index_reg[0]_i_20/O
                         net (fo=1, routed)           0.000    32.122    Inst_vga_ctrl/char_index_reg[0]_i_20_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.672 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.672    Inst_vga_ctrl/char_index_reg_reg[0]_i_5_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.829 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_2/CO[1]
                         net (fo=47, routed)          0.644    33.473    Inst_vga_ctrl/char_index_reg_reg[0]_i_2_n_2
    SLICE_X7Y61          LUT6 (Prop_lut6_I4_O)        0.329    33.802 r  Inst_vga_ctrl/char_index_reg[3]_i_53/O
                         net (fo=1, routed)           0.423    34.225    Inst_vga_ctrl/char_index_reg[3]_i_53_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    34.881 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.881    Inst_vga_ctrl/char_index_reg_reg[3]_i_12_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.995 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000    34.995    Inst_vga_ctrl/char_index_reg_reg[3]_i_222_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.109 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000    35.109    Inst_vga_ctrl/char_index_reg_reg[3]_i_217_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.223 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    35.223    Inst_vga_ctrl/char_index_reg_reg[3]_i_122_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.337 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    35.337    Inst_vga_ctrl/char_index_reg_reg[3]_i_117_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.671 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_61/O[1]
                         net (fo=1, routed)           0.644    36.316    Inst_vga_ctrl/char_index_reg1[22]
    SLICE_X5Y65          LUT5 (Prop_lut5_I3_O)        0.303    36.619 r  Inst_vga_ctrl/char_index_reg[3]_i_55/O
                         net (fo=1, routed)           0.000    36.619    Inst_vga_ctrl/char_index_reg[3]_i_55_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.020 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.020    Inst_vga_ctrl/char_index_reg_reg[3]_i_13_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.134 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.602    37.736    Inst_vga_ctrl/char_index_reg_reg[3]_i_3_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I0_O)        0.124    37.860 r  Inst_vga_ctrl/char_index_reg[3]_i_1/O
                         net (fo=4, routed)           0.331    38.191    Inst_vga_ctrl/char_index_reg
    SLICE_X6Y66          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          1.500    14.100    Inst_vga_ctrl/pxl_clk
    SLICE_X6Y66          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[3]/C
                         clock pessimism              0.180    14.280    
                         clock uncertainty           -0.072    14.208    
    SLICE_X6Y66          FDRE (Setup_fdre_C_CE)      -0.169    14.039    Inst_vga_ctrl/char_index_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.039    
                         arrival time                         -38.191    
  -------------------------------------------------------------------
                         slack                                -24.152    

Slack (VIOLATED) :        -22.177ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/char_index_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.268ns  (logic 16.101ns (51.494%)  route 15.167ns (48.506%))
  Logic Levels:           46  (CARRY4=29 LUT1=3 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.100 - 9.259 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          1.569     5.090    Inst_vga_ctrl/pxl_clk
    SLICE_X9Y44          FDRE                                         r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]/Q
                         net (fo=33, routed)          1.149     6.695    Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[6]
    SLICE_X9Y44          LUT6 (Prop_lut6_I1_O)        0.124     6.819 r  Inst_vga_ctrl/char_index_reg[3]_i_492/O
                         net (fo=3, routed)           0.734     7.553    Inst_vga_ctrl/char_index_reg[3]_i_492_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I3_O)        0.124     7.677 r  Inst_vga_ctrl/char_index_reg[3]_i_379/O
                         net (fo=5, routed)           0.832     8.509    Inst_vga_ctrl/char_index_reg[3]_i_379_n_0
    SLICE_X11Y45         LUT4 (Prop_lut4_I0_O)        0.124     8.633 r  Inst_vga_ctrl/char_index_reg[3]_i_512/O
                         net (fo=1, routed)           0.000     8.633    Inst_vga_ctrl/char_index_reg[3]_i_512_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.239 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_403/O[3]
                         net (fo=3, routed)           0.694     9.933    Inst_vga_ctrl/char_index_reg_reg[3]_i_403_n_4
    SLICE_X10Y44         LUT3 (Prop_lut3_I2_O)        0.306    10.239 r  Inst_vga_ctrl/char_index_reg[3]_i_482/O
                         net (fo=1, routed)           0.000    10.239    Inst_vga_ctrl/char_index_reg[3]_i_482_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.615 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_377/CO[3]
                         net (fo=1, routed)           0.000    10.615    Inst_vga_ctrl/char_index_reg_reg[3]_i_377_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.938 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_279/O[1]
                         net (fo=4, routed)           0.633    11.570    Inst_vga_ctrl/char_index_reg_reg[3]_i_279_n_6
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.306    11.876 r  Inst_vga_ctrl/char_index_reg[3]_i_513/O
                         net (fo=1, routed)           0.000    11.876    Inst_vga_ctrl/char_index_reg[3]_i_513_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.252 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_406/CO[3]
                         net (fo=1, routed)           0.001    12.253    Inst_vga_ctrl/char_index_reg_reg[3]_i_406_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.472 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_416/O[0]
                         net (fo=1, routed)           0.511    12.983    Inst_vga_ctrl/text_start_x3[16]
    SLICE_X9Y49          LUT3 (Prop_lut3_I1_O)        0.295    13.278 r  Inst_vga_ctrl/char_index_reg[3]_i_412/O
                         net (fo=1, routed)           0.000    13.278    Inst_vga_ctrl/char_index_reg[3]_i_412_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.679 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_291/CO[3]
                         net (fo=1, routed)           0.001    13.680    Inst_vga_ctrl/char_index_reg_reg[3]_i_291_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.902 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_161/O[0]
                         net (fo=1, routed)           0.590    14.492    Inst_vga_ctrl/text_start_x1[9]
    SLICE_X12Y50         LUT3 (Prop_lut3_I0_O)        0.299    14.791 r  Inst_vga_ctrl/char_index_reg[3]_i_157/O
                         net (fo=1, routed)           0.000    14.791    Inst_vga_ctrl/text_start_x0[9]
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.167 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.167    Inst_vga_ctrl/char_index_reg_reg[3]_i_87_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.490 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_30/O[1]
                         net (fo=9, routed)           0.659    16.149    Inst_vga_ctrl/text_start_x[11]
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.306    16.455 r  Inst_vga_ctrl/char_index_reg[3]_i_103/O
                         net (fo=1, routed)           0.000    16.455    Inst_vga_ctrl/char_index_reg[3]_i_103_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.856 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.856    Inst_vga_ctrl/char_index_reg_reg[3]_i_47_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.078 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_11/O[0]
                         net (fo=23, routed)          0.618    17.697    Inst_vga_ctrl/char_index_reg30_in[12]
    SLICE_X9Y53          LUT1 (Prop_lut1_I0_O)        0.299    17.996 r  Inst_vga_ctrl/char_index_reg[0]_i_23/O
                         net (fo=1, routed)           0.000    17.996    Inst_vga_ctrl/p_0_out[12]
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.397 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.397    Inst_vga_ctrl/char_index_reg_reg[0]_i_10_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.619 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_3/O[0]
                         net (fo=53, routed)          0.812    19.431    Inst_vga_ctrl/char_index_reg3[13]
    SLICE_X11Y57         LUT6 (Prop_lut6_I0_O)        0.299    19.730 r  Inst_vga_ctrl/char_index_reg[1]_i_80/O
                         net (fo=8, routed)           0.755    20.486    Inst_vga_ctrl/char_index_reg[1]_i_80_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I0_O)        0.124    20.610 r  Inst_vga_ctrl/char_index_reg[3]_i_564/O
                         net (fo=1, routed)           0.000    20.610    Inst_vga_ctrl/char_index_reg[3]_i_564_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.986 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_525/CO[3]
                         net (fo=1, routed)           0.000    20.986    Inst_vga_ctrl/char_index_reg_reg[3]_i_525_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.103 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_432/CO[3]
                         net (fo=1, routed)           0.000    21.103    Inst_vga_ctrl/char_index_reg_reg[3]_i_432_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.260 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_313/CO[1]
                         net (fo=24, routed)          0.721    21.980    Inst_vga_ctrl/char_index_reg_reg[3]_i_313_n_2
    SLICE_X11Y58         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.800    22.780 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_312/CO[2]
                         net (fo=5, routed)           0.224    23.005    Inst_vga_ctrl/char_index_reg_reg[3]_i_312_n_1
    SLICE_X10Y58         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    23.802 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_305/CO[2]
                         net (fo=4, routed)           0.539    24.341    Inst_vga_ctrl/char_index_reg_reg[3]_i_305_n_1
    SLICE_X9Y58          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    25.125 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_304/O[1]
                         net (fo=3, routed)           0.773    25.898    Inst_vga_ctrl/char_index_reg_reg[3]_i_304_n_6
    SLICE_X8Y55          LUT5 (Prop_lut5_I4_O)        0.303    26.201 r  Inst_vga_ctrl/char_index_reg[3]_i_184/O
                         net (fo=1, routed)           0.000    26.201    Inst_vga_ctrl/char_index_reg[3]_i_184_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.734 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    26.734    Inst_vga_ctrl/char_index_reg_reg[3]_i_98_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.049 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_435/O[3]
                         net (fo=3, routed)           0.975    28.024    Inst_vga_ctrl/char_index_reg_reg[3]_i_435_n_4
    SLICE_X7Y52          LUT4 (Prop_lut4_I2_O)        0.307    28.331 r  Inst_vga_ctrl/char_index_reg[0]_i_138/O
                         net (fo=1, routed)           0.000    28.331    Inst_vga_ctrl/char_index_reg[0]_i_138_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.881 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.881    Inst_vga_ctrl/char_index_reg_reg[0]_i_86_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.995 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.995    Inst_vga_ctrl/char_index_reg_reg[0]_i_53_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.329 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_28/O[1]
                         net (fo=6, routed)           0.816    30.145    Inst_vga_ctrl/char_index_reg_reg[0]_i_28_n_6
    SLICE_X6Y60          LUT2 (Prop_lut2_I0_O)        0.303    30.448 r  Inst_vga_ctrl/char_index_reg[0]_i_55/O
                         net (fo=1, routed)           0.000    30.448    Inst_vga_ctrl/char_index_reg[0]_i_55_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.828 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.828    Inst_vga_ctrl/char_index_reg_reg[0]_i_27_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.047 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_11/O[0]
                         net (fo=3, routed)           0.780    31.827    Inst_vga_ctrl/char_index_reg_reg[0]_i_11_n_7
    SLICE_X5Y60          LUT4 (Prop_lut4_I0_O)        0.295    32.122 r  Inst_vga_ctrl/char_index_reg[0]_i_20/O
                         net (fo=1, routed)           0.000    32.122    Inst_vga_ctrl/char_index_reg[0]_i_20_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.672 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.672    Inst_vga_ctrl/char_index_reg_reg[0]_i_5_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.829 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_2/CO[1]
                         net (fo=47, routed)          0.644    33.473    Inst_vga_ctrl/char_index_reg_reg[0]_i_2_n_2
    SLICE_X7Y61          LUT6 (Prop_lut6_I4_O)        0.329    33.802 r  Inst_vga_ctrl/char_index_reg[3]_i_53/O
                         net (fo=1, routed)           0.423    34.225    Inst_vga_ctrl/char_index_reg[3]_i_53_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    34.773 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_12/O[1]
                         net (fo=2, routed)           0.677    35.450    Inst_vga_ctrl/char_index_reg1[2]
    SLICE_X5Y67          LUT5 (Prop_lut5_I4_O)        0.303    35.753 r  Inst_vga_ctrl/char_index_reg[2]_i_1/O
                         net (fo=1, routed)           0.605    36.358    Inst_vga_ctrl/char_index_reg[2]_i_1_n_0
    SLICE_X6Y66          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          1.500    14.100    Inst_vga_ctrl/pxl_clk
    SLICE_X6Y66          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[2]/C
                         clock pessimism              0.180    14.280    
                         clock uncertainty           -0.072    14.208    
    SLICE_X6Y66          FDRE (Setup_fdre_C_D)       -0.027    14.181    Inst_vga_ctrl/char_index_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                         -36.358    
  -------------------------------------------------------------------
                         slack                                -22.177    

Slack (VIOLATED) :        -22.111ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/char_index_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.194ns  (logic 16.223ns (52.006%)  route 14.971ns (47.994%))
  Logic Levels:           46  (CARRY4=29 LUT1=3 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.100 - 9.259 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          1.569     5.090    Inst_vga_ctrl/pxl_clk
    SLICE_X9Y44          FDRE                                         r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]/Q
                         net (fo=33, routed)          1.149     6.695    Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[6]
    SLICE_X9Y44          LUT6 (Prop_lut6_I1_O)        0.124     6.819 r  Inst_vga_ctrl/char_index_reg[3]_i_492/O
                         net (fo=3, routed)           0.734     7.553    Inst_vga_ctrl/char_index_reg[3]_i_492_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I3_O)        0.124     7.677 r  Inst_vga_ctrl/char_index_reg[3]_i_379/O
                         net (fo=5, routed)           0.832     8.509    Inst_vga_ctrl/char_index_reg[3]_i_379_n_0
    SLICE_X11Y45         LUT4 (Prop_lut4_I0_O)        0.124     8.633 r  Inst_vga_ctrl/char_index_reg[3]_i_512/O
                         net (fo=1, routed)           0.000     8.633    Inst_vga_ctrl/char_index_reg[3]_i_512_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.239 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_403/O[3]
                         net (fo=3, routed)           0.694     9.933    Inst_vga_ctrl/char_index_reg_reg[3]_i_403_n_4
    SLICE_X10Y44         LUT3 (Prop_lut3_I2_O)        0.306    10.239 r  Inst_vga_ctrl/char_index_reg[3]_i_482/O
                         net (fo=1, routed)           0.000    10.239    Inst_vga_ctrl/char_index_reg[3]_i_482_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.615 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_377/CO[3]
                         net (fo=1, routed)           0.000    10.615    Inst_vga_ctrl/char_index_reg_reg[3]_i_377_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.938 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_279/O[1]
                         net (fo=4, routed)           0.633    11.570    Inst_vga_ctrl/char_index_reg_reg[3]_i_279_n_6
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.306    11.876 r  Inst_vga_ctrl/char_index_reg[3]_i_513/O
                         net (fo=1, routed)           0.000    11.876    Inst_vga_ctrl/char_index_reg[3]_i_513_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.252 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_406/CO[3]
                         net (fo=1, routed)           0.001    12.253    Inst_vga_ctrl/char_index_reg_reg[3]_i_406_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.472 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_416/O[0]
                         net (fo=1, routed)           0.511    12.983    Inst_vga_ctrl/text_start_x3[16]
    SLICE_X9Y49          LUT3 (Prop_lut3_I1_O)        0.295    13.278 r  Inst_vga_ctrl/char_index_reg[3]_i_412/O
                         net (fo=1, routed)           0.000    13.278    Inst_vga_ctrl/char_index_reg[3]_i_412_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.679 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_291/CO[3]
                         net (fo=1, routed)           0.001    13.680    Inst_vga_ctrl/char_index_reg_reg[3]_i_291_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.902 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_161/O[0]
                         net (fo=1, routed)           0.590    14.492    Inst_vga_ctrl/text_start_x1[9]
    SLICE_X12Y50         LUT3 (Prop_lut3_I0_O)        0.299    14.791 r  Inst_vga_ctrl/char_index_reg[3]_i_157/O
                         net (fo=1, routed)           0.000    14.791    Inst_vga_ctrl/text_start_x0[9]
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.167 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.167    Inst_vga_ctrl/char_index_reg_reg[3]_i_87_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.490 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_30/O[1]
                         net (fo=9, routed)           0.659    16.149    Inst_vga_ctrl/text_start_x[11]
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.306    16.455 r  Inst_vga_ctrl/char_index_reg[3]_i_103/O
                         net (fo=1, routed)           0.000    16.455    Inst_vga_ctrl/char_index_reg[3]_i_103_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.856 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.856    Inst_vga_ctrl/char_index_reg_reg[3]_i_47_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.078 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_11/O[0]
                         net (fo=23, routed)          0.618    17.697    Inst_vga_ctrl/char_index_reg30_in[12]
    SLICE_X9Y53          LUT1 (Prop_lut1_I0_O)        0.299    17.996 r  Inst_vga_ctrl/char_index_reg[0]_i_23/O
                         net (fo=1, routed)           0.000    17.996    Inst_vga_ctrl/p_0_out[12]
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.397 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.397    Inst_vga_ctrl/char_index_reg_reg[0]_i_10_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.619 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_3/O[0]
                         net (fo=53, routed)          0.812    19.431    Inst_vga_ctrl/char_index_reg3[13]
    SLICE_X11Y57         LUT6 (Prop_lut6_I0_O)        0.299    19.730 r  Inst_vga_ctrl/char_index_reg[1]_i_80/O
                         net (fo=8, routed)           0.755    20.486    Inst_vga_ctrl/char_index_reg[1]_i_80_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I0_O)        0.124    20.610 r  Inst_vga_ctrl/char_index_reg[3]_i_564/O
                         net (fo=1, routed)           0.000    20.610    Inst_vga_ctrl/char_index_reg[3]_i_564_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.986 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_525/CO[3]
                         net (fo=1, routed)           0.000    20.986    Inst_vga_ctrl/char_index_reg_reg[3]_i_525_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.103 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_432/CO[3]
                         net (fo=1, routed)           0.000    21.103    Inst_vga_ctrl/char_index_reg_reg[3]_i_432_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.260 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_313/CO[1]
                         net (fo=24, routed)          0.721    21.980    Inst_vga_ctrl/char_index_reg_reg[3]_i_313_n_2
    SLICE_X11Y58         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.800    22.780 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_312/CO[2]
                         net (fo=5, routed)           0.224    23.005    Inst_vga_ctrl/char_index_reg_reg[3]_i_312_n_1
    SLICE_X10Y58         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    23.802 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_305/CO[2]
                         net (fo=4, routed)           0.539    24.341    Inst_vga_ctrl/char_index_reg_reg[3]_i_305_n_1
    SLICE_X9Y58          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    25.125 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_304/O[1]
                         net (fo=3, routed)           0.773    25.898    Inst_vga_ctrl/char_index_reg_reg[3]_i_304_n_6
    SLICE_X8Y55          LUT5 (Prop_lut5_I4_O)        0.303    26.201 r  Inst_vga_ctrl/char_index_reg[3]_i_184/O
                         net (fo=1, routed)           0.000    26.201    Inst_vga_ctrl/char_index_reg[3]_i_184_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.734 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    26.734    Inst_vga_ctrl/char_index_reg_reg[3]_i_98_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.049 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_435/O[3]
                         net (fo=3, routed)           0.975    28.024    Inst_vga_ctrl/char_index_reg_reg[3]_i_435_n_4
    SLICE_X7Y52          LUT4 (Prop_lut4_I2_O)        0.307    28.331 r  Inst_vga_ctrl/char_index_reg[0]_i_138/O
                         net (fo=1, routed)           0.000    28.331    Inst_vga_ctrl/char_index_reg[0]_i_138_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.881 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.881    Inst_vga_ctrl/char_index_reg_reg[0]_i_86_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.995 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.995    Inst_vga_ctrl/char_index_reg_reg[0]_i_53_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.329 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_28/O[1]
                         net (fo=6, routed)           0.816    30.145    Inst_vga_ctrl/char_index_reg_reg[0]_i_28_n_6
    SLICE_X6Y60          LUT2 (Prop_lut2_I0_O)        0.303    30.448 r  Inst_vga_ctrl/char_index_reg[0]_i_55/O
                         net (fo=1, routed)           0.000    30.448    Inst_vga_ctrl/char_index_reg[0]_i_55_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.828 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.828    Inst_vga_ctrl/char_index_reg_reg[0]_i_27_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.047 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_11/O[0]
                         net (fo=3, routed)           0.780    31.827    Inst_vga_ctrl/char_index_reg_reg[0]_i_11_n_7
    SLICE_X5Y60          LUT4 (Prop_lut4_I0_O)        0.295    32.122 r  Inst_vga_ctrl/char_index_reg[0]_i_20/O
                         net (fo=1, routed)           0.000    32.122    Inst_vga_ctrl/char_index_reg[0]_i_20_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.672 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.672    Inst_vga_ctrl/char_index_reg_reg[0]_i_5_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.829 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_2/CO[1]
                         net (fo=47, routed)          0.644    33.473    Inst_vga_ctrl/char_index_reg_reg[0]_i_2_n_2
    SLICE_X7Y61          LUT6 (Prop_lut6_I4_O)        0.329    33.802 r  Inst_vga_ctrl/char_index_reg[3]_i_53/O
                         net (fo=1, routed)           0.423    34.225    Inst_vga_ctrl/char_index_reg[3]_i_53_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    34.896 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_12/O[2]
                         net (fo=2, routed)           0.302    35.198    Inst_vga_ctrl/char_index_reg1[3]
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.302    35.500 r  Inst_vga_ctrl/char_index_reg[3]_i_2/O
                         net (fo=2, routed)           0.784    36.285    Inst_vga_ctrl/char_index_reg[3]_i_2_n_0
    SLICE_X6Y66          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          1.500    14.100    Inst_vga_ctrl/pxl_clk
    SLICE_X6Y66          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[3]/C
                         clock pessimism              0.180    14.280    
                         clock uncertainty           -0.072    14.208    
    SLICE_X6Y66          FDRE (Setup_fdre_C_D)       -0.034    14.174    Inst_vga_ctrl/char_index_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.174    
                         arrival time                         -36.285    
  -------------------------------------------------------------------
                         slack                                -22.111    

Slack (VIOLATED) :        -21.930ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/char_index_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.022ns  (logic 16.031ns (51.677%)  route 14.991ns (48.323%))
  Logic Levels:           46  (CARRY4=29 LUT1=3 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.100 - 9.259 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          1.569     5.090    Inst_vga_ctrl/pxl_clk
    SLICE_X9Y44          FDRE                                         r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]/Q
                         net (fo=33, routed)          1.149     6.695    Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[6]
    SLICE_X9Y44          LUT6 (Prop_lut6_I1_O)        0.124     6.819 r  Inst_vga_ctrl/char_index_reg[3]_i_492/O
                         net (fo=3, routed)           0.734     7.553    Inst_vga_ctrl/char_index_reg[3]_i_492_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I3_O)        0.124     7.677 r  Inst_vga_ctrl/char_index_reg[3]_i_379/O
                         net (fo=5, routed)           0.832     8.509    Inst_vga_ctrl/char_index_reg[3]_i_379_n_0
    SLICE_X11Y45         LUT4 (Prop_lut4_I0_O)        0.124     8.633 r  Inst_vga_ctrl/char_index_reg[3]_i_512/O
                         net (fo=1, routed)           0.000     8.633    Inst_vga_ctrl/char_index_reg[3]_i_512_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.239 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_403/O[3]
                         net (fo=3, routed)           0.694     9.933    Inst_vga_ctrl/char_index_reg_reg[3]_i_403_n_4
    SLICE_X10Y44         LUT3 (Prop_lut3_I2_O)        0.306    10.239 r  Inst_vga_ctrl/char_index_reg[3]_i_482/O
                         net (fo=1, routed)           0.000    10.239    Inst_vga_ctrl/char_index_reg[3]_i_482_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.615 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_377/CO[3]
                         net (fo=1, routed)           0.000    10.615    Inst_vga_ctrl/char_index_reg_reg[3]_i_377_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.938 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_279/O[1]
                         net (fo=4, routed)           0.633    11.570    Inst_vga_ctrl/char_index_reg_reg[3]_i_279_n_6
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.306    11.876 r  Inst_vga_ctrl/char_index_reg[3]_i_513/O
                         net (fo=1, routed)           0.000    11.876    Inst_vga_ctrl/char_index_reg[3]_i_513_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.252 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_406/CO[3]
                         net (fo=1, routed)           0.001    12.253    Inst_vga_ctrl/char_index_reg_reg[3]_i_406_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.472 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_416/O[0]
                         net (fo=1, routed)           0.511    12.983    Inst_vga_ctrl/text_start_x3[16]
    SLICE_X9Y49          LUT3 (Prop_lut3_I1_O)        0.295    13.278 r  Inst_vga_ctrl/char_index_reg[3]_i_412/O
                         net (fo=1, routed)           0.000    13.278    Inst_vga_ctrl/char_index_reg[3]_i_412_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.679 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_291/CO[3]
                         net (fo=1, routed)           0.001    13.680    Inst_vga_ctrl/char_index_reg_reg[3]_i_291_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.902 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_161/O[0]
                         net (fo=1, routed)           0.590    14.492    Inst_vga_ctrl/text_start_x1[9]
    SLICE_X12Y50         LUT3 (Prop_lut3_I0_O)        0.299    14.791 r  Inst_vga_ctrl/char_index_reg[3]_i_157/O
                         net (fo=1, routed)           0.000    14.791    Inst_vga_ctrl/text_start_x0[9]
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.167 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.167    Inst_vga_ctrl/char_index_reg_reg[3]_i_87_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.490 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_30/O[1]
                         net (fo=9, routed)           0.659    16.149    Inst_vga_ctrl/text_start_x[11]
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.306    16.455 r  Inst_vga_ctrl/char_index_reg[3]_i_103/O
                         net (fo=1, routed)           0.000    16.455    Inst_vga_ctrl/char_index_reg[3]_i_103_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.856 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.856    Inst_vga_ctrl/char_index_reg_reg[3]_i_47_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.078 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_11/O[0]
                         net (fo=23, routed)          0.618    17.697    Inst_vga_ctrl/char_index_reg30_in[12]
    SLICE_X9Y53          LUT1 (Prop_lut1_I0_O)        0.299    17.996 r  Inst_vga_ctrl/char_index_reg[0]_i_23/O
                         net (fo=1, routed)           0.000    17.996    Inst_vga_ctrl/p_0_out[12]
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.397 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.397    Inst_vga_ctrl/char_index_reg_reg[0]_i_10_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.619 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_3/O[0]
                         net (fo=53, routed)          0.812    19.431    Inst_vga_ctrl/char_index_reg3[13]
    SLICE_X11Y57         LUT6 (Prop_lut6_I0_O)        0.299    19.730 r  Inst_vga_ctrl/char_index_reg[1]_i_80/O
                         net (fo=8, routed)           0.755    20.486    Inst_vga_ctrl/char_index_reg[1]_i_80_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I0_O)        0.124    20.610 r  Inst_vga_ctrl/char_index_reg[3]_i_564/O
                         net (fo=1, routed)           0.000    20.610    Inst_vga_ctrl/char_index_reg[3]_i_564_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.986 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_525/CO[3]
                         net (fo=1, routed)           0.000    20.986    Inst_vga_ctrl/char_index_reg_reg[3]_i_525_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.103 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_432/CO[3]
                         net (fo=1, routed)           0.000    21.103    Inst_vga_ctrl/char_index_reg_reg[3]_i_432_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.260 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_313/CO[1]
                         net (fo=24, routed)          0.721    21.980    Inst_vga_ctrl/char_index_reg_reg[3]_i_313_n_2
    SLICE_X11Y58         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.800    22.780 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_312/CO[2]
                         net (fo=5, routed)           0.224    23.005    Inst_vga_ctrl/char_index_reg_reg[3]_i_312_n_1
    SLICE_X10Y58         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    23.802 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_305/CO[2]
                         net (fo=4, routed)           0.539    24.341    Inst_vga_ctrl/char_index_reg_reg[3]_i_305_n_1
    SLICE_X9Y58          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    25.125 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_304/O[1]
                         net (fo=3, routed)           0.773    25.898    Inst_vga_ctrl/char_index_reg_reg[3]_i_304_n_6
    SLICE_X8Y55          LUT5 (Prop_lut5_I4_O)        0.303    26.201 r  Inst_vga_ctrl/char_index_reg[3]_i_184/O
                         net (fo=1, routed)           0.000    26.201    Inst_vga_ctrl/char_index_reg[3]_i_184_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.734 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    26.734    Inst_vga_ctrl/char_index_reg_reg[3]_i_98_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.049 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_435/O[3]
                         net (fo=3, routed)           0.975    28.024    Inst_vga_ctrl/char_index_reg_reg[3]_i_435_n_4
    SLICE_X7Y52          LUT4 (Prop_lut4_I2_O)        0.307    28.331 r  Inst_vga_ctrl/char_index_reg[0]_i_138/O
                         net (fo=1, routed)           0.000    28.331    Inst_vga_ctrl/char_index_reg[0]_i_138_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.881 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.881    Inst_vga_ctrl/char_index_reg_reg[0]_i_86_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.995 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.995    Inst_vga_ctrl/char_index_reg_reg[0]_i_53_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.329 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_28/O[1]
                         net (fo=6, routed)           0.816    30.145    Inst_vga_ctrl/char_index_reg_reg[0]_i_28_n_6
    SLICE_X6Y60          LUT2 (Prop_lut2_I0_O)        0.303    30.448 r  Inst_vga_ctrl/char_index_reg[0]_i_55/O
                         net (fo=1, routed)           0.000    30.448    Inst_vga_ctrl/char_index_reg[0]_i_55_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.828 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.828    Inst_vga_ctrl/char_index_reg_reg[0]_i_27_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.047 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_11/O[0]
                         net (fo=3, routed)           0.780    31.827    Inst_vga_ctrl/char_index_reg_reg[0]_i_11_n_7
    SLICE_X5Y60          LUT4 (Prop_lut4_I0_O)        0.295    32.122 r  Inst_vga_ctrl/char_index_reg[0]_i_20/O
                         net (fo=1, routed)           0.000    32.122    Inst_vga_ctrl/char_index_reg[0]_i_20_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.672 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.672    Inst_vga_ctrl/char_index_reg_reg[0]_i_5_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.829 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_2/CO[1]
                         net (fo=47, routed)          0.624    33.453    Inst_vga_ctrl/char_index_reg_reg[0]_i_2_n_2
    SLICE_X5Y62          LUT6 (Prop_lut6_I4_O)        0.329    33.782 r  Inst_vga_ctrl/char_index_reg[3]_i_49/O
                         net (fo=1, routed)           0.336    34.118    Inst_vga_ctrl/char_index_reg[3]_i_49_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    34.600 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_12/O[0]
                         net (fo=3, routed)           0.652    35.252    Inst_vga_ctrl/char_index_reg1[1]
    SLICE_X5Y67          LUT5 (Prop_lut5_I4_O)        0.299    35.551 r  Inst_vga_ctrl/char_index_reg[1]_i_1/O
                         net (fo=1, routed)           0.561    36.112    Inst_vga_ctrl/char_index_reg[1]_i_1_n_0
    SLICE_X6Y66          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          1.500    14.100    Inst_vga_ctrl/pxl_clk
    SLICE_X6Y66          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[1]/C
                         clock pessimism              0.180    14.280    
                         clock uncertainty           -0.072    14.208    
    SLICE_X6Y66          FDRE (Setup_fdre_C_D)       -0.026    14.182    Inst_vga_ctrl/char_index_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -36.112    
  -------------------------------------------------------------------
                         slack                                -21.930    

Slack (VIOLATED) :        -20.262ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/char_index_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.321ns  (logic 15.250ns (52.010%)  route 14.071ns (47.990%))
  Logic Levels:           44  (CARRY4=28 LUT1=3 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.100 - 9.259 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          1.569     5.090    Inst_vga_ctrl/pxl_clk
    SLICE_X9Y44          FDRE                                         r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  Inst_vga_ctrl/angle_counter_reg_rep_rep_rep[6]/Q
                         net (fo=33, routed)          1.149     6.695    Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[6]
    SLICE_X9Y44          LUT6 (Prop_lut6_I1_O)        0.124     6.819 r  Inst_vga_ctrl/char_index_reg[3]_i_492/O
                         net (fo=3, routed)           0.734     7.553    Inst_vga_ctrl/char_index_reg[3]_i_492_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I3_O)        0.124     7.677 r  Inst_vga_ctrl/char_index_reg[3]_i_379/O
                         net (fo=5, routed)           0.832     8.509    Inst_vga_ctrl/char_index_reg[3]_i_379_n_0
    SLICE_X11Y45         LUT4 (Prop_lut4_I0_O)        0.124     8.633 r  Inst_vga_ctrl/char_index_reg[3]_i_512/O
                         net (fo=1, routed)           0.000     8.633    Inst_vga_ctrl/char_index_reg[3]_i_512_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.239 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_403/O[3]
                         net (fo=3, routed)           0.694     9.933    Inst_vga_ctrl/char_index_reg_reg[3]_i_403_n_4
    SLICE_X10Y44         LUT3 (Prop_lut3_I2_O)        0.306    10.239 r  Inst_vga_ctrl/char_index_reg[3]_i_482/O
                         net (fo=1, routed)           0.000    10.239    Inst_vga_ctrl/char_index_reg[3]_i_482_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.615 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_377/CO[3]
                         net (fo=1, routed)           0.000    10.615    Inst_vga_ctrl/char_index_reg_reg[3]_i_377_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.938 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_279/O[1]
                         net (fo=4, routed)           0.633    11.570    Inst_vga_ctrl/char_index_reg_reg[3]_i_279_n_6
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.306    11.876 r  Inst_vga_ctrl/char_index_reg[3]_i_513/O
                         net (fo=1, routed)           0.000    11.876    Inst_vga_ctrl/char_index_reg[3]_i_513_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.252 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_406/CO[3]
                         net (fo=1, routed)           0.001    12.253    Inst_vga_ctrl/char_index_reg_reg[3]_i_406_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.472 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_416/O[0]
                         net (fo=1, routed)           0.511    12.983    Inst_vga_ctrl/text_start_x3[16]
    SLICE_X9Y49          LUT3 (Prop_lut3_I1_O)        0.295    13.278 r  Inst_vga_ctrl/char_index_reg[3]_i_412/O
                         net (fo=1, routed)           0.000    13.278    Inst_vga_ctrl/char_index_reg[3]_i_412_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.679 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_291/CO[3]
                         net (fo=1, routed)           0.001    13.680    Inst_vga_ctrl/char_index_reg_reg[3]_i_291_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.902 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_161/O[0]
                         net (fo=1, routed)           0.590    14.492    Inst_vga_ctrl/text_start_x1[9]
    SLICE_X12Y50         LUT3 (Prop_lut3_I0_O)        0.299    14.791 r  Inst_vga_ctrl/char_index_reg[3]_i_157/O
                         net (fo=1, routed)           0.000    14.791    Inst_vga_ctrl/text_start_x0[9]
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.167 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    15.167    Inst_vga_ctrl/char_index_reg_reg[3]_i_87_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.490 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_30/O[1]
                         net (fo=9, routed)           0.659    16.149    Inst_vga_ctrl/text_start_x[11]
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.306    16.455 r  Inst_vga_ctrl/char_index_reg[3]_i_103/O
                         net (fo=1, routed)           0.000    16.455    Inst_vga_ctrl/char_index_reg[3]_i_103_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.856 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.856    Inst_vga_ctrl/char_index_reg_reg[3]_i_47_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.078 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_11/O[0]
                         net (fo=23, routed)          0.618    17.697    Inst_vga_ctrl/char_index_reg30_in[12]
    SLICE_X9Y53          LUT1 (Prop_lut1_I0_O)        0.299    17.996 r  Inst_vga_ctrl/char_index_reg[0]_i_23/O
                         net (fo=1, routed)           0.000    17.996    Inst_vga_ctrl/p_0_out[12]
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.397 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.397    Inst_vga_ctrl/char_index_reg_reg[0]_i_10_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.619 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_3/O[0]
                         net (fo=53, routed)          0.812    19.431    Inst_vga_ctrl/char_index_reg3[13]
    SLICE_X11Y57         LUT6 (Prop_lut6_I0_O)        0.299    19.730 r  Inst_vga_ctrl/char_index_reg[1]_i_80/O
                         net (fo=8, routed)           0.755    20.486    Inst_vga_ctrl/char_index_reg[1]_i_80_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I0_O)        0.124    20.610 r  Inst_vga_ctrl/char_index_reg[3]_i_564/O
                         net (fo=1, routed)           0.000    20.610    Inst_vga_ctrl/char_index_reg[3]_i_564_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.986 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_525/CO[3]
                         net (fo=1, routed)           0.000    20.986    Inst_vga_ctrl/char_index_reg_reg[3]_i_525_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.103 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_432/CO[3]
                         net (fo=1, routed)           0.000    21.103    Inst_vga_ctrl/char_index_reg_reg[3]_i_432_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.260 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_313/CO[1]
                         net (fo=24, routed)          0.721    21.980    Inst_vga_ctrl/char_index_reg_reg[3]_i_313_n_2
    SLICE_X11Y58         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.800    22.780 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_312/CO[2]
                         net (fo=5, routed)           0.224    23.005    Inst_vga_ctrl/char_index_reg_reg[3]_i_312_n_1
    SLICE_X10Y58         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    23.802 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_305/CO[2]
                         net (fo=4, routed)           0.539    24.341    Inst_vga_ctrl/char_index_reg_reg[3]_i_305_n_1
    SLICE_X9Y58          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    25.125 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_304/O[1]
                         net (fo=3, routed)           0.773    25.898    Inst_vga_ctrl/char_index_reg_reg[3]_i_304_n_6
    SLICE_X8Y55          LUT5 (Prop_lut5_I4_O)        0.303    26.201 r  Inst_vga_ctrl/char_index_reg[3]_i_184/O
                         net (fo=1, routed)           0.000    26.201    Inst_vga_ctrl/char_index_reg[3]_i_184_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.734 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    26.734    Inst_vga_ctrl/char_index_reg_reg[3]_i_98_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.049 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_435/O[3]
                         net (fo=3, routed)           0.975    28.024    Inst_vga_ctrl/char_index_reg_reg[3]_i_435_n_4
    SLICE_X7Y52          LUT4 (Prop_lut4_I2_O)        0.307    28.331 r  Inst_vga_ctrl/char_index_reg[0]_i_138/O
                         net (fo=1, routed)           0.000    28.331    Inst_vga_ctrl/char_index_reg[0]_i_138_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.881 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.881    Inst_vga_ctrl/char_index_reg_reg[0]_i_86_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.995 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.995    Inst_vga_ctrl/char_index_reg_reg[0]_i_53_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.329 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_28/O[1]
                         net (fo=6, routed)           0.816    30.145    Inst_vga_ctrl/char_index_reg_reg[0]_i_28_n_6
    SLICE_X6Y60          LUT2 (Prop_lut2_I0_O)        0.303    30.448 r  Inst_vga_ctrl/char_index_reg[0]_i_55/O
                         net (fo=1, routed)           0.000    30.448    Inst_vga_ctrl/char_index_reg[0]_i_55_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.828 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.828    Inst_vga_ctrl/char_index_reg_reg[0]_i_27_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.047 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_11/O[0]
                         net (fo=3, routed)           0.780    31.827    Inst_vga_ctrl/char_index_reg_reg[0]_i_11_n_7
    SLICE_X5Y60          LUT4 (Prop_lut4_I0_O)        0.295    32.122 r  Inst_vga_ctrl/char_index_reg[0]_i_20/O
                         net (fo=1, routed)           0.000    32.122    Inst_vga_ctrl/char_index_reg[0]_i_20_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.672 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.672    Inst_vga_ctrl/char_index_reg_reg[0]_i_5_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.829 r  Inst_vga_ctrl/char_index_reg_reg[0]_i_2/CO[1]
                         net (fo=47, routed)          0.452    33.281    Inst_vga_ctrl/char_index_reg_reg[0]_i_2_n_2
    SLICE_X7Y61          LUT6 (Prop_lut6_I1_O)        0.329    33.610 r  Inst_vga_ctrl/char_index_reg[0]_i_1/O
                         net (fo=3, routed)           0.802    34.411    Inst_vga_ctrl/char_index_reg[0]_i_1_n_0
    SLICE_X6Y66          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          1.500    14.100    Inst_vga_ctrl/pxl_clk
    SLICE_X6Y66          FDRE                                         r  Inst_vga_ctrl/char_index_reg_reg[0]/C
                         clock pessimism              0.180    14.280    
                         clock uncertainty           -0.072    14.208    
    SLICE_X6Y66          FDRE (Setup_fdre_C_D)       -0.058    14.150    Inst_vga_ctrl/char_index_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.150    
                         arrival time                         -34.411    
  -------------------------------------------------------------------
                         slack                                -20.262    

Slack (VIOLATED) :        -18.206ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/angle_counter_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/pixel_y_orig_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.419ns  (logic 12.146ns (44.298%)  route 15.273ns (55.702%))
  Logic Levels:           37  (CARRY4=18 LUT1=2 LUT2=2 LUT3=4 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.028 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          1.557     5.078    Inst_vga_ctrl/pxl_clk
    SLICE_X12Y53         FDRE                                         r  Inst_vga_ctrl/angle_counter_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  Inst_vga_ctrl/angle_counter_reg_rep[3]/Q
                         net (fo=36, routed)          1.396     6.992    Inst_vga_ctrl/angle_counter[3]
    SLICE_X15Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.116 r  Inst_vga_ctrl/SINE_LUT[0]_inferred__0/char_index_reg[3]_i_450/O
                         net (fo=2, routed)           0.598     7.715    Inst_vga_ctrl/SINE_LUT[0]_inferred__0/char_index_reg[3]_i_450_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.839 r  Inst_vga_ctrl/SINE_LUT[0]_inferred__0/char_index_reg[3]_i_339/O
                         net (fo=6, routed)           0.994     8.833    Inst_vga_ctrl/SINE_LUT[0]_inferred__0/char_index_reg[3]_i_339_n_0
    SLICE_X14Y55         LUT3 (Prop_lut3_I0_O)        0.124     8.957 r  Inst_vga_ctrl/char_index_reg[3]_i_345/O
                         net (fo=1, routed)           0.000     8.957    Inst_vga_ctrl/char_index_reg[3]_i_345_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.333 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_241/CO[3]
                         net (fo=1, routed)           0.000     9.333    Inst_vga_ctrl/char_index_reg_reg[3]_i_241_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.552 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_363/O[0]
                         net (fo=3, routed)           0.599    10.151    Inst_vga_ctrl/char_index_reg_reg[3]_i_363_n_7
    SLICE_X14Y54         LUT2 (Prop_lut2_I1_O)        0.295    10.446 r  Inst_vga_ctrl/char_index_reg[3]_i_438/O
                         net (fo=1, routed)           0.552    10.997    Inst_vga_ctrl/char_index_reg[3]_i_438_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.504 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_337/CO[3]
                         net (fo=1, routed)           0.000    11.504    Inst_vga_ctrl/char_index_reg_reg[3]_i_337_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.838 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_249/O[1]
                         net (fo=4, routed)           0.677    12.515    Inst_vga_ctrl/char_index_reg_reg[3]_i_249_n_6
    SLICE_X12Y56         LUT1 (Prop_lut1_I0_O)        0.303    12.818 r  Inst_vga_ctrl/char_index_reg[3]_i_471/O
                         net (fo=1, routed)           0.000    12.818    Inst_vga_ctrl/char_index_reg[3]_i_471_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.194 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.194    Inst_vga_ctrl/char_index_reg_reg[3]_i_366_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.413 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_376/O[0]
                         net (fo=1, routed)           0.578    13.991    Inst_vga_ctrl/text_start_y3[16]
    SLICE_X13Y56         LUT3 (Prop_lut3_I1_O)        0.295    14.286 r  Inst_vga_ctrl/char_index_reg[3]_i_372/O
                         net (fo=1, routed)           0.000    14.286    Inst_vga_ctrl/char_index_reg[3]_i_372_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.534 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_261/O[3]
                         net (fo=2, routed)           0.854    15.388    Inst_vga_ctrl/text_start_y1[8]
    SLICE_X13Y59         LUT3 (Prop_lut3_I0_O)        0.335    15.723 r  Inst_vga_ctrl/char_index_reg[3]_i_140/O
                         net (fo=1, routed)           0.000    15.723    Inst_vga_ctrl/text_start_y0[8]
    SLICE_X13Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    16.124 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_76/O[3]
                         net (fo=4, routed)           0.707    16.831    Inst_vga_ctrl/text_start_y[9]
    SLICE_X15Y63         LUT2 (Prop_lut2_I0_O)        0.306    17.137 r  Inst_vga_ctrl/pixel_y_orig_reg[2]_i_14/O
                         net (fo=1, routed)           0.000    17.137    Inst_vga_ctrl/pixel_y_orig_reg[2]_i_14_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.717 f  Inst_vga_ctrl/pixel_y_orig_reg_reg[2]_i_9/O[2]
                         net (fo=9, routed)           0.755    18.472    Inst_vga_ctrl/pixel_y_orig_reg4[10]
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.302    18.774 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_210/O
                         net (fo=1, routed)           0.000    18.774    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_210_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.417 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_164/O[3]
                         net (fo=17, routed)          0.819    20.236    Inst_vga_ctrl/pixel_y_orig_reg6[12]
    SLICE_X13Y69         LUT6 (Prop_lut6_I3_O)        0.307    20.543 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_167/O
                         net (fo=3, routed)           0.729    21.271    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_167_n_0
    SLICE_X9Y67          LUT6 (Prop_lut6_I0_O)        0.124    21.395 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_240/O
                         net (fo=1, routed)           0.000    21.395    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_240_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.796 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.796    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_214_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.035 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_171/O[2]
                         net (fo=3, routed)           0.700    22.736    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_171_n_5
    SLICE_X9Y69          LUT5 (Prop_lut5_I1_O)        0.302    23.038 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_156/O
                         net (fo=2, routed)           0.608    23.645    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_156_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I0_O)        0.124    23.769 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_159/O
                         net (fo=1, routed)           0.000    23.769    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_159_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.170 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_87/CO[3]
                         net (fo=1, routed)           0.000    24.170    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_87_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.392 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_75/O[0]
                         net (fo=2, routed)           0.658    25.051    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_75_n_7
    SLICE_X10Y69         LUT3 (Prop_lut3_I2_O)        0.328    25.379 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_62/O
                         net (fo=2, routed)           0.708    26.087    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_62_n_0
    SLICE_X10Y69         LUT4 (Prop_lut4_I3_O)        0.331    26.418 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_66/O
                         net (fo=1, routed)           0.000    26.418    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_66_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.794 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    26.794    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_45_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.109 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_27/O[3]
                         net (fo=2, routed)           0.496    27.604    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_27_n_4
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.554    28.158 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_26/O[0]
                         net (fo=1, routed)           0.618    28.776    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_26_n_7
    SLICE_X13Y72         LUT4 (Prop_lut4_I3_O)        0.299    29.075 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_14/O
                         net (fo=1, routed)           0.000    29.075    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_14_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.715 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_7/O[3]
                         net (fo=6, routed)           1.044    30.760    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_7_n_4
    SLICE_X8Y72          LUT4 (Prop_lut4_I0_O)        0.306    31.066 r  Inst_vga_ctrl/pixel_y_orig_reg[2]_i_5/O
                         net (fo=3, routed)           0.590    31.656    Inst_vga_ctrl/pixel_y_orig_reg[2]_i_5_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I1_O)        0.124    31.780 r  Inst_vga_ctrl/pixel_y_orig_reg[0]_i_2/O
                         net (fo=1, routed)           0.593    32.373    Inst_vga_ctrl/pixel_y_orig_reg[0]_i_2_n_0
    SLICE_X8Y71          LUT6 (Prop_lut6_I0_O)        0.124    32.497 r  Inst_vga_ctrl/pixel_y_orig_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    32.497    Inst_vga_ctrl/pixel_y_orig_reg[0]_i_1_n_0
    SLICE_X8Y71          FDRE                                         r  Inst_vga_ctrl/pixel_y_orig_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          1.428    14.028    Inst_vga_ctrl/pxl_clk
    SLICE_X8Y71          FDRE                                         r  Inst_vga_ctrl/pixel_y_orig_reg_reg[0]/C
                         clock pessimism              0.258    14.286    
                         clock uncertainty           -0.072    14.214    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)        0.077    14.291    Inst_vga_ctrl/pixel_y_orig_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.291    
                         arrival time                         -32.497    
  -------------------------------------------------------------------
                         slack                                -18.206    

Slack (VIOLATED) :        -18.189ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/angle_counter_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/pixel_y_orig_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.292ns  (logic 11.958ns (43.815%)  route 15.334ns (56.185%))
  Logic Levels:           36  (CARRY4=18 LUT1=2 LUT2=2 LUT3=4 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.026 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          1.557     5.078    Inst_vga_ctrl/pxl_clk
    SLICE_X12Y53         FDRE                                         r  Inst_vga_ctrl/angle_counter_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  Inst_vga_ctrl/angle_counter_reg_rep[3]/Q
                         net (fo=36, routed)          1.396     6.992    Inst_vga_ctrl/angle_counter[3]
    SLICE_X15Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.116 r  Inst_vga_ctrl/SINE_LUT[0]_inferred__0/char_index_reg[3]_i_450/O
                         net (fo=2, routed)           0.598     7.715    Inst_vga_ctrl/SINE_LUT[0]_inferred__0/char_index_reg[3]_i_450_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.839 r  Inst_vga_ctrl/SINE_LUT[0]_inferred__0/char_index_reg[3]_i_339/O
                         net (fo=6, routed)           0.994     8.833    Inst_vga_ctrl/SINE_LUT[0]_inferred__0/char_index_reg[3]_i_339_n_0
    SLICE_X14Y55         LUT3 (Prop_lut3_I0_O)        0.124     8.957 r  Inst_vga_ctrl/char_index_reg[3]_i_345/O
                         net (fo=1, routed)           0.000     8.957    Inst_vga_ctrl/char_index_reg[3]_i_345_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.333 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_241/CO[3]
                         net (fo=1, routed)           0.000     9.333    Inst_vga_ctrl/char_index_reg_reg[3]_i_241_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.552 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_363/O[0]
                         net (fo=3, routed)           0.599    10.151    Inst_vga_ctrl/char_index_reg_reg[3]_i_363_n_7
    SLICE_X14Y54         LUT2 (Prop_lut2_I1_O)        0.295    10.446 r  Inst_vga_ctrl/char_index_reg[3]_i_438/O
                         net (fo=1, routed)           0.552    10.997    Inst_vga_ctrl/char_index_reg[3]_i_438_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.504 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_337/CO[3]
                         net (fo=1, routed)           0.000    11.504    Inst_vga_ctrl/char_index_reg_reg[3]_i_337_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.838 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_249/O[1]
                         net (fo=4, routed)           0.677    12.515    Inst_vga_ctrl/char_index_reg_reg[3]_i_249_n_6
    SLICE_X12Y56         LUT1 (Prop_lut1_I0_O)        0.303    12.818 r  Inst_vga_ctrl/char_index_reg[3]_i_471/O
                         net (fo=1, routed)           0.000    12.818    Inst_vga_ctrl/char_index_reg[3]_i_471_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.194 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.194    Inst_vga_ctrl/char_index_reg_reg[3]_i_366_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.413 f  Inst_vga_ctrl/char_index_reg_reg[3]_i_376/O[0]
                         net (fo=1, routed)           0.578    13.991    Inst_vga_ctrl/text_start_y3[16]
    SLICE_X13Y56         LUT3 (Prop_lut3_I1_O)        0.295    14.286 r  Inst_vga_ctrl/char_index_reg[3]_i_372/O
                         net (fo=1, routed)           0.000    14.286    Inst_vga_ctrl/char_index_reg[3]_i_372_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.534 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_261/O[3]
                         net (fo=2, routed)           0.854    15.388    Inst_vga_ctrl/text_start_y1[8]
    SLICE_X13Y59         LUT3 (Prop_lut3_I0_O)        0.335    15.723 r  Inst_vga_ctrl/char_index_reg[3]_i_140/O
                         net (fo=1, routed)           0.000    15.723    Inst_vga_ctrl/text_start_y0[8]
    SLICE_X13Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    16.124 r  Inst_vga_ctrl/char_index_reg_reg[3]_i_76/O[3]
                         net (fo=4, routed)           0.707    16.831    Inst_vga_ctrl/text_start_y[9]
    SLICE_X15Y63         LUT2 (Prop_lut2_I0_O)        0.306    17.137 r  Inst_vga_ctrl/pixel_y_orig_reg[2]_i_14/O
                         net (fo=1, routed)           0.000    17.137    Inst_vga_ctrl/pixel_y_orig_reg[2]_i_14_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.717 f  Inst_vga_ctrl/pixel_y_orig_reg_reg[2]_i_9/O[2]
                         net (fo=9, routed)           0.755    18.472    Inst_vga_ctrl/pixel_y_orig_reg4[10]
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.302    18.774 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_210/O
                         net (fo=1, routed)           0.000    18.774    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_210_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.417 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_164/O[3]
                         net (fo=17, routed)          0.819    20.236    Inst_vga_ctrl/pixel_y_orig_reg6[12]
    SLICE_X13Y69         LUT6 (Prop_lut6_I3_O)        0.307    20.543 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_167/O
                         net (fo=3, routed)           0.729    21.271    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_167_n_0
    SLICE_X9Y67          LUT6 (Prop_lut6_I0_O)        0.124    21.395 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_240/O
                         net (fo=1, routed)           0.000    21.395    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_240_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.796 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.796    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_214_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.035 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_171/O[2]
                         net (fo=3, routed)           0.700    22.736    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_171_n_5
    SLICE_X9Y69          LUT5 (Prop_lut5_I1_O)        0.302    23.038 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_156/O
                         net (fo=2, routed)           0.608    23.645    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_156_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I0_O)        0.124    23.769 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_159/O
                         net (fo=1, routed)           0.000    23.769    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_159_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.170 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_87/CO[3]
                         net (fo=1, routed)           0.000    24.170    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_87_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.392 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_75/O[0]
                         net (fo=2, routed)           0.658    25.051    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_75_n_7
    SLICE_X10Y69         LUT3 (Prop_lut3_I2_O)        0.328    25.379 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_62/O
                         net (fo=2, routed)           0.708    26.087    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_62_n_0
    SLICE_X10Y69         LUT4 (Prop_lut4_I3_O)        0.331    26.418 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_66/O
                         net (fo=1, routed)           0.000    26.418    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_66_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.794 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    26.794    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_45_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.109 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_27/O[3]
                         net (fo=2, routed)           0.496    27.604    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_27_n_4
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.554    28.158 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_26/O[0]
                         net (fo=1, routed)           0.618    28.776    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_26_n_7
    SLICE_X13Y72         LUT4 (Prop_lut4_I3_O)        0.299    29.075 r  Inst_vga_ctrl/pixel_y_orig_reg[1]_i_14/O
                         net (fo=1, routed)           0.000    29.075    Inst_vga_ctrl/pixel_y_orig_reg[1]_i_14_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.655 r  Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_7/O[2]
                         net (fo=6, routed)           0.980    30.635    Inst_vga_ctrl/pixel_y_orig_reg_reg[1]_i_7_n_5
    SLICE_X8Y72          LUT4 (Prop_lut4_I0_O)        0.302    30.937 r  Inst_vga_ctrl/pixel_y_orig_reg[2]_i_6/O
                         net (fo=3, routed)           0.685    31.622    Inst_vga_ctrl/pixel_y_orig_reg[2]_i_6_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I2_O)        0.124    31.746 r  Inst_vga_ctrl/pixel_y_orig_reg[2]_i_3/O
                         net (fo=3, routed)           0.624    32.370    Inst_vga_ctrl/pixel_y_orig_reg[2]_i_2_n_0
    SLICE_X8Y72          FDRE                                         r  Inst_vga_ctrl/pixel_y_orig_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          1.426    14.026    Inst_vga_ctrl/pxl_clk
    SLICE_X8Y72          FDRE                                         r  Inst_vga_ctrl/pixel_y_orig_reg_reg[2]/C
                         clock pessimism              0.258    14.284    
                         clock uncertainty           -0.072    14.212    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)       -0.031    14.181    Inst_vga_ctrl/pixel_y_orig_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                         -32.370    
  -------------------------------------------------------------------
                         slack                                -18.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/is_in_text_area_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/enable_text_display_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          0.584     1.467    Inst_vga_ctrl/pxl_clk
    SLICE_X5Y68          FDRE                                         r  Inst_vga_ctrl/is_in_text_area_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.128     1.595 r  Inst_vga_ctrl/is_in_text_area_reg_reg/Q
                         net (fo=1, routed)           0.054     1.650    Inst_vga_ctrl/is_in_text_area_reg
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.099     1.749 r  Inst_vga_ctrl/enable_text_display_i_1/O
                         net (fo=1, routed)           0.000     1.749    Inst_vga_ctrl/enable_text_display
    SLICE_X5Y68          FDRE                                         r  Inst_vga_ctrl/enable_text_display_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          0.853     1.980    Inst_vga_ctrl/pxl_clk
    SLICE_X5Y68          FDRE                                         r  Inst_vga_ctrl/enable_text_display_reg/C
                         clock pessimism             -0.513     1.467    
    SLICE_X5Y68          FDRE (Hold_fdre_C_D)         0.091     1.558    Inst_vga_ctrl/enable_text_display_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/colorbar_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/colorbar_offset_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.451%)  route 0.176ns (48.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          0.560     1.443    Inst_vga_ctrl/pxl_clk
    SLICE_X9Y63          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Inst_vga_ctrl/colorbar_offset_reg[1]/Q
                         net (fo=7, routed)           0.176     1.760    Inst_vga_ctrl/colorbar_offset_reg[1]
    SLICE_X8Y64          LUT6 (Prop_lut6_I2_O)        0.045     1.805 r  Inst_vga_ctrl/colorbar_offset[5]_i_1/O
                         net (fo=1, routed)           0.000     1.805    Inst_vga_ctrl/p_0_in[5]
    SLICE_X8Y64          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          0.828     1.956    Inst_vga_ctrl/pxl_clk
    SLICE_X8Y64          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[5]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X8Y64          FDRE (Hold_fdre_C_D)         0.120     1.578    Inst_vga_ctrl/colorbar_offset_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/colorbar_offset_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/colorbar_offset_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.090%)  route 0.116ns (33.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          0.586     1.469    Inst_vga_ctrl/pxl_clk
    SLICE_X7Y66          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.128     1.597 r  Inst_vga_ctrl/colorbar_offset_reg[9]/Q
                         net (fo=3, routed)           0.116     1.713    Inst_vga_ctrl/colorbar_offset_reg[9]
    SLICE_X7Y66          LUT6 (Prop_lut6_I5_O)        0.098     1.811 r  Inst_vga_ctrl/colorbar_offset[10]_i_1/O
                         net (fo=1, routed)           0.000     1.811    Inst_vga_ctrl/p_0_in[10]
    SLICE_X7Y66          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          0.855     1.982    Inst_vga_ctrl/pxl_clk
    SLICE_X7Y66          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[10]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X7Y66          FDRE (Hold_fdre_C_D)         0.092     1.561    Inst_vga_ctrl/colorbar_offset_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/colorbar_offset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/colorbar_offset_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          0.586     1.469    Inst_vga_ctrl/pxl_clk
    SLICE_X7Y66          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_vga_ctrl/colorbar_offset_reg[6]/Q
                         net (fo=6, routed)           0.180     1.790    Inst_vga_ctrl/colorbar_offset_reg[6]
    SLICE_X7Y66          LUT5 (Prop_lut5_I3_O)        0.043     1.833 r  Inst_vga_ctrl/colorbar_offset[9]_i_1/O
                         net (fo=1, routed)           0.000     1.833    Inst_vga_ctrl/p_0_in[9]
    SLICE_X7Y66          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          0.855     1.982    Inst_vga_ctrl/pxl_clk
    SLICE_X7Y66          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[9]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X7Y66          FDRE (Hold_fdre_C_D)         0.107     1.576    Inst_vga_ctrl/colorbar_offset_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/colorbar_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/colorbar_offset_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.184ns (50.213%)  route 0.182ns (49.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          0.560     1.443    Inst_vga_ctrl/pxl_clk
    SLICE_X9Y63          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Inst_vga_ctrl/colorbar_offset_reg[1]/Q
                         net (fo=7, routed)           0.182     1.767    Inst_vga_ctrl/colorbar_offset_reg[1]
    SLICE_X9Y63          LUT5 (Prop_lut5_I3_O)        0.043     1.810 r  Inst_vga_ctrl/colorbar_offset[4]_i_1/O
                         net (fo=1, routed)           0.000     1.810    Inst_vga_ctrl/p_0_in[4]
    SLICE_X9Y63          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          0.828     1.956    Inst_vga_ctrl/pxl_clk
    SLICE_X9Y63          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[4]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X9Y63          FDRE (Hold_fdre_C_D)         0.107     1.550    Inst_vga_ctrl/colorbar_offset_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/colorbar_offset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/colorbar_offset_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.805%)  route 0.180ns (49.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          0.586     1.469    Inst_vga_ctrl/pxl_clk
    SLICE_X7Y66          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_vga_ctrl/colorbar_offset_reg[6]/Q
                         net (fo=6, routed)           0.180     1.790    Inst_vga_ctrl/colorbar_offset_reg[6]
    SLICE_X7Y66          LUT4 (Prop_lut4_I1_O)        0.045     1.835 r  Inst_vga_ctrl/colorbar_offset[8]_i_1/O
                         net (fo=1, routed)           0.000     1.835    Inst_vga_ctrl/p_0_in[8]
    SLICE_X7Y66          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          0.855     1.982    Inst_vga_ctrl/pxl_clk
    SLICE_X7Y66          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[8]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X7Y66          FDRE (Hold_fdre_C_D)         0.092     1.561    Inst_vga_ctrl/colorbar_offset_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/colorbar_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/colorbar_offset_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          0.560     1.443    Inst_vga_ctrl/pxl_clk
    SLICE_X9Y63          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Inst_vga_ctrl/colorbar_offset_reg[1]/Q
                         net (fo=7, routed)           0.182     1.767    Inst_vga_ctrl/colorbar_offset_reg[1]
    SLICE_X9Y63          LUT4 (Prop_lut4_I1_O)        0.045     1.812 r  Inst_vga_ctrl/colorbar_offset[3]_i_1/O
                         net (fo=1, routed)           0.000     1.812    Inst_vga_ctrl/p_0_in[3]
    SLICE_X9Y63          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          0.828     1.956    Inst_vga_ctrl/pxl_clk
    SLICE_X9Y63          FDRE                                         r  Inst_vga_ctrl/colorbar_offset_reg[3]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X9Y63          FDRE (Hold_fdre_C_D)         0.092     1.535    Inst_vga_ctrl/colorbar_offset_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/h_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/h_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.274ns (66.043%)  route 0.141ns (33.957%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          0.563     1.446    Inst_vga_ctrl/pxl_clk
    SLICE_X12Y59         FDRE                                         r  Inst_vga_ctrl/h_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  Inst_vga_ctrl/h_cntr_reg_reg[6]/Q
                         net (fo=13, routed)          0.141     1.751    Inst_vga_ctrl/h_cntr_reg_reg[6]
    SLICE_X12Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.861 r  Inst_vga_ctrl/h_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    Inst_vga_ctrl/h_cntr_reg_reg[4]_i_1_n_5
    SLICE_X12Y59         FDRE                                         r  Inst_vga_ctrl/h_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          0.832     1.960    Inst_vga_ctrl/pxl_clk
    SLICE_X12Y59         FDRE                                         r  Inst_vga_ctrl/h_cntr_reg_reg[6]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X12Y59         FDRE (Hold_fdre_C_D)         0.134     1.580    Inst_vga_ctrl/h_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/h_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.274ns (66.033%)  route 0.141ns (33.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          0.563     1.446    Inst_vga_ctrl/pxl_clk
    SLICE_X12Y58         FDRE                                         r  Inst_vga_ctrl/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y58         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  Inst_vga_ctrl/h_cntr_reg_reg[2]/Q
                         net (fo=12, routed)          0.141     1.751    Inst_vga_ctrl/h_cntr_reg_reg[2]
    SLICE_X12Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.861 r  Inst_vga_ctrl/h_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.861    Inst_vga_ctrl/h_cntr_reg_reg[0]_i_2_n_5
    SLICE_X12Y58         FDRE                                         r  Inst_vga_ctrl/h_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          0.832     1.960    Inst_vga_ctrl/pxl_clk
    SLICE_X12Y58         FDRE                                         r  Inst_vga_ctrl/h_cntr_reg_reg[2]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X12Y58         FDRE (Hold_fdre_C_D)         0.134     1.580    Inst_vga_ctrl/h_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/v_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.505%)  route 0.145ns (36.495%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          0.562     1.445    Inst_vga_ctrl/pxl_clk
    SLICE_X11Y60         FDRE                                         r  Inst_vga_ctrl/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Inst_vga_ctrl/v_cntr_reg_reg[2]/Q
                         net (fo=13, routed)          0.145     1.731    Inst_vga_ctrl/v_cntr_reg_reg__0[2]
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.842 r  Inst_vga_ctrl/v_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.842    Inst_vga_ctrl/v_cntr_reg_reg[0]_i_2_n_5
    SLICE_X11Y60         FDRE                                         r  Inst_vga_ctrl/v_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          0.831     1.959    Inst_vga_ctrl/pxl_clk
    SLICE_X11Y60         FDRE                                         r  Inst_vga_ctrl/v_cntr_reg_reg[2]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X11Y60         FDRE (Hold_fdre_C_D)         0.105     1.550    Inst_vga_ctrl/v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y1    Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X14Y53     Inst_vga_ctrl/angle_counter_reg_rep[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y54     Inst_vga_ctrl/angle_counter_reg_rep[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X13Y53     Inst_vga_ctrl/angle_counter_reg_rep[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X12Y53     Inst_vga_ctrl/angle_counter_reg_rep[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X13Y53     Inst_vga_ctrl/angle_counter_reg_rep[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X13Y53     Inst_vga_ctrl/angle_counter_reg_rep[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X13Y53     Inst_vga_ctrl/angle_counter_reg_rep[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X14Y53     Inst_vga_ctrl/angle_counter_reg_rep[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y53     Inst_vga_ctrl/angle_counter_reg_rep[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y53     Inst_vga_ctrl/angle_counter_reg_rep[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y54     Inst_vga_ctrl/angle_counter_reg_rep[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y54     Inst_vga_ctrl/angle_counter_reg_rep[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y53     Inst_vga_ctrl/angle_counter_reg_rep[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y53     Inst_vga_ctrl/angle_counter_reg_rep[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X12Y53     Inst_vga_ctrl/angle_counter_reg_rep[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X12Y53     Inst_vga_ctrl/angle_counter_reg_rep[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y53     Inst_vga_ctrl/angle_counter_reg_rep[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y53     Inst_vga_ctrl/angle_counter_reg_rep[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y53     Inst_vga_ctrl/angle_counter_reg_rep[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y53     Inst_vga_ctrl/angle_counter_reg_rep[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y54     Inst_vga_ctrl/angle_counter_reg_rep[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y54     Inst_vga_ctrl/angle_counter_reg_rep[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y53     Inst_vga_ctrl/angle_counter_reg_rep[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y53     Inst_vga_ctrl/angle_counter_reg_rep[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X12Y53     Inst_vga_ctrl/angle_counter_reg_rep[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X12Y53     Inst_vga_ctrl/angle_counter_reg_rep[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y53     Inst_vga_ctrl/angle_counter_reg_rep[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y53     Inst_vga_ctrl/angle_counter_reg_rep[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    Inst_vga_ctrl/clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.408ns  (logic 5.069ns (35.185%)  route 9.338ns (64.815%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.648     6.090    BTN_IBUF[4]
    SLICE_X65Y37         LUT2 (Prop_lut2_I1_O)        0.124     6.214 r  LED_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           4.690    10.904    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    14.408 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.408    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.613ns  (logic 5.323ns (39.102%)  route 8.290ns (60.898%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          5.136     6.578    BTN_IBUF[4]
    SLICE_X65Y47         LUT2 (Prop_lut2_I1_O)        0.152     6.730 r  LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.154     9.883    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.729    13.613 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.613    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.720ns  (logic 5.269ns (41.420%)  route 7.451ns (58.580%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.899     6.341    BTN_IBUF[4]
    SLICE_X65Y47         LUT2 (Prop_lut2_I1_O)        0.118     6.459 r  LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.552     9.011    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.709    12.720 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.720    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.685ns  (logic 5.083ns (40.073%)  route 7.602ns (59.927%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.899     6.341    BTN_IBUF[4]
    SLICE_X65Y47         LUT2 (Prop_lut2_I1_O)        0.124     6.465 r  LED_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.703     9.167    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    12.685 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.685    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.278ns  (logic 5.081ns (41.379%)  route 7.198ns (58.621%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          5.136     6.578    BTN_IBUF[4]
    SLICE_X65Y47         LUT2 (Prop_lut2_I1_O)        0.124     6.702 r  LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.061     8.763    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.278 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.278    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.164ns  (logic 5.299ns (43.565%)  route 6.865ns (56.435%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.955     6.397    BTN_IBUF[4]
    SLICE_X65Y37         LUT2 (Prop_lut2_I1_O)        0.152     6.549 r  LED_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.909     8.458    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.706    12.164 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.164    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.710ns  (logic 5.091ns (43.471%)  route 6.620ns (56.529%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.955     6.397    BTN_IBUF[4]
    SLICE_X65Y37         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  LED_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.664     8.185    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    11.710 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.710    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.624ns  (logic 5.310ns (45.676%)  route 6.315ns (54.324%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.648     6.090    BTN_IBUF[4]
    SLICE_X65Y37         LUT2 (Prop_lut2_I1_O)        0.152     6.242 r  LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.667     7.908    LED_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.716    11.624 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.624    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            SSEG_AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.088ns  (logic 5.068ns (45.709%)  route 6.020ns (54.291%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          2.196     3.637    Inst_btn_debounce/BTN_IBUF[4]
    SLICE_X8Y13          LUT2 (Prop_lut2_I1_O)        0.124     3.761 r  Inst_btn_debounce/SSEG_AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.824     7.585    SSEG_AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    11.088 r  SSEG_AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.088    SSEG_AN[0]
    U2                                                                r  SSEG_AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            SSEG_AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.801ns  (logic 5.064ns (46.886%)  route 5.737ns (53.114%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          1.913     3.354    Inst_btn_debounce/BTN_IBUF[4]
    SLICE_X8Y10          LUT2 (Prop_lut2_I1_O)        0.124     3.478 r  Inst_btn_debounce/SSEG_AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.824     7.302    SSEG_AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    10.801 r  SSEG_AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.801    SSEG_AN[1]
    U4                                                                r  SSEG_AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.470ns (64.129%)  route 0.822ns (35.871%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           0.407     0.625    SW_IBUF[6]
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.045     0.670 r  LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.415     1.085    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.293 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.293    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.299ns  (logic 1.474ns (64.098%)  route 0.825ns (35.902%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           0.335     0.554    SW_IBUF[4]
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.045     0.599 r  LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.491     1.089    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.299 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.299    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.299ns  (logic 1.479ns (64.322%)  route 0.820ns (35.678%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.478     0.710    SW_IBUF[2]
    SLICE_X0Y18          LUT2 (Prop_lut2_I0_O)        0.045     0.755 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.097    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.299 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.299    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.317ns  (logic 1.537ns (66.314%)  route 0.781ns (33.686%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           0.422     0.649    SW_IBUF[7]
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.046     0.695 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.358     1.054    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.264     2.317 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.317    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.349ns  (logic 1.546ns (65.811%)  route 0.803ns (34.189%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           0.468     0.689    SW_IBUF[9]
    SLICE_X65Y37         LUT2 (Prop_lut2_I0_O)        0.049     0.738 r  LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.335     1.072    LED_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.276     2.349 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.349    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.368ns  (logic 1.558ns (65.788%)  route 0.810ns (34.212%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           0.422     0.656    SW_IBUF[5]
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.046     0.702 r  LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.388     1.090    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.278     2.368 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.368    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.396ns  (logic 1.497ns (62.480%)  route 0.899ns (37.520%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           0.568     0.794    SW_IBUF[10]
    SLICE_X65Y37         LUT2 (Prop_lut2_I0_O)        0.045     0.839 r  LED_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.170    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     2.396 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.396    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.485ns (60.773%)  route 0.958ns (39.227%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  SW_IBUF[14]_inst/O
                         net (fo=1, routed)           0.450     0.673    SW_IBUF[14]
    SLICE_X65Y47         LUT2 (Prop_lut2_I0_O)        0.045     0.718 r  LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.508     1.227    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     2.443 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.443    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.531ns (62.646%)  route 0.913ns (37.354%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.565     0.781    SW_IBUF[3]
    SLICE_X0Y18          LUT2 (Prop_lut2_I0_O)        0.042     0.823 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.348     1.171    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.272     2.443 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.443    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 1.535ns (62.687%)  route 0.914ns (37.313%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.423     0.644    SW_IBUF[0]
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.046     0.690 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.491     1.181    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.448 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.448    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_red_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.983ns  (logic 4.118ns (58.969%)  route 2.865ns (41.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          1.618     5.139    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y66          FDRE                                         r  Inst_vga_ctrl/vga_red_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  Inst_vga_ctrl/vga_red_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           2.865     8.423    lopt_10
    J19                  OBUF (Prop_obuf_I_O)         3.699    12.122 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.122    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_green_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.904ns  (logic 4.120ns (59.679%)  route 2.784ns (40.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          1.618     5.139    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y66          FDRE                                         r  Inst_vga_ctrl/vga_green_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  Inst_vga_ctrl/vga_green_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           2.784     8.342    lopt_6
    G17                  OBUF (Prop_obuf_I_O)         3.701    12.043 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.043    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_blue_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.871ns  (logic 3.981ns (57.937%)  route 2.890ns (42.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          1.618     5.139    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y66          FDRE                                         r  Inst_vga_ctrl/vga_blue_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  Inst_vga_ctrl/vga_blue_reg_reg[3]/Q
                         net (fo=1, routed)           2.890     8.485    VGA_BLUE_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.010 r  VGA_BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.010    VGA_BLUE[3]
    J18                                                               r  VGA_BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.868ns  (logic 3.975ns (57.876%)  route 2.893ns (42.124%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          1.618     5.139    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y66          FDRE                                         r  Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           2.893     8.488    lopt_2
    K18                  OBUF (Prop_obuf_I_O)         3.519    12.007 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.007    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_red_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.852ns  (logic 3.958ns (57.769%)  route 2.894ns (42.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          1.618     5.139    Inst_vga_ctrl/pxl_clk
    SLICE_X1Y66          FDRE                                         r  Inst_vga_ctrl/vga_red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  Inst_vga_ctrl/vga_red_reg_reg[3]/Q
                         net (fo=1, routed)           2.894     8.489    VGA_RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.991 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.991    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.843ns  (logic 3.951ns (57.745%)  route 2.891ns (42.255%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          1.618     5.139    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y66          FDRE                                         r  Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.891     8.486    lopt
    N18                  OBUF (Prop_obuf_I_O)         3.495    11.981 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.981    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.796ns  (logic 3.959ns (58.257%)  route 2.837ns (41.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          1.618     5.139    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y66          FDRE                                         r  Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.837     8.432    lopt_1
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.935 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.935    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_red_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.753ns  (logic 4.116ns (60.943%)  route 2.638ns (39.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          1.618     5.139    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y66          FDRE                                         r  Inst_vga_ctrl/vga_red_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  Inst_vga_ctrl/vga_red_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.638     8.196    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         3.697    11.892 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.892    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_green_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.745ns  (logic 4.099ns (60.780%)  route 2.645ns (39.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          1.618     5.139    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y66          FDRE                                         r  Inst_vga_ctrl/vga_green_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  Inst_vga_ctrl/vga_green_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.645     8.203    lopt_5
    H17                  OBUF (Prop_obuf_I_O)         3.680    11.884 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.884    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/h_sync_reg_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.698ns  (logic 4.015ns (59.939%)  route 2.683ns (40.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          1.621     5.142    Inst_vga_ctrl/pxl_clk
    SLICE_X2Y63          FDRE                                         r  Inst_vga_ctrl/h_sync_reg_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  Inst_vga_ctrl/h_sync_reg_dly_reg/Q
                         net (fo=1, routed)           2.683     8.343    VGA_HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.840 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000    11.840    VGA_HS
    P19                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_green_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 1.372ns (70.031%)  route 0.587ns (29.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          0.588     1.471    Inst_vga_ctrl/pxl_clk
    SLICE_X1Y66          FDRE                                         r  Inst_vga_ctrl/vga_green_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Inst_vga_ctrl/vga_green_reg_reg[3]/Q
                         net (fo=1, routed)           0.587     2.200    VGA_GREEN_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.431 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.431    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_red_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.049ns  (logic 1.361ns (66.430%)  route 0.688ns (33.570%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          0.588     1.471    Inst_vga_ctrl/pxl_clk
    SLICE_X1Y66          FDRE                                         r  Inst_vga_ctrl/vga_red_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Inst_vga_ctrl/vga_red_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.688     2.300    lopt_9
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.520 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.520    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_green_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.072ns  (logic 1.363ns (65.770%)  route 0.709ns (34.230%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          0.588     1.471    Inst_vga_ctrl/pxl_clk
    SLICE_X1Y66          FDRE                                         r  Inst_vga_ctrl/vga_green_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Inst_vga_ctrl/vga_green_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.709     2.322    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.543 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.543    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/h_sync_reg_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.094ns  (logic 1.362ns (65.035%)  route 0.732ns (34.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          0.589     1.472    Inst_vga_ctrl/pxl_clk
    SLICE_X2Y63          FDRE                                         r  Inst_vga_ctrl/h_sync_reg_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  Inst_vga_ctrl/h_sync_reg_dly_reg/Q
                         net (fo=1, routed)           0.732     2.368    VGA_HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.566 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     3.566    VGA_HS
    P19                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_green_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.109ns  (logic 1.389ns (65.846%)  route 0.720ns (34.154%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          0.588     1.471    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y66          FDRE                                         r  Inst_vga_ctrl/vga_green_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.128     1.599 r  Inst_vga_ctrl/vga_green_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.720     2.319    lopt_5
    H17                  OBUF (Prop_obuf_I_O)         1.261     3.580 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.580    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_red_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.140ns  (logic 1.406ns (65.675%)  route 0.735ns (34.325%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          0.588     1.471    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y66          FDRE                                         r  Inst_vga_ctrl/vga_red_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.128     1.599 r  Inst_vga_ctrl/vga_red_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.735     2.334    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         1.278     3.612 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.612    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/v_sync_reg_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.171ns  (logic 1.368ns (63.027%)  route 0.803ns (36.973%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          0.562     1.445    Inst_vga_ctrl/pxl_clk
    SLICE_X8Y60          FDRE                                         r  Inst_vga_ctrl/v_sync_reg_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  Inst_vga_ctrl/v_sync_reg_dly_reg/Q
                         net (fo=1, routed)           0.803     2.412    VGA_VS_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.616 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     3.616    VGA_VS
    R19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 1.346ns (61.848%)  route 0.830ns (38.152%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          0.588     1.471    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y66          FDRE                                         r  Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.830     2.442    lopt_1
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.647 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.647    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.338ns (61.359%)  route 0.842ns (38.641%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          0.588     1.471    Inst_vga_ctrl/pxl_clk
    SLICE_X0Y66          FDRE                                         r  Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Inst_vga_ctrl/vga_blue_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.842     2.455    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.651 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.651    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_vga_ctrl/vga_red_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.198ns  (logic 1.345ns (61.162%)  route 0.854ns (38.838%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=91, routed)          0.588     1.471    Inst_vga_ctrl/pxl_clk
    SLICE_X1Y66          FDRE                                         r  Inst_vga_ctrl/vga_red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Inst_vga_ctrl/vga_red_reg_reg[3]/Q
                         net (fo=1, routed)           0.854     2.466    VGA_RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.670 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.670    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.575    10.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     6.763 f  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     8.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           1.575    10.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_btn_debounce/sig_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.469ns  (logic 4.145ns (43.774%)  route 5.324ns (56.226%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.564     5.085    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.518     5.603 r  Inst_btn_debounce/sig_out_reg_reg[0]/Q
                         net (fo=5, routed)           1.500     7.103    Inst_btn_debounce/btnDeBnc[0]
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.124     7.227 r  Inst_btn_debounce/SSEG_AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.824    11.051    SSEG_AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    14.554 r  SSEG_AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.554    SSEG_AN[0]
    U2                                                                r  SSEG_AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_btn_debounce/sig_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.146ns  (logic 4.152ns (45.399%)  route 4.994ns (54.601%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.633     5.154    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  Inst_btn_debounce/sig_out_reg_reg[3]/Q
                         net (fo=5, routed)           1.065     6.738    Inst_btn_debounce/btnDeBnc[3]
    SLICE_X6Y10          LUT2 (Prop_lut2_I0_O)        0.124     6.862 r  Inst_btn_debounce/SSEG_AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.929    10.790    SSEG_AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    14.301 r  SSEG_AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.301    SSEG_AN[3]
    W4                                                                r  SSEG_AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_btn_debounce/sig_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.996ns  (logic 4.141ns (46.032%)  route 4.855ns (53.968%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.567     5.088    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  Inst_btn_debounce/sig_out_reg_reg[1]/Q
                         net (fo=5, routed)           1.031     6.637    Inst_btn_debounce/btnDeBnc[1]
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.124     6.761 r  Inst_btn_debounce/SSEG_AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.824    10.585    SSEG_AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    14.084 r  SSEG_AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.084    SSEG_AN[1]
    U4                                                                r  SSEG_AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_btn_debounce/sig_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.914ns  (logic 4.165ns (46.724%)  route 4.749ns (53.276%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.567     5.088    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  Inst_btn_debounce/sig_out_reg_reg[2]/Q
                         net (fo=5, routed)           0.986     6.592    Inst_btn_debounce/btnDeBnc[2]
    SLICE_X3Y11          LUT2 (Prop_lut2_I0_O)        0.124     6.716 r  Inst_btn_debounce/SSEG_AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.763    10.479    SSEG_AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    14.002 r  SSEG_AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.002    SSEG_AN[2]
    V4                                                                r  SSEG_AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.898ns  (logic 3.974ns (50.316%)  route 3.924ns (49.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.636     5.157    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X0Y10          FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDSE (Prop_fdse_C_Q)         0.456     5.613 r  Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           3.924     9.537    UART_TXD_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    13.055 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    13.055    UART_TXD
    A18                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.389ns  (logic 4.146ns (56.117%)  route 3.242ns (43.883%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.626     5.147    CLK_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  tmrVal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  tmrVal_reg[3]/Q
                         net (fo=10, routed)          1.433     7.098    tmrVal_reg[3]
    SLICE_X64Y19         LUT4 (Prop_lut4_I0_O)        0.124     7.222 r  SSEG_CA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.810     9.032    SSEG_CA_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.536 r  SSEG_CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.536    SSEG_CA[5]
    V5                                                                r  SSEG_CA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.377ns  (logic 4.386ns (59.452%)  route 2.991ns (40.548%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.626     5.147    CLK_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  tmrVal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  tmrVal_reg[1]/Q
                         net (fo=12, routed)          1.102     6.767    tmrVal_reg[1]
    SLICE_X65Y19         LUT4 (Prop_lut4_I3_O)        0.154     6.921 r  SSEG_CA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.889     8.810    SSEG_CA_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714    12.524 r  SSEG_CA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.524    SSEG_CA[0]
    W7                                                                r  SSEG_CA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.272ns  (logic 4.535ns (62.360%)  route 2.737ns (37.640%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.626     5.147    CLK_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  tmrVal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  tmrVal_reg[2]/Q
                         net (fo=11, routed)          0.930     6.555    tmrVal_reg[2]
    SLICE_X65Y19         LUT4 (Prop_lut4_I2_O)        0.329     6.884 r  SSEG_CA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.691    SSEG_CA_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728    12.419 r  SSEG_CA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.419    SSEG_CA[4]
    U5                                                                r  SSEG_CA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.247ns  (logic 4.542ns (62.677%)  route 2.705ns (37.323%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.626     5.147    CLK_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  tmrVal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  tmrVal_reg[2]/Q
                         net (fo=11, routed)          0.897     6.523    tmrVal_reg[2]
    SLICE_X65Y19         LUT4 (Prop_lut4_I3_O)        0.327     6.850 r  SSEG_CA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.808     8.657    SSEG_CA_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.737    12.394 r  SSEG_CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.394    SSEG_CA[2]
    U8                                                                r  SSEG_CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 4.173ns (58.377%)  route 2.976ns (41.623%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.626     5.147    CLK_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  tmrVal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  tmrVal_reg[1]/Q
                         net (fo=12, routed)          1.102     6.767    tmrVal_reg[1]
    SLICE_X65Y19         LUT4 (Prop_lut4_I3_O)        0.124     6.891 r  SSEG_CA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.874     8.765    SSEG_CA_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.296 r  SSEG_CA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.296    SSEG_CA[6]
    U7                                                                r  SSEG_CA[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tmrVal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 1.445ns (73.538%)  route 0.520ns (26.462%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.587     1.470    CLK_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  tmrVal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  tmrVal_reg[1]/Q
                         net (fo=12, routed)          0.179     1.813    tmrVal_reg[1]
    SLICE_X65Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.858 r  SSEG_CA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.341     2.199    SSEG_CA_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.436 r  SSEG_CA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.436    SSEG_CA[3]
    V8                                                                r  SSEG_CA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.408ns (71.047%)  route 0.574ns (28.953%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.587     1.470    CLK_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  tmrVal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  tmrVal_reg[1]/Q
                         net (fo=12, routed)          0.096     1.730    tmrVal_reg[1]
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.045     1.775 r  SSEG_CA_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.477     2.253    SSEG_CA_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         1.199     3.452 r  SSEG_CA_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.452    SSEG_CA[7]
    V7                                                                r  SSEG_CA[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.441ns (71.450%)  route 0.576ns (28.550%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.587     1.470    CLK_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  tmrVal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  tmrVal_reg[0]/Q
                         net (fo=12, routed)          0.169     1.803    tmrVal_reg[0]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.045     1.848 r  SSEG_CA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.407     2.255    SSEG_CA_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.487 r  SSEG_CA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.487    SSEG_CA[6]
    U7                                                                r  SSEG_CA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.062ns  (logic 1.439ns (69.802%)  route 0.623ns (30.198%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.587     1.470    CLK_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  tmrVal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  tmrVal_reg[0]/Q
                         net (fo=12, routed)          0.210     1.844    tmrVal_reg[0]
    SLICE_X65Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.889 r  SSEG_CA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.412     2.302    SSEG_CA_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.532 r  SSEG_CA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.532    SSEG_CA[1]
    W6                                                                r  SSEG_CA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.497ns (72.292%)  route 0.574ns (27.708%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.587     1.470    CLK_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  tmrVal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  tmrVal_reg[1]/Q
                         net (fo=12, routed)          0.179     1.813    tmrVal_reg[1]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.045     1.858 r  SSEG_CA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.394     2.253    SSEG_CA_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.288     3.541 r  SSEG_CA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.541    SSEG_CA[4]
    U5                                                                r  SSEG_CA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.075ns  (logic 1.415ns (68.184%)  route 0.660ns (31.816%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.587     1.470    CLK_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  tmrVal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  tmrVal_reg[1]/Q
                         net (fo=12, routed)          0.267     1.901    tmrVal_reg[1]
    SLICE_X64Y19         LUT4 (Prop_lut4_I2_O)        0.045     1.946 r  SSEG_CA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.393     2.339    SSEG_CA_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.545 r  SSEG_CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.545    SSEG_CA[5]
    V5                                                                r  SSEG_CA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.081ns  (logic 1.486ns (71.392%)  route 0.595ns (28.608%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.587     1.470    CLK_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  tmrVal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  tmrVal_reg[0]/Q
                         net (fo=12, routed)          0.169     1.803    tmrVal_reg[0]
    SLICE_X65Y19         LUT4 (Prop_lut4_I2_O)        0.045     1.848 r  SSEG_CA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.426     2.274    SSEG_CA_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.277     3.551 r  SSEG_CA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.551    SSEG_CA[0]
    W7                                                                r  SSEG_CA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmrVal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.510ns (71.271%)  route 0.609ns (28.729%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.587     1.470    CLK_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  tmrVal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 f  tmrVal_reg[0]/Q
                         net (fo=12, routed)          0.210     1.844    tmrVal_reg[0]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.048     1.892 r  SSEG_CA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.399     2.291    SSEG_CA_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.298     3.589 r  SSEG_CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.589    SSEG_CA[2]
    U8                                                                r  SSEG_CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.526ns  (logic 1.360ns (53.839%)  route 1.166ns (46.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.593     1.476    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X0Y10          FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDSE (Prop_fdse_C_Q)         0.141     1.617 r  Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           1.166     2.783    UART_TXD_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     4.002 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     4.002    UART_TXD
    A18                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_btn_debounce/sig_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.180ns  (logic 1.409ns (44.313%)  route 1.771ns (55.687%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.564     1.447    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  Inst_btn_debounce/sig_out_reg_reg[1]/Q
                         net (fo=5, routed)           0.364     1.975    Inst_btn_debounce/btnDeBnc[1]
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.045     2.020 r  Inst_btn_debounce/SSEG_AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.407     3.427    SSEG_AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.627 r  SSEG_AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.627    SSEG_AN[1]
    U4                                                                r  SSEG_AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           111 Endpoints
Min Delay           111 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrCntr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.830ns  (logic 1.565ns (22.918%)  route 5.265ns (77.083%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.034     5.476    BTN_IBUF[4]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.124     5.600 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.230     6.830    tmrCntr0
    SLICE_X61Y24         FDRE                                         r  tmrCntr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.501     4.842    CLK_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  tmrCntr_reg[24]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrCntr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.830ns  (logic 1.565ns (22.918%)  route 5.265ns (77.083%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.034     5.476    BTN_IBUF[4]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.124     5.600 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.230     6.830    tmrCntr0
    SLICE_X61Y24         FDRE                                         r  tmrCntr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.501     4.842    CLK_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  tmrCntr_reg[25]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrCntr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.830ns  (logic 1.565ns (22.918%)  route 5.265ns (77.083%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.034     5.476    BTN_IBUF[4]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.124     5.600 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.230     6.830    tmrCntr0
    SLICE_X61Y24         FDRE                                         r  tmrCntr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.501     4.842    CLK_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  tmrCntr_reg[26]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrCntr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.692ns  (logic 1.565ns (23.392%)  route 5.126ns (76.608%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.034     5.476    BTN_IBUF[4]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.124     5.600 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.092     6.692    tmrCntr0
    SLICE_X61Y23         FDRE                                         r  tmrCntr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.503     4.844    CLK_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  tmrCntr_reg[20]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrCntr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.692ns  (logic 1.565ns (23.392%)  route 5.126ns (76.608%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.034     5.476    BTN_IBUF[4]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.124     5.600 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.092     6.692    tmrCntr0
    SLICE_X61Y23         FDRE                                         r  tmrCntr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.503     4.844    CLK_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  tmrCntr_reg[21]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrCntr_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.692ns  (logic 1.565ns (23.392%)  route 5.126ns (76.608%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.034     5.476    BTN_IBUF[4]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.124     5.600 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.092     6.692    tmrCntr0
    SLICE_X61Y23         FDRE                                         r  tmrCntr_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.503     4.844    CLK_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  tmrCntr_reg[22]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrCntr_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.692ns  (logic 1.565ns (23.392%)  route 5.126ns (76.608%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.034     5.476    BTN_IBUF[4]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.124     5.600 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          1.092     6.692    tmrCntr0
    SLICE_X61Y23         FDRE                                         r  tmrCntr_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.503     4.844    CLK_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  tmrCntr_reg[23]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrCntr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.543ns  (logic 1.565ns (23.922%)  route 4.978ns (76.078%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.034     5.476    BTN_IBUF[4]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.124     5.600 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.944     6.543    tmrCntr0
    SLICE_X61Y22         FDRE                                         r  tmrCntr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.504     4.845    CLK_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  tmrCntr_reg[16]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrCntr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.543ns  (logic 1.565ns (23.922%)  route 4.978ns (76.078%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.034     5.476    BTN_IBUF[4]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.124     5.600 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.944     6.543    tmrCntr0
    SLICE_X61Y22         FDRE                                         r  tmrCntr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.504     4.845    CLK_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  tmrCntr_reg[17]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            tmrCntr_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.543ns  (logic 1.565ns (23.922%)  route 4.978ns (76.078%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          4.034     5.476    BTN_IBUF[4]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.124     5.600 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.944     6.543    tmrCntr0
    SLICE_X61Y22         FDRE                                         r  tmrCntr_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.504     4.845    CLK_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  tmrCntr_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.264ns (29.351%)  route 0.636ns (70.649%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.448     0.667    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X6Y10          LUT3 (Prop_lut3_I2_O)        0.045     0.712 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.189     0.900    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.863     1.990    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X6Y8           FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][12]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.264ns (29.351%)  route 0.636ns (70.649%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.448     0.667    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X6Y10          LUT3 (Prop_lut3_I2_O)        0.045     0.712 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.189     0.900    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.863     1.990    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X6Y8           FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][13]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.264ns (29.351%)  route 0.636ns (70.649%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.448     0.667    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X6Y10          LUT3 (Prop_lut3_I2_O)        0.045     0.712 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.189     0.900    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.863     1.990    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X6Y8           FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][14]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.264ns (29.351%)  route 0.636ns (70.649%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.448     0.667    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X6Y10          LUT3 (Prop_lut3_I2_O)        0.045     0.712 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.189     0.900    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.863     1.990    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X6Y8           FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][15]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.253ns (27.099%)  route 0.679ns (72.901%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          0.541     0.750    Inst_btn_debounce/BTN_IBUF[4]
    SLICE_X3Y11          LUT3 (Prop_lut3_I2_O)        0.043     0.793 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.139     0.932    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X2Y11          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.864     1.991    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][10]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.253ns (27.099%)  route 0.679ns (72.901%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          0.541     0.750    Inst_btn_debounce/BTN_IBUF[4]
    SLICE_X3Y11          LUT3 (Prop_lut3_I2_O)        0.043     0.793 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.139     0.932    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X2Y11          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.864     1.991    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][11]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.253ns (27.099%)  route 0.679ns (72.901%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          0.541     0.750    Inst_btn_debounce/BTN_IBUF[4]
    SLICE_X3Y11          LUT3 (Prop_lut3_I2_O)        0.043     0.793 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.139     0.932    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X2Y11          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.864     1.991    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][8]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.253ns (27.099%)  route 0.679ns (72.901%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  BTN_IBUF[4]_inst/O
                         net (fo=23, routed)          0.541     0.750    Inst_btn_debounce/BTN_IBUF[4]
    SLICE_X3Y11          LUT3 (Prop_lut3_I2_O)        0.043     0.793 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.139     0.932    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X2Y11          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.864     1.991    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][9]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.267ns (27.594%)  route 0.700ns (72.406%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           0.560     0.782    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.045     0.827 r  Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1/O
                         net (fo=16, routed)          0.140     0.967    Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0
    SLICE_X7Y12          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.860     1.987    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][10]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.267ns (27.594%)  route 0.700ns (72.406%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           0.560     0.782    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.045     0.827 r  Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1/O
                         net (fo=16, routed)          0.140     0.967    Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0
    SLICE_X7Y12          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.860     1.987    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/C





