
---------- Begin Simulation Statistics ----------
simSeconds                                   1.801343                       # Number of seconds simulated (Second)
simTicks                                 1801343043500                       # Number of ticks simulated (Tick)
finalTick                                1801343043500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   4225.43                       # Real time elapsed on the host (Second)
hostTickRate                                426310330                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8626028                       # Number of bytes of host memory used (Byte)
simInsts                                    100000000                       # Number of instructions simulated (Count)
simOps                                      196010940                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    23666                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      46388                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       3602686088                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                              36.026861                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.027757                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       217900796                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     1192                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      217836671                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   5106                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             21891044                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          34454461                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 460                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          3602489024                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.060468                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.332989                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                3436277676     95.39%     95.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 138035411      3.83%     99.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  18165282      0.50%     99.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1896416      0.05%     99.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   4983637      0.14%     99.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1954985      0.05%     99.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    499829      0.01%     99.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    333303      0.01%     99.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    342485      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            3602489024                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  222094      5.27%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      1      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     84      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                     61      0.00%      5.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    43      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   32      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%      5.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  11107      0.26%      5.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                558962     13.27%     18.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               715      0.02%     18.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite          3420221     81.18%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        13018      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      43533016     19.98%     19.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          197      0.00%     19.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          5869      0.00%     19.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         1961      0.00%     19.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     19.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          942      0.00%     19.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     19.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     19.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     19.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     19.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     19.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         2081      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         5222      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           24      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt         5460      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         4463      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         1611      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            4      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt           31      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            3      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     20.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       307836      0.14%     20.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     23827559     10.94%     31.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        10444      0.00%     31.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite    150116930     68.91%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      217836671                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.060465                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             4213320                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.019342                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               3738658840                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                74818440                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        66950897                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 303721950                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                164974874                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses        142339835                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    68465547                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                    153571426                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                     44991                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            2625                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          197064                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads         253504                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores     173955308                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         3761                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         5488                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         1031      0.09%      0.09% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          7799      0.72%      0.81% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         7615      0.70%      1.51% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1186      0.11%      1.62% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      1050039     96.28%     97.90% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        16219      1.49%     99.38% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.38% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         6717      0.62%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        1090606                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch          937      0.42%      0.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         2950      1.33%      1.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         3369      1.52%      3.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          579      0.26%      3.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       199446     90.14%     93.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         9158      4.14%     97.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     97.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         4818      2.18%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        221257                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          236      1.16%      1.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           20      0.10%      1.26% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          907      4.48%      5.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          295      1.46%      7.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        16894     83.37%     90.57% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          771      3.80%     94.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     94.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1140      5.63%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        20263                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           94      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return         4849      0.56%      0.57% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect         4246      0.49%      1.06% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          607      0.07%      1.13% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       850592     97.84%     98.97% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond         7061      0.81%     99.78% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.78% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         1899      0.22%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       869348                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           94      0.55%      0.55% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            1      0.01%      0.56% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          572      3.34%      3.90% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          267      1.56%      5.46% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        14696     85.93%     91.39% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          413      2.41%     93.80% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.80% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1060      6.20%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        17103                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       100514      9.22%      9.22% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       980618     89.91%     99.13% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         7797      0.71%     99.85% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         1677      0.15%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      1090606                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         8628     44.28%     44.28% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        10699     54.90%     99.18% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           20      0.10%     99.28% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          140      0.72%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        19487                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           1051070                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       962715                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             20263                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           2288                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         9475                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         10788                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              1090606                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 7784                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1019728                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.935010                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            3296                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            7903                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1677                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             6226                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         1031      0.09%      0.09% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         7799      0.72%      0.81% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         7615      0.70%      1.51% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1186      0.11%      1.62% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      1050039     96.28%     97.90% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        16219      1.49%     99.38% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.38% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         6717      0.62%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      1090606                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          207      0.29%      0.29% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         7731     10.91%     11.20% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1250      1.76%     12.96% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1175      1.66%     14.62% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        52666     74.31%     88.93% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         1132      1.60%     90.52% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     90.52% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         6717      9.48%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         70878                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          907     11.65%     11.65% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     11.65% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         6106     78.44%     90.10% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          771      9.90%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         7784                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          907     11.65%     11.65% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     11.65% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         6106     78.44%     90.10% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          771      9.90%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         7784                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1801343043500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         7903                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         1677                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         6226                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1435                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         9338                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                11751                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                  11747                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               6898                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                   4849                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                4848                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 1                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        21490373                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             19406                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   3599725703                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.054452                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.311880                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      3444690145     95.69%     95.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1       131211435      3.65%     99.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        18170255      0.50%     99.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          525681      0.01%     99.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         2578513      0.07%     99.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          598070      0.02%     99.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          805543      0.02%     99.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          424196      0.01%     99.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          721865      0.02%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   3599725703                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         184                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                  4853                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         5945      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     39018800     19.91%     19.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          174      0.00%     19.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         5282      0.00%     19.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         1156      0.00%     19.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     19.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          768      0.00%     19.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     19.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     19.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     19.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     19.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     19.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         1574      0.00%     19.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     19.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu         3255      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt         3900      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         3743      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          781      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            4      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt           30      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            3      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     19.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       181082      0.09%     20.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     21454462     10.95%     30.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         6103      0.00%     30.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite    135323854     69.04%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    196010940                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        721865                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            100000000                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              196010940                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      100000000                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        196010940                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                 36.026861                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.027757                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          156965501                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts          135346066                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         195986474                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           187185                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts       156778316                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         5945      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     39018800     19.91%     19.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          174      0.00%     19.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         5282      0.00%     19.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd         1156      0.00%     19.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     19.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          768      0.00%     19.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     19.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     19.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     19.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     19.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     19.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         1574      0.00%     19.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     19.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu         3255      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp           24      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt         3900      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         3743      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          781      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            4      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt           30      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            3      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     19.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       181082      0.09%     20.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     21454462     10.95%     30.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         6103      0.00%     30.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite    135323854     69.04%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    196010940                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       869348                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       861899                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         7355                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       850592                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        18662                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall         4853                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn         4849                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      137192308                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         137192308                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     137192308                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        137192308                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     19806863                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        19806863                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     19806863                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       19806863                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 1660465907986                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 1660465907986                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 1660465907986                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 1660465907986                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    156999171                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     156999171                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    156999171                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    156999171                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.126159                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.126159                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.126159                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.126159                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 83832.856722                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 83832.856722                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 83832.856722                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 83832.856722                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       187029                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          196                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        15118                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            4                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      12.371279                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           49                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     19766507                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          19766507                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        35578                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         35578                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        35578                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        35578                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     19771285                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     19771285                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     19771285                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     19771285                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 1639672752986                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 1639672752986                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 1639672752986                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 1639672752986                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.125932                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.125932                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.125932                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.125932                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 82932.027584                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 82932.027584                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 82932.027584                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 82932.027584                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements               19770766                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           92                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           92                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           92                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           92                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       416000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       416000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           92                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           92                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           92                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           92                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       152013                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          152013                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        68960                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         68960                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1720181000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1720181000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       220973                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       220973                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.312074                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.312074                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 24944.620070                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 24944.620070                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        35568                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        35568                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        33392                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        33392                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    665307500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    665307500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.151113                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.151113                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 19924.158481                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 19924.158481                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data    137040295                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      137040295                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data     19737903                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     19737903                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 1658745726986                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 1658745726986                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data    156778198                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    156778198                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.125897                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.125897                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 84038.599591                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 84038.599591                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           10                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           10                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data     19737893                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total     19737893                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 1639007445486                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 1639007445486                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.125897                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.125897                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 83038.622485                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 83038.622485                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1801343043500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.991475                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            156963777                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           19771278                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               7.938980                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              179500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.991475                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999983                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999983                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          104                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          408                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         1275766118                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        1275766118                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1801343043500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  9316696                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles            3564966049                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   4388161                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              23491957                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 326161                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               920991                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1831                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              220397138                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  8610                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1801343043500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1801343043500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts           217791678                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           978966                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts          312560                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts      173938720                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.060453                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        4845464                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      17493461                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads      150160424                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites         27734                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     218058986                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     41811141                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         174251280                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    176218833                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          456                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             990092                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                    3588556729                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  655898                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 1027                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          8058                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  13163368                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  5612                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         3602489024                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.064893                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.669643                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               3563315715     98.91%     98.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2711878      0.08%     98.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  3085251      0.09%     99.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2685366      0.07%     99.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2861996      0.08%     99.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  2961791      0.08%     99.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  2698557      0.07%     99.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  2958789      0.08%     99.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 19209681      0.53%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           3602489024                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             119380477                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.033137                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            1090606                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.000303                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     13595215                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       13157634                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          13157634                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      13157634                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         13157634                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         5734                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            5734                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         5734                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           5734                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    285872998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    285872998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    285872998                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    285872998                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     13163368                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      13163368                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     13163368                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     13163368                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000436                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000436                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000436                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000436                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 49855.772236                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 49855.772236                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 49855.772236                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 49855.772236                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         1604                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           20                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      80.200000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         4276                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              4276                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          939                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           939                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          939                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          939                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         4795                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         4795                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         4795                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         4795                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    230740998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    230740998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    230740998                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    230740998                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000364                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000364                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000364                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000364                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 48121.167466                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 48121.167466                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 48121.167466                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 48121.167466                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   4276                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     13157634                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        13157634                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         5734                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          5734                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    285872998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    285872998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     13163368                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     13163368                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000436                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000436                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 49855.772236                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 49855.772236                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          939                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          939                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         4795                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         4795                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    230740998                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    230740998                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000364                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000364                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 48121.167466                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 48121.167466                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1801343043500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.993630                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             13162429                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               4795                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2745.032117                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.993630                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999988                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999988                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          512                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          105311739                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         105311739                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1801343043500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    326161                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    2437160                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles               1617108638                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              217901988                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                19658                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   253504                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts               173955308                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   708                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents               1617407352                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            285                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          11642                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         9769                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                21411                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                217705517                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               209290732                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  18341327                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  19733261                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.058093                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.929463                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1801343043500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1801343043500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       12808                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   66319                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  129                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 285                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores               17176990                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   31                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  15060                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             187185                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             22.734033                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            39.483871                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 106510     56.90%     56.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  494      0.26%     57.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                48683     26.01%     83.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 6986      3.73%     86.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                12960      6.92%     93.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  755      0.40%     94.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  115      0.06%     94.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  113      0.06%     94.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  129      0.07%     94.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  184      0.10%     94.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                208      0.11%     94.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                356      0.19%     94.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                501      0.27%     95.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               1395      0.75%     95.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               4115      2.20%     98.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1063      0.57%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                512      0.27%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                694      0.37%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                160      0.09%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                134      0.07%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                463      0.25%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 97      0.05%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 39      0.02%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 82      0.04%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                115      0.06%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 45      0.02%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 31      0.02%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 31      0.02%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  7      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  7      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              201      0.11%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              718                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               187185                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  236283                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses               173938763                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      1875                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                   8715028                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1801343043500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                13164464                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      1512                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1801343043500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1801343043500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 326161                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 17475044                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles              1619596517                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          11277                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  19719825                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles            1945360200                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              218398159                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 16661                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.SQFullEvents             1945251574                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents          166957                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            87393052                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   769824209                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                218783943                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                 150454038                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              77652286                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  9740762                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     535                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 514                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 170882557                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       3812520612                       # The number of ROB reads (Count)
system.cpu.rob.writes                       437766296                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  196010940                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   111                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                   2272                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 176006                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    178278                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                  2272                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                176006                       # number of overall hits (Count)
system.l2.overallHits::total                   178278                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 2511                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data             19595272                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                19597783                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                2511                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data            19595272                       # number of overall misses (Count)
system.l2.overallMisses::total               19597783                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       199404500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    1607707334500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       1607906739000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      199404500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   1607707334500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      1607906739000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               4783                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data           19771278                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              19776061                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              4783                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data          19771278                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             19776061                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.524984                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.991098                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.990985                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.524984                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.991098                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.990985                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 79412.385504                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 82045.675840                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    82045.338445                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 79412.385504                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 82045.675840                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   82045.338445                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks             19587858                       # number of writebacks (Count)
system.l2.writebacks::total                  19587858                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             2511                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data         19595272                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total            19597783                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            2511                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data        19595272                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total           19597783                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    174294500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 1411754614500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   1411928909000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    174294500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 1411754614500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  1411928909000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.524984                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.991098                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.990985                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.524984                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.991098                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.990985                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 69412.385504                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 72045.675840                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 72045.338445                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 69412.385504                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 72045.675840                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 72045.338445                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                       19594080                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           17                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             17                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst            2272                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               2272                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          2511                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2511                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    199404500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    199404500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         4783                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           4783                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.524984                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.524984                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 79412.385504                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 79412.385504                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         2511                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2511                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    174294500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    174294500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.524984                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.524984                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 69412.385504                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 69412.385504                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             146161                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                146161                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data         19591725                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total            19591725                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data 1607423783500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   1607423783500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data       19737886                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total          19737886                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.992595                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.992595                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 82046.056868                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 82046.056868                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data     19591725                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total        19591725                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data 1411506533500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 1411506533500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.992595                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.992595                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 72046.056868                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 72046.056868                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          29845                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             29845                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         3547                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            3547                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    283551000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    283551000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        33392                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         33392                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.106223                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.106223                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 79941.076966                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 79941.076966                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         3547                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         3547                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    248081000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    248081000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.106223                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.106223                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 69941.076966                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 69941.076966                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 7                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    7                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu.data             7                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                7                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks         4269                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             4269                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         4269                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         4269                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks     19766507                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total         19766507                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks     19766507                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total     19766507                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1801343043500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.695106                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     39551084                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                   19598176                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.018100                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       1.060147                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         0.445946                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4094.189013                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000259                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000109                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.999558                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999926                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  104                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  980                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3008                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                    4                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  336006984                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 336006984                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1801343043500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples  19587858.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      2511.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples  19595257.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000178024500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds      1222419                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds      1222419                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            57999074                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState           18387143                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    19597783                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                   19587858                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  19597783                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                 19587858                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     15                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.96                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              19597783                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6             19587858                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                19595212                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    1756                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     589                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     200                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   9717                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   9794                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                1231867                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                1222412                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                1222420                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                1222425                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                1222426                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                1222423                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                1222421                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                1222458                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                1222526                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                1222425                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                1222421                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                1222423                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                1222423                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                1222423                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                1222420                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                1222419                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples      1222419                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      16.031951                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     16.024822                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      3.176521                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127       1222404    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           13      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total       1222419                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples      1222419                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.023831                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.021858                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.266205                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16          1212695     99.20%     99.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                5      0.00%     99.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               31      0.00%     99.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             9688      0.79%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total       1222419                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys              1254258112                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys           1253622912                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              696290535.29025936                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              695937909.50790656                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  1801343027500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      45969.47                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       160704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data   1254096448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks   1253621440                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 89213.434709111811                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 696200788.919859051704                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 695937092.339846730232                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         2511                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data     19595272                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks     19587858                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     70986500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 611559091750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 44570053037500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28270.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     31209.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2275391.88                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       160704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data   1254097408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total     1254258112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       160704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       160704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks   1253622912                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total   1253622912                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         2511                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data     19595272                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        19597783                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks     19587858                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total       19587858                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst          89213                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      696201322                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         696290535                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst        89213                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total         89213                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    695937910                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        695937910                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    695937910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst         89213                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     696201322                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1392228445                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             19597768                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts            19587835                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0      1224788                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1      1224698                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2      1224785                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3      1224780                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4      1224763                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5      1225018                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6      1224879                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7      1224771                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8      1224790                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9      1225019                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10      1225006                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11      1224930                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12      1224903                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13      1224861                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14      1225100                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15      1224677                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0      1224187                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1      1224152                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2      1224193                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3      1224248                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4      1224239                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5      1224476                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6      1224261                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7      1224193                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8      1224278                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9      1224396                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10      1224267                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11      1224317                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12      1224208                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13      1224126                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14      1224179                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15      1224115                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            244171928250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           97988840000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       611630078250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12459.17                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           31209.17                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits            16232521                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits           16787344                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            82.83                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           85.70                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      6165733                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   406.744297                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   320.356635                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   240.987844                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       633843     10.28%     10.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255      1096526     17.78%     28.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383       779670     12.65%     40.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511      1510208     24.49%     65.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639       683703     11.09%     76.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767       507181      8.23%     84.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895       785321     12.74%     97.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023       145715      2.36%     99.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        23566      0.38%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      6165733                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead        1254257152                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten     1253621440                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              696.290002                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              695.937092                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   10.88                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                5.44                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               5.44                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               84.27                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1801343043500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy     22011370500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy     11699317080                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    69961161480                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy   51124413780                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 142196349360.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 724874148810                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  81295392960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  1103162153970                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   612.410922                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 204655962500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  60150740000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 1536536341000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy     22011998820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy     11699639655                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    69966902040                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy   51124084920                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 142196349360.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 724904469390                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  81269859840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  1103173304025                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   612.417112                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 204590174500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  60150740000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 1536602129000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1801343043500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                6058                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty      19587858                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              5320                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq           19591725                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp          19591725                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           6058                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     58788744                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     58788744                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                58788744                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port   2507881024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total   2507881024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               2507881024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           19597783                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 19597783    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             19597783                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1801343043500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        117969858000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy       104149455000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       39190961                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     19593178                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              38187                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty     39354365                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         4276                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            10481                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                7                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               7                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq          19737886                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp         19737886                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           4795                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         33392                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        13854                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     59313336                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               59327190                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       579776                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   2530418240                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              2530998016                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                        19594092                       # Total snoops (Count)
system.tol2bus.snoopTraffic                1253623680                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          39370160                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000024                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.004915                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                39369209    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     951      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            39370160                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1801343043500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        39546344000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           7193498                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy       29656920999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      39551122                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     19775042                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             924                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          924                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
