Block Name			X	Y		#Block ID
---------------------------
gray_stencil$d_reg__U10$reg0		14	3		#r6
gray_stencil$d_reg__U11$reg0		14	5		#r7
gray_stencil$d_reg__U12$reg0		12	9		#r8
gray_stencil$d_reg__U13$reg0		12	11		#r9
gray_stencil$d_reg__U14$reg0		18	7		#r10
gray_stencil$d_reg__U15$reg0		18	9		#r11
gray_stencil$d_reg__U16$reg0		20	9		#r12
gray_stencil$d_reg__U17$reg0		10	9		#r13
gray_stencil$d_reg__U18$reg0		4	9		#r14
gray_stencil$d_reg__U19$reg0		2	7		#r15
gray_stencil$d_reg__U20$reg0		2	9		#r16
gray_stencil$d_reg__U21$reg0		2	11		#r17
gray_stencil$d_reg__U22$reg0		6	11		#r18
gray_stencil$d_reg__U23$reg0		8	11		#r19
gray_stencil$d_reg__U24$reg0		8	9		#r20
gray_stencil$d_reg__U25$reg0		16	9		#r21
gray_stencil$d_reg__U26$reg0		20	11		#r22
gray_stencil$d_reg__U27$reg0		22	11		#r23
gray_stencil$d_reg__U28$reg0		14	11		#r24
gray_stencil$d_reg__U29$reg0		18	11		#r25
gray_stencil$d_reg__U3$reg0		6	13		#r30
gray_stencil$d_reg__U30$reg0		20	13		#r31
gray_stencil$d_reg__U31$reg0		20	15		#r32
gray_stencil$d_reg__U32$reg0		14	15		#r33
gray_stencil$d_reg__U33$reg0		12	15		#r34
gray_stencil$d_reg__U34$reg0		12	5		#r35
gray_stencil$d_reg__U35$reg0		10	3		#r36
gray_stencil$d_reg__U36$reg0		12	3		#r37
gray_stencil$d_reg__U37$reg0		12	7		#r38
gray_stencil$d_reg__U38$reg0		12	13		#r39
gray_stencil$d_reg__U39$reg0		14	13		#r40
gray_stencil$d_reg__U4$reg0		4	13		#r41
gray_stencil$d_reg__U40$reg0		18	5		#r42
gray_stencil$d_reg__U41$reg0		18	3		#r43
gray_stencil$d_reg__U5$reg0		4	11		#r44
gray_stencil$d_reg__U6$reg0		4	5		#r45
gray_stencil$d_reg__U7$reg0		2	5		#r46
gray_stencil$d_reg__U8$reg0		8	5		#r47
gray_stencil$d_reg__U9$reg0		16	3		#r48
gray_stencil$ub_gray_stencil_bank_6_garnet		7	16		#m49
gray_stencil$ub_gray_stencil_bank_7_garnet		7	10		#m50
gray_stencil$ub_gray_stencil_bank_8_garnet		7	8		#m51
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet		15	10		#m52
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_garnet		7	14		#m53
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_garnet		15	8		#m54
io16_hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write_0		5	0		#I0
io16_hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write_0$reg0		6	7		#r122
io16_hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write_0		1	0		#I2
io16_hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write_0$reg2		2	1		#r125
io16_hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write_0		3	0		#I4
io16_hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write_0$reg4		4	1		#r128
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_0		7	0		#I130
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg10		8	15		#r135
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg6		10	7		#r131
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg7		10	13		#r132
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg8		10	15		#r133
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg9		8	17		#r134
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_0		11	0		#I142
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_0$reg16		14	1		#r143
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_0$reg17		16	7		#r144
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_0$reg18		16	11		#r145
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_0$reg19		18	13		#r146
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_0$reg20		16	13		#r147
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_0		9	0		#I136
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_0$reg11		8	1		#r137
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_0$reg12		8	3		#r138
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_0$reg13		10	5		#r139
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_0$reg14		16	15		#r140
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_0$reg15		14	9		#r141
io1_hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write_valid		5	0		#i1
io1_hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write_valid$reg1		6	3		#r123
io1_hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write_valid		7	0		#i3
io1_hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write_valid$reg3		12	1		#r126
io1_hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write_valid		3	0		#i5
io1_hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write_valid$reg5		6	1		#r129
op_hcompute_blur_unnormalized_stencil$inner_compute$i2132_i2133_i131		17	6		#p63
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$_join_i2302_i364		1	14		#p115
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$_join_i2190_i364		5	4		#p79
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_0$opN_0$_join_i2148_i364		17	4		#p66
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_0$opN_0$opN_1$_join_i2147_i2127		19	4		#p65
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_0$opN_1$_join_i2159_i1808		11	8		#p69
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_0$opN_1$opN_0$_join_i2153_i1110		11	14		#p67
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_0$opN_1$opN_1$_join_i2158_i2127		13	8		#p68
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_1$_join_i2189_i364		9	4		#p78
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_1$opN_0$opN_0$_join_i2167_i2127		9	2		#p71
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_1$opN_0$opN_1$_join_i2174_i2127		13	14		#p73
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_1$opN_1$_join_i2188_i1808		19	6		#p77
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_1$opN_1$opN_0$_join_i2180_i2127		19	16		#p74
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_1$opN_1$opN_1$_join_i2187_i2127		19	12		#p76
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$_join_i2253_i1808		1	16		#p100
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_0$_join_i2221_i364		5	16		#p89
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_0$opN_0$opN_0$_join_i2197_i2127		11	12		#p81
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_0$opN_0$opN_1$_join_i2204_i2127		17	12		#p83
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_0$opN_1$_join_i2220_i1808		3	16		#p88
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_0$opN_1$opN_0$_join_i2212_i2127		9	8		#p85
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_0$opN_1$opN_1$_join_i2219_i2127		3	12		#p87
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_1$_join_i2252_i364		1	12		#p99
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_1$opN_0$opN_0$_join_i2228_i2127		1	10		#p91
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_1$opN_0$opN_1$_join_i2235_i2127		1	6		#p93
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_1$opN_1$_join_i2251_i1808		9	10		#p98
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_1$opN_1$opN_0$_join_i2243_i2127		5	10		#p95
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_1$opN_1$opN_1$_join_i2250_i2127		19	10		#p97
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$_join_i2301_i1928		3	14		#p114
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_0$_join_i2283_i364		13	10		#p110
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_0$opN_0$opN_0$_join_i2261_i2127		17	10		#p103
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_0$opN_0$opN_1$_join_i2266_i2127		11	10		#p104
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_0$opN_1$_join_i2282_i1808		13	4		#p109
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_0$opN_1$opN_0$_join_i2274_i2127		11	4		#p106
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_0$opN_1$opN_1$_join_i2281_i2127		13	2		#p108
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_1$opN_0$_join_i2294_i364		3	6		#p113
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_1$opN_0$opN_1$_join_i2293_i2127		3	4		#p112
op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_1$opN_1$_join_i2299_i2127		5	14		#p101
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_11_1060_1064_i2170_i1461		13	16		#p72
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_15_1060_1067_i2183_i1461		19	14		#p75
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_17_1070_1071_i2193_i1461		13	12		#p80
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_19_1060_1073_i2200_i1461		21	12		#p82
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_21_1054_1075_i2208_i1461		17	8		#p84
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_23_1070_1077_i2215_i1461		5	12		#p86
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_25_1070_1080_i2224_i1461		3	10		#p90
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_27_1054_1082_i2231_i1461		1	8		#p92
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_29_1060_1084_i2239_i1461		3	8		#p94
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_31_1070_1086_i2246_i1461		21	10		#p96
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_33_1060_1088_i2257_i1461		19	8		#p102
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_37_1060_1091_i2270_i1461		11	6		#p105
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_39_1060_1093_i2277_i1461		17	2		#p107
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_3_1054_1055_i2143_i1461		19	2		#p64
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_43_1054_1095_i2289_i1461		1	4		#p111
op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_9_1060_1061_i2163_i1461		5	2		#p70
op_hcompute_gray_stencil$inner_compute$add_410_415_416_tree$_join_i2477_i2127		9	16		#p28
op_hcompute_gray_stencil$inner_compute$add_410_415_416_tree$opN_0$_join_i2473_i2127		17	16		#p27
op_hcompute_gray_stencil$inner_compute$lshr_416_417_418_i2479_i1730		11	16		#p29
op_hcompute_gray_stencil$inner_compute$mul_hw_input_global_wrapper_stencil_1_409_410_i2469_i1461		17	14		#p26
op_hcompute_hw_output_stencil$inner_compute$mult_middle_1343_1344_1345_i2506_i1968		5	8		#p121
op_hcompute_hw_output_stencil_1$inner_compute$mult_middle_1360_1361_1362_i2512_i1968		3	2		#p124
op_hcompute_hw_output_stencil_1_port_controller_garnet		15	2		#m55
op_hcompute_hw_output_stencil_2$inner_compute$mult_middle_1377_1378_1379_i2518_i1968		11	2		#p127
op_hcompute_hw_output_stencil_2_port_controller_garnet		7	2		#m56
op_hcompute_hw_output_stencil_port_controller_garnet		7	4		#m57
op_hcompute_ratio_stencil$inner_compute$mul_sharpen_stencil_1_reciprocal_stencil_1_1334_i2524_i1461		5	6		#p120
op_hcompute_reciprocal_stencil$inner_compute$add_951n1_952_i2532_i1808		21	6		#p59
op_hcompute_reciprocal_stencil$inner_compute$i2539_i2540_i1653		13	6		#p60
op_hcompute_reciprocal_stencil$inner_compute$rom_rom_div_lookupa0_garnet		15	6		#m61
op_hcompute_reciprocal_stencil$inner_compute$umax_gray_stencil_1_949_950$max_mux_i2530_i559		21	8		#p58
op_hcompute_sharpen_stencil$inner_compute$lshr_blur_unnormalized_stencil_2_1306_1307_i2557_i1730		9	14		#p116
op_hcompute_sharpen_stencil$inner_compute$smax_1312_1313_1314$max_mux_i2562_i1850		9	6		#p118
op_hcompute_sharpen_stencil$inner_compute$sub_1305_1309_1310_i2558_i599		9	12		#p117
reciprocal_stencil$ub_reciprocal_stencil_BANK_0_garnet		7	6		#m62
sharpen_stencil$d_reg__U46$reg0		8	7		#r119
