B5.13.1 Instruction Synchronization Barrier 
<P></P>
<P>RTRJR <FONT class=extract>An ISB instruction flushes the pipeline in the PE, so that all instructions that come after the ISB instruction in program order are fetched from the cache or memory only after the ISB instruction has completed.</FONT></P>
<P>See also:<BR>&#8226; InstructionSynchronizationBarrier().<BR>&#8226; Context Synchronization Event on page B3-98.