

================================================================
== Vitis HLS Report for 'forward_fcc'
================================================================
* Date:           Wed Feb 16 23:29:45 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        forward_fcc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  14.512 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|        ?|  0.145 us|         ?|   11|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 2           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 3           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- LOOP1            |       19|        ?|    19 ~ ?|          -|          -|  1 ~ ?|        no|
        | + LOOP2           |       10|        ?|        11|          4|          1|  1 ~ ?|       yes|
        | + LOOP2           |       10|        ?|        11|          4|          1|  1 ~ ?|       yes|
        | + LOOP2           |       10|        ?|        11|          4|          1|  1 ~ ?|       yes|
        | + LOOP2           |       10|        ?|        11|          4|          1|  1 ~ ?|       yes|
        | + LOOP2           |       10|        ?|        11|          4|          1|  1 ~ ?|       yes|
        | + LOOP2           |       10|        ?|        11|          4|          1|  1 ~ ?|       yes|
        | + LOOP2           |       10|        ?|        11|          4|          1|  1 ~ ?|       yes|
        | + LOOP2           |       10|        ?|        11|          4|          1|  1 ~ ?|       yes|
        | + LOOP2           |       10|        ?|        11|          4|          1|  1 ~ ?|       yes|
        | + LOOP2           |       10|        ?|        11|          4|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_43_1  |        7|        ?|         8|          1|          1|  1 ~ ?|       yes|
        |- Loop 6           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 4, depth = 11
  * Pipeline-4: initiation interval (II) = 4, depth = 11
  * Pipeline-5: initiation interval (II) = 4, depth = 11
  * Pipeline-6: initiation interval (II) = 4, depth = 11
  * Pipeline-7: initiation interval (II) = 4, depth = 11
  * Pipeline-8: initiation interval (II) = 4, depth = 11
  * Pipeline-9: initiation interval (II) = 4, depth = 11
  * Pipeline-10: initiation interval (II) = 4, depth = 11
  * Pipeline-11: initiation interval (II) = 4, depth = 11
  * Pipeline-12: initiation interval (II) = 4, depth = 11
  * Pipeline-13: initiation interval (II) = 1, depth = 8
  * Pipeline-14: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 183
* Pipeline : 15
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 20 21 22 }
  Pipeline-2 : II = 1, D = 3, States = { 33 34 35 }
  Pipeline-3 : II = 4, D = 11, States = { 38 39 40 41 42 43 44 45 46 47 48 }
  Pipeline-4 : II = 4, D = 11, States = { 50 51 52 53 54 55 56 57 58 59 60 }
  Pipeline-5 : II = 4, D = 11, States = { 63 64 65 66 67 68 69 70 71 72 73 }
  Pipeline-6 : II = 4, D = 11, States = { 76 77 78 79 80 81 82 83 84 85 86 }
  Pipeline-7 : II = 4, D = 11, States = { 89 90 91 92 93 94 95 96 97 98 99 }
  Pipeline-8 : II = 4, D = 11, States = { 102 103 104 105 106 107 108 109 110 111 112 }
  Pipeline-9 : II = 4, D = 11, States = { 115 116 117 118 119 120 121 122 123 124 125 }
  Pipeline-10 : II = 4, D = 11, States = { 128 129 130 131 132 133 134 135 136 137 138 }
  Pipeline-11 : II = 4, D = 11, States = { 141 142 143 144 145 146 147 148 149 150 151 }
  Pipeline-12 : II = 4, D = 11, States = { 154 155 156 157 158 159 160 161 162 163 164 }
  Pipeline-13 : II = 1, D = 8, States = { 167 168 169 170 171 172 173 174 }
  Pipeline-14 : II = 1, D = 3, States = { 176 177 178 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 12 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 23 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 23 21 
21 --> 22 
22 --> 20 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 36 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 36 34 
34 --> 35 
35 --> 33 
36 --> 175 37 
37 --> 166 49 38 
38 --> 49 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 38 
49 --> 166 61 50 
50 --> 61 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 50 
61 --> 62 
62 --> 166 74 63 
63 --> 74 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 63 
74 --> 75 
75 --> 166 87 76 
76 --> 87 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 76 
87 --> 88 
88 --> 166 100 89 
89 --> 100 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 89 
100 --> 101 
101 --> 166 113 102 
102 --> 113 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 102 
113 --> 114 
114 --> 166 126 115 
115 --> 126 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 115 
126 --> 127 
127 --> 166 139 128 
128 --> 139 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 128 
139 --> 140 
140 --> 166 152 141 
141 --> 152 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 141 
152 --> 153 166 
153 --> 165 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 165 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 154 
165 --> 37 
166 --> 167 
167 --> 175 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 167 
175 --> 183 176 
176 --> 179 177 
177 --> 178 
178 --> 176 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 184 [1/1] (1.00ns)   --->   "%ydimension_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydimension"   --->   Operation 184 'read' 'ydimension_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 185 [1/1] (1.00ns)   --->   "%xdimension_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdimension"   --->   Operation 185 'read' 'xdimension_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 186 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 186 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 187 [1/1] (1.00ns)   --->   "%y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %y"   --->   Operation 187 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 188 [1/1] (1.00ns)   --->   "%w_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %w"   --->   Operation 188 'read' 'w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 189 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x"   --->   Operation 189 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%x_t = alloca i32 1" [forward_fcc/fwprop.cpp:24]   --->   Operation 190 'alloca' 'x_t' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%y_t = alloca i32 1" [forward_fcc/fwprop.cpp:25]   --->   Operation 191 'alloca' 'y_t' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%b_t = alloca i32 1" [forward_fcc/fwprop.cpp:26]   --->   Operation 192 'alloca' 'b_t' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%w_t = alloca i32 1" [forward_fcc/fwprop.cpp:27]   --->   Operation 193 'alloca' 'w_t' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %xdimension_read" [forward_fcc/fwprop.cpp:29]   --->   Operation 194 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (2.47ns)   --->   "%icmp_ln29 = icmp_eq  i32 %xdimension_read, i32 0" [forward_fcc/fwprop.cpp:29]   --->   Operation 195 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10"   --->   Operation 196 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_2, i32 0, i32 0, void @empty_16, i32 0, i32 200, void @empty_9, void @empty_15, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 198 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 199 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_5, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_6, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_3, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdimension"   --->   Operation 207 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdimension, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_4, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdimension, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydimension"   --->   Operation 210 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydimension, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_8, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydimension, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i32 %xdimension_read" [forward_fcc/fwprop.cpp:29]   --->   Operation 214 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %loop-memcpy-expansion28.preheader, void %loop-memcpy-residual-header31" [forward_fcc/fwprop.cpp:29]   --->   Operation 215 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%p_cast = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %x_read, i32 2, i32 31"   --->   Operation 216 'partselect' 'p_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i30 %p_cast"   --->   Operation 217 'sext' 'p_cast_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i32 %p_cast_cast"   --->   Operation 218 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 219 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 219 'readreq' 'empty' <Predicate = (!icmp_ln29)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 220 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 220 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 221 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 221 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 222 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 222 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 223 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 223 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 224 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 224 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 225 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 225 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 226 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion28"   --->   Operation 226 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 3.46>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%loop_index29 = phi i62 %empty_22, void %loop-memcpy-expansion28.split, i62 0, void %loop-memcpy-expansion28.preheader"   --->   Operation 227 'phi' 'loop_index29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (3.46ns)   --->   "%empty_22 = add i62 %loop_index29, i62 1"   --->   Operation 228 'add' 'empty_22' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 229 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (2.79ns)   --->   "%exitcond4612 = icmp_eq  i62 %loop_index29, i62 %sext_ln29" [forward_fcc/fwprop.cpp:29]   --->   Operation 230 'icmp' 'exitcond4612' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 231 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %exitcond4612, void %loop-memcpy-expansion28.split, void %loop-memcpy-residual-header31.loopexit" [forward_fcc/fwprop.cpp:29]   --->   Operation 232 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "%empty_25 = trunc i62 %loop_index29"   --->   Operation 233 'trunc' 'empty_25' <Predicate = (!exitcond4612)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 234 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 234 'read' 'gmem_addr_read' <Predicate = (!exitcond4612)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 235 [1/1] (0.00ns)   --->   "%empty_24 = bitcast i32 %gmem_addr_read"   --->   Operation 235 'bitcast' 'empty_24' <Predicate = (!exitcond4612)> <Delay = 0.00>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "%loop_index29_cast_cast = zext i7 %empty_25"   --->   Operation 236 'zext' 'loop_index29_cast_cast' <Predicate = (!exitcond4612)> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (0.00ns)   --->   "%x_t_addr = getelementptr i32 %x_t, i32 0, i32 %loop_index29_cast_cast"   --->   Operation 237 'getelementptr' 'x_t_addr' <Predicate = (!exitcond4612)> <Delay = 0.00>
ST_11 : Operation 238 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_24, i7 %x_t_addr"   --->   Operation 238 'store' 'store_ln0' <Predicate = (!exitcond4612)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion28"   --->   Operation 239 'br' 'br_ln0' <Predicate = (!exitcond4612)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 2.47>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header31"   --->   Operation 240 'br' 'br_ln0' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (2.47ns)   --->   "%icmp_ln30 = icmp_ne  i32 %ydimension_read, i32 0" [forward_fcc/fwprop.cpp:30]   --->   Operation 241 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i32 %ydimension_read" [forward_fcc/fwprop.cpp:30]   --->   Operation 242 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %loop-memcpy-residual-header25, void %loop-memcpy-expansion22.preheader" [forward_fcc/fwprop.cpp:30]   --->   Operation 243 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 244 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %b_read, i32 2, i32 31"   --->   Operation 244 'partselect' 'p_cast1' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "%p_cast1_cast = sext i30 %p_cast1"   --->   Operation 245 'sext' 'p_cast1_cast' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i32 %p_cast1_cast"   --->   Operation 246 'getelementptr' 'gmem_addr_1' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 247 [7/7] (7.30ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 247 'readreq' 'empty_64' <Predicate = (icmp_ln30)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 248 [6/7] (7.30ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 248 'readreq' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 249 [5/7] (7.30ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 249 'readreq' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 250 [4/7] (7.30ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 250 'readreq' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 251 [3/7] (7.30ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 251 'readreq' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 252 [2/7] (7.30ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 252 'readreq' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 253 [1/7] (7.30ns)   --->   "%empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 253 'readreq' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 254 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion22"   --->   Operation 254 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 20 <SV = 17> <Delay = 3.46>
ST_20 : Operation 255 [1/1] (0.00ns)   --->   "%loop_index23 = phi i62 %empty_26, void %loop-memcpy-expansion22.split, i62 0, void %loop-memcpy-expansion22.preheader"   --->   Operation 255 'phi' 'loop_index23' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 256 [1/1] (3.46ns)   --->   "%empty_26 = add i62 %loop_index23, i62 1"   --->   Operation 256 'add' 'empty_26' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 257 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 257 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 258 [1/1] (2.79ns)   --->   "%exitcond4511 = icmp_eq  i62 %loop_index23, i62 %sext_ln30" [forward_fcc/fwprop.cpp:30]   --->   Operation 258 'icmp' 'exitcond4511' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 259 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 259 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %exitcond4511, void %loop-memcpy-expansion22.split, void %loop-memcpy-residual-header25.loopexit" [forward_fcc/fwprop.cpp:30]   --->   Operation 260 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 261 [1/1] (0.00ns)   --->   "%empty_29 = trunc i62 %loop_index23"   --->   Operation 261 'trunc' 'empty_29' <Predicate = (!exitcond4511)> <Delay = 0.00>

State 21 <SV = 18> <Delay = 7.30>
ST_21 : Operation 262 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 262 'read' 'gmem_addr_1_read' <Predicate = (!exitcond4511)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 19> <Delay = 3.25>
ST_22 : Operation 263 [1/1] (0.00ns)   --->   "%empty_28 = bitcast i32 %gmem_addr_1_read"   --->   Operation 263 'bitcast' 'empty_28' <Predicate = (!exitcond4511)> <Delay = 0.00>
ST_22 : Operation 264 [1/1] (0.00ns)   --->   "%loop_index23_cast_cast = zext i7 %empty_29"   --->   Operation 264 'zext' 'loop_index23_cast_cast' <Predicate = (!exitcond4511)> <Delay = 0.00>
ST_22 : Operation 265 [1/1] (0.00ns)   --->   "%b_t_addr = getelementptr i32 %b_t, i32 0, i32 %loop_index23_cast_cast"   --->   Operation 265 'getelementptr' 'b_t_addr' <Predicate = (!exitcond4511)> <Delay = 0.00>
ST_22 : Operation 266 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_28, i7 %b_t_addr"   --->   Operation 266 'store' 'store_ln0' <Predicate = (!exitcond4511)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_22 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion22"   --->   Operation 267 'br' 'br_ln0' <Predicate = (!exitcond4511)> <Delay = 0.00>

State 23 <SV = 18> <Delay = 6.91>
ST_23 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header25"   --->   Operation 268 'br' 'br_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_23 : Operation 269 [2/2] (6.91ns)   --->   "%mul_ln31 = mul i32 %ydimension_read, i32 %xdimension_read" [forward_fcc/fwprop.cpp:31]   --->   Operation 269 'mul' 'mul_ln31' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 19> <Delay = 6.91>
ST_24 : Operation 270 [1/2] (6.91ns)   --->   "%mul_ln31 = mul i32 %ydimension_read, i32 %xdimension_read" [forward_fcc/fwprop.cpp:31]   --->   Operation 270 'mul' 'mul_ln31' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 20> <Delay = 2.47>
ST_25 : Operation 271 [1/1] (2.47ns)   --->   "%icmp_ln31 = icmp_eq  i32 %mul_ln31, i32 0" [forward_fcc/fwprop.cpp:31]   --->   Operation 271 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 21> <Delay = 7.30>
ST_26 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i32 %mul_ln31" [forward_fcc/fwprop.cpp:31]   --->   Operation 272 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %loop-memcpy-expansion16.preheader, void %loop-memcpy-residual-header19" [forward_fcc/fwprop.cpp:31]   --->   Operation 273 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 274 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %w_read, i32 2, i32 31"   --->   Operation 274 'partselect' 'p_cast2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_26 : Operation 275 [1/1] (0.00ns)   --->   "%p_cast2_cast = sext i30 %p_cast2"   --->   Operation 275 'sext' 'p_cast2_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_26 : Operation 276 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i32 %p_cast2_cast"   --->   Operation 276 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_26 : Operation 277 [7/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln31" [forward_fcc/fwprop.cpp:31]   --->   Operation 277 'readreq' 'empty_63' <Predicate = (!icmp_ln31)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 22> <Delay = 7.30>
ST_27 : Operation 278 [6/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln31" [forward_fcc/fwprop.cpp:31]   --->   Operation 278 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 23> <Delay = 7.30>
ST_28 : Operation 279 [5/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln31" [forward_fcc/fwprop.cpp:31]   --->   Operation 279 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 24> <Delay = 7.30>
ST_29 : Operation 280 [4/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln31" [forward_fcc/fwprop.cpp:31]   --->   Operation 280 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 25> <Delay = 7.30>
ST_30 : Operation 281 [3/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln31" [forward_fcc/fwprop.cpp:31]   --->   Operation 281 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 26> <Delay = 7.30>
ST_31 : Operation 282 [2/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln31" [forward_fcc/fwprop.cpp:31]   --->   Operation 282 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 27> <Delay = 7.30>
ST_32 : Operation 283 [1/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln31" [forward_fcc/fwprop.cpp:31]   --->   Operation 283 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 284 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion16"   --->   Operation 284 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 33 <SV = 28> <Delay = 3.46>
ST_33 : Operation 285 [1/1] (0.00ns)   --->   "%loop_index17 = phi i62 %empty_30, void %loop-memcpy-expansion16.split, i62 0, void %loop-memcpy-expansion16.preheader"   --->   Operation 285 'phi' 'loop_index17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 286 [1/1] (3.46ns)   --->   "%empty_30 = add i62 %loop_index17, i62 1"   --->   Operation 286 'add' 'empty_30' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 287 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 287 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 288 [1/1] (2.79ns)   --->   "%exitcond4410 = icmp_eq  i62 %loop_index17, i62 %sext_ln31" [forward_fcc/fwprop.cpp:31]   --->   Operation 288 'icmp' 'exitcond4410' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 289 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 289 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %exitcond4410, void %loop-memcpy-expansion16.split, void %loop-memcpy-residual-header19.loopexit" [forward_fcc/fwprop.cpp:31]   --->   Operation 290 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 291 [1/1] (0.00ns)   --->   "%empty_33 = trunc i62 %loop_index17"   --->   Operation 291 'trunc' 'empty_33' <Predicate = (!exitcond4410)> <Delay = 0.00>

State 34 <SV = 29> <Delay = 7.30>
ST_34 : Operation 292 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2"   --->   Operation 292 'read' 'gmem_addr_2_read' <Predicate = (!exitcond4410)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 30> <Delay = 3.25>
ST_35 : Operation 293 [1/1] (0.00ns)   --->   "%empty_32 = bitcast i32 %gmem_addr_2_read"   --->   Operation 293 'bitcast' 'empty_32' <Predicate = (!exitcond4410)> <Delay = 0.00>
ST_35 : Operation 294 [1/1] (0.00ns)   --->   "%loop_index17_cast_cast = zext i7 %empty_33"   --->   Operation 294 'zext' 'loop_index17_cast_cast' <Predicate = (!exitcond4410)> <Delay = 0.00>
ST_35 : Operation 295 [1/1] (0.00ns)   --->   "%w_t_addr = getelementptr i32 %w_t, i32 0, i32 %loop_index17_cast_cast"   --->   Operation 295 'getelementptr' 'w_t_addr' <Predicate = (!exitcond4410)> <Delay = 0.00>
ST_35 : Operation 296 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_32, i7 %w_t_addr"   --->   Operation 296 'store' 'store_ln0' <Predicate = (!exitcond4410)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_35 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion16"   --->   Operation 297 'br' 'br_ln0' <Predicate = (!exitcond4410)> <Delay = 0.00>

State 36 <SV = 29> <Delay = 2.47>
ST_36 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header19"   --->   Operation 298 'br' 'br_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_36 : Operation 299 [1/1] (2.47ns)   --->   "%icmp_ln33 = icmp_sgt  i32 %ydimension_read, i32 0" [forward_fcc/fwprop.cpp:33]   --->   Operation 299 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %._crit_edge, void %.lr.ph12" [forward_fcc/fwprop.cpp:33]   --->   Operation 300 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 301 [1/1] (2.47ns)   --->   "%cmp83 = icmp_sgt  i32 %xdimension_read, i32 0"   --->   Operation 301 'icmp' 'cmp83' <Predicate = (icmp_ln33)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i32 %ydimension_read" [forward_fcc/fwprop.cpp:33]   --->   Operation 302 'zext' 'zext_ln33' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_36 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %ydimension_read" [forward_fcc/fwprop.cpp:33]   --->   Operation 303 'trunc' 'trunc_ln33' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_36 : Operation 304 [1/1] (1.58ns)   --->   "%br_ln33 = br void" [forward_fcc/fwprop.cpp:33]   --->   Operation 304 'br' 'br_ln33' <Predicate = (icmp_ln33)> <Delay = 1.58>

State 37 <SV = 30> <Delay = 6.03>
ST_37 : Operation 305 [1/1] (0.00ns)   --->   "%i_0 = phi i64 %add_ln33_8, void %._crit_edge7.9, i64 0, void %.lr.ph12" [forward_fcc/fwprop.cpp:33]   --->   Operation 305 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 306 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 0, i64 0"   --->   Operation 306 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 307 [1/1] (2.77ns)   --->   "%icmp_ln33_1 = icmp_eq  i64 %i_0, i64 %zext_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 307 'icmp' 'icmp_ln33_1' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33_1, void %.split8.0, void %.lr.ph.preheader" [forward_fcc/fwprop.cpp:33]   --->   Operation 308 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 309 [1/1] (0.00ns)   --->   "%empty_35 = trunc i64 %i_0" [forward_fcc/fwprop.cpp:33]   --->   Operation 309 'trunc' 'empty_35' <Predicate = (!icmp_ln33_1)> <Delay = 0.00>
ST_37 : Operation 310 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [forward_fcc/fwprop.cpp:33]   --->   Operation 310 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33_1)> <Delay = 0.00>
ST_37 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i7 %empty_35" [forward_fcc/fwprop.cpp:35]   --->   Operation 311 'zext' 'zext_ln35' <Predicate = (!icmp_ln33_1)> <Delay = 0.00>
ST_37 : Operation 312 [1/1] (0.00ns)   --->   "%y_t_addr = getelementptr i32 %y_t, i32 0, i32 %zext_ln35" [forward_fcc/fwprop.cpp:35]   --->   Operation 312 'getelementptr' 'y_t_addr' <Predicate = (!icmp_ln33_1)> <Delay = 0.00>
ST_37 : Operation 313 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 0, i7 %y_t_addr" [forward_fcc/fwprop.cpp:35]   --->   Operation 313 'store' 'store_ln35' <Predicate = (!icmp_ln33_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_37 : Operation 314 [1/1] (3.74ns)   --->   "%empty_36 = mul i7 %empty_35, i7 %trunc_ln29" [forward_fcc/fwprop.cpp:33]   --->   Operation 314 'mul' 'empty_36' <Predicate = (!icmp_ln33_1)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 315 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %cmp83, void %._crit_edge7.0, void %.lr.ph6.0.preheader" [forward_fcc/fwprop.cpp:38]   --->   Operation 315 'br' 'br_ln38' <Predicate = (!icmp_ln33_1)> <Delay = 0.00>
ST_37 : Operation 316 [1/1] (1.58ns)   --->   "%br_ln38 = br void %.lr.ph6.0" [forward_fcc/fwprop.cpp:38]   --->   Operation 316 'br' 'br_ln38' <Predicate = (!icmp_ln33_1 & cmp83)> <Delay = 1.58>

State 38 <SV = 31> <Delay = 7.25>
ST_38 : Operation 317 [1/1] (0.00ns)   --->   "%j_0 = phi i31 %add_ln38, void %.split6.0, i31 0, void %.lr.ph6.0.preheader" [forward_fcc/fwprop.cpp:38]   --->   Operation 317 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 318 [1/1] (0.00ns)   --->   "%add1714_0 = phi i32 %add1, void %.split6.0, i32 0, void %.lr.ph6.0.preheader" [forward_fcc/fwprop.cpp:40]   --->   Operation 318 'phi' 'add1714_0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 319 [1/1] (2.52ns)   --->   "%add_ln38 = add i31 %j_0, i31 1" [forward_fcc/fwprop.cpp:38]   --->   Operation 319 'add' 'add_ln38' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i31 %j_0" [forward_fcc/fwprop.cpp:38]   --->   Operation 320 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 321 [1/1] (2.47ns)   --->   "%icmp_ln38 = icmp_eq  i32 %zext_ln38, i32 %xdimension_read" [forward_fcc/fwprop.cpp:38]   --->   Operation 321 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 322 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 322 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.split6.0, void %._crit_edge7.loopexit.0" [forward_fcc/fwprop.cpp:38]   --->   Operation 323 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i31 %j_0" [forward_fcc/fwprop.cpp:38]   --->   Operation 324 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 325 [1/1] (1.87ns)   --->   "%add_ln40 = add i7 %trunc_ln38, i7 %empty_36" [forward_fcc/fwprop.cpp:40]   --->   Operation 325 'add' 'add_ln40' <Predicate = (!icmp_ln38)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i7 %add_ln40" [forward_fcc/fwprop.cpp:40]   --->   Operation 326 'zext' 'zext_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 327 [1/1] (0.00ns)   --->   "%w_t_addr_1 = getelementptr i32 %w_t, i32 0, i32 %zext_ln40" [forward_fcc/fwprop.cpp:40]   --->   Operation 327 'getelementptr' 'w_t_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 328 [2/2] (3.25ns)   --->   "%w_t_load = load i7 %w_t_addr_1" [forward_fcc/fwprop.cpp:40]   --->   Operation 328 'load' 'w_t_load' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_38 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i7 %trunc_ln38" [forward_fcc/fwprop.cpp:40]   --->   Operation 329 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 330 [1/1] (0.00ns)   --->   "%x_t_addr_1 = getelementptr i32 %x_t, i32 0, i32 %zext_ln40_1" [forward_fcc/fwprop.cpp:40]   --->   Operation 330 'getelementptr' 'x_t_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_38 : Operation 331 [2/2] (3.25ns)   --->   "%x_t_load = load i7 %x_t_addr_1" [forward_fcc/fwprop.cpp:40]   --->   Operation 331 'load' 'x_t_load' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 39 <SV = 32> <Delay = 3.25>
ST_39 : Operation 332 [1/2] (3.25ns)   --->   "%w_t_load = load i7 %w_t_addr_1" [forward_fcc/fwprop.cpp:40]   --->   Operation 332 'load' 'w_t_load' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_39 : Operation 333 [1/2] (3.25ns)   --->   "%x_t_load = load i7 %x_t_addr_1" [forward_fcc/fwprop.cpp:40]   --->   Operation 333 'load' 'x_t_load' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 40 <SV = 33> <Delay = 5.70>
ST_40 : Operation 334 [4/4] (5.70ns)   --->   "%mul = fmul i32 %w_t_load, i32 %x_t_load" [forward_fcc/fwprop.cpp:40]   --->   Operation 334 'fmul' 'mul' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 34> <Delay = 5.70>
ST_41 : Operation 335 [3/4] (5.70ns)   --->   "%mul = fmul i32 %w_t_load, i32 %x_t_load" [forward_fcc/fwprop.cpp:40]   --->   Operation 335 'fmul' 'mul' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 35> <Delay = 5.70>
ST_42 : Operation 336 [2/4] (5.70ns)   --->   "%mul = fmul i32 %w_t_load, i32 %x_t_load" [forward_fcc/fwprop.cpp:40]   --->   Operation 336 'fmul' 'mul' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 36> <Delay = 5.70>
ST_43 : Operation 337 [1/4] (5.70ns)   --->   "%mul = fmul i32 %w_t_load, i32 %x_t_load" [forward_fcc/fwprop.cpp:40]   --->   Operation 337 'fmul' 'mul' <Predicate = (!icmp_ln38)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 37> <Delay = 7.25>
ST_44 : Operation 338 [5/5] (7.25ns)   --->   "%add1 = fadd i32 %add1714_0, i32 %mul" [forward_fcc/fwprop.cpp:40]   --->   Operation 338 'fadd' 'add1' <Predicate = (!icmp_ln38)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 38> <Delay = 14.5>
ST_45 : Operation 339 [4/5] (7.25ns)   --->   "%add1 = fadd i32 %add1714_0, i32 %mul" [forward_fcc/fwprop.cpp:40]   --->   Operation 339 'fadd' 'add1' <Predicate = (!icmp_ln38)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 39> <Delay = 14.5>
ST_46 : Operation 340 [3/5] (7.25ns)   --->   "%add1 = fadd i32 %add1714_0, i32 %mul" [forward_fcc/fwprop.cpp:40]   --->   Operation 340 'fadd' 'add1' <Predicate = (!icmp_ln38)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 40> <Delay = 14.5>
ST_47 : Operation 341 [2/5] (7.25ns)   --->   "%add1 = fadd i32 %add1714_0, i32 %mul" [forward_fcc/fwprop.cpp:40]   --->   Operation 341 'fadd' 'add1' <Predicate = (!icmp_ln38)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 41> <Delay = 14.5>
ST_48 : Operation 342 [1/1] (0.00ns)   --->   "%specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16" [forward_fcc/fwprop.cpp:38]   --->   Operation 342 'specpipeline' 'specpipeline_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 343 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [forward_fcc/fwprop.cpp:38]   --->   Operation 343 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 344 [1/5] (7.25ns)   --->   "%add1 = fadd i32 %add1714_0, i32 %mul" [forward_fcc/fwprop.cpp:40]   --->   Operation 344 'fadd' 'add1' <Predicate = (!icmp_ln38)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph6.0"   --->   Operation 345 'br' 'br_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 49 <SV = 32> <Delay = 6.03>
ST_49 : Operation 346 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %add1714_0, i7 %y_t_addr" [forward_fcc/fwprop.cpp:40]   --->   Operation 346 'store' 'store_ln40' <Predicate = (cmp83)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_49 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln33 = br void %._crit_edge7.0" [forward_fcc/fwprop.cpp:33]   --->   Operation 347 'br' 'br_ln33' <Predicate = (cmp83)> <Delay = 0.00>
ST_49 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln33_2)   --->   "%or_ln33 = or i64 %i_0, i64 1" [forward_fcc/fwprop.cpp:33]   --->   Operation 348 'or' 'or_ln33' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 349 [1/1] (0.00ns)   --->   "%or_ln33_1 = or i7 %empty_35, i7 1" [forward_fcc/fwprop.cpp:33]   --->   Operation 349 'or' 'or_ln33_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 350 [1/1] (2.77ns) (out node of the LUT)   --->   "%icmp_ln33_2 = icmp_eq  i64 %or_ln33, i64 %zext_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 350 'icmp' 'icmp_ln33_2' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33_2, void %.split8.1, void %.lr.ph.preheader" [forward_fcc/fwprop.cpp:33]   --->   Operation 351 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i7 %or_ln33_1" [forward_fcc/fwprop.cpp:35]   --->   Operation 352 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln33_2)> <Delay = 0.00>
ST_49 : Operation 353 [1/1] (0.00ns)   --->   "%y_t_addr_10 = getelementptr i32 %y_t, i32 0, i32 %zext_ln35_1" [forward_fcc/fwprop.cpp:35]   --->   Operation 353 'getelementptr' 'y_t_addr_10' <Predicate = (!icmp_ln33_2)> <Delay = 0.00>
ST_49 : Operation 354 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 0, i7 %y_t_addr_10" [forward_fcc/fwprop.cpp:35]   --->   Operation 354 'store' 'store_ln35' <Predicate = (!icmp_ln33_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_49 : Operation 355 [1/1] (3.74ns)   --->   "%empty_38 = mul i7 %or_ln33_1, i7 %trunc_ln29" [forward_fcc/fwprop.cpp:33]   --->   Operation 355 'mul' 'empty_38' <Predicate = (!icmp_ln33_2)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %cmp83, void %._crit_edge7.1, void %.lr.ph6.1.preheader" [forward_fcc/fwprop.cpp:38]   --->   Operation 356 'br' 'br_ln38' <Predicate = (!icmp_ln33_2)> <Delay = 0.00>
ST_49 : Operation 357 [1/1] (1.58ns)   --->   "%br_ln38 = br void %.lr.ph6.1" [forward_fcc/fwprop.cpp:38]   --->   Operation 357 'br' 'br_ln38' <Predicate = (cmp83 & !icmp_ln33_2)> <Delay = 1.58>

State 50 <SV = 33> <Delay = 7.25>
ST_50 : Operation 358 [1/1] (0.00ns)   --->   "%j_1 = phi i31 %add_ln38_1, void %.split6.1, i31 0, void %.lr.ph6.1.preheader" [forward_fcc/fwprop.cpp:38]   --->   Operation 358 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 359 [1/1] (0.00ns)   --->   "%add1714_1 = phi i32 %add1_1, void %.split6.1, i32 0, void %.lr.ph6.1.preheader" [forward_fcc/fwprop.cpp:40]   --->   Operation 359 'phi' 'add1714_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 360 [1/1] (2.52ns)   --->   "%add_ln38_1 = add i31 %j_1, i31 1" [forward_fcc/fwprop.cpp:38]   --->   Operation 360 'add' 'add_ln38_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i31 %j_1" [forward_fcc/fwprop.cpp:38]   --->   Operation 361 'zext' 'zext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 362 [1/1] (2.47ns)   --->   "%icmp_ln38_1 = icmp_eq  i32 %zext_ln38_1, i32 %xdimension_read" [forward_fcc/fwprop.cpp:38]   --->   Operation 362 'icmp' 'icmp_ln38_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 363 [1/1] (0.00ns)   --->   "%empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 363 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38_1, void %.split6.1, void %._crit_edge7.loopexit.1" [forward_fcc/fwprop.cpp:38]   --->   Operation 364 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln38_1 = trunc i31 %j_1" [forward_fcc/fwprop.cpp:38]   --->   Operation 365 'trunc' 'trunc_ln38_1' <Predicate = (!icmp_ln38_1)> <Delay = 0.00>
ST_50 : Operation 366 [1/1] (1.87ns)   --->   "%add_ln40_1 = add i7 %trunc_ln38_1, i7 %empty_38" [forward_fcc/fwprop.cpp:40]   --->   Operation 366 'add' 'add_ln40_1' <Predicate = (!icmp_ln38_1)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i7 %add_ln40_1" [forward_fcc/fwprop.cpp:40]   --->   Operation 367 'zext' 'zext_ln40_2' <Predicate = (!icmp_ln38_1)> <Delay = 0.00>
ST_50 : Operation 368 [1/1] (0.00ns)   --->   "%w_t_addr_2 = getelementptr i32 %w_t, i32 0, i32 %zext_ln40_2" [forward_fcc/fwprop.cpp:40]   --->   Operation 368 'getelementptr' 'w_t_addr_2' <Predicate = (!icmp_ln38_1)> <Delay = 0.00>
ST_50 : Operation 369 [2/2] (3.25ns)   --->   "%w_t_load_1 = load i7 %w_t_addr_2" [forward_fcc/fwprop.cpp:40]   --->   Operation 369 'load' 'w_t_load_1' <Predicate = (!icmp_ln38_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_50 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i7 %trunc_ln38_1" [forward_fcc/fwprop.cpp:40]   --->   Operation 370 'zext' 'zext_ln40_3' <Predicate = (!icmp_ln38_1)> <Delay = 0.00>
ST_50 : Operation 371 [1/1] (0.00ns)   --->   "%x_t_addr_2 = getelementptr i32 %x_t, i32 0, i32 %zext_ln40_3" [forward_fcc/fwprop.cpp:40]   --->   Operation 371 'getelementptr' 'x_t_addr_2' <Predicate = (!icmp_ln38_1)> <Delay = 0.00>
ST_50 : Operation 372 [2/2] (3.25ns)   --->   "%x_t_load_1 = load i7 %x_t_addr_2" [forward_fcc/fwprop.cpp:40]   --->   Operation 372 'load' 'x_t_load_1' <Predicate = (!icmp_ln38_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 51 <SV = 34> <Delay = 3.25>
ST_51 : Operation 373 [1/2] (3.25ns)   --->   "%w_t_load_1 = load i7 %w_t_addr_2" [forward_fcc/fwprop.cpp:40]   --->   Operation 373 'load' 'w_t_load_1' <Predicate = (!icmp_ln38_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_51 : Operation 374 [1/2] (3.25ns)   --->   "%x_t_load_1 = load i7 %x_t_addr_2" [forward_fcc/fwprop.cpp:40]   --->   Operation 374 'load' 'x_t_load_1' <Predicate = (!icmp_ln38_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 52 <SV = 35> <Delay = 5.70>
ST_52 : Operation 375 [4/4] (5.70ns)   --->   "%mul_1 = fmul i32 %w_t_load_1, i32 %x_t_load_1" [forward_fcc/fwprop.cpp:40]   --->   Operation 375 'fmul' 'mul_1' <Predicate = (!icmp_ln38_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 36> <Delay = 5.70>
ST_53 : Operation 376 [3/4] (5.70ns)   --->   "%mul_1 = fmul i32 %w_t_load_1, i32 %x_t_load_1" [forward_fcc/fwprop.cpp:40]   --->   Operation 376 'fmul' 'mul_1' <Predicate = (!icmp_ln38_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 37> <Delay = 5.70>
ST_54 : Operation 377 [2/4] (5.70ns)   --->   "%mul_1 = fmul i32 %w_t_load_1, i32 %x_t_load_1" [forward_fcc/fwprop.cpp:40]   --->   Operation 377 'fmul' 'mul_1' <Predicate = (!icmp_ln38_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 38> <Delay = 5.70>
ST_55 : Operation 378 [1/4] (5.70ns)   --->   "%mul_1 = fmul i32 %w_t_load_1, i32 %x_t_load_1" [forward_fcc/fwprop.cpp:40]   --->   Operation 378 'fmul' 'mul_1' <Predicate = (!icmp_ln38_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 39> <Delay = 7.25>
ST_56 : Operation 379 [5/5] (7.25ns)   --->   "%add1_1 = fadd i32 %add1714_1, i32 %mul_1" [forward_fcc/fwprop.cpp:40]   --->   Operation 379 'fadd' 'add1_1' <Predicate = (!icmp_ln38_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 40> <Delay = 14.5>
ST_57 : Operation 380 [4/5] (7.25ns)   --->   "%add1_1 = fadd i32 %add1714_1, i32 %mul_1" [forward_fcc/fwprop.cpp:40]   --->   Operation 380 'fadd' 'add1_1' <Predicate = (!icmp_ln38_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 41> <Delay = 14.5>
ST_58 : Operation 381 [3/5] (7.25ns)   --->   "%add1_1 = fadd i32 %add1714_1, i32 %mul_1" [forward_fcc/fwprop.cpp:40]   --->   Operation 381 'fadd' 'add1_1' <Predicate = (!icmp_ln38_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 42> <Delay = 14.5>
ST_59 : Operation 382 [2/5] (7.25ns)   --->   "%add1_1 = fadd i32 %add1714_1, i32 %mul_1" [forward_fcc/fwprop.cpp:40]   --->   Operation 382 'fadd' 'add1_1' <Predicate = (!icmp_ln38_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 43> <Delay = 14.5>
ST_60 : Operation 383 [1/1] (0.00ns)   --->   "%specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16" [forward_fcc/fwprop.cpp:38]   --->   Operation 383 'specpipeline' 'specpipeline_ln38' <Predicate = (!icmp_ln38_1)> <Delay = 0.00>
ST_60 : Operation 384 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [forward_fcc/fwprop.cpp:38]   --->   Operation 384 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln38_1)> <Delay = 0.00>
ST_60 : Operation 385 [1/5] (7.25ns)   --->   "%add1_1 = fadd i32 %add1714_1, i32 %mul_1" [forward_fcc/fwprop.cpp:40]   --->   Operation 385 'fadd' 'add1_1' <Predicate = (!icmp_ln38_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph6.1"   --->   Operation 386 'br' 'br_ln0' <Predicate = (!icmp_ln38_1)> <Delay = 0.00>

State 61 <SV = 34> <Delay = 6.29>
ST_61 : Operation 387 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %add1714_1, i7 %y_t_addr_10" [forward_fcc/fwprop.cpp:40]   --->   Operation 387 'store' 'store_ln40' <Predicate = (cmp83)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_61 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln33 = br void %._crit_edge7.1" [forward_fcc/fwprop.cpp:33]   --->   Operation 388 'br' 'br_ln33' <Predicate = (cmp83)> <Delay = 0.00>
ST_61 : Operation 389 [1/1] (3.52ns)   --->   "%add_ln33 = add i64 %i_0, i64 2" [forward_fcc/fwprop.cpp:33]   --->   Operation 389 'add' 'add_ln33' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 390 [1/1] (2.77ns)   --->   "%icmp_ln33_3 = icmp_eq  i64 %add_ln33, i64 %zext_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 390 'icmp' 'icmp_ln33_3' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 35> <Delay = 5.61>
ST_62 : Operation 391 [1/1] (1.87ns)   --->   "%add_ln33_9 = add i7 %empty_35, i7 2" [forward_fcc/fwprop.cpp:33]   --->   Operation 391 'add' 'add_ln33_9' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33_3, void %.split8.2, void %.lr.ph.preheader" [forward_fcc/fwprop.cpp:33]   --->   Operation 392 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i7 %add_ln33_9" [forward_fcc/fwprop.cpp:35]   --->   Operation 393 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln33_3)> <Delay = 0.00>
ST_62 : Operation 394 [1/1] (0.00ns)   --->   "%y_t_addr_11 = getelementptr i32 %y_t, i32 0, i32 %zext_ln35_2" [forward_fcc/fwprop.cpp:35]   --->   Operation 394 'getelementptr' 'y_t_addr_11' <Predicate = (!icmp_ln33_3)> <Delay = 0.00>
ST_62 : Operation 395 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 0, i7 %y_t_addr_11" [forward_fcc/fwprop.cpp:35]   --->   Operation 395 'store' 'store_ln35' <Predicate = (!icmp_ln33_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_62 : Operation 396 [1/1] (3.74ns)   --->   "%empty_40 = mul i7 %add_ln33_9, i7 %trunc_ln29" [forward_fcc/fwprop.cpp:33]   --->   Operation 396 'mul' 'empty_40' <Predicate = (!icmp_ln33_3)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %cmp83, void %._crit_edge7.2, void %.lr.ph6.2.preheader" [forward_fcc/fwprop.cpp:38]   --->   Operation 397 'br' 'br_ln38' <Predicate = (!icmp_ln33_3)> <Delay = 0.00>
ST_62 : Operation 398 [1/1] (1.58ns)   --->   "%br_ln38 = br void %.lr.ph6.2" [forward_fcc/fwprop.cpp:38]   --->   Operation 398 'br' 'br_ln38' <Predicate = (cmp83 & !icmp_ln33_3)> <Delay = 1.58>

State 63 <SV = 36> <Delay = 7.25>
ST_63 : Operation 399 [1/1] (0.00ns)   --->   "%j_2 = phi i31 %add_ln38_2, void %.split6.2, i31 0, void %.lr.ph6.2.preheader" [forward_fcc/fwprop.cpp:38]   --->   Operation 399 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 400 [1/1] (0.00ns)   --->   "%add1714_2 = phi i32 %add1_2, void %.split6.2, i32 0, void %.lr.ph6.2.preheader" [forward_fcc/fwprop.cpp:40]   --->   Operation 400 'phi' 'add1714_2' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 401 [1/1] (2.52ns)   --->   "%add_ln38_2 = add i31 %j_2, i31 1" [forward_fcc/fwprop.cpp:38]   --->   Operation 401 'add' 'add_ln38_2' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln38_2 = zext i31 %j_2" [forward_fcc/fwprop.cpp:38]   --->   Operation 402 'zext' 'zext_ln38_2' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 403 [1/1] (2.47ns)   --->   "%icmp_ln38_2 = icmp_eq  i32 %zext_ln38_2, i32 %xdimension_read" [forward_fcc/fwprop.cpp:38]   --->   Operation 403 'icmp' 'icmp_ln38_2' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 404 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 404 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38_2, void %.split6.2, void %._crit_edge7.loopexit.2" [forward_fcc/fwprop.cpp:38]   --->   Operation 405 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln38_2 = trunc i31 %j_2" [forward_fcc/fwprop.cpp:38]   --->   Operation 406 'trunc' 'trunc_ln38_2' <Predicate = (!icmp_ln38_2)> <Delay = 0.00>
ST_63 : Operation 407 [1/1] (1.87ns)   --->   "%add_ln40_2 = add i7 %trunc_ln38_2, i7 %empty_40" [forward_fcc/fwprop.cpp:40]   --->   Operation 407 'add' 'add_ln40_2' <Predicate = (!icmp_ln38_2)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i7 %add_ln40_2" [forward_fcc/fwprop.cpp:40]   --->   Operation 408 'zext' 'zext_ln40_4' <Predicate = (!icmp_ln38_2)> <Delay = 0.00>
ST_63 : Operation 409 [1/1] (0.00ns)   --->   "%w_t_addr_3 = getelementptr i32 %w_t, i32 0, i32 %zext_ln40_4" [forward_fcc/fwprop.cpp:40]   --->   Operation 409 'getelementptr' 'w_t_addr_3' <Predicate = (!icmp_ln38_2)> <Delay = 0.00>
ST_63 : Operation 410 [2/2] (3.25ns)   --->   "%w_t_load_2 = load i7 %w_t_addr_3" [forward_fcc/fwprop.cpp:40]   --->   Operation 410 'load' 'w_t_load_2' <Predicate = (!icmp_ln38_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_63 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln40_5 = zext i7 %trunc_ln38_2" [forward_fcc/fwprop.cpp:40]   --->   Operation 411 'zext' 'zext_ln40_5' <Predicate = (!icmp_ln38_2)> <Delay = 0.00>
ST_63 : Operation 412 [1/1] (0.00ns)   --->   "%x_t_addr_3 = getelementptr i32 %x_t, i32 0, i32 %zext_ln40_5" [forward_fcc/fwprop.cpp:40]   --->   Operation 412 'getelementptr' 'x_t_addr_3' <Predicate = (!icmp_ln38_2)> <Delay = 0.00>
ST_63 : Operation 413 [2/2] (3.25ns)   --->   "%x_t_load_2 = load i7 %x_t_addr_3" [forward_fcc/fwprop.cpp:40]   --->   Operation 413 'load' 'x_t_load_2' <Predicate = (!icmp_ln38_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 64 <SV = 37> <Delay = 3.25>
ST_64 : Operation 414 [1/2] (3.25ns)   --->   "%w_t_load_2 = load i7 %w_t_addr_3" [forward_fcc/fwprop.cpp:40]   --->   Operation 414 'load' 'w_t_load_2' <Predicate = (!icmp_ln38_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_64 : Operation 415 [1/2] (3.25ns)   --->   "%x_t_load_2 = load i7 %x_t_addr_3" [forward_fcc/fwprop.cpp:40]   --->   Operation 415 'load' 'x_t_load_2' <Predicate = (!icmp_ln38_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 65 <SV = 38> <Delay = 5.70>
ST_65 : Operation 416 [4/4] (5.70ns)   --->   "%mul_2 = fmul i32 %w_t_load_2, i32 %x_t_load_2" [forward_fcc/fwprop.cpp:40]   --->   Operation 416 'fmul' 'mul_2' <Predicate = (!icmp_ln38_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 39> <Delay = 5.70>
ST_66 : Operation 417 [3/4] (5.70ns)   --->   "%mul_2 = fmul i32 %w_t_load_2, i32 %x_t_load_2" [forward_fcc/fwprop.cpp:40]   --->   Operation 417 'fmul' 'mul_2' <Predicate = (!icmp_ln38_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 40> <Delay = 5.70>
ST_67 : Operation 418 [2/4] (5.70ns)   --->   "%mul_2 = fmul i32 %w_t_load_2, i32 %x_t_load_2" [forward_fcc/fwprop.cpp:40]   --->   Operation 418 'fmul' 'mul_2' <Predicate = (!icmp_ln38_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 41> <Delay = 5.70>
ST_68 : Operation 419 [1/4] (5.70ns)   --->   "%mul_2 = fmul i32 %w_t_load_2, i32 %x_t_load_2" [forward_fcc/fwprop.cpp:40]   --->   Operation 419 'fmul' 'mul_2' <Predicate = (!icmp_ln38_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 42> <Delay = 7.25>
ST_69 : Operation 420 [5/5] (7.25ns)   --->   "%add1_2 = fadd i32 %add1714_2, i32 %mul_2" [forward_fcc/fwprop.cpp:40]   --->   Operation 420 'fadd' 'add1_2' <Predicate = (!icmp_ln38_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 43> <Delay = 14.5>
ST_70 : Operation 421 [4/5] (7.25ns)   --->   "%add1_2 = fadd i32 %add1714_2, i32 %mul_2" [forward_fcc/fwprop.cpp:40]   --->   Operation 421 'fadd' 'add1_2' <Predicate = (!icmp_ln38_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 44> <Delay = 14.5>
ST_71 : Operation 422 [3/5] (7.25ns)   --->   "%add1_2 = fadd i32 %add1714_2, i32 %mul_2" [forward_fcc/fwprop.cpp:40]   --->   Operation 422 'fadd' 'add1_2' <Predicate = (!icmp_ln38_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 45> <Delay = 14.5>
ST_72 : Operation 423 [2/5] (7.25ns)   --->   "%add1_2 = fadd i32 %add1714_2, i32 %mul_2" [forward_fcc/fwprop.cpp:40]   --->   Operation 423 'fadd' 'add1_2' <Predicate = (!icmp_ln38_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 46> <Delay = 14.5>
ST_73 : Operation 424 [1/1] (0.00ns)   --->   "%specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16" [forward_fcc/fwprop.cpp:38]   --->   Operation 424 'specpipeline' 'specpipeline_ln38' <Predicate = (!icmp_ln38_2)> <Delay = 0.00>
ST_73 : Operation 425 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [forward_fcc/fwprop.cpp:38]   --->   Operation 425 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln38_2)> <Delay = 0.00>
ST_73 : Operation 426 [1/5] (7.25ns)   --->   "%add1_2 = fadd i32 %add1714_2, i32 %mul_2" [forward_fcc/fwprop.cpp:40]   --->   Operation 426 'fadd' 'add1_2' <Predicate = (!icmp_ln38_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 427 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph6.2"   --->   Operation 427 'br' 'br_ln0' <Predicate = (!icmp_ln38_2)> <Delay = 0.00>

State 74 <SV = 37> <Delay = 6.29>
ST_74 : Operation 428 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %add1714_2, i7 %y_t_addr_11" [forward_fcc/fwprop.cpp:40]   --->   Operation 428 'store' 'store_ln40' <Predicate = (cmp83)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_74 : Operation 429 [1/1] (0.00ns)   --->   "%br_ln33 = br void %._crit_edge7.2" [forward_fcc/fwprop.cpp:33]   --->   Operation 429 'br' 'br_ln33' <Predicate = (cmp83)> <Delay = 0.00>
ST_74 : Operation 430 [1/1] (3.52ns)   --->   "%add_ln33_1 = add i64 %i_0, i64 3" [forward_fcc/fwprop.cpp:33]   --->   Operation 430 'add' 'add_ln33_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 431 [1/1] (2.77ns)   --->   "%icmp_ln33_4 = icmp_eq  i64 %add_ln33_1, i64 %zext_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 431 'icmp' 'icmp_ln33_4' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 38> <Delay = 5.61>
ST_75 : Operation 432 [1/1] (1.87ns)   --->   "%add_ln33_10 = add i7 %empty_35, i7 3" [forward_fcc/fwprop.cpp:33]   --->   Operation 432 'add' 'add_ln33_10' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 433 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33_4, void %.split8.3, void %.lr.ph.preheader" [forward_fcc/fwprop.cpp:33]   --->   Operation 433 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i7 %add_ln33_10" [forward_fcc/fwprop.cpp:35]   --->   Operation 434 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln33_4)> <Delay = 0.00>
ST_75 : Operation 435 [1/1] (0.00ns)   --->   "%y_t_addr_3 = getelementptr i32 %y_t, i32 0, i32 %zext_ln35_3" [forward_fcc/fwprop.cpp:35]   --->   Operation 435 'getelementptr' 'y_t_addr_3' <Predicate = (!icmp_ln33_4)> <Delay = 0.00>
ST_75 : Operation 436 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 0, i7 %y_t_addr_3" [forward_fcc/fwprop.cpp:35]   --->   Operation 436 'store' 'store_ln35' <Predicate = (!icmp_ln33_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_75 : Operation 437 [1/1] (3.74ns)   --->   "%empty_42 = mul i7 %add_ln33_10, i7 %trunc_ln29" [forward_fcc/fwprop.cpp:33]   --->   Operation 437 'mul' 'empty_42' <Predicate = (!icmp_ln33_4)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %cmp83, void %._crit_edge7.3, void %.lr.ph6.3.preheader" [forward_fcc/fwprop.cpp:38]   --->   Operation 438 'br' 'br_ln38' <Predicate = (!icmp_ln33_4)> <Delay = 0.00>
ST_75 : Operation 439 [1/1] (1.58ns)   --->   "%br_ln38 = br void %.lr.ph6.3" [forward_fcc/fwprop.cpp:38]   --->   Operation 439 'br' 'br_ln38' <Predicate = (cmp83 & !icmp_ln33_4)> <Delay = 1.58>

State 76 <SV = 39> <Delay = 7.25>
ST_76 : Operation 440 [1/1] (0.00ns)   --->   "%j_3 = phi i31 %add_ln38_3, void %.split6.3, i31 0, void %.lr.ph6.3.preheader" [forward_fcc/fwprop.cpp:38]   --->   Operation 440 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 441 [1/1] (0.00ns)   --->   "%add1714_3 = phi i32 %add1_3, void %.split6.3, i32 0, void %.lr.ph6.3.preheader" [forward_fcc/fwprop.cpp:40]   --->   Operation 441 'phi' 'add1714_3' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 442 [1/1] (2.52ns)   --->   "%add_ln38_3 = add i31 %j_3, i31 1" [forward_fcc/fwprop.cpp:38]   --->   Operation 442 'add' 'add_ln38_3' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln38_3 = zext i31 %j_3" [forward_fcc/fwprop.cpp:38]   --->   Operation 443 'zext' 'zext_ln38_3' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 444 [1/1] (2.47ns)   --->   "%icmp_ln38_3 = icmp_eq  i32 %zext_ln38_3, i32 %xdimension_read" [forward_fcc/fwprop.cpp:38]   --->   Operation 444 'icmp' 'icmp_ln38_3' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 445 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 445 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 446 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38_3, void %.split6.3, void %._crit_edge7.loopexit.3" [forward_fcc/fwprop.cpp:38]   --->   Operation 446 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln38_3 = trunc i31 %j_3" [forward_fcc/fwprop.cpp:38]   --->   Operation 447 'trunc' 'trunc_ln38_3' <Predicate = (!icmp_ln38_3)> <Delay = 0.00>
ST_76 : Operation 448 [1/1] (1.87ns)   --->   "%add_ln40_3 = add i7 %trunc_ln38_3, i7 %empty_42" [forward_fcc/fwprop.cpp:40]   --->   Operation 448 'add' 'add_ln40_3' <Predicate = (!icmp_ln38_3)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln40_6 = zext i7 %add_ln40_3" [forward_fcc/fwprop.cpp:40]   --->   Operation 449 'zext' 'zext_ln40_6' <Predicate = (!icmp_ln38_3)> <Delay = 0.00>
ST_76 : Operation 450 [1/1] (0.00ns)   --->   "%w_t_addr_4 = getelementptr i32 %w_t, i32 0, i32 %zext_ln40_6" [forward_fcc/fwprop.cpp:40]   --->   Operation 450 'getelementptr' 'w_t_addr_4' <Predicate = (!icmp_ln38_3)> <Delay = 0.00>
ST_76 : Operation 451 [2/2] (3.25ns)   --->   "%w_t_load_3 = load i7 %w_t_addr_4" [forward_fcc/fwprop.cpp:40]   --->   Operation 451 'load' 'w_t_load_3' <Predicate = (!icmp_ln38_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_76 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln40_7 = zext i7 %trunc_ln38_3" [forward_fcc/fwprop.cpp:40]   --->   Operation 452 'zext' 'zext_ln40_7' <Predicate = (!icmp_ln38_3)> <Delay = 0.00>
ST_76 : Operation 453 [1/1] (0.00ns)   --->   "%x_t_addr_4 = getelementptr i32 %x_t, i32 0, i32 %zext_ln40_7" [forward_fcc/fwprop.cpp:40]   --->   Operation 453 'getelementptr' 'x_t_addr_4' <Predicate = (!icmp_ln38_3)> <Delay = 0.00>
ST_76 : Operation 454 [2/2] (3.25ns)   --->   "%x_t_load_3 = load i7 %x_t_addr_4" [forward_fcc/fwprop.cpp:40]   --->   Operation 454 'load' 'x_t_load_3' <Predicate = (!icmp_ln38_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 77 <SV = 40> <Delay = 3.25>
ST_77 : Operation 455 [1/2] (3.25ns)   --->   "%w_t_load_3 = load i7 %w_t_addr_4" [forward_fcc/fwprop.cpp:40]   --->   Operation 455 'load' 'w_t_load_3' <Predicate = (!icmp_ln38_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_77 : Operation 456 [1/2] (3.25ns)   --->   "%x_t_load_3 = load i7 %x_t_addr_4" [forward_fcc/fwprop.cpp:40]   --->   Operation 456 'load' 'x_t_load_3' <Predicate = (!icmp_ln38_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 78 <SV = 41> <Delay = 5.70>
ST_78 : Operation 457 [4/4] (5.70ns)   --->   "%mul_3 = fmul i32 %w_t_load_3, i32 %x_t_load_3" [forward_fcc/fwprop.cpp:40]   --->   Operation 457 'fmul' 'mul_3' <Predicate = (!icmp_ln38_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 42> <Delay = 5.70>
ST_79 : Operation 458 [3/4] (5.70ns)   --->   "%mul_3 = fmul i32 %w_t_load_3, i32 %x_t_load_3" [forward_fcc/fwprop.cpp:40]   --->   Operation 458 'fmul' 'mul_3' <Predicate = (!icmp_ln38_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 43> <Delay = 5.70>
ST_80 : Operation 459 [2/4] (5.70ns)   --->   "%mul_3 = fmul i32 %w_t_load_3, i32 %x_t_load_3" [forward_fcc/fwprop.cpp:40]   --->   Operation 459 'fmul' 'mul_3' <Predicate = (!icmp_ln38_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 44> <Delay = 5.70>
ST_81 : Operation 460 [1/4] (5.70ns)   --->   "%mul_3 = fmul i32 %w_t_load_3, i32 %x_t_load_3" [forward_fcc/fwprop.cpp:40]   --->   Operation 460 'fmul' 'mul_3' <Predicate = (!icmp_ln38_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 45> <Delay = 7.25>
ST_82 : Operation 461 [5/5] (7.25ns)   --->   "%add1_3 = fadd i32 %add1714_3, i32 %mul_3" [forward_fcc/fwprop.cpp:40]   --->   Operation 461 'fadd' 'add1_3' <Predicate = (!icmp_ln38_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 46> <Delay = 14.5>
ST_83 : Operation 462 [4/5] (7.25ns)   --->   "%add1_3 = fadd i32 %add1714_3, i32 %mul_3" [forward_fcc/fwprop.cpp:40]   --->   Operation 462 'fadd' 'add1_3' <Predicate = (!icmp_ln38_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 47> <Delay = 14.5>
ST_84 : Operation 463 [3/5] (7.25ns)   --->   "%add1_3 = fadd i32 %add1714_3, i32 %mul_3" [forward_fcc/fwprop.cpp:40]   --->   Operation 463 'fadd' 'add1_3' <Predicate = (!icmp_ln38_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 48> <Delay = 14.5>
ST_85 : Operation 464 [2/5] (7.25ns)   --->   "%add1_3 = fadd i32 %add1714_3, i32 %mul_3" [forward_fcc/fwprop.cpp:40]   --->   Operation 464 'fadd' 'add1_3' <Predicate = (!icmp_ln38_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 49> <Delay = 14.5>
ST_86 : Operation 465 [1/1] (0.00ns)   --->   "%specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16" [forward_fcc/fwprop.cpp:38]   --->   Operation 465 'specpipeline' 'specpipeline_ln38' <Predicate = (!icmp_ln38_3)> <Delay = 0.00>
ST_86 : Operation 466 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [forward_fcc/fwprop.cpp:38]   --->   Operation 466 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln38_3)> <Delay = 0.00>
ST_86 : Operation 467 [1/5] (7.25ns)   --->   "%add1_3 = fadd i32 %add1714_3, i32 %mul_3" [forward_fcc/fwprop.cpp:40]   --->   Operation 467 'fadd' 'add1_3' <Predicate = (!icmp_ln38_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 468 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph6.3"   --->   Operation 468 'br' 'br_ln0' <Predicate = (!icmp_ln38_3)> <Delay = 0.00>

State 87 <SV = 40> <Delay = 6.29>
ST_87 : Operation 469 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %add1714_3, i7 %y_t_addr_3" [forward_fcc/fwprop.cpp:40]   --->   Operation 469 'store' 'store_ln40' <Predicate = (cmp83)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_87 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln33 = br void %._crit_edge7.3" [forward_fcc/fwprop.cpp:33]   --->   Operation 470 'br' 'br_ln33' <Predicate = (cmp83)> <Delay = 0.00>
ST_87 : Operation 471 [1/1] (3.52ns)   --->   "%add_ln33_2 = add i64 %i_0, i64 4" [forward_fcc/fwprop.cpp:33]   --->   Operation 471 'add' 'add_ln33_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 472 [1/1] (2.77ns)   --->   "%icmp_ln33_5 = icmp_eq  i64 %add_ln33_2, i64 %zext_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 472 'icmp' 'icmp_ln33_5' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 41> <Delay = 5.61>
ST_88 : Operation 473 [1/1] (1.87ns)   --->   "%add_ln33_11 = add i7 %empty_35, i7 4" [forward_fcc/fwprop.cpp:33]   --->   Operation 473 'add' 'add_ln33_11' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 474 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33_5, void %.split8.4, void %.lr.ph.preheader" [forward_fcc/fwprop.cpp:33]   --->   Operation 474 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i7 %add_ln33_11" [forward_fcc/fwprop.cpp:35]   --->   Operation 475 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln33_5)> <Delay = 0.00>
ST_88 : Operation 476 [1/1] (0.00ns)   --->   "%y_t_addr_4 = getelementptr i32 %y_t, i32 0, i32 %zext_ln35_4" [forward_fcc/fwprop.cpp:35]   --->   Operation 476 'getelementptr' 'y_t_addr_4' <Predicate = (!icmp_ln33_5)> <Delay = 0.00>
ST_88 : Operation 477 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 0, i7 %y_t_addr_4" [forward_fcc/fwprop.cpp:35]   --->   Operation 477 'store' 'store_ln35' <Predicate = (!icmp_ln33_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_88 : Operation 478 [1/1] (3.74ns)   --->   "%empty_44 = mul i7 %add_ln33_11, i7 %trunc_ln29" [forward_fcc/fwprop.cpp:33]   --->   Operation 478 'mul' 'empty_44' <Predicate = (!icmp_ln33_5)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 479 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %cmp83, void %._crit_edge7.4, void %.lr.ph6.4.preheader" [forward_fcc/fwprop.cpp:38]   --->   Operation 479 'br' 'br_ln38' <Predicate = (!icmp_ln33_5)> <Delay = 0.00>
ST_88 : Operation 480 [1/1] (1.58ns)   --->   "%br_ln38 = br void %.lr.ph6.4" [forward_fcc/fwprop.cpp:38]   --->   Operation 480 'br' 'br_ln38' <Predicate = (cmp83 & !icmp_ln33_5)> <Delay = 1.58>

State 89 <SV = 42> <Delay = 7.25>
ST_89 : Operation 481 [1/1] (0.00ns)   --->   "%j_4 = phi i31 %add_ln38_4, void %.split6.4, i31 0, void %.lr.ph6.4.preheader" [forward_fcc/fwprop.cpp:38]   --->   Operation 481 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 482 [1/1] (0.00ns)   --->   "%add1714_4 = phi i32 %add1_4, void %.split6.4, i32 0, void %.lr.ph6.4.preheader" [forward_fcc/fwprop.cpp:40]   --->   Operation 482 'phi' 'add1714_4' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 483 [1/1] (2.52ns)   --->   "%add_ln38_4 = add i31 %j_4, i31 1" [forward_fcc/fwprop.cpp:38]   --->   Operation 483 'add' 'add_ln38_4' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln38_4 = zext i31 %j_4" [forward_fcc/fwprop.cpp:38]   --->   Operation 484 'zext' 'zext_ln38_4' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 485 [1/1] (2.47ns)   --->   "%icmp_ln38_4 = icmp_eq  i32 %zext_ln38_4, i32 %xdimension_read" [forward_fcc/fwprop.cpp:38]   --->   Operation 485 'icmp' 'icmp_ln38_4' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 486 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 486 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 487 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38_4, void %.split6.4, void %._crit_edge7.loopexit.4" [forward_fcc/fwprop.cpp:38]   --->   Operation 487 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 488 [1/1] (0.00ns)   --->   "%trunc_ln38_4 = trunc i31 %j_4" [forward_fcc/fwprop.cpp:38]   --->   Operation 488 'trunc' 'trunc_ln38_4' <Predicate = (!icmp_ln38_4)> <Delay = 0.00>
ST_89 : Operation 489 [1/1] (1.87ns)   --->   "%add_ln40_4 = add i7 %trunc_ln38_4, i7 %empty_44" [forward_fcc/fwprop.cpp:40]   --->   Operation 489 'add' 'add_ln40_4' <Predicate = (!icmp_ln38_4)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln40_8 = zext i7 %add_ln40_4" [forward_fcc/fwprop.cpp:40]   --->   Operation 490 'zext' 'zext_ln40_8' <Predicate = (!icmp_ln38_4)> <Delay = 0.00>
ST_89 : Operation 491 [1/1] (0.00ns)   --->   "%w_t_addr_5 = getelementptr i32 %w_t, i32 0, i32 %zext_ln40_8" [forward_fcc/fwprop.cpp:40]   --->   Operation 491 'getelementptr' 'w_t_addr_5' <Predicate = (!icmp_ln38_4)> <Delay = 0.00>
ST_89 : Operation 492 [2/2] (3.25ns)   --->   "%w_t_load_4 = load i7 %w_t_addr_5" [forward_fcc/fwprop.cpp:40]   --->   Operation 492 'load' 'w_t_load_4' <Predicate = (!icmp_ln38_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_89 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln40_9 = zext i7 %trunc_ln38_4" [forward_fcc/fwprop.cpp:40]   --->   Operation 493 'zext' 'zext_ln40_9' <Predicate = (!icmp_ln38_4)> <Delay = 0.00>
ST_89 : Operation 494 [1/1] (0.00ns)   --->   "%x_t_addr_5 = getelementptr i32 %x_t, i32 0, i32 %zext_ln40_9" [forward_fcc/fwprop.cpp:40]   --->   Operation 494 'getelementptr' 'x_t_addr_5' <Predicate = (!icmp_ln38_4)> <Delay = 0.00>
ST_89 : Operation 495 [2/2] (3.25ns)   --->   "%x_t_load_4 = load i7 %x_t_addr_5" [forward_fcc/fwprop.cpp:40]   --->   Operation 495 'load' 'x_t_load_4' <Predicate = (!icmp_ln38_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 90 <SV = 43> <Delay = 3.25>
ST_90 : Operation 496 [1/2] (3.25ns)   --->   "%w_t_load_4 = load i7 %w_t_addr_5" [forward_fcc/fwprop.cpp:40]   --->   Operation 496 'load' 'w_t_load_4' <Predicate = (!icmp_ln38_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_90 : Operation 497 [1/2] (3.25ns)   --->   "%x_t_load_4 = load i7 %x_t_addr_5" [forward_fcc/fwprop.cpp:40]   --->   Operation 497 'load' 'x_t_load_4' <Predicate = (!icmp_ln38_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 91 <SV = 44> <Delay = 5.70>
ST_91 : Operation 498 [4/4] (5.70ns)   --->   "%mul_4 = fmul i32 %w_t_load_4, i32 %x_t_load_4" [forward_fcc/fwprop.cpp:40]   --->   Operation 498 'fmul' 'mul_4' <Predicate = (!icmp_ln38_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 45> <Delay = 5.70>
ST_92 : Operation 499 [3/4] (5.70ns)   --->   "%mul_4 = fmul i32 %w_t_load_4, i32 %x_t_load_4" [forward_fcc/fwprop.cpp:40]   --->   Operation 499 'fmul' 'mul_4' <Predicate = (!icmp_ln38_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 46> <Delay = 5.70>
ST_93 : Operation 500 [2/4] (5.70ns)   --->   "%mul_4 = fmul i32 %w_t_load_4, i32 %x_t_load_4" [forward_fcc/fwprop.cpp:40]   --->   Operation 500 'fmul' 'mul_4' <Predicate = (!icmp_ln38_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 47> <Delay = 5.70>
ST_94 : Operation 501 [1/4] (5.70ns)   --->   "%mul_4 = fmul i32 %w_t_load_4, i32 %x_t_load_4" [forward_fcc/fwprop.cpp:40]   --->   Operation 501 'fmul' 'mul_4' <Predicate = (!icmp_ln38_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 48> <Delay = 7.25>
ST_95 : Operation 502 [5/5] (7.25ns)   --->   "%add1_4 = fadd i32 %add1714_4, i32 %mul_4" [forward_fcc/fwprop.cpp:40]   --->   Operation 502 'fadd' 'add1_4' <Predicate = (!icmp_ln38_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 49> <Delay = 14.5>
ST_96 : Operation 503 [4/5] (7.25ns)   --->   "%add1_4 = fadd i32 %add1714_4, i32 %mul_4" [forward_fcc/fwprop.cpp:40]   --->   Operation 503 'fadd' 'add1_4' <Predicate = (!icmp_ln38_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 50> <Delay = 14.5>
ST_97 : Operation 504 [3/5] (7.25ns)   --->   "%add1_4 = fadd i32 %add1714_4, i32 %mul_4" [forward_fcc/fwprop.cpp:40]   --->   Operation 504 'fadd' 'add1_4' <Predicate = (!icmp_ln38_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 51> <Delay = 14.5>
ST_98 : Operation 505 [2/5] (7.25ns)   --->   "%add1_4 = fadd i32 %add1714_4, i32 %mul_4" [forward_fcc/fwprop.cpp:40]   --->   Operation 505 'fadd' 'add1_4' <Predicate = (!icmp_ln38_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 52> <Delay = 14.5>
ST_99 : Operation 506 [1/1] (0.00ns)   --->   "%specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16" [forward_fcc/fwprop.cpp:38]   --->   Operation 506 'specpipeline' 'specpipeline_ln38' <Predicate = (!icmp_ln38_4)> <Delay = 0.00>
ST_99 : Operation 507 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [forward_fcc/fwprop.cpp:38]   --->   Operation 507 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln38_4)> <Delay = 0.00>
ST_99 : Operation 508 [1/5] (7.25ns)   --->   "%add1_4 = fadd i32 %add1714_4, i32 %mul_4" [forward_fcc/fwprop.cpp:40]   --->   Operation 508 'fadd' 'add1_4' <Predicate = (!icmp_ln38_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 509 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph6.4"   --->   Operation 509 'br' 'br_ln0' <Predicate = (!icmp_ln38_4)> <Delay = 0.00>

State 100 <SV = 43> <Delay = 6.29>
ST_100 : Operation 510 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %add1714_4, i7 %y_t_addr_4" [forward_fcc/fwprop.cpp:40]   --->   Operation 510 'store' 'store_ln40' <Predicate = (cmp83)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_100 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln33 = br void %._crit_edge7.4" [forward_fcc/fwprop.cpp:33]   --->   Operation 511 'br' 'br_ln33' <Predicate = (cmp83)> <Delay = 0.00>
ST_100 : Operation 512 [1/1] (3.52ns)   --->   "%add_ln33_3 = add i64 %i_0, i64 5" [forward_fcc/fwprop.cpp:33]   --->   Operation 512 'add' 'add_ln33_3' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 513 [1/1] (2.77ns)   --->   "%icmp_ln33_6 = icmp_eq  i64 %add_ln33_3, i64 %zext_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 513 'icmp' 'icmp_ln33_6' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 44> <Delay = 5.61>
ST_101 : Operation 514 [1/1] (1.87ns)   --->   "%add_ln33_12 = add i7 %empty_35, i7 5" [forward_fcc/fwprop.cpp:33]   --->   Operation 514 'add' 'add_ln33_12' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 515 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33_6, void %.split8.5, void %.lr.ph.preheader" [forward_fcc/fwprop.cpp:33]   --->   Operation 515 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i7 %add_ln33_12" [forward_fcc/fwprop.cpp:35]   --->   Operation 516 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln33_6)> <Delay = 0.00>
ST_101 : Operation 517 [1/1] (0.00ns)   --->   "%y_t_addr_5 = getelementptr i32 %y_t, i32 0, i32 %zext_ln35_5" [forward_fcc/fwprop.cpp:35]   --->   Operation 517 'getelementptr' 'y_t_addr_5' <Predicate = (!icmp_ln33_6)> <Delay = 0.00>
ST_101 : Operation 518 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 0, i7 %y_t_addr_5" [forward_fcc/fwprop.cpp:35]   --->   Operation 518 'store' 'store_ln35' <Predicate = (!icmp_ln33_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_101 : Operation 519 [1/1] (3.74ns)   --->   "%empty_46 = mul i7 %add_ln33_12, i7 %trunc_ln29" [forward_fcc/fwprop.cpp:33]   --->   Operation 519 'mul' 'empty_46' <Predicate = (!icmp_ln33_6)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 520 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %cmp83, void %._crit_edge7.5, void %.lr.ph6.5.preheader" [forward_fcc/fwprop.cpp:38]   --->   Operation 520 'br' 'br_ln38' <Predicate = (!icmp_ln33_6)> <Delay = 0.00>
ST_101 : Operation 521 [1/1] (1.58ns)   --->   "%br_ln38 = br void %.lr.ph6.5" [forward_fcc/fwprop.cpp:38]   --->   Operation 521 'br' 'br_ln38' <Predicate = (cmp83 & !icmp_ln33_6)> <Delay = 1.58>

State 102 <SV = 45> <Delay = 7.25>
ST_102 : Operation 522 [1/1] (0.00ns)   --->   "%j_5 = phi i31 %add_ln38_5, void %.split6.5, i31 0, void %.lr.ph6.5.preheader" [forward_fcc/fwprop.cpp:38]   --->   Operation 522 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 523 [1/1] (0.00ns)   --->   "%add1714_5 = phi i32 %add1_5, void %.split6.5, i32 0, void %.lr.ph6.5.preheader" [forward_fcc/fwprop.cpp:40]   --->   Operation 523 'phi' 'add1714_5' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 524 [1/1] (2.52ns)   --->   "%add_ln38_5 = add i31 %j_5, i31 1" [forward_fcc/fwprop.cpp:38]   --->   Operation 524 'add' 'add_ln38_5' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln38_5 = zext i31 %j_5" [forward_fcc/fwprop.cpp:38]   --->   Operation 525 'zext' 'zext_ln38_5' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 526 [1/1] (2.47ns)   --->   "%icmp_ln38_5 = icmp_eq  i32 %zext_ln38_5, i32 %xdimension_read" [forward_fcc/fwprop.cpp:38]   --->   Operation 526 'icmp' 'icmp_ln38_5' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 527 [1/1] (0.00ns)   --->   "%empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 527 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 528 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38_5, void %.split6.5, void %._crit_edge7.loopexit.5" [forward_fcc/fwprop.cpp:38]   --->   Operation 528 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln38_5 = trunc i31 %j_5" [forward_fcc/fwprop.cpp:38]   --->   Operation 529 'trunc' 'trunc_ln38_5' <Predicate = (!icmp_ln38_5)> <Delay = 0.00>
ST_102 : Operation 530 [1/1] (1.87ns)   --->   "%add_ln40_5 = add i7 %trunc_ln38_5, i7 %empty_46" [forward_fcc/fwprop.cpp:40]   --->   Operation 530 'add' 'add_ln40_5' <Predicate = (!icmp_ln38_5)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln40_10 = zext i7 %add_ln40_5" [forward_fcc/fwprop.cpp:40]   --->   Operation 531 'zext' 'zext_ln40_10' <Predicate = (!icmp_ln38_5)> <Delay = 0.00>
ST_102 : Operation 532 [1/1] (0.00ns)   --->   "%w_t_addr_6 = getelementptr i32 %w_t, i32 0, i32 %zext_ln40_10" [forward_fcc/fwprop.cpp:40]   --->   Operation 532 'getelementptr' 'w_t_addr_6' <Predicate = (!icmp_ln38_5)> <Delay = 0.00>
ST_102 : Operation 533 [2/2] (3.25ns)   --->   "%w_t_load_5 = load i7 %w_t_addr_6" [forward_fcc/fwprop.cpp:40]   --->   Operation 533 'load' 'w_t_load_5' <Predicate = (!icmp_ln38_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_102 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln40_11 = zext i7 %trunc_ln38_5" [forward_fcc/fwprop.cpp:40]   --->   Operation 534 'zext' 'zext_ln40_11' <Predicate = (!icmp_ln38_5)> <Delay = 0.00>
ST_102 : Operation 535 [1/1] (0.00ns)   --->   "%x_t_addr_6 = getelementptr i32 %x_t, i32 0, i32 %zext_ln40_11" [forward_fcc/fwprop.cpp:40]   --->   Operation 535 'getelementptr' 'x_t_addr_6' <Predicate = (!icmp_ln38_5)> <Delay = 0.00>
ST_102 : Operation 536 [2/2] (3.25ns)   --->   "%x_t_load_5 = load i7 %x_t_addr_6" [forward_fcc/fwprop.cpp:40]   --->   Operation 536 'load' 'x_t_load_5' <Predicate = (!icmp_ln38_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 103 <SV = 46> <Delay = 3.25>
ST_103 : Operation 537 [1/2] (3.25ns)   --->   "%w_t_load_5 = load i7 %w_t_addr_6" [forward_fcc/fwprop.cpp:40]   --->   Operation 537 'load' 'w_t_load_5' <Predicate = (!icmp_ln38_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_103 : Operation 538 [1/2] (3.25ns)   --->   "%x_t_load_5 = load i7 %x_t_addr_6" [forward_fcc/fwprop.cpp:40]   --->   Operation 538 'load' 'x_t_load_5' <Predicate = (!icmp_ln38_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 104 <SV = 47> <Delay = 5.70>
ST_104 : Operation 539 [4/4] (5.70ns)   --->   "%mul_5 = fmul i32 %w_t_load_5, i32 %x_t_load_5" [forward_fcc/fwprop.cpp:40]   --->   Operation 539 'fmul' 'mul_5' <Predicate = (!icmp_ln38_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 48> <Delay = 5.70>
ST_105 : Operation 540 [3/4] (5.70ns)   --->   "%mul_5 = fmul i32 %w_t_load_5, i32 %x_t_load_5" [forward_fcc/fwprop.cpp:40]   --->   Operation 540 'fmul' 'mul_5' <Predicate = (!icmp_ln38_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 49> <Delay = 5.70>
ST_106 : Operation 541 [2/4] (5.70ns)   --->   "%mul_5 = fmul i32 %w_t_load_5, i32 %x_t_load_5" [forward_fcc/fwprop.cpp:40]   --->   Operation 541 'fmul' 'mul_5' <Predicate = (!icmp_ln38_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 50> <Delay = 5.70>
ST_107 : Operation 542 [1/4] (5.70ns)   --->   "%mul_5 = fmul i32 %w_t_load_5, i32 %x_t_load_5" [forward_fcc/fwprop.cpp:40]   --->   Operation 542 'fmul' 'mul_5' <Predicate = (!icmp_ln38_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 51> <Delay = 7.25>
ST_108 : Operation 543 [5/5] (7.25ns)   --->   "%add1_5 = fadd i32 %add1714_5, i32 %mul_5" [forward_fcc/fwprop.cpp:40]   --->   Operation 543 'fadd' 'add1_5' <Predicate = (!icmp_ln38_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 52> <Delay = 14.5>
ST_109 : Operation 544 [4/5] (7.25ns)   --->   "%add1_5 = fadd i32 %add1714_5, i32 %mul_5" [forward_fcc/fwprop.cpp:40]   --->   Operation 544 'fadd' 'add1_5' <Predicate = (!icmp_ln38_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 53> <Delay = 14.5>
ST_110 : Operation 545 [3/5] (7.25ns)   --->   "%add1_5 = fadd i32 %add1714_5, i32 %mul_5" [forward_fcc/fwprop.cpp:40]   --->   Operation 545 'fadd' 'add1_5' <Predicate = (!icmp_ln38_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 54> <Delay = 14.5>
ST_111 : Operation 546 [2/5] (7.25ns)   --->   "%add1_5 = fadd i32 %add1714_5, i32 %mul_5" [forward_fcc/fwprop.cpp:40]   --->   Operation 546 'fadd' 'add1_5' <Predicate = (!icmp_ln38_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 55> <Delay = 14.5>
ST_112 : Operation 547 [1/1] (0.00ns)   --->   "%specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16" [forward_fcc/fwprop.cpp:38]   --->   Operation 547 'specpipeline' 'specpipeline_ln38' <Predicate = (!icmp_ln38_5)> <Delay = 0.00>
ST_112 : Operation 548 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [forward_fcc/fwprop.cpp:38]   --->   Operation 548 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln38_5)> <Delay = 0.00>
ST_112 : Operation 549 [1/5] (7.25ns)   --->   "%add1_5 = fadd i32 %add1714_5, i32 %mul_5" [forward_fcc/fwprop.cpp:40]   --->   Operation 549 'fadd' 'add1_5' <Predicate = (!icmp_ln38_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 550 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph6.5"   --->   Operation 550 'br' 'br_ln0' <Predicate = (!icmp_ln38_5)> <Delay = 0.00>

State 113 <SV = 46> <Delay = 6.29>
ST_113 : Operation 551 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %add1714_5, i7 %y_t_addr_5" [forward_fcc/fwprop.cpp:40]   --->   Operation 551 'store' 'store_ln40' <Predicate = (cmp83)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_113 : Operation 552 [1/1] (0.00ns)   --->   "%br_ln33 = br void %._crit_edge7.5" [forward_fcc/fwprop.cpp:33]   --->   Operation 552 'br' 'br_ln33' <Predicate = (cmp83)> <Delay = 0.00>
ST_113 : Operation 553 [1/1] (3.52ns)   --->   "%add_ln33_4 = add i64 %i_0, i64 6" [forward_fcc/fwprop.cpp:33]   --->   Operation 553 'add' 'add_ln33_4' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 554 [1/1] (2.77ns)   --->   "%icmp_ln33_7 = icmp_eq  i64 %add_ln33_4, i64 %zext_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 554 'icmp' 'icmp_ln33_7' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 47> <Delay = 5.61>
ST_114 : Operation 555 [1/1] (1.87ns)   --->   "%add_ln33_13 = add i7 %empty_35, i7 6" [forward_fcc/fwprop.cpp:33]   --->   Operation 555 'add' 'add_ln33_13' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 556 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33_7, void %.split8.6, void %.lr.ph.preheader" [forward_fcc/fwprop.cpp:33]   --->   Operation 556 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i7 %add_ln33_13" [forward_fcc/fwprop.cpp:35]   --->   Operation 557 'zext' 'zext_ln35_6' <Predicate = (!icmp_ln33_7)> <Delay = 0.00>
ST_114 : Operation 558 [1/1] (0.00ns)   --->   "%y_t_addr_6 = getelementptr i32 %y_t, i32 0, i32 %zext_ln35_6" [forward_fcc/fwprop.cpp:35]   --->   Operation 558 'getelementptr' 'y_t_addr_6' <Predicate = (!icmp_ln33_7)> <Delay = 0.00>
ST_114 : Operation 559 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 0, i7 %y_t_addr_6" [forward_fcc/fwprop.cpp:35]   --->   Operation 559 'store' 'store_ln35' <Predicate = (!icmp_ln33_7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_114 : Operation 560 [1/1] (3.74ns)   --->   "%empty_48 = mul i7 %add_ln33_13, i7 %trunc_ln29" [forward_fcc/fwprop.cpp:33]   --->   Operation 560 'mul' 'empty_48' <Predicate = (!icmp_ln33_7)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 561 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %cmp83, void %._crit_edge7.6, void %.lr.ph6.6.preheader" [forward_fcc/fwprop.cpp:38]   --->   Operation 561 'br' 'br_ln38' <Predicate = (!icmp_ln33_7)> <Delay = 0.00>
ST_114 : Operation 562 [1/1] (1.58ns)   --->   "%br_ln38 = br void %.lr.ph6.6" [forward_fcc/fwprop.cpp:38]   --->   Operation 562 'br' 'br_ln38' <Predicate = (cmp83 & !icmp_ln33_7)> <Delay = 1.58>

State 115 <SV = 48> <Delay = 7.25>
ST_115 : Operation 563 [1/1] (0.00ns)   --->   "%j_6 = phi i31 %add_ln38_6, void %.split6.6, i31 0, void %.lr.ph6.6.preheader" [forward_fcc/fwprop.cpp:38]   --->   Operation 563 'phi' 'j_6' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 564 [1/1] (0.00ns)   --->   "%add1714_6 = phi i32 %add1_6, void %.split6.6, i32 0, void %.lr.ph6.6.preheader" [forward_fcc/fwprop.cpp:40]   --->   Operation 564 'phi' 'add1714_6' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 565 [1/1] (2.52ns)   --->   "%add_ln38_6 = add i31 %j_6, i31 1" [forward_fcc/fwprop.cpp:38]   --->   Operation 565 'add' 'add_ln38_6' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln38_6 = zext i31 %j_6" [forward_fcc/fwprop.cpp:38]   --->   Operation 566 'zext' 'zext_ln38_6' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 567 [1/1] (2.47ns)   --->   "%icmp_ln38_6 = icmp_eq  i32 %zext_ln38_6, i32 %xdimension_read" [forward_fcc/fwprop.cpp:38]   --->   Operation 567 'icmp' 'icmp_ln38_6' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 568 [1/1] (0.00ns)   --->   "%empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 568 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 569 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38_6, void %.split6.6, void %._crit_edge7.loopexit.6" [forward_fcc/fwprop.cpp:38]   --->   Operation 569 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 570 [1/1] (0.00ns)   --->   "%trunc_ln38_6 = trunc i31 %j_6" [forward_fcc/fwprop.cpp:38]   --->   Operation 570 'trunc' 'trunc_ln38_6' <Predicate = (!icmp_ln38_6)> <Delay = 0.00>
ST_115 : Operation 571 [1/1] (1.87ns)   --->   "%add_ln40_6 = add i7 %trunc_ln38_6, i7 %empty_48" [forward_fcc/fwprop.cpp:40]   --->   Operation 571 'add' 'add_ln40_6' <Predicate = (!icmp_ln38_6)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln40_12 = zext i7 %add_ln40_6" [forward_fcc/fwprop.cpp:40]   --->   Operation 572 'zext' 'zext_ln40_12' <Predicate = (!icmp_ln38_6)> <Delay = 0.00>
ST_115 : Operation 573 [1/1] (0.00ns)   --->   "%w_t_addr_7 = getelementptr i32 %w_t, i32 0, i32 %zext_ln40_12" [forward_fcc/fwprop.cpp:40]   --->   Operation 573 'getelementptr' 'w_t_addr_7' <Predicate = (!icmp_ln38_6)> <Delay = 0.00>
ST_115 : Operation 574 [2/2] (3.25ns)   --->   "%w_t_load_6 = load i7 %w_t_addr_7" [forward_fcc/fwprop.cpp:40]   --->   Operation 574 'load' 'w_t_load_6' <Predicate = (!icmp_ln38_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_115 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln40_13 = zext i7 %trunc_ln38_6" [forward_fcc/fwprop.cpp:40]   --->   Operation 575 'zext' 'zext_ln40_13' <Predicate = (!icmp_ln38_6)> <Delay = 0.00>
ST_115 : Operation 576 [1/1] (0.00ns)   --->   "%x_t_addr_7 = getelementptr i32 %x_t, i32 0, i32 %zext_ln40_13" [forward_fcc/fwprop.cpp:40]   --->   Operation 576 'getelementptr' 'x_t_addr_7' <Predicate = (!icmp_ln38_6)> <Delay = 0.00>
ST_115 : Operation 577 [2/2] (3.25ns)   --->   "%x_t_load_6 = load i7 %x_t_addr_7" [forward_fcc/fwprop.cpp:40]   --->   Operation 577 'load' 'x_t_load_6' <Predicate = (!icmp_ln38_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 116 <SV = 49> <Delay = 3.25>
ST_116 : Operation 578 [1/2] (3.25ns)   --->   "%w_t_load_6 = load i7 %w_t_addr_7" [forward_fcc/fwprop.cpp:40]   --->   Operation 578 'load' 'w_t_load_6' <Predicate = (!icmp_ln38_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_116 : Operation 579 [1/2] (3.25ns)   --->   "%x_t_load_6 = load i7 %x_t_addr_7" [forward_fcc/fwprop.cpp:40]   --->   Operation 579 'load' 'x_t_load_6' <Predicate = (!icmp_ln38_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 117 <SV = 50> <Delay = 5.70>
ST_117 : Operation 580 [4/4] (5.70ns)   --->   "%mul_6 = fmul i32 %w_t_load_6, i32 %x_t_load_6" [forward_fcc/fwprop.cpp:40]   --->   Operation 580 'fmul' 'mul_6' <Predicate = (!icmp_ln38_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 51> <Delay = 5.70>
ST_118 : Operation 581 [3/4] (5.70ns)   --->   "%mul_6 = fmul i32 %w_t_load_6, i32 %x_t_load_6" [forward_fcc/fwprop.cpp:40]   --->   Operation 581 'fmul' 'mul_6' <Predicate = (!icmp_ln38_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 52> <Delay = 5.70>
ST_119 : Operation 582 [2/4] (5.70ns)   --->   "%mul_6 = fmul i32 %w_t_load_6, i32 %x_t_load_6" [forward_fcc/fwprop.cpp:40]   --->   Operation 582 'fmul' 'mul_6' <Predicate = (!icmp_ln38_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 53> <Delay = 5.70>
ST_120 : Operation 583 [1/4] (5.70ns)   --->   "%mul_6 = fmul i32 %w_t_load_6, i32 %x_t_load_6" [forward_fcc/fwprop.cpp:40]   --->   Operation 583 'fmul' 'mul_6' <Predicate = (!icmp_ln38_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 54> <Delay = 7.25>
ST_121 : Operation 584 [5/5] (7.25ns)   --->   "%add1_6 = fadd i32 %add1714_6, i32 %mul_6" [forward_fcc/fwprop.cpp:40]   --->   Operation 584 'fadd' 'add1_6' <Predicate = (!icmp_ln38_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 55> <Delay = 14.5>
ST_122 : Operation 585 [4/5] (7.25ns)   --->   "%add1_6 = fadd i32 %add1714_6, i32 %mul_6" [forward_fcc/fwprop.cpp:40]   --->   Operation 585 'fadd' 'add1_6' <Predicate = (!icmp_ln38_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 56> <Delay = 14.5>
ST_123 : Operation 586 [3/5] (7.25ns)   --->   "%add1_6 = fadd i32 %add1714_6, i32 %mul_6" [forward_fcc/fwprop.cpp:40]   --->   Operation 586 'fadd' 'add1_6' <Predicate = (!icmp_ln38_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 57> <Delay = 14.5>
ST_124 : Operation 587 [2/5] (7.25ns)   --->   "%add1_6 = fadd i32 %add1714_6, i32 %mul_6" [forward_fcc/fwprop.cpp:40]   --->   Operation 587 'fadd' 'add1_6' <Predicate = (!icmp_ln38_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 58> <Delay = 14.5>
ST_125 : Operation 588 [1/1] (0.00ns)   --->   "%specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16" [forward_fcc/fwprop.cpp:38]   --->   Operation 588 'specpipeline' 'specpipeline_ln38' <Predicate = (!icmp_ln38_6)> <Delay = 0.00>
ST_125 : Operation 589 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [forward_fcc/fwprop.cpp:38]   --->   Operation 589 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln38_6)> <Delay = 0.00>
ST_125 : Operation 590 [1/5] (7.25ns)   --->   "%add1_6 = fadd i32 %add1714_6, i32 %mul_6" [forward_fcc/fwprop.cpp:40]   --->   Operation 590 'fadd' 'add1_6' <Predicate = (!icmp_ln38_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 591 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph6.6"   --->   Operation 591 'br' 'br_ln0' <Predicate = (!icmp_ln38_6)> <Delay = 0.00>

State 126 <SV = 49> <Delay = 6.29>
ST_126 : Operation 592 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %add1714_6, i7 %y_t_addr_6" [forward_fcc/fwprop.cpp:40]   --->   Operation 592 'store' 'store_ln40' <Predicate = (cmp83)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_126 : Operation 593 [1/1] (0.00ns)   --->   "%br_ln33 = br void %._crit_edge7.6" [forward_fcc/fwprop.cpp:33]   --->   Operation 593 'br' 'br_ln33' <Predicate = (cmp83)> <Delay = 0.00>
ST_126 : Operation 594 [1/1] (3.52ns)   --->   "%add_ln33_5 = add i64 %i_0, i64 7" [forward_fcc/fwprop.cpp:33]   --->   Operation 594 'add' 'add_ln33_5' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 595 [1/1] (2.77ns)   --->   "%icmp_ln33_8 = icmp_eq  i64 %add_ln33_5, i64 %zext_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 595 'icmp' 'icmp_ln33_8' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 50> <Delay = 5.61>
ST_127 : Operation 596 [1/1] (1.87ns)   --->   "%add_ln33_14 = add i7 %empty_35, i7 7" [forward_fcc/fwprop.cpp:33]   --->   Operation 596 'add' 'add_ln33_14' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 597 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33_8, void %.split8.7, void %.lr.ph.preheader" [forward_fcc/fwprop.cpp:33]   --->   Operation 597 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i7 %add_ln33_14" [forward_fcc/fwprop.cpp:35]   --->   Operation 598 'zext' 'zext_ln35_7' <Predicate = (!icmp_ln33_8)> <Delay = 0.00>
ST_127 : Operation 599 [1/1] (0.00ns)   --->   "%y_t_addr_7 = getelementptr i32 %y_t, i32 0, i32 %zext_ln35_7" [forward_fcc/fwprop.cpp:35]   --->   Operation 599 'getelementptr' 'y_t_addr_7' <Predicate = (!icmp_ln33_8)> <Delay = 0.00>
ST_127 : Operation 600 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 0, i7 %y_t_addr_7" [forward_fcc/fwprop.cpp:35]   --->   Operation 600 'store' 'store_ln35' <Predicate = (!icmp_ln33_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_127 : Operation 601 [1/1] (3.74ns)   --->   "%empty_50 = mul i7 %add_ln33_14, i7 %trunc_ln29" [forward_fcc/fwprop.cpp:33]   --->   Operation 601 'mul' 'empty_50' <Predicate = (!icmp_ln33_8)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 602 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %cmp83, void %._crit_edge7.7, void %.lr.ph6.7.preheader" [forward_fcc/fwprop.cpp:38]   --->   Operation 602 'br' 'br_ln38' <Predicate = (!icmp_ln33_8)> <Delay = 0.00>
ST_127 : Operation 603 [1/1] (1.58ns)   --->   "%br_ln38 = br void %.lr.ph6.7" [forward_fcc/fwprop.cpp:38]   --->   Operation 603 'br' 'br_ln38' <Predicate = (cmp83 & !icmp_ln33_8)> <Delay = 1.58>

State 128 <SV = 51> <Delay = 7.25>
ST_128 : Operation 604 [1/1] (0.00ns)   --->   "%j_7 = phi i31 %add_ln38_7, void %.split6.7, i31 0, void %.lr.ph6.7.preheader" [forward_fcc/fwprop.cpp:38]   --->   Operation 604 'phi' 'j_7' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 605 [1/1] (0.00ns)   --->   "%add1714_7 = phi i32 %add1_7, void %.split6.7, i32 0, void %.lr.ph6.7.preheader" [forward_fcc/fwprop.cpp:40]   --->   Operation 605 'phi' 'add1714_7' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 606 [1/1] (2.52ns)   --->   "%add_ln38_7 = add i31 %j_7, i31 1" [forward_fcc/fwprop.cpp:38]   --->   Operation 606 'add' 'add_ln38_7' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln38_7 = zext i31 %j_7" [forward_fcc/fwprop.cpp:38]   --->   Operation 607 'zext' 'zext_ln38_7' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 608 [1/1] (2.47ns)   --->   "%icmp_ln38_7 = icmp_eq  i32 %zext_ln38_7, i32 %xdimension_read" [forward_fcc/fwprop.cpp:38]   --->   Operation 608 'icmp' 'icmp_ln38_7' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 609 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 609 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 610 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38_7, void %.split6.7, void %._crit_edge7.loopexit.7" [forward_fcc/fwprop.cpp:38]   --->   Operation 610 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 611 [1/1] (0.00ns)   --->   "%trunc_ln38_7 = trunc i31 %j_7" [forward_fcc/fwprop.cpp:38]   --->   Operation 611 'trunc' 'trunc_ln38_7' <Predicate = (!icmp_ln38_7)> <Delay = 0.00>
ST_128 : Operation 612 [1/1] (1.87ns)   --->   "%add_ln40_7 = add i7 %trunc_ln38_7, i7 %empty_50" [forward_fcc/fwprop.cpp:40]   --->   Operation 612 'add' 'add_ln40_7' <Predicate = (!icmp_ln38_7)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln40_14 = zext i7 %add_ln40_7" [forward_fcc/fwprop.cpp:40]   --->   Operation 613 'zext' 'zext_ln40_14' <Predicate = (!icmp_ln38_7)> <Delay = 0.00>
ST_128 : Operation 614 [1/1] (0.00ns)   --->   "%w_t_addr_8 = getelementptr i32 %w_t, i32 0, i32 %zext_ln40_14" [forward_fcc/fwprop.cpp:40]   --->   Operation 614 'getelementptr' 'w_t_addr_8' <Predicate = (!icmp_ln38_7)> <Delay = 0.00>
ST_128 : Operation 615 [2/2] (3.25ns)   --->   "%w_t_load_7 = load i7 %w_t_addr_8" [forward_fcc/fwprop.cpp:40]   --->   Operation 615 'load' 'w_t_load_7' <Predicate = (!icmp_ln38_7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_128 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln40_15 = zext i7 %trunc_ln38_7" [forward_fcc/fwprop.cpp:40]   --->   Operation 616 'zext' 'zext_ln40_15' <Predicate = (!icmp_ln38_7)> <Delay = 0.00>
ST_128 : Operation 617 [1/1] (0.00ns)   --->   "%x_t_addr_8 = getelementptr i32 %x_t, i32 0, i32 %zext_ln40_15" [forward_fcc/fwprop.cpp:40]   --->   Operation 617 'getelementptr' 'x_t_addr_8' <Predicate = (!icmp_ln38_7)> <Delay = 0.00>
ST_128 : Operation 618 [2/2] (3.25ns)   --->   "%x_t_load_7 = load i7 %x_t_addr_8" [forward_fcc/fwprop.cpp:40]   --->   Operation 618 'load' 'x_t_load_7' <Predicate = (!icmp_ln38_7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 129 <SV = 52> <Delay = 3.25>
ST_129 : Operation 619 [1/2] (3.25ns)   --->   "%w_t_load_7 = load i7 %w_t_addr_8" [forward_fcc/fwprop.cpp:40]   --->   Operation 619 'load' 'w_t_load_7' <Predicate = (!icmp_ln38_7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_129 : Operation 620 [1/2] (3.25ns)   --->   "%x_t_load_7 = load i7 %x_t_addr_8" [forward_fcc/fwprop.cpp:40]   --->   Operation 620 'load' 'x_t_load_7' <Predicate = (!icmp_ln38_7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 130 <SV = 53> <Delay = 5.70>
ST_130 : Operation 621 [4/4] (5.70ns)   --->   "%mul_7 = fmul i32 %w_t_load_7, i32 %x_t_load_7" [forward_fcc/fwprop.cpp:40]   --->   Operation 621 'fmul' 'mul_7' <Predicate = (!icmp_ln38_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 54> <Delay = 5.70>
ST_131 : Operation 622 [3/4] (5.70ns)   --->   "%mul_7 = fmul i32 %w_t_load_7, i32 %x_t_load_7" [forward_fcc/fwprop.cpp:40]   --->   Operation 622 'fmul' 'mul_7' <Predicate = (!icmp_ln38_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 55> <Delay = 5.70>
ST_132 : Operation 623 [2/4] (5.70ns)   --->   "%mul_7 = fmul i32 %w_t_load_7, i32 %x_t_load_7" [forward_fcc/fwprop.cpp:40]   --->   Operation 623 'fmul' 'mul_7' <Predicate = (!icmp_ln38_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 56> <Delay = 5.70>
ST_133 : Operation 624 [1/4] (5.70ns)   --->   "%mul_7 = fmul i32 %w_t_load_7, i32 %x_t_load_7" [forward_fcc/fwprop.cpp:40]   --->   Operation 624 'fmul' 'mul_7' <Predicate = (!icmp_ln38_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 57> <Delay = 7.25>
ST_134 : Operation 625 [5/5] (7.25ns)   --->   "%add1_7 = fadd i32 %add1714_7, i32 %mul_7" [forward_fcc/fwprop.cpp:40]   --->   Operation 625 'fadd' 'add1_7' <Predicate = (!icmp_ln38_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 58> <Delay = 14.5>
ST_135 : Operation 626 [4/5] (7.25ns)   --->   "%add1_7 = fadd i32 %add1714_7, i32 %mul_7" [forward_fcc/fwprop.cpp:40]   --->   Operation 626 'fadd' 'add1_7' <Predicate = (!icmp_ln38_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 59> <Delay = 14.5>
ST_136 : Operation 627 [3/5] (7.25ns)   --->   "%add1_7 = fadd i32 %add1714_7, i32 %mul_7" [forward_fcc/fwprop.cpp:40]   --->   Operation 627 'fadd' 'add1_7' <Predicate = (!icmp_ln38_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 60> <Delay = 14.5>
ST_137 : Operation 628 [2/5] (7.25ns)   --->   "%add1_7 = fadd i32 %add1714_7, i32 %mul_7" [forward_fcc/fwprop.cpp:40]   --->   Operation 628 'fadd' 'add1_7' <Predicate = (!icmp_ln38_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 61> <Delay = 14.5>
ST_138 : Operation 629 [1/1] (0.00ns)   --->   "%specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16" [forward_fcc/fwprop.cpp:38]   --->   Operation 629 'specpipeline' 'specpipeline_ln38' <Predicate = (!icmp_ln38_7)> <Delay = 0.00>
ST_138 : Operation 630 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [forward_fcc/fwprop.cpp:38]   --->   Operation 630 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln38_7)> <Delay = 0.00>
ST_138 : Operation 631 [1/5] (7.25ns)   --->   "%add1_7 = fadd i32 %add1714_7, i32 %mul_7" [forward_fcc/fwprop.cpp:40]   --->   Operation 631 'fadd' 'add1_7' <Predicate = (!icmp_ln38_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 632 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph6.7"   --->   Operation 632 'br' 'br_ln0' <Predicate = (!icmp_ln38_7)> <Delay = 0.00>

State 139 <SV = 52> <Delay = 6.29>
ST_139 : Operation 633 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %add1714_7, i7 %y_t_addr_7" [forward_fcc/fwprop.cpp:40]   --->   Operation 633 'store' 'store_ln40' <Predicate = (cmp83)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_139 : Operation 634 [1/1] (0.00ns)   --->   "%br_ln33 = br void %._crit_edge7.7" [forward_fcc/fwprop.cpp:33]   --->   Operation 634 'br' 'br_ln33' <Predicate = (cmp83)> <Delay = 0.00>
ST_139 : Operation 635 [1/1] (3.52ns)   --->   "%add_ln33_6 = add i64 %i_0, i64 8" [forward_fcc/fwprop.cpp:33]   --->   Operation 635 'add' 'add_ln33_6' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 636 [1/1] (2.77ns)   --->   "%icmp_ln33_9 = icmp_eq  i64 %add_ln33_6, i64 %zext_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 636 'icmp' 'icmp_ln33_9' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 53> <Delay = 5.61>
ST_140 : Operation 637 [1/1] (1.87ns)   --->   "%add_ln33_15 = add i7 %empty_35, i7 8" [forward_fcc/fwprop.cpp:33]   --->   Operation 637 'add' 'add_ln33_15' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 638 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33_9, void %.split8.8, void %.lr.ph.preheader" [forward_fcc/fwprop.cpp:33]   --->   Operation 638 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln35_8 = zext i7 %add_ln33_15" [forward_fcc/fwprop.cpp:35]   --->   Operation 639 'zext' 'zext_ln35_8' <Predicate = (!icmp_ln33_9)> <Delay = 0.00>
ST_140 : Operation 640 [1/1] (0.00ns)   --->   "%y_t_addr_8 = getelementptr i32 %y_t, i32 0, i32 %zext_ln35_8" [forward_fcc/fwprop.cpp:35]   --->   Operation 640 'getelementptr' 'y_t_addr_8' <Predicate = (!icmp_ln33_9)> <Delay = 0.00>
ST_140 : Operation 641 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 0, i7 %y_t_addr_8" [forward_fcc/fwprop.cpp:35]   --->   Operation 641 'store' 'store_ln35' <Predicate = (!icmp_ln33_9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_140 : Operation 642 [1/1] (3.74ns)   --->   "%empty_52 = mul i7 %add_ln33_15, i7 %trunc_ln29" [forward_fcc/fwprop.cpp:33]   --->   Operation 642 'mul' 'empty_52' <Predicate = (!icmp_ln33_9)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 643 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %cmp83, void %._crit_edge7.8, void %.lr.ph6.8.preheader" [forward_fcc/fwprop.cpp:38]   --->   Operation 643 'br' 'br_ln38' <Predicate = (!icmp_ln33_9)> <Delay = 0.00>
ST_140 : Operation 644 [1/1] (1.58ns)   --->   "%br_ln38 = br void %.lr.ph6.8" [forward_fcc/fwprop.cpp:38]   --->   Operation 644 'br' 'br_ln38' <Predicate = (cmp83 & !icmp_ln33_9)> <Delay = 1.58>

State 141 <SV = 54> <Delay = 7.25>
ST_141 : Operation 645 [1/1] (0.00ns)   --->   "%j_8 = phi i31 %add_ln38_8, void %.split6.8, i31 0, void %.lr.ph6.8.preheader" [forward_fcc/fwprop.cpp:38]   --->   Operation 645 'phi' 'j_8' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 646 [1/1] (0.00ns)   --->   "%add1714_8 = phi i32 %add1_8, void %.split6.8, i32 0, void %.lr.ph6.8.preheader" [forward_fcc/fwprop.cpp:40]   --->   Operation 646 'phi' 'add1714_8' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 647 [1/1] (2.52ns)   --->   "%add_ln38_8 = add i31 %j_8, i31 1" [forward_fcc/fwprop.cpp:38]   --->   Operation 647 'add' 'add_ln38_8' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln38_8 = zext i31 %j_8" [forward_fcc/fwprop.cpp:38]   --->   Operation 648 'zext' 'zext_ln38_8' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 649 [1/1] (2.47ns)   --->   "%icmp_ln38_8 = icmp_eq  i32 %zext_ln38_8, i32 %xdimension_read" [forward_fcc/fwprop.cpp:38]   --->   Operation 649 'icmp' 'icmp_ln38_8' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 650 [1/1] (0.00ns)   --->   "%empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 650 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 651 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38_8, void %.split6.8, void %._crit_edge7.loopexit.8" [forward_fcc/fwprop.cpp:38]   --->   Operation 651 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 652 [1/1] (0.00ns)   --->   "%trunc_ln38_8 = trunc i31 %j_8" [forward_fcc/fwprop.cpp:38]   --->   Operation 652 'trunc' 'trunc_ln38_8' <Predicate = (!icmp_ln38_8)> <Delay = 0.00>
ST_141 : Operation 653 [1/1] (1.87ns)   --->   "%add_ln40_8 = add i7 %trunc_ln38_8, i7 %empty_52" [forward_fcc/fwprop.cpp:40]   --->   Operation 653 'add' 'add_ln40_8' <Predicate = (!icmp_ln38_8)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln40_16 = zext i7 %add_ln40_8" [forward_fcc/fwprop.cpp:40]   --->   Operation 654 'zext' 'zext_ln40_16' <Predicate = (!icmp_ln38_8)> <Delay = 0.00>
ST_141 : Operation 655 [1/1] (0.00ns)   --->   "%w_t_addr_9 = getelementptr i32 %w_t, i32 0, i32 %zext_ln40_16" [forward_fcc/fwprop.cpp:40]   --->   Operation 655 'getelementptr' 'w_t_addr_9' <Predicate = (!icmp_ln38_8)> <Delay = 0.00>
ST_141 : Operation 656 [2/2] (3.25ns)   --->   "%w_t_load_8 = load i7 %w_t_addr_9" [forward_fcc/fwprop.cpp:40]   --->   Operation 656 'load' 'w_t_load_8' <Predicate = (!icmp_ln38_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_141 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln40_17 = zext i7 %trunc_ln38_8" [forward_fcc/fwprop.cpp:40]   --->   Operation 657 'zext' 'zext_ln40_17' <Predicate = (!icmp_ln38_8)> <Delay = 0.00>
ST_141 : Operation 658 [1/1] (0.00ns)   --->   "%x_t_addr_9 = getelementptr i32 %x_t, i32 0, i32 %zext_ln40_17" [forward_fcc/fwprop.cpp:40]   --->   Operation 658 'getelementptr' 'x_t_addr_9' <Predicate = (!icmp_ln38_8)> <Delay = 0.00>
ST_141 : Operation 659 [2/2] (3.25ns)   --->   "%x_t_load_8 = load i7 %x_t_addr_9" [forward_fcc/fwprop.cpp:40]   --->   Operation 659 'load' 'x_t_load_8' <Predicate = (!icmp_ln38_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 142 <SV = 55> <Delay = 3.25>
ST_142 : Operation 660 [1/2] (3.25ns)   --->   "%w_t_load_8 = load i7 %w_t_addr_9" [forward_fcc/fwprop.cpp:40]   --->   Operation 660 'load' 'w_t_load_8' <Predicate = (!icmp_ln38_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_142 : Operation 661 [1/2] (3.25ns)   --->   "%x_t_load_8 = load i7 %x_t_addr_9" [forward_fcc/fwprop.cpp:40]   --->   Operation 661 'load' 'x_t_load_8' <Predicate = (!icmp_ln38_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 143 <SV = 56> <Delay = 5.70>
ST_143 : Operation 662 [4/4] (5.70ns)   --->   "%mul_8 = fmul i32 %w_t_load_8, i32 %x_t_load_8" [forward_fcc/fwprop.cpp:40]   --->   Operation 662 'fmul' 'mul_8' <Predicate = (!icmp_ln38_8)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 57> <Delay = 5.70>
ST_144 : Operation 663 [3/4] (5.70ns)   --->   "%mul_8 = fmul i32 %w_t_load_8, i32 %x_t_load_8" [forward_fcc/fwprop.cpp:40]   --->   Operation 663 'fmul' 'mul_8' <Predicate = (!icmp_ln38_8)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 58> <Delay = 5.70>
ST_145 : Operation 664 [2/4] (5.70ns)   --->   "%mul_8 = fmul i32 %w_t_load_8, i32 %x_t_load_8" [forward_fcc/fwprop.cpp:40]   --->   Operation 664 'fmul' 'mul_8' <Predicate = (!icmp_ln38_8)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 59> <Delay = 5.70>
ST_146 : Operation 665 [1/4] (5.70ns)   --->   "%mul_8 = fmul i32 %w_t_load_8, i32 %x_t_load_8" [forward_fcc/fwprop.cpp:40]   --->   Operation 665 'fmul' 'mul_8' <Predicate = (!icmp_ln38_8)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 60> <Delay = 7.25>
ST_147 : Operation 666 [5/5] (7.25ns)   --->   "%add1_8 = fadd i32 %add1714_8, i32 %mul_8" [forward_fcc/fwprop.cpp:40]   --->   Operation 666 'fadd' 'add1_8' <Predicate = (!icmp_ln38_8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 61> <Delay = 14.5>
ST_148 : Operation 667 [4/5] (7.25ns)   --->   "%add1_8 = fadd i32 %add1714_8, i32 %mul_8" [forward_fcc/fwprop.cpp:40]   --->   Operation 667 'fadd' 'add1_8' <Predicate = (!icmp_ln38_8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 62> <Delay = 14.5>
ST_149 : Operation 668 [3/5] (7.25ns)   --->   "%add1_8 = fadd i32 %add1714_8, i32 %mul_8" [forward_fcc/fwprop.cpp:40]   --->   Operation 668 'fadd' 'add1_8' <Predicate = (!icmp_ln38_8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 63> <Delay = 14.5>
ST_150 : Operation 669 [2/5] (7.25ns)   --->   "%add1_8 = fadd i32 %add1714_8, i32 %mul_8" [forward_fcc/fwprop.cpp:40]   --->   Operation 669 'fadd' 'add1_8' <Predicate = (!icmp_ln38_8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 64> <Delay = 14.5>
ST_151 : Operation 670 [1/1] (0.00ns)   --->   "%specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16" [forward_fcc/fwprop.cpp:38]   --->   Operation 670 'specpipeline' 'specpipeline_ln38' <Predicate = (!icmp_ln38_8)> <Delay = 0.00>
ST_151 : Operation 671 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [forward_fcc/fwprop.cpp:38]   --->   Operation 671 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln38_8)> <Delay = 0.00>
ST_151 : Operation 672 [1/5] (7.25ns)   --->   "%add1_8 = fadd i32 %add1714_8, i32 %mul_8" [forward_fcc/fwprop.cpp:40]   --->   Operation 672 'fadd' 'add1_8' <Predicate = (!icmp_ln38_8)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 673 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph6.8"   --->   Operation 673 'br' 'br_ln0' <Predicate = (!icmp_ln38_8)> <Delay = 0.00>

State 152 <SV = 55> <Delay = 6.29>
ST_152 : Operation 674 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %add1714_8, i7 %y_t_addr_8" [forward_fcc/fwprop.cpp:40]   --->   Operation 674 'store' 'store_ln40' <Predicate = (cmp83)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_152 : Operation 675 [1/1] (0.00ns)   --->   "%br_ln33 = br void %._crit_edge7.8" [forward_fcc/fwprop.cpp:33]   --->   Operation 675 'br' 'br_ln33' <Predicate = (cmp83)> <Delay = 0.00>
ST_152 : Operation 676 [1/1] (3.52ns)   --->   "%add_ln33_7 = add i64 %i_0, i64 9" [forward_fcc/fwprop.cpp:33]   --->   Operation 676 'add' 'add_ln33_7' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 677 [1/1] (1.87ns)   --->   "%add_ln33_16 = add i7 %empty_35, i7 9" [forward_fcc/fwprop.cpp:33]   --->   Operation 677 'add' 'add_ln33_16' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 678 [1/1] (2.77ns)   --->   "%icmp_ln33_10 = icmp_eq  i64 %add_ln33_7, i64 %zext_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 678 'icmp' 'icmp_ln33_10' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 679 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33_10, void %.split8.9, void %.lr.ph.preheader" [forward_fcc/fwprop.cpp:33]   --->   Operation 679 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>

State 153 <SV = 56> <Delay = 3.74>
ST_153 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln35_9 = zext i7 %add_ln33_16" [forward_fcc/fwprop.cpp:35]   --->   Operation 680 'zext' 'zext_ln35_9' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 681 [1/1] (0.00ns)   --->   "%y_t_addr_9 = getelementptr i32 %y_t, i32 0, i32 %zext_ln35_9" [forward_fcc/fwprop.cpp:35]   --->   Operation 681 'getelementptr' 'y_t_addr_9' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 682 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 0, i7 %y_t_addr_9" [forward_fcc/fwprop.cpp:35]   --->   Operation 682 'store' 'store_ln35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_153 : Operation 683 [1/1] (3.74ns)   --->   "%empty_54 = mul i7 %add_ln33_16, i7 %trunc_ln29" [forward_fcc/fwprop.cpp:33]   --->   Operation 683 'mul' 'empty_54' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 684 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %cmp83, void %._crit_edge7.9, void %.lr.ph6.9.preheader" [forward_fcc/fwprop.cpp:38]   --->   Operation 684 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 685 [1/1] (1.58ns)   --->   "%br_ln38 = br void %.lr.ph6.9" [forward_fcc/fwprop.cpp:38]   --->   Operation 685 'br' 'br_ln38' <Predicate = (cmp83)> <Delay = 1.58>

State 154 <SV = 57> <Delay = 5.12>
ST_154 : Operation 686 [1/1] (0.00ns)   --->   "%j_9 = phi i31 %add_ln38_9, void %.split6.9, i31 0, void %.lr.ph6.9.preheader" [forward_fcc/fwprop.cpp:38]   --->   Operation 686 'phi' 'j_9' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln38_9 = zext i31 %j_9" [forward_fcc/fwprop.cpp:38]   --->   Operation 687 'zext' 'zext_ln38_9' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 688 [1/1] (2.47ns)   --->   "%icmp_ln38_9 = icmp_eq  i32 %zext_ln38_9, i32 %xdimension_read" [forward_fcc/fwprop.cpp:38]   --->   Operation 688 'icmp' 'icmp_ln38_9' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 689 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38_9, void %.split6.9, void %._crit_edge7.loopexit.9" [forward_fcc/fwprop.cpp:38]   --->   Operation 689 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 690 [1/1] (0.00ns)   --->   "%trunc_ln38_9 = trunc i31 %j_9" [forward_fcc/fwprop.cpp:38]   --->   Operation 690 'trunc' 'trunc_ln38_9' <Predicate = (!icmp_ln38_9)> <Delay = 0.00>
ST_154 : Operation 691 [1/1] (1.87ns)   --->   "%add_ln40_9 = add i7 %trunc_ln38_9, i7 %empty_54" [forward_fcc/fwprop.cpp:40]   --->   Operation 691 'add' 'add_ln40_9' <Predicate = (!icmp_ln38_9)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln40_18 = zext i7 %add_ln40_9" [forward_fcc/fwprop.cpp:40]   --->   Operation 692 'zext' 'zext_ln40_18' <Predicate = (!icmp_ln38_9)> <Delay = 0.00>
ST_154 : Operation 693 [1/1] (0.00ns)   --->   "%w_t_addr_10 = getelementptr i32 %w_t, i32 0, i32 %zext_ln40_18" [forward_fcc/fwprop.cpp:40]   --->   Operation 693 'getelementptr' 'w_t_addr_10' <Predicate = (!icmp_ln38_9)> <Delay = 0.00>
ST_154 : Operation 694 [2/2] (3.25ns)   --->   "%w_t_load_9 = load i7 %w_t_addr_10" [forward_fcc/fwprop.cpp:40]   --->   Operation 694 'load' 'w_t_load_9' <Predicate = (!icmp_ln38_9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_154 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln40_19 = zext i7 %trunc_ln38_9" [forward_fcc/fwprop.cpp:40]   --->   Operation 695 'zext' 'zext_ln40_19' <Predicate = (!icmp_ln38_9)> <Delay = 0.00>
ST_154 : Operation 696 [1/1] (0.00ns)   --->   "%x_t_addr_10 = getelementptr i32 %x_t, i32 0, i32 %zext_ln40_19" [forward_fcc/fwprop.cpp:40]   --->   Operation 696 'getelementptr' 'x_t_addr_10' <Predicate = (!icmp_ln38_9)> <Delay = 0.00>
ST_154 : Operation 697 [2/2] (3.25ns)   --->   "%x_t_load_9 = load i7 %x_t_addr_10" [forward_fcc/fwprop.cpp:40]   --->   Operation 697 'load' 'x_t_load_9' <Predicate = (!icmp_ln38_9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 155 <SV = 58> <Delay = 3.25>
ST_155 : Operation 698 [1/2] (3.25ns)   --->   "%w_t_load_9 = load i7 %w_t_addr_10" [forward_fcc/fwprop.cpp:40]   --->   Operation 698 'load' 'w_t_load_9' <Predicate = (!icmp_ln38_9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_155 : Operation 699 [1/2] (3.25ns)   --->   "%x_t_load_9 = load i7 %x_t_addr_10" [forward_fcc/fwprop.cpp:40]   --->   Operation 699 'load' 'x_t_load_9' <Predicate = (!icmp_ln38_9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 156 <SV = 59> <Delay = 5.70>
ST_156 : Operation 700 [4/4] (5.70ns)   --->   "%mul_9 = fmul i32 %w_t_load_9, i32 %x_t_load_9" [forward_fcc/fwprop.cpp:40]   --->   Operation 700 'fmul' 'mul_9' <Predicate = (!icmp_ln38_9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 60> <Delay = 5.70>
ST_157 : Operation 701 [1/1] (2.52ns)   --->   "%add_ln38_9 = add i31 %j_9, i31 1" [forward_fcc/fwprop.cpp:38]   --->   Operation 701 'add' 'add_ln38_9' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 702 [3/4] (5.70ns)   --->   "%mul_9 = fmul i32 %w_t_load_9, i32 %x_t_load_9" [forward_fcc/fwprop.cpp:40]   --->   Operation 702 'fmul' 'mul_9' <Predicate = (!icmp_ln38_9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 61> <Delay = 5.70>
ST_158 : Operation 703 [2/4] (5.70ns)   --->   "%mul_9 = fmul i32 %w_t_load_9, i32 %x_t_load_9" [forward_fcc/fwprop.cpp:40]   --->   Operation 703 'fmul' 'mul_9' <Predicate = (!icmp_ln38_9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 62> <Delay = 7.25>
ST_159 : Operation 704 [1/1] (0.00ns)   --->   "%add1714_9 = phi i32 %add1_9, void %.split6.9, i32 0, void %.lr.ph6.9.preheader" [forward_fcc/fwprop.cpp:40]   --->   Operation 704 'phi' 'add1714_9' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 705 [1/1] (0.00ns)   --->   "%empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 705 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 706 [1/4] (5.70ns)   --->   "%mul_9 = fmul i32 %w_t_load_9, i32 %x_t_load_9" [forward_fcc/fwprop.cpp:40]   --->   Operation 706 'fmul' 'mul_9' <Predicate = (!icmp_ln38_9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 63> <Delay = 7.25>
ST_160 : Operation 707 [5/5] (7.25ns)   --->   "%add1_9 = fadd i32 %add1714_9, i32 %mul_9" [forward_fcc/fwprop.cpp:40]   --->   Operation 707 'fadd' 'add1_9' <Predicate = (!icmp_ln38_9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 64> <Delay = 14.5>
ST_161 : Operation 708 [4/5] (7.25ns)   --->   "%add1_9 = fadd i32 %add1714_9, i32 %mul_9" [forward_fcc/fwprop.cpp:40]   --->   Operation 708 'fadd' 'add1_9' <Predicate = (!icmp_ln38_9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 65> <Delay = 14.5>
ST_162 : Operation 709 [3/5] (7.25ns)   --->   "%add1_9 = fadd i32 %add1714_9, i32 %mul_9" [forward_fcc/fwprop.cpp:40]   --->   Operation 709 'fadd' 'add1_9' <Predicate = (!icmp_ln38_9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 66> <Delay = 14.5>
ST_163 : Operation 710 [2/5] (7.25ns)   --->   "%add1_9 = fadd i32 %add1714_9, i32 %mul_9" [forward_fcc/fwprop.cpp:40]   --->   Operation 710 'fadd' 'add1_9' <Predicate = (!icmp_ln38_9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 67> <Delay = 14.5>
ST_164 : Operation 711 [1/1] (0.00ns)   --->   "%specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16" [forward_fcc/fwprop.cpp:38]   --->   Operation 711 'specpipeline' 'specpipeline_ln38' <Predicate = (!icmp_ln38_9)> <Delay = 0.00>
ST_164 : Operation 712 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [forward_fcc/fwprop.cpp:38]   --->   Operation 712 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln38_9)> <Delay = 0.00>
ST_164 : Operation 713 [1/5] (7.25ns)   --->   "%add1_9 = fadd i32 %add1714_9, i32 %mul_9" [forward_fcc/fwprop.cpp:40]   --->   Operation 713 'fadd' 'add1_9' <Predicate = (!icmp_ln38_9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 714 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph6.9"   --->   Operation 714 'br' 'br_ln0' <Predicate = (!icmp_ln38_9)> <Delay = 0.00>

State 165 <SV = 63> <Delay = 3.52>
ST_165 : Operation 715 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %add1714_9, i7 %y_t_addr_9" [forward_fcc/fwprop.cpp:40]   --->   Operation 715 'store' 'store_ln40' <Predicate = (cmp83)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_165 : Operation 716 [1/1] (0.00ns)   --->   "%br_ln33 = br void %._crit_edge7.9" [forward_fcc/fwprop.cpp:33]   --->   Operation 716 'br' 'br_ln33' <Predicate = (cmp83)> <Delay = 0.00>
ST_165 : Operation 717 [1/1] (3.52ns)   --->   "%add_ln33_8 = add i64 %i_0, i64 10" [forward_fcc/fwprop.cpp:33]   --->   Operation 717 'add' 'add_ln33_8' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 718 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 718 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 166 <SV = 56> <Delay = 1.58>
ST_166 : Operation 719 [1/1] (1.58ns)   --->   "%br_ln43 = br void %.lr.ph" [forward_fcc/fwprop.cpp:43]   --->   Operation 719 'br' 'br_ln43' <Predicate = true> <Delay = 1.58>

State 167 <SV = 57> <Delay = 3.25>
ST_167 : Operation 720 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln43, void %.split, i31 0, void %.lr.ph.preheader" [forward_fcc/fwprop.cpp:43]   --->   Operation 720 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 721 [1/1] (2.52ns)   --->   "%add_ln43 = add i31 %i, i31 1" [forward_fcc/fwprop.cpp:43]   --->   Operation 721 'add' 'add_ln43' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 722 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 722 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 723 [1/1] (2.47ns)   --->   "%icmp_ln43 = icmp_eq  i31 %i, i31 %trunc_ln33" [forward_fcc/fwprop.cpp:43]   --->   Operation 723 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 724 [1/1] (0.00ns)   --->   "%empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 724 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 725 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %.split, void %._crit_edge.loopexit" [forward_fcc/fwprop.cpp:43]   --->   Operation 725 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 726 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i31 %i" [forward_fcc/fwprop.cpp:44]   --->   Operation 726 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_167 : Operation 727 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i7 %trunc_ln44" [forward_fcc/fwprop.cpp:44]   --->   Operation 727 'zext' 'zext_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_167 : Operation 728 [1/1] (0.00ns)   --->   "%b_t_addr_1 = getelementptr i32 %b_t, i32 0, i32 %zext_ln44" [forward_fcc/fwprop.cpp:44]   --->   Operation 728 'getelementptr' 'b_t_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_167 : Operation 729 [2/2] (3.25ns)   --->   "%b_t_load = load i7 %b_t_addr_1" [forward_fcc/fwprop.cpp:44]   --->   Operation 729 'load' 'b_t_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_167 : Operation 730 [1/1] (0.00ns)   --->   "%y_t_addr_1 = getelementptr i32 %y_t, i32 0, i32 %zext_ln44" [forward_fcc/fwprop.cpp:44]   --->   Operation 730 'getelementptr' 'y_t_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_167 : Operation 731 [2/2] (3.25ns)   --->   "%y_t_load = load i7 %y_t_addr_1" [forward_fcc/fwprop.cpp:44]   --->   Operation 731 'load' 'y_t_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 168 <SV = 58> <Delay = 3.25>
ST_168 : Operation 732 [1/2] (3.25ns)   --->   "%b_t_load = load i7 %b_t_addr_1" [forward_fcc/fwprop.cpp:44]   --->   Operation 732 'load' 'b_t_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_168 : Operation 733 [1/2] (3.25ns)   --->   "%y_t_load = load i7 %y_t_addr_1" [forward_fcc/fwprop.cpp:44]   --->   Operation 733 'load' 'y_t_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 169 <SV = 59> <Delay = 7.25>
ST_169 : Operation 734 [5/5] (7.25ns)   --->   "%add = fadd i32 %y_t_load, i32 %b_t_load" [forward_fcc/fwprop.cpp:44]   --->   Operation 734 'fadd' 'add' <Predicate = (!icmp_ln43)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 60> <Delay = 7.25>
ST_170 : Operation 735 [4/5] (7.25ns)   --->   "%add = fadd i32 %y_t_load, i32 %b_t_load" [forward_fcc/fwprop.cpp:44]   --->   Operation 735 'fadd' 'add' <Predicate = (!icmp_ln43)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 61> <Delay = 7.25>
ST_171 : Operation 736 [3/5] (7.25ns)   --->   "%add = fadd i32 %y_t_load, i32 %b_t_load" [forward_fcc/fwprop.cpp:44]   --->   Operation 736 'fadd' 'add' <Predicate = (!icmp_ln43)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 62> <Delay = 7.25>
ST_172 : Operation 737 [2/5] (7.25ns)   --->   "%add = fadd i32 %y_t_load, i32 %b_t_load" [forward_fcc/fwprop.cpp:44]   --->   Operation 737 'fadd' 'add' <Predicate = (!icmp_ln43)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 63> <Delay = 7.25>
ST_173 : Operation 738 [1/5] (7.25ns)   --->   "%add = fadd i32 %y_t_load, i32 %b_t_load" [forward_fcc/fwprop.cpp:44]   --->   Operation 738 'fadd' 'add' <Predicate = (!icmp_ln43)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 64> <Delay = 3.25>
ST_174 : Operation 739 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [forward_fcc/fwprop.cpp:43]   --->   Operation 739 'specloopname' 'specloopname_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_174 : Operation 740 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %add, i7 %y_t_addr_1" [forward_fcc/fwprop.cpp:44]   --->   Operation 740 'store' 'store_ln44' <Predicate = (!icmp_ln43)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_174 : Operation 741 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 741 'br' 'br_ln0' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 175 <SV = 58> <Delay = 7.30>
ST_175 : Operation 742 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 742 'br' 'br_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_175 : Operation 743 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln30, void %loop-memcpy-residual-header, void %loop-memcpy-expansion.preheader" [forward_fcc/fwprop.cpp:47]   --->   Operation 743 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 744 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %y_read, i32 2, i32 31"   --->   Operation 744 'partselect' 'p_cast3' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_175 : Operation 745 [1/1] (0.00ns)   --->   "%p_cast3_cast = sext i30 %p_cast3"   --->   Operation 745 'sext' 'p_cast3_cast' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_175 : Operation 746 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i32 %p_cast3_cast"   --->   Operation 746 'getelementptr' 'gmem_addr_3' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_175 : Operation 747 [1/1] (7.30ns)   --->   "%empty_57 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %ydimension_read"   --->   Operation 747 'writereq' 'empty_57' <Predicate = (icmp_ln30)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 748 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 748 'br' 'br_ln0' <Predicate = (icmp_ln30)> <Delay = 1.58>

State 176 <SV = 59> <Delay = 3.46>
ST_176 : Operation 749 [1/1] (0.00ns)   --->   "%loop_index = phi i62 %empty_58, void %loop-memcpy-expansion.split, i62 0, void %loop-memcpy-expansion.preheader"   --->   Operation 749 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 750 [1/1] (3.46ns)   --->   "%empty_58 = add i62 %loop_index, i62 1"   --->   Operation 750 'add' 'empty_58' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 751 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 751 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 752 [1/1] (2.79ns)   --->   "%exitcond4 = icmp_eq  i62 %loop_index, i62 %sext_ln30" [forward_fcc/fwprop.cpp:30]   --->   Operation 752 'icmp' 'exitcond4' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 753 [1/1] (0.00ns)   --->   "%empty_59 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 753 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 754 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %exitcond4, void %loop-memcpy-expansion.split, void %loop-memcpy-residual-header.loopexit" [forward_fcc/fwprop.cpp:30]   --->   Operation 754 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 755 [1/1] (0.00ns)   --->   "%empty_60 = trunc i62 %loop_index"   --->   Operation 755 'trunc' 'empty_60' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_176 : Operation 756 [1/1] (0.00ns)   --->   "%loop_index_cast_cast = zext i7 %empty_60"   --->   Operation 756 'zext' 'loop_index_cast_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_176 : Operation 757 [1/1] (0.00ns)   --->   "%y_t_addr_2 = getelementptr i32 %y_t, i32 0, i32 %loop_index_cast_cast"   --->   Operation 757 'getelementptr' 'y_t_addr_2' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_176 : Operation 758 [2/2] (3.25ns)   --->   "%y_t_load_1 = load i7 %y_t_addr_2"   --->   Operation 758 'load' 'y_t_load_1' <Predicate = (!exitcond4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 177 <SV = 60> <Delay = 3.25>
ST_177 : Operation 759 [1/2] (3.25ns)   --->   "%y_t_load_1 = load i7 %y_t_addr_2"   --->   Operation 759 'load' 'y_t_load_1' <Predicate = (!exitcond4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 178 <SV = 61> <Delay = 7.30>
ST_178 : Operation 760 [1/1] (0.00ns)   --->   "%empty_61 = bitcast i32 %y_t_load_1"   --->   Operation 760 'bitcast' 'empty_61' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_178 : Operation 761 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_3, i32 %empty_61, i4 15"   --->   Operation 761 'write' 'write_ln0' <Predicate = (!exitcond4)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 762 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 762 'br' 'br_ln0' <Predicate = (!exitcond4)> <Delay = 0.00>

State 179 <SV = 60> <Delay = 7.30>
ST_179 : Operation 763 [5/5] (7.30ns)   --->   "%empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:49]   --->   Operation 763 'writeresp' 'empty_62' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 180 <SV = 61> <Delay = 7.30>
ST_180 : Operation 764 [4/5] (7.30ns)   --->   "%empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:49]   --->   Operation 764 'writeresp' 'empty_62' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 181 <SV = 62> <Delay = 7.30>
ST_181 : Operation 765 [3/5] (7.30ns)   --->   "%empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:49]   --->   Operation 765 'writeresp' 'empty_62' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 182 <SV = 63> <Delay = 7.30>
ST_182 : Operation 766 [2/5] (7.30ns)   --->   "%empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:49]   --->   Operation 766 'writeresp' 'empty_62' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 183 <SV = 64> <Delay = 7.30>
ST_183 : Operation 767 [1/5] (7.30ns)   --->   "%empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:49]   --->   Operation 767 'writeresp' 'empty_62' <Predicate = (icmp_ln30)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 768 [1/1] (0.00ns)   --->   "%br_ln49 = br void %loop-memcpy-residual-header" [forward_fcc/fwprop.cpp:49]   --->   Operation 768 'br' 'br_ln49' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_183 : Operation 769 [1/1] (0.00ns)   --->   "%ret_ln49 = ret" [forward_fcc/fwprop.cpp:49]   --->   Operation 769 'ret' 'ret_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.47ns
The critical path consists of the following:
	s_axi read on port 'xdimension' [27]  (1 ns)
	'icmp' operation ('icmp_ln29', forward_fcc/fwprop.cpp:29) [38]  (2.47 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr') [43]  (0 ns)
	bus request on port 'gmem' [44]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [44]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [44]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [44]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [44]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [44]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [44]  (7.3 ns)

 <State 9>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index29') with incoming values : ('empty_22') [47]  (0 ns)
	'add' operation ('empty_22') [48]  (3.47 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [54]  (7.3 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_24' on array 'x_t', forward_fcc/fwprop.cpp:24 [59]  (3.25 ns)

 <State 12>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln30', forward_fcc/fwprop.cpp:30) [65]  (2.47 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1') [70]  (0 ns)
	bus request on port 'gmem' [71]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [71]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [71]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [71]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [71]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [71]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [71]  (7.3 ns)

 <State 20>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index23') with incoming values : ('empty_26') [74]  (0 ns)
	'add' operation ('empty_26') [75]  (3.47 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [81]  (7.3 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_28' on array 'b_t', forward_fcc/fwprop.cpp:26 [86]  (3.25 ns)

 <State 23>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln31', forward_fcc/fwprop.cpp:31) [91]  (6.91 ns)

 <State 24>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln31', forward_fcc/fwprop.cpp:31) [91]  (6.91 ns)

 <State 25>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln31', forward_fcc/fwprop.cpp:31) [93]  (2.47 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_2') [98]  (0 ns)
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:31) [99]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:31) [99]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:31) [99]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:31) [99]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:31) [99]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:31) [99]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:31) [99]  (7.3 ns)

 <State 33>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index17') with incoming values : ('empty_30') [102]  (0 ns)
	'add' operation ('empty_30') [103]  (3.47 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [109]  (7.3 ns)

 <State 35>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_32' on array 'w_t', forward_fcc/fwprop.cpp:27 [114]  (3.25 ns)

 <State 36>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln33', forward_fcc/fwprop.cpp:33) [119]  (2.47 ns)

 <State 37>: 6.03ns
The critical path consists of the following:
	'phi' operation ('i_0', forward_fcc/fwprop.cpp:33) with incoming values : ('add_ln33_8', forward_fcc/fwprop.cpp:33) [127]  (0 ns)
	'mul' operation ('empty_36', forward_fcc/fwprop.cpp:33) [137]  (3.74 ns)
	blocking operation 2.29 ns on control path)

 <State 38>: 7.26ns
The critical path consists of the following:
	'phi' operation ('add1714_0', forward_fcc/fwprop.cpp:40) with incoming values : ('add1', forward_fcc/fwprop.cpp:40) [143]  (0 ns)
	'fadd' operation ('add1', forward_fcc/fwprop.cpp:40) [161]  (7.26 ns)

 <State 39>: 3.25ns
The critical path consists of the following:
	'load' operation ('w_t_load', forward_fcc/fwprop.cpp:40) on array 'w_t', forward_fcc/fwprop.cpp:27 [156]  (3.25 ns)

 <State 40>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', forward_fcc/fwprop.cpp:40) [160]  (5.7 ns)

 <State 41>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', forward_fcc/fwprop.cpp:40) [160]  (5.7 ns)

 <State 42>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', forward_fcc/fwprop.cpp:40) [160]  (5.7 ns)

 <State 43>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', forward_fcc/fwprop.cpp:40) [160]  (5.7 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add1', forward_fcc/fwprop.cpp:40) [161]  (7.26 ns)

 <State 45>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1', forward_fcc/fwprop.cpp:40) [161]  (7.26 ns)
	'phi' operation ('add1714_0', forward_fcc/fwprop.cpp:40) with incoming values : ('add1', forward_fcc/fwprop.cpp:40) [143]  (0 ns)
	'fadd' operation ('add1', forward_fcc/fwprop.cpp:40) [161]  (7.26 ns)

 <State 46>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1', forward_fcc/fwprop.cpp:40) [161]  (7.26 ns)
	'phi' operation ('add1714_0', forward_fcc/fwprop.cpp:40) with incoming values : ('add1', forward_fcc/fwprop.cpp:40) [143]  (0 ns)
	'fadd' operation ('add1', forward_fcc/fwprop.cpp:40) [161]  (7.26 ns)

 <State 47>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1', forward_fcc/fwprop.cpp:40) [161]  (7.26 ns)
	'phi' operation ('add1714_0', forward_fcc/fwprop.cpp:40) with incoming values : ('add1', forward_fcc/fwprop.cpp:40) [143]  (0 ns)
	'fadd' operation ('add1', forward_fcc/fwprop.cpp:40) [161]  (7.26 ns)

 <State 48>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1', forward_fcc/fwprop.cpp:40) [161]  (7.26 ns)
	'phi' operation ('add1714_0', forward_fcc/fwprop.cpp:40) with incoming values : ('add1', forward_fcc/fwprop.cpp:40) [143]  (0 ns)
	'fadd' operation ('add1', forward_fcc/fwprop.cpp:40) [161]  (7.26 ns)

 <State 49>: 6.03ns
The critical path consists of the following:
	'or' operation ('or_ln33_1', forward_fcc/fwprop.cpp:33) [168]  (0 ns)
	'mul' operation ('empty_38', forward_fcc/fwprop.cpp:33) [175]  (3.74 ns)
	blocking operation 2.29 ns on control path)

 <State 50>: 7.26ns
The critical path consists of the following:
	'phi' operation ('add1714_1', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_1', forward_fcc/fwprop.cpp:40) [181]  (0 ns)
	'fadd' operation ('add1_1', forward_fcc/fwprop.cpp:40) [199]  (7.26 ns)

 <State 51>: 3.25ns
The critical path consists of the following:
	'load' operation ('w_t_load_1', forward_fcc/fwprop.cpp:40) on array 'w_t', forward_fcc/fwprop.cpp:27 [194]  (3.25 ns)

 <State 52>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_1', forward_fcc/fwprop.cpp:40) [198]  (5.7 ns)

 <State 53>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_1', forward_fcc/fwprop.cpp:40) [198]  (5.7 ns)

 <State 54>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_1', forward_fcc/fwprop.cpp:40) [198]  (5.7 ns)

 <State 55>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_1', forward_fcc/fwprop.cpp:40) [198]  (5.7 ns)

 <State 56>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add1_1', forward_fcc/fwprop.cpp:40) [199]  (7.26 ns)

 <State 57>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_1', forward_fcc/fwprop.cpp:40) [199]  (7.26 ns)
	'phi' operation ('add1714_1', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_1', forward_fcc/fwprop.cpp:40) [181]  (0 ns)
	'fadd' operation ('add1_1', forward_fcc/fwprop.cpp:40) [199]  (7.26 ns)

 <State 58>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_1', forward_fcc/fwprop.cpp:40) [199]  (7.26 ns)
	'phi' operation ('add1714_1', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_1', forward_fcc/fwprop.cpp:40) [181]  (0 ns)
	'fadd' operation ('add1_1', forward_fcc/fwprop.cpp:40) [199]  (7.26 ns)

 <State 59>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_1', forward_fcc/fwprop.cpp:40) [199]  (7.26 ns)
	'phi' operation ('add1714_1', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_1', forward_fcc/fwprop.cpp:40) [181]  (0 ns)
	'fadd' operation ('add1_1', forward_fcc/fwprop.cpp:40) [199]  (7.26 ns)

 <State 60>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_1', forward_fcc/fwprop.cpp:40) [199]  (7.26 ns)
	'phi' operation ('add1714_1', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_1', forward_fcc/fwprop.cpp:40) [181]  (0 ns)
	'fadd' operation ('add1_1', forward_fcc/fwprop.cpp:40) [199]  (7.26 ns)

 <State 61>: 6.3ns
The critical path consists of the following:
	'add' operation ('add_ln33', forward_fcc/fwprop.cpp:33) [205]  (3.52 ns)
	'icmp' operation ('icmp_ln33_3', forward_fcc/fwprop.cpp:33) [207]  (2.78 ns)

 <State 62>: 5.61ns
The critical path consists of the following:
	'add' operation ('add_ln33_9', forward_fcc/fwprop.cpp:33) [206]  (1.87 ns)
	'mul' operation ('empty_40', forward_fcc/fwprop.cpp:33) [213]  (3.74 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'phi' operation ('add1714_2', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_2', forward_fcc/fwprop.cpp:40) [219]  (0 ns)
	'fadd' operation ('add1_2', forward_fcc/fwprop.cpp:40) [237]  (7.26 ns)

 <State 64>: 3.25ns
The critical path consists of the following:
	'load' operation ('w_t_load_2', forward_fcc/fwprop.cpp:40) on array 'w_t', forward_fcc/fwprop.cpp:27 [232]  (3.25 ns)

 <State 65>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_2', forward_fcc/fwprop.cpp:40) [236]  (5.7 ns)

 <State 66>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_2', forward_fcc/fwprop.cpp:40) [236]  (5.7 ns)

 <State 67>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_2', forward_fcc/fwprop.cpp:40) [236]  (5.7 ns)

 <State 68>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_2', forward_fcc/fwprop.cpp:40) [236]  (5.7 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add1_2', forward_fcc/fwprop.cpp:40) [237]  (7.26 ns)

 <State 70>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_2', forward_fcc/fwprop.cpp:40) [237]  (7.26 ns)
	'phi' operation ('add1714_2', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_2', forward_fcc/fwprop.cpp:40) [219]  (0 ns)
	'fadd' operation ('add1_2', forward_fcc/fwprop.cpp:40) [237]  (7.26 ns)

 <State 71>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_2', forward_fcc/fwprop.cpp:40) [237]  (7.26 ns)
	'phi' operation ('add1714_2', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_2', forward_fcc/fwprop.cpp:40) [219]  (0 ns)
	'fadd' operation ('add1_2', forward_fcc/fwprop.cpp:40) [237]  (7.26 ns)

 <State 72>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_2', forward_fcc/fwprop.cpp:40) [237]  (7.26 ns)
	'phi' operation ('add1714_2', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_2', forward_fcc/fwprop.cpp:40) [219]  (0 ns)
	'fadd' operation ('add1_2', forward_fcc/fwprop.cpp:40) [237]  (7.26 ns)

 <State 73>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_2', forward_fcc/fwprop.cpp:40) [237]  (7.26 ns)
	'phi' operation ('add1714_2', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_2', forward_fcc/fwprop.cpp:40) [219]  (0 ns)
	'fadd' operation ('add1_2', forward_fcc/fwprop.cpp:40) [237]  (7.26 ns)

 <State 74>: 6.3ns
The critical path consists of the following:
	'add' operation ('add_ln33_1', forward_fcc/fwprop.cpp:33) [243]  (3.52 ns)
	'icmp' operation ('icmp_ln33_4', forward_fcc/fwprop.cpp:33) [245]  (2.78 ns)

 <State 75>: 5.61ns
The critical path consists of the following:
	'add' operation ('add_ln33_10', forward_fcc/fwprop.cpp:33) [244]  (1.87 ns)
	'mul' operation ('empty_42', forward_fcc/fwprop.cpp:33) [251]  (3.74 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'phi' operation ('add1714_3', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_3', forward_fcc/fwprop.cpp:40) [257]  (0 ns)
	'fadd' operation ('add1_3', forward_fcc/fwprop.cpp:40) [275]  (7.26 ns)

 <State 77>: 3.25ns
The critical path consists of the following:
	'load' operation ('w_t_load_3', forward_fcc/fwprop.cpp:40) on array 'w_t', forward_fcc/fwprop.cpp:27 [270]  (3.25 ns)

 <State 78>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_3', forward_fcc/fwprop.cpp:40) [274]  (5.7 ns)

 <State 79>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_3', forward_fcc/fwprop.cpp:40) [274]  (5.7 ns)

 <State 80>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_3', forward_fcc/fwprop.cpp:40) [274]  (5.7 ns)

 <State 81>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_3', forward_fcc/fwprop.cpp:40) [274]  (5.7 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add1_3', forward_fcc/fwprop.cpp:40) [275]  (7.26 ns)

 <State 83>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_3', forward_fcc/fwprop.cpp:40) [275]  (7.26 ns)
	'phi' operation ('add1714_3', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_3', forward_fcc/fwprop.cpp:40) [257]  (0 ns)
	'fadd' operation ('add1_3', forward_fcc/fwprop.cpp:40) [275]  (7.26 ns)

 <State 84>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_3', forward_fcc/fwprop.cpp:40) [275]  (7.26 ns)
	'phi' operation ('add1714_3', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_3', forward_fcc/fwprop.cpp:40) [257]  (0 ns)
	'fadd' operation ('add1_3', forward_fcc/fwprop.cpp:40) [275]  (7.26 ns)

 <State 85>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_3', forward_fcc/fwprop.cpp:40) [275]  (7.26 ns)
	'phi' operation ('add1714_3', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_3', forward_fcc/fwprop.cpp:40) [257]  (0 ns)
	'fadd' operation ('add1_3', forward_fcc/fwprop.cpp:40) [275]  (7.26 ns)

 <State 86>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_3', forward_fcc/fwprop.cpp:40) [275]  (7.26 ns)
	'phi' operation ('add1714_3', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_3', forward_fcc/fwprop.cpp:40) [257]  (0 ns)
	'fadd' operation ('add1_3', forward_fcc/fwprop.cpp:40) [275]  (7.26 ns)

 <State 87>: 6.3ns
The critical path consists of the following:
	'add' operation ('add_ln33_2', forward_fcc/fwprop.cpp:33) [281]  (3.52 ns)
	'icmp' operation ('icmp_ln33_5', forward_fcc/fwprop.cpp:33) [283]  (2.78 ns)

 <State 88>: 5.61ns
The critical path consists of the following:
	'add' operation ('add_ln33_11', forward_fcc/fwprop.cpp:33) [282]  (1.87 ns)
	'mul' operation ('empty_44', forward_fcc/fwprop.cpp:33) [289]  (3.74 ns)

 <State 89>: 7.26ns
The critical path consists of the following:
	'phi' operation ('add1714_4', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_4', forward_fcc/fwprop.cpp:40) [295]  (0 ns)
	'fadd' operation ('add1_4', forward_fcc/fwprop.cpp:40) [313]  (7.26 ns)

 <State 90>: 3.25ns
The critical path consists of the following:
	'load' operation ('w_t_load_4', forward_fcc/fwprop.cpp:40) on array 'w_t', forward_fcc/fwprop.cpp:27 [308]  (3.25 ns)

 <State 91>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_4', forward_fcc/fwprop.cpp:40) [312]  (5.7 ns)

 <State 92>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_4', forward_fcc/fwprop.cpp:40) [312]  (5.7 ns)

 <State 93>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_4', forward_fcc/fwprop.cpp:40) [312]  (5.7 ns)

 <State 94>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_4', forward_fcc/fwprop.cpp:40) [312]  (5.7 ns)

 <State 95>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add1_4', forward_fcc/fwprop.cpp:40) [313]  (7.26 ns)

 <State 96>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_4', forward_fcc/fwprop.cpp:40) [313]  (7.26 ns)
	'phi' operation ('add1714_4', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_4', forward_fcc/fwprop.cpp:40) [295]  (0 ns)
	'fadd' operation ('add1_4', forward_fcc/fwprop.cpp:40) [313]  (7.26 ns)

 <State 97>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_4', forward_fcc/fwprop.cpp:40) [313]  (7.26 ns)
	'phi' operation ('add1714_4', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_4', forward_fcc/fwprop.cpp:40) [295]  (0 ns)
	'fadd' operation ('add1_4', forward_fcc/fwprop.cpp:40) [313]  (7.26 ns)

 <State 98>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_4', forward_fcc/fwprop.cpp:40) [313]  (7.26 ns)
	'phi' operation ('add1714_4', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_4', forward_fcc/fwprop.cpp:40) [295]  (0 ns)
	'fadd' operation ('add1_4', forward_fcc/fwprop.cpp:40) [313]  (7.26 ns)

 <State 99>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_4', forward_fcc/fwprop.cpp:40) [313]  (7.26 ns)
	'phi' operation ('add1714_4', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_4', forward_fcc/fwprop.cpp:40) [295]  (0 ns)
	'fadd' operation ('add1_4', forward_fcc/fwprop.cpp:40) [313]  (7.26 ns)

 <State 100>: 6.3ns
The critical path consists of the following:
	'add' operation ('add_ln33_3', forward_fcc/fwprop.cpp:33) [319]  (3.52 ns)
	'icmp' operation ('icmp_ln33_6', forward_fcc/fwprop.cpp:33) [321]  (2.78 ns)

 <State 101>: 5.61ns
The critical path consists of the following:
	'add' operation ('add_ln33_12', forward_fcc/fwprop.cpp:33) [320]  (1.87 ns)
	'mul' operation ('empty_46', forward_fcc/fwprop.cpp:33) [327]  (3.74 ns)

 <State 102>: 7.26ns
The critical path consists of the following:
	'phi' operation ('add1714_5', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_5', forward_fcc/fwprop.cpp:40) [333]  (0 ns)
	'fadd' operation ('add1_5', forward_fcc/fwprop.cpp:40) [351]  (7.26 ns)

 <State 103>: 3.25ns
The critical path consists of the following:
	'load' operation ('w_t_load_5', forward_fcc/fwprop.cpp:40) on array 'w_t', forward_fcc/fwprop.cpp:27 [346]  (3.25 ns)

 <State 104>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_5', forward_fcc/fwprop.cpp:40) [350]  (5.7 ns)

 <State 105>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_5', forward_fcc/fwprop.cpp:40) [350]  (5.7 ns)

 <State 106>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_5', forward_fcc/fwprop.cpp:40) [350]  (5.7 ns)

 <State 107>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_5', forward_fcc/fwprop.cpp:40) [350]  (5.7 ns)

 <State 108>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add1_5', forward_fcc/fwprop.cpp:40) [351]  (7.26 ns)

 <State 109>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_5', forward_fcc/fwprop.cpp:40) [351]  (7.26 ns)
	'phi' operation ('add1714_5', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_5', forward_fcc/fwprop.cpp:40) [333]  (0 ns)
	'fadd' operation ('add1_5', forward_fcc/fwprop.cpp:40) [351]  (7.26 ns)

 <State 110>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_5', forward_fcc/fwprop.cpp:40) [351]  (7.26 ns)
	'phi' operation ('add1714_5', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_5', forward_fcc/fwprop.cpp:40) [333]  (0 ns)
	'fadd' operation ('add1_5', forward_fcc/fwprop.cpp:40) [351]  (7.26 ns)

 <State 111>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_5', forward_fcc/fwprop.cpp:40) [351]  (7.26 ns)
	'phi' operation ('add1714_5', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_5', forward_fcc/fwprop.cpp:40) [333]  (0 ns)
	'fadd' operation ('add1_5', forward_fcc/fwprop.cpp:40) [351]  (7.26 ns)

 <State 112>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_5', forward_fcc/fwprop.cpp:40) [351]  (7.26 ns)
	'phi' operation ('add1714_5', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_5', forward_fcc/fwprop.cpp:40) [333]  (0 ns)
	'fadd' operation ('add1_5', forward_fcc/fwprop.cpp:40) [351]  (7.26 ns)

 <State 113>: 6.3ns
The critical path consists of the following:
	'add' operation ('add_ln33_4', forward_fcc/fwprop.cpp:33) [357]  (3.52 ns)
	'icmp' operation ('icmp_ln33_7', forward_fcc/fwprop.cpp:33) [359]  (2.78 ns)

 <State 114>: 5.61ns
The critical path consists of the following:
	'add' operation ('add_ln33_13', forward_fcc/fwprop.cpp:33) [358]  (1.87 ns)
	'mul' operation ('empty_48', forward_fcc/fwprop.cpp:33) [365]  (3.74 ns)

 <State 115>: 7.26ns
The critical path consists of the following:
	'phi' operation ('add1714_6', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_6', forward_fcc/fwprop.cpp:40) [371]  (0 ns)
	'fadd' operation ('add1_6', forward_fcc/fwprop.cpp:40) [389]  (7.26 ns)

 <State 116>: 3.25ns
The critical path consists of the following:
	'load' operation ('w_t_load_6', forward_fcc/fwprop.cpp:40) on array 'w_t', forward_fcc/fwprop.cpp:27 [384]  (3.25 ns)

 <State 117>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_6', forward_fcc/fwprop.cpp:40) [388]  (5.7 ns)

 <State 118>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_6', forward_fcc/fwprop.cpp:40) [388]  (5.7 ns)

 <State 119>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_6', forward_fcc/fwprop.cpp:40) [388]  (5.7 ns)

 <State 120>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_6', forward_fcc/fwprop.cpp:40) [388]  (5.7 ns)

 <State 121>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add1_6', forward_fcc/fwprop.cpp:40) [389]  (7.26 ns)

 <State 122>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_6', forward_fcc/fwprop.cpp:40) [389]  (7.26 ns)
	'phi' operation ('add1714_6', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_6', forward_fcc/fwprop.cpp:40) [371]  (0 ns)
	'fadd' operation ('add1_6', forward_fcc/fwprop.cpp:40) [389]  (7.26 ns)

 <State 123>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_6', forward_fcc/fwprop.cpp:40) [389]  (7.26 ns)
	'phi' operation ('add1714_6', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_6', forward_fcc/fwprop.cpp:40) [371]  (0 ns)
	'fadd' operation ('add1_6', forward_fcc/fwprop.cpp:40) [389]  (7.26 ns)

 <State 124>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_6', forward_fcc/fwprop.cpp:40) [389]  (7.26 ns)
	'phi' operation ('add1714_6', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_6', forward_fcc/fwprop.cpp:40) [371]  (0 ns)
	'fadd' operation ('add1_6', forward_fcc/fwprop.cpp:40) [389]  (7.26 ns)

 <State 125>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_6', forward_fcc/fwprop.cpp:40) [389]  (7.26 ns)
	'phi' operation ('add1714_6', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_6', forward_fcc/fwprop.cpp:40) [371]  (0 ns)
	'fadd' operation ('add1_6', forward_fcc/fwprop.cpp:40) [389]  (7.26 ns)

 <State 126>: 6.3ns
The critical path consists of the following:
	'add' operation ('add_ln33_5', forward_fcc/fwprop.cpp:33) [395]  (3.52 ns)
	'icmp' operation ('icmp_ln33_8', forward_fcc/fwprop.cpp:33) [397]  (2.78 ns)

 <State 127>: 5.61ns
The critical path consists of the following:
	'add' operation ('add_ln33_14', forward_fcc/fwprop.cpp:33) [396]  (1.87 ns)
	'mul' operation ('empty_50', forward_fcc/fwprop.cpp:33) [403]  (3.74 ns)

 <State 128>: 7.26ns
The critical path consists of the following:
	'phi' operation ('add1714_7', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_7', forward_fcc/fwprop.cpp:40) [409]  (0 ns)
	'fadd' operation ('add1_7', forward_fcc/fwprop.cpp:40) [427]  (7.26 ns)

 <State 129>: 3.25ns
The critical path consists of the following:
	'load' operation ('w_t_load_7', forward_fcc/fwprop.cpp:40) on array 'w_t', forward_fcc/fwprop.cpp:27 [422]  (3.25 ns)

 <State 130>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_7', forward_fcc/fwprop.cpp:40) [426]  (5.7 ns)

 <State 131>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_7', forward_fcc/fwprop.cpp:40) [426]  (5.7 ns)

 <State 132>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_7', forward_fcc/fwprop.cpp:40) [426]  (5.7 ns)

 <State 133>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_7', forward_fcc/fwprop.cpp:40) [426]  (5.7 ns)

 <State 134>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add1_7', forward_fcc/fwprop.cpp:40) [427]  (7.26 ns)

 <State 135>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_7', forward_fcc/fwprop.cpp:40) [427]  (7.26 ns)
	'phi' operation ('add1714_7', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_7', forward_fcc/fwprop.cpp:40) [409]  (0 ns)
	'fadd' operation ('add1_7', forward_fcc/fwprop.cpp:40) [427]  (7.26 ns)

 <State 136>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_7', forward_fcc/fwprop.cpp:40) [427]  (7.26 ns)
	'phi' operation ('add1714_7', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_7', forward_fcc/fwprop.cpp:40) [409]  (0 ns)
	'fadd' operation ('add1_7', forward_fcc/fwprop.cpp:40) [427]  (7.26 ns)

 <State 137>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_7', forward_fcc/fwprop.cpp:40) [427]  (7.26 ns)
	'phi' operation ('add1714_7', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_7', forward_fcc/fwprop.cpp:40) [409]  (0 ns)
	'fadd' operation ('add1_7', forward_fcc/fwprop.cpp:40) [427]  (7.26 ns)

 <State 138>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_7', forward_fcc/fwprop.cpp:40) [427]  (7.26 ns)
	'phi' operation ('add1714_7', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_7', forward_fcc/fwprop.cpp:40) [409]  (0 ns)
	'fadd' operation ('add1_7', forward_fcc/fwprop.cpp:40) [427]  (7.26 ns)

 <State 139>: 6.3ns
The critical path consists of the following:
	'add' operation ('add_ln33_6', forward_fcc/fwprop.cpp:33) [433]  (3.52 ns)
	'icmp' operation ('icmp_ln33_9', forward_fcc/fwprop.cpp:33) [435]  (2.78 ns)

 <State 140>: 5.61ns
The critical path consists of the following:
	'add' operation ('add_ln33_15', forward_fcc/fwprop.cpp:33) [434]  (1.87 ns)
	'mul' operation ('empty_52', forward_fcc/fwprop.cpp:33) [441]  (3.74 ns)

 <State 141>: 7.26ns
The critical path consists of the following:
	'phi' operation ('add1714_8', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_8', forward_fcc/fwprop.cpp:40) [447]  (0 ns)
	'fadd' operation ('add1_8', forward_fcc/fwprop.cpp:40) [465]  (7.26 ns)

 <State 142>: 3.25ns
The critical path consists of the following:
	'load' operation ('w_t_load_8', forward_fcc/fwprop.cpp:40) on array 'w_t', forward_fcc/fwprop.cpp:27 [460]  (3.25 ns)

 <State 143>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_8', forward_fcc/fwprop.cpp:40) [464]  (5.7 ns)

 <State 144>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_8', forward_fcc/fwprop.cpp:40) [464]  (5.7 ns)

 <State 145>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_8', forward_fcc/fwprop.cpp:40) [464]  (5.7 ns)

 <State 146>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_8', forward_fcc/fwprop.cpp:40) [464]  (5.7 ns)

 <State 147>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add1_8', forward_fcc/fwprop.cpp:40) [465]  (7.26 ns)

 <State 148>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_8', forward_fcc/fwprop.cpp:40) [465]  (7.26 ns)
	'phi' operation ('add1714_8', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_8', forward_fcc/fwprop.cpp:40) [447]  (0 ns)
	'fadd' operation ('add1_8', forward_fcc/fwprop.cpp:40) [465]  (7.26 ns)

 <State 149>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_8', forward_fcc/fwprop.cpp:40) [465]  (7.26 ns)
	'phi' operation ('add1714_8', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_8', forward_fcc/fwprop.cpp:40) [447]  (0 ns)
	'fadd' operation ('add1_8', forward_fcc/fwprop.cpp:40) [465]  (7.26 ns)

 <State 150>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_8', forward_fcc/fwprop.cpp:40) [465]  (7.26 ns)
	'phi' operation ('add1714_8', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_8', forward_fcc/fwprop.cpp:40) [447]  (0 ns)
	'fadd' operation ('add1_8', forward_fcc/fwprop.cpp:40) [465]  (7.26 ns)

 <State 151>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_8', forward_fcc/fwprop.cpp:40) [465]  (7.26 ns)
	'phi' operation ('add1714_8', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_8', forward_fcc/fwprop.cpp:40) [447]  (0 ns)
	'fadd' operation ('add1_8', forward_fcc/fwprop.cpp:40) [465]  (7.26 ns)

 <State 152>: 6.3ns
The critical path consists of the following:
	'add' operation ('add_ln33_7', forward_fcc/fwprop.cpp:33) [471]  (3.52 ns)
	'icmp' operation ('icmp_ln33_10', forward_fcc/fwprop.cpp:33) [473]  (2.78 ns)

 <State 153>: 3.74ns
The critical path consists of the following:
	'mul' operation ('empty_54', forward_fcc/fwprop.cpp:33) [479]  (3.74 ns)

 <State 154>: 5.12ns
The critical path consists of the following:
	'phi' operation ('j_9', forward_fcc/fwprop.cpp:38) with incoming values : ('add_ln38_9', forward_fcc/fwprop.cpp:38) [484]  (0 ns)
	'add' operation ('add_ln40_9', forward_fcc/fwprop.cpp:40) [495]  (1.87 ns)
	'getelementptr' operation ('w_t_addr_10', forward_fcc/fwprop.cpp:40) [497]  (0 ns)
	'load' operation ('w_t_load_9', forward_fcc/fwprop.cpp:40) on array 'w_t', forward_fcc/fwprop.cpp:27 [498]  (3.25 ns)

 <State 155>: 3.25ns
The critical path consists of the following:
	'load' operation ('w_t_load_9', forward_fcc/fwprop.cpp:40) on array 'w_t', forward_fcc/fwprop.cpp:27 [498]  (3.25 ns)

 <State 156>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_9', forward_fcc/fwprop.cpp:40) [502]  (5.7 ns)

 <State 157>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_9', forward_fcc/fwprop.cpp:40) [502]  (5.7 ns)

 <State 158>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_9', forward_fcc/fwprop.cpp:40) [502]  (5.7 ns)

 <State 159>: 7.26ns
The critical path consists of the following:
	'phi' operation ('add1714_9', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_9', forward_fcc/fwprop.cpp:40) [485]  (0 ns)
	'fadd' operation ('add1_9', forward_fcc/fwprop.cpp:40) [503]  (7.26 ns)

 <State 160>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add1_9', forward_fcc/fwprop.cpp:40) [503]  (7.26 ns)

 <State 161>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_9', forward_fcc/fwprop.cpp:40) [503]  (7.26 ns)
	'phi' operation ('add1714_9', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_9', forward_fcc/fwprop.cpp:40) [485]  (0 ns)
	'fadd' operation ('add1_9', forward_fcc/fwprop.cpp:40) [503]  (7.26 ns)

 <State 162>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_9', forward_fcc/fwprop.cpp:40) [503]  (7.26 ns)
	'phi' operation ('add1714_9', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_9', forward_fcc/fwprop.cpp:40) [485]  (0 ns)
	'fadd' operation ('add1_9', forward_fcc/fwprop.cpp:40) [503]  (7.26 ns)

 <State 163>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_9', forward_fcc/fwprop.cpp:40) [503]  (7.26 ns)
	'phi' operation ('add1714_9', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_9', forward_fcc/fwprop.cpp:40) [485]  (0 ns)
	'fadd' operation ('add1_9', forward_fcc/fwprop.cpp:40) [503]  (7.26 ns)

 <State 164>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add1_9', forward_fcc/fwprop.cpp:40) [503]  (7.26 ns)
	'phi' operation ('add1714_9', forward_fcc/fwprop.cpp:40) with incoming values : ('add1_9', forward_fcc/fwprop.cpp:40) [485]  (0 ns)
	'fadd' operation ('add1_9', forward_fcc/fwprop.cpp:40) [503]  (7.26 ns)

 <State 165>: 3.52ns
The critical path consists of the following:
	'add' operation ('add_ln33_8', forward_fcc/fwprop.cpp:33) [509]  (3.52 ns)

 <State 166>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', forward_fcc/fwprop.cpp:43) with incoming values : ('add_ln43', forward_fcc/fwprop.cpp:43) [514]  (1.59 ns)

 <State 167>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', forward_fcc/fwprop.cpp:43) with incoming values : ('add_ln43', forward_fcc/fwprop.cpp:43) [514]  (0 ns)
	'getelementptr' operation ('b_t_addr_1', forward_fcc/fwprop.cpp:44) [524]  (0 ns)
	'load' operation ('b_t_load', forward_fcc/fwprop.cpp:44) on array 'b_t', forward_fcc/fwprop.cpp:26 [525]  (3.25 ns)

 <State 168>: 3.25ns
The critical path consists of the following:
	'load' operation ('b_t_load', forward_fcc/fwprop.cpp:44) on array 'b_t', forward_fcc/fwprop.cpp:26 [525]  (3.25 ns)

 <State 169>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', forward_fcc/fwprop.cpp:44) [528]  (7.26 ns)

 <State 170>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', forward_fcc/fwprop.cpp:44) [528]  (7.26 ns)

 <State 171>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', forward_fcc/fwprop.cpp:44) [528]  (7.26 ns)

 <State 172>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', forward_fcc/fwprop.cpp:44) [528]  (7.26 ns)

 <State 173>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', forward_fcc/fwprop.cpp:44) [528]  (7.26 ns)

 <State 174>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln44', forward_fcc/fwprop.cpp:44) of variable 'add', forward_fcc/fwprop.cpp:44 on array 'y_t', forward_fcc/fwprop.cpp:25 [529]  (3.25 ns)

 <State 175>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_3') [538]  (0 ns)
	bus request on port 'gmem' [539]  (7.3 ns)

 <State 176>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index') with incoming values : ('empty_58') [542]  (0 ns)
	'add' operation ('empty_58') [543]  (3.47 ns)

 <State 177>: 3.25ns
The critical path consists of the following:
	'load' operation ('y_t_load_1') on array 'y_t', forward_fcc/fwprop.cpp:25 [552]  (3.25 ns)

 <State 178>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' [554]  (7.3 ns)

 <State 179>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (forward_fcc/fwprop.cpp:49) [557]  (7.3 ns)

 <State 180>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (forward_fcc/fwprop.cpp:49) [557]  (7.3 ns)

 <State 181>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (forward_fcc/fwprop.cpp:49) [557]  (7.3 ns)

 <State 182>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (forward_fcc/fwprop.cpp:49) [557]  (7.3 ns)

 <State 183>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (forward_fcc/fwprop.cpp:49) [557]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
