# Port Name                     Bits            Verilog Type    SystemC Type
Export_Clock                    1               bit             sc_logic
Export_Core_Reset               1               bit             sc_logic
Export_Data_Available           1               bit             sc_logic
Export_Data_Start               1               bit             sc_logic
Export_Advance_Data_Pipeline    1               bit             sc_logic
Export_Data_Last_Line           1               bit             sc_logic
Export_Data_Last_Valid_Byte     3               bit_vector      sc_lv
Export_Data_Low                 32              bit_vector      sc_lv
Export_Data_High                32              bit_vector      sc_lv
Export_Advance_Status_Pipeline  1               bit             sc_logic
Export_Status                   32              bit_vector      sc_lv
Export_Status_Full              1               bit             sc_logic
Import_Clock                    1               bit             sc_logic
Import_Core_Reset               1               bit             sc_logic
Import_Free_List                4               bit_vector      sc_lv
Import_Advance_Data_Pipeline    1               bit             sc_logic
Import_Data_Last_Line           1               bit             sc_logic
Import_Data_Last_Valid_Byte     3               bit_vector      sc_lv
Import_Data_Low                 32              bit_vector      sc_lv
Import_Data_High                32              bit_vector      sc_lv
Import_Data_Pipeline_Full       1               bit             sc_logic
Import_Pause                    1               bit             sc_logic
Dcr_Clock                       1               bit             sc_logic
Dcr_Write                       1               bit             sc_logic
Dcr_Write_Data                  32              bit_vector      sc_lv
Dcr_Read_Address                2               bit_vector      sc_lv
Dcr_Read_Data                   32              bit_vector      sc_lv
