#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Tue Jun 24 10:21:53 2014
# Process ID: 3019
# Log file: /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/synth_1/red_pitaya_top.rds
# Journal file: /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/synth_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

INFO: [Common 17-78] Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source red_pitaya_top.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z010clg400-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# add_files /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/system.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
# set_property used_in_implementation false [get_files -all /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/system_ooc.xdc]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/system.bd]
# read_verilog {
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/hdl/system_wrapper.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_pid_block.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_dfilt1.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy_tx.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy_test.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy_rx.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_asg_ch.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/bus_clk_bridge.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/axi_slave.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_test.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_scope.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_ps.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_pid.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_hk.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_asg.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_analog.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_ams.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_top.v
# }
# read_xdc /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/red_pitaya.xdc
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
# set_property used_in_implementation false [get_files /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/red_pitaya.xdc]
# read_xdc /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/constrs_1/new/red_pitaya_top.xdc
# set_property used_in_implementation false [get_files /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/constrs_1/new/red_pitaya_top.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property verilog_define TOOL_VIVADO [current_fileset]
# set_property webtalk.parent_dir /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.data/wt [current_project]
# set_property parent.project_dir /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado [current_project]
# synth_design -top red_pitaya_top -part xc7z010clg400-1 -flatten_hierarchy none -bufg 16 -keep_equivalent_registers
Command: synth_design -top red_pitaya_top -part xc7z010clg400-1 -flatten_hierarchy none -bufg 16 -keep_equivalent_registers

Starting synthesis...

INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 784.172 ; gain = 163.691
INFO: [Synth 8-638] synthesizing module 'red_pitaya_top' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_top.v:75]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_ps' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_ps.v:46]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:434]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:434]
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/hdl/system_wrapper.v:3]
INFO: [Synth 8-638] synthesizing module 'system' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/hdl/system.v:4]
INFO: [Synth 8-638] synthesizing module 'GND' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:2404]
INFO: [Synth 8-256] done synthesizing module 'GND' (2#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:2404]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_0' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_3_processing_system7' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:153]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: true - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2171]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:269]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (3#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:269]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2172]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2173]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2174]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2175]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2176]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2177]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2178]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2179]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2180]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2181]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2182]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2183]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2184]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:19339]
INFO: [Synth 8-256] done synthesizing module 'PS7' (4#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:19339]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_3_processing_system7' (5#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:153]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_3_processing_system7' requires 673 connections, but only 660 given [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:369]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_0' (6#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:57]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 91 connections, but only 86 given [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/hdl/system.v:313]
INFO: [Synth 8-256] done synthesizing module 'system' (7#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/hdl/system.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (8#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/hdl/system_wrapper.v:3]
INFO: [Synth 8-638] synthesizing module 'axi_slave' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/axi_slave.v:52]
	Parameter AXI_DW bound to: 32 - type: integer 
	Parameter AXI_AW bound to: 32 - type: integer 
	Parameter AXI_IW bound to: 12 - type: integer 
	Parameter AXI_SW bound to: 4 - type: integer 
INFO: [Synth 8-4471] merging register 'axi_rvalid_o_reg' into 'axi_rlast_o_reg' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/axi_slave.v:208]
INFO: [Synth 8-256] done synthesizing module 'axi_slave' (9#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/axi_slave.v:52]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_ps' (10#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_ps.v:46]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_analog' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_analog.v:64]
	Parameter PWM_FULL bound to: 8'b10011100 
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6174]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (11#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6174]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:19049]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: -45.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (12#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:19049]
INFO: [Synth 8-638] synthesizing module 'ODDR' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:15527]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (13#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:15527]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_analog' (14#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_analog.v:64]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_hk' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_hk.v:35]
INFO: [Synth 8-638] synthesizing module 'DNA_PORT' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:1050]
	Parameter SIM_DNA_VALUE bound to: 57'b010000010001101000101011001111000100110101011110011011110 
INFO: [Synth 8-256] done synthesizing module 'DNA_PORT' (15#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:1050]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_hk' (16#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_hk.v:35]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:8199]
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (17#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:8199]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_scope' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_scope.v:54]
	Parameter RSZ bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'red_pitaya_dfilt1' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_dfilt1.v:26]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_dfilt1' (18#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_dfilt1.v:26]
INFO: [Synth 8-638] synthesizing module 'bus_clk_bridge' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/bus_clk_bridge.v:38]
INFO: [Synth 8-256] done synthesizing module 'bus_clk_bridge' (19#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/bus_clk_bridge.v:38]
INFO: [Synth 8-4471] merging register 'adc_b_raddr_reg[13:0]' into 'adc_a_raddr_reg[13:0]' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_scope.v:290]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_scope' (20#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_scope.v:54]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_asg' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_asg.v:55]
	Parameter RSZ bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'red_pitaya_asg_ch' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_asg_ch.v:41]
	Parameter RSZ bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_asg_ch' (21#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_asg_ch.v:41]
INFO: [Synth 8-4471] merging register 'buf_b_addr_reg[13:0]' into 'buf_a_addr_reg[13:0]' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_asg.v:177]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_asg' (22#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_asg.v:55]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_pid' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_pid.v:52]
	Parameter PSR bound to: 12 - type: integer 
	Parameter ISR bound to: 18 - type: integer 
	Parameter DSR bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'red_pitaya_pid_block' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_pid_block.v:49]
	Parameter PSR bound to: 12 - type: integer 
	Parameter ISR bound to: 18 - type: integer 
	Parameter DSR bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_pid_block' (23#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_pid_block.v:49]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_pid' (24#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_pid.v:52]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_ams' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_ams.v:47]
INFO: [Synth 8-638] synthesizing module 'XADC' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:27201]
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: ../../../../code/bench/xadc_sim_values.txt - type: string 
	Parameter INIT_40 bound to: 16'b0000000000000000 
	Parameter INIT_41 bound to: 16'b0010111100001111 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0100111111100000 
	Parameter INIT_49 bound to: 16'b0000001100000011 
	Parameter INIT_4A bound to: 16'b0100011111100000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000100000000000 
	Parameter INIT_4D bound to: 16'b0000001100000011 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0101010101010101 
	Parameter INIT_5A bound to: 16'b1001100110011001 
	Parameter INIT_5B bound to: 16'b0110101010101010 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0101000100010001 
	Parameter INIT_5E bound to: 16'b1001000111101011 
	Parameter INIT_5F bound to: 16'b0110011001100110 
INFO: [Synth 8-256] done synthesizing module 'XADC' (25#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:27201]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_ams' (26#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_ams.v:47]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_daisy' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy.v:57]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:12252]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DIFF_SSTL18_I - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (27#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:12252]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_daisy_tx' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy_tx.v:45]
INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized0' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:15527]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter SRTYPE bound to: ASYNC - type: string 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized0' (27#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:15527]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:16038]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (28#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:16038]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_daisy_tx' (29#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy_tx.v:45]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6484]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DIFF_SSTL18_I - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (30#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6484]
INFO: [Synth 8-638] synthesizing module 'IBUFDS__parameterized0' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6174]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DIFF_SSTL18_I - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS__parameterized0' (30#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6174]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_daisy_rx' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy_rx.v:54]
INFO: [Synth 8-638] synthesizing module 'BUFIO' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:594]
INFO: [Synth 8-256] done synthesizing module 'BUFIO' (31#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:594]
INFO: [Synth 8-638] synthesizing module 'BUFR' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:647]
	Parameter BUFR_DIVIDE bound to: 2 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFR' (32#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:647]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:10464]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter NUM_CE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (33#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:10464]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_daisy_rx' (34#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy_rx.v:54]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_daisy_test' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy_test.v:46]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_daisy_test' (35#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy_test.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy.v:297]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_daisy' (36#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy.v:57]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_test' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_test.v:31]
	Parameter M bound to: 2 - type: integer 
	Parameter K bound to: 3 - type: integer 
	Parameter F bound to: 6 - type: integer 
	Parameter S bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_test' (37#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_test.v:31]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_top' (38#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_top.v:75]
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[1] driven by constant 1
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[0] driven by constant 0
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_cdcs_o driven by constant 1
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 835.492 ; gain = 215.012
Start RTL Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 835.492 ; gain = 215.012

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.3/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream

Processing XDC Constraints
Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'i_ps/system_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'i_ps/system_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/synth_1/.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/synth_1/.Xil/red_pitaya_top_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/red_pitaya.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/red_pitaya.xdc:265]
Finished Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/red_pitaya.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/red_pitaya.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/synth_1/.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/synth_1/.Xil/red_pitaya_top_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/constrs_1/new/red_pitaya_top.xdc]
Finished Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/constrs_1/new/red_pitaya_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/constrs_1/new/red_pitaya_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/synth_1/.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/synth_1/.Xil/red_pitaya_top_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/synth_1/.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/synth_1/.Xil/red_pitaya_top_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (OBUFT, IBUF): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 2 instances

Start RTL Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1083.320 ; gain = 462.840

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true. (constraint file  /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/synth_1/dont_touch.xdc, line 9).
Applied set_property DONT_TOUCH = true. (constraint file  /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/synth_1/dont_touch.xdc, line 12).
Applied set_property DONT_TOUCH = true. (constraint file  /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/synth_1/dont_touch.xdc, line 15).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1083.324 ; gain = 462.844
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1083.324 ; gain = 462.844
---------------------------------------------------------------------------------

INFO: [Synth 8-41] '_-' operator could not be merged with '*' operator due to loss of accuracy [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_dfilt1.v:101]
INFO: [Synth 8-41] '_-' operator could not be merged with '*' operator due to loss of accuracy [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_dfilt1.v:101]
INFO: [Synth 8-41] '_-' operator could not be merged with '*' operator due to loss of accuracy [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_dfilt1.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'txp_dv_reg' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy.v:145]
WARNING: [Synth 8-327] inferring latch for variable 'txp_dat_reg' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy.v:146]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB8 0 RAMB16 0 RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 1147.340 ; gain = 526.859
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 6     
	   2 Input     33 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 4     
	   4 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 2     
	   3 Input     30 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 8     
	   3 Input     20 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 8     
	   3 Input     15 Bit       Adders := 4     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               96 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               57 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 29    
	               30 Bit    Registers := 8     
	               25 Bit    Registers := 6     
	               24 Bit    Registers := 4     
	               23 Bit    Registers := 2     
	               20 Bit    Registers := 12    
	               19 Bit    Registers := 4     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 12    
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 68    
	               12 Bit    Registers := 15    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 23    
	                1 Bit    Registers := 86    
+---RAMs : 
	             224K Bit         RAMs := 4     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 32    
	  12 Input     32 Bit        Muxes := 1     
	  21 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 6     
	  17 Input     24 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 16    
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     14 Bit        Muxes := 6     
	   2 Input     14 Bit        Muxes := 60    
	  11 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 9     
	  18 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 122   
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module red_pitaya_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     14 Bit        Muxes := 2     
Module axi_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module red_pitaya_daisy_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module system_wrapper 
Detailed RTL Component Info : 
Module red_pitaya_asg_ch 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	             224K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module red_pitaya_daisy 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module red_pitaya_daisy_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module red_pitaya_pid 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 18    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 8     
	   3 Input     14 Bit        Muxes := 4     
	  18 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module red_pitaya_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 7     
	               14 Bit    Registers := 14    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  11 Input     14 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module system_processing_system7_0_0 
Detailed RTL Component Info : 
Module red_pitaya_asg 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 6     
	               14 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module red_pitaya_ams 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	               12 Bit    Registers := 12    
	                1 Bit    Registers := 2     
+---Muxes : 
	  17 Input     24 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module red_pitaya_hk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               57 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module system 
Detailed RTL Component Info : 
Module red_pitaya_scope 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 6     
	               20 Bit    Registers := 4     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               14 Bit    Registers := 13    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---RAMs : 
	             224K Bit         RAMs := 2     
+---Muxes : 
	  21 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 8     
	   2 Input     17 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	  21 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
Module red_pitaya_daisy_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module red_pitaya_ps 
Detailed RTL Component Info : 
Module processing_system7_v5_3_processing_system7 
Detailed RTL Component Info : 
Module red_pitaya_dfilt1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 5     
Module red_pitaya_pid_block 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               14 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module red_pitaya_analog 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	               14 Bit    Registers := 4     
	                8 Bit    Registers := 10    
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module bus_clk_bridge 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\led_cnt_reg[27] ) is unused and will be removed from module red_pitaya_hk.
WARNING: [Synth 8-3332] Sequential element (\led_cnt_reg[28] ) is unused and will be removed from module red_pitaya_hk.
WARNING: [Synth 8-3332] Sequential element (\led_cnt_reg[29] ) is unused and will be removed from module red_pitaya_hk.
WARNING: [Synth 8-3332] Sequential element (\led_cnt_reg[30] ) is unused and will be removed from module red_pitaya_hk.
WARNING: [Synth 8-3332] Sequential element (\led_cnt_reg[31] ) is unused and will be removed from module red_pitaya_hk.
WARNING: [Synth 8-3332] Sequential element (\led_cnt_reg[27] ) is unused and will be removed from module red_pitaya_hk.
WARNING: [Synth 8-3332] Sequential element (\led_cnt_reg[28] ) is unused and will be removed from module red_pitaya_hk.
WARNING: [Synth 8-3332] Sequential element (\led_cnt_reg[29] ) is unused and will be removed from module red_pitaya_hk.
WARNING: [Synth 8-3332] Sequential element (\led_cnt_reg[30] ) is unused and will be removed from module red_pitaya_hk.
WARNING: [Synth 8-3332] Sequential element (\led_cnt_reg[31] ) is unused and will be removed from module red_pitaya_hk.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[7] ) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[6] ) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[5] ) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[4] ) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[3] ) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[2] ) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[1] ) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[0] ) is unused and will be removed from module red_pitaya_dfilt1.
DSP Report: Generating DSP pp_mult, operation Mode is: A2*B2.
DSP Report: register r4_reg_reg is absorbed into DSP pp_mult.
DSP Report: register cfg_pp_r_reg is absorbed into DSP pp_mult.
DSP Report: operator pp_mult is absorbed into DSP pp_mult.
DSP Report: Generating DSP kk_mult, operation Mode is: A2*BCIN''.
DSP Report: register cfg_kk_r_reg is absorbed into DSP kk_mult.
DSP Report: register r4_reg_r_reg is absorbed into DSP kk_mult.
DSP Report: register r4_reg_rr_reg is absorbed into DSP kk_mult.
DSP Report: operator kk_mult is absorbed into DSP kk_mult.
DSP Report: Generating DSP aa_mult, operation Mode is: -A2*B2.
DSP Report: register cfg_aa_r_reg is absorbed into DSP aa_mult.
DSP Report: register r3_reg_reg is absorbed into DSP aa_mult.
DSP Report: operator aa_mult is absorbed into DSP aa_mult.
DSP Report: Generating DSP r3_sum, operation Mode is: PCIN+A2:B+C'.
DSP Report: register A is absorbed into DSP r3_sum.
DSP Report: register C is absorbed into DSP r3_sum.
DSP Report: operator r3_sum is absorbed into DSP r3_sum.
DSP Report: Generating DSP r02_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register cfg_bb_r_reg is absorbed into DSP r02_reg_reg.
DSP Report: register r02_reg_reg is absorbed into DSP r02_reg_reg.
DSP Report: operator bb_mult is absorbed into DSP r02_reg_reg.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[7] ) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[6] ) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[5] ) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[4] ) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[3] ) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[2] ) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[1] ) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[0] ) is unused and will be removed from module red_pitaya_dfilt1.
DSP Report: Generating DSP pp_mult, operation Mode is: A2*B2.
DSP Report: register r4_reg_reg is absorbed into DSP pp_mult.
DSP Report: register cfg_pp_r_reg is absorbed into DSP pp_mult.
DSP Report: operator pp_mult is absorbed into DSP pp_mult.
DSP Report: Generating DSP kk_mult, operation Mode is: A2*BCIN''.
DSP Report: register cfg_kk_r_reg is absorbed into DSP kk_mult.
DSP Report: register r4_reg_r_reg is absorbed into DSP kk_mult.
DSP Report: register r4_reg_rr_reg is absorbed into DSP kk_mult.
DSP Report: operator kk_mult is absorbed into DSP kk_mult.
DSP Report: Generating DSP aa_mult, operation Mode is: -A2*B2.
DSP Report: register cfg_aa_r_reg is absorbed into DSP aa_mult.
DSP Report: register r3_reg_reg is absorbed into DSP aa_mult.
DSP Report: operator aa_mult is absorbed into DSP aa_mult.
DSP Report: Generating DSP r3_sum, operation Mode is: PCIN+A2:B+C'.
DSP Report: register A is absorbed into DSP r3_sum.
DSP Report: register C is absorbed into DSP r3_sum.
DSP Report: operator r3_sum is absorbed into DSP r3_sum.
DSP Report: Generating DSP r02_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register cfg_bb_r_reg is absorbed into DSP r02_reg_reg.
DSP Report: register r02_reg_reg is absorbed into DSP r02_reg_reg.
DSP Report: operator bb_mult is absorbed into DSP r02_reg_reg.
WARNING: [Synth 8-3332] Sequential element (\adc_a_sum_reg[30] ) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (\adc_a_sum_reg[31] ) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (\adc_b_sum_reg[30] ) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (\adc_b_sum_reg[31] ) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (\adc_a_sum_reg[30] ) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (\adc_a_sum_reg[31] ) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (\adc_b_sum_reg[30] ) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (\adc_b_sum_reg[31] ) is unused and will be removed from module red_pitaya_scope.
DSP Report: Generating DSP dac_mult_reg, operation Mode is: (A*B'')'.
DSP Report: register dac_rd_reg is absorbed into DSP dac_mult_reg.
DSP Report: register dac_rdat_reg is absorbed into DSP dac_mult_reg.
DSP Report: register dac_mult_reg is absorbed into DSP dac_mult_reg.
DSP Report: operator dac_mult0 is absorbed into DSP dac_mult_reg.
DSP Report: Generating DSP dac_mult_reg, operation Mode is: (A*B'')'.
DSP Report: register dac_rd_reg is absorbed into DSP dac_mult_reg.
DSP Report: register dac_rdat_reg is absorbed into DSP dac_mult_reg.
DSP Report: register dac_mult_reg is absorbed into DSP dac_mult_reg.
DSP Report: operator dac_mult0 is absorbed into DSP dac_mult_reg.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[31] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[30] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[29] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[28] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[27] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[26] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[25] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[24] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[23] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[22] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[21] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[20] ) is unused and will be removed from module bus_clk_bridge.
DSP Report: Generating DSP kp_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register error_reg is absorbed into DSP kp_reg_reg.
DSP Report: register kp_reg_reg is absorbed into DSP kp_reg_reg.
DSP Report: operator kp_mult is absorbed into DSP kp_reg_reg.
DSP Report: Generating DSP int_sum, operation Mode is: C+(A2*B)'.
DSP Report: register error_reg is absorbed into DSP int_sum.
DSP Report: register ki_mult_reg is absorbed into DSP int_sum.
DSP Report: operator ki_mult0 is absorbed into DSP int_sum.
DSP Report: operator int_sum is absorbed into DSP int_sum.
DSP Report: Generating DSP kd_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register error_reg is absorbed into DSP kd_reg_reg.
DSP Report: register kd_reg_reg is absorbed into DSP kd_reg_reg.
DSP Report: operator kd_mult is absorbed into DSP kd_reg_reg.
DSP Report: Generating DSP kp_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register error_reg is absorbed into DSP kp_reg_reg.
DSP Report: register kp_reg_reg is absorbed into DSP kp_reg_reg.
DSP Report: operator kp_mult is absorbed into DSP kp_reg_reg.
DSP Report: Generating DSP int_sum, operation Mode is: C+(A2*B)'.
DSP Report: register error_reg is absorbed into DSP int_sum.
DSP Report: register ki_mult_reg is absorbed into DSP int_sum.
DSP Report: operator int_sum is absorbed into DSP int_sum.
DSP Report: operator ki_mult0 is absorbed into DSP int_sum.
DSP Report: Generating DSP kd_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register error_reg is absorbed into DSP kd_reg_reg.
DSP Report: register kd_reg_reg is absorbed into DSP kd_reg_reg.
DSP Report: operator kd_mult is absorbed into DSP kd_reg_reg.
DSP Report: Generating DSP kp_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register error_reg is absorbed into DSP kp_reg_reg.
DSP Report: register kp_reg_reg is absorbed into DSP kp_reg_reg.
DSP Report: operator kp_mult is absorbed into DSP kp_reg_reg.
DSP Report: Generating DSP int_sum, operation Mode is: C+(A2*B)'.
DSP Report: register error_reg is absorbed into DSP int_sum.
DSP Report: register ki_mult_reg is absorbed into DSP int_sum.
DSP Report: operator int_sum is absorbed into DSP int_sum.
DSP Report: operator ki_mult0 is absorbed into DSP int_sum.
DSP Report: Generating DSP kd_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register error_reg is absorbed into DSP kd_reg_reg.
DSP Report: register kd_reg_reg is absorbed into DSP kd_reg_reg.
DSP Report: operator kd_mult is absorbed into DSP kd_reg_reg.
DSP Report: Generating DSP kp_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register error_reg is absorbed into DSP kp_reg_reg.
DSP Report: register kp_reg_reg is absorbed into DSP kp_reg_reg.
DSP Report: operator kp_mult is absorbed into DSP kp_reg_reg.
DSP Report: Generating DSP int_sum, operation Mode is: C+(A2*B)'.
DSP Report: register error_reg is absorbed into DSP int_sum.
DSP Report: register ki_mult_reg is absorbed into DSP int_sum.
DSP Report: operator int_sum is absorbed into DSP int_sum.
DSP Report: operator ki_mult0 is absorbed into DSP int_sum.
DSP Report: Generating DSP kd_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register error_reg is absorbed into DSP kd_reg_reg.
DSP Report: register kd_reg_reg is absorbed into DSP kd_reg_reg.
DSP Report: operator kd_mult is absorbed into DSP kd_reg_reg.
WARNING: [Synth 8-3332] Sequential element (\bitslip_cnt_reg[4] ) is unused and will be removed from module red_pitaya_daisy_rx.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[31] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[30] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[29] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[28] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[27] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[26] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[25] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[24] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[23] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[22] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[21] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[20] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[19] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[18] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[17] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[16] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[31] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[30] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[29] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[28] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[27] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[26] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[25] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[24] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[23] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[22] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[21] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[20] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[19] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[18] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[17] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[16] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\cfg_tx_sys_reg[15] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\cfg_tx_sys_reg[14] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\cfg_tx_sys_reg[13] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\cfg_tx_sys_reg[12] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\cfg_tx_sys_reg[11] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\cfg_tx_sys_reg[10] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\cfg_tx_sys_reg[9] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\cfg_tx_sys_reg[8] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\cfg_tx_sys_reg[7] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\cfg_tx_sys_reg[6] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\cfg_tx_sys_reg[5] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\cfg_tx_sys_reg[4] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\cfg_tx_sys_reg[3] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\dd_par_cnt_reg[27] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\dd_par_cnt_reg[28] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\dd_par_cnt_reg[29] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\dd_par_cnt_reg[30] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\dd_par_cnt_reg[31] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\dd_par_cnt_reg[27] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\dd_par_cnt_reg[28] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\dd_par_cnt_reg[29] ) is unused and will be removed from module red_pitaya_daisy.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP m_reg[0].mult_aa_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register B is absorbed into DSP m_reg[0].mult_aa_reg.
DSP Report: register A is absorbed into DSP m_reg[0].mult_aa_reg.
DSP Report: register C is absorbed into DSP m_reg[0].mult_aa_reg.
DSP Report: register m_reg[0].mult_aa_reg is absorbed into DSP m_reg[0].mult_aa_reg.
DSP Report: operator p_1_out is absorbed into DSP m_reg[0].mult_aa_reg.
DSP Report: operator p_0_out is absorbed into DSP m_reg[0].mult_aa_reg.
DSP Report: Generating DSP m_reg[0].mult_bb_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register B is absorbed into DSP m_reg[0].mult_bb_reg.
DSP Report: register A is absorbed into DSP m_reg[0].mult_bb_reg.
DSP Report: register C is absorbed into DSP m_reg[0].mult_bb_reg.
DSP Report: register m_reg[0].mult_bb_reg is absorbed into DSP m_reg[0].mult_bb_reg.
DSP Report: operator p_1_out is absorbed into DSP m_reg[0].mult_bb_reg.
DSP Report: operator p_0_out is absorbed into DSP m_reg[0].mult_bb_reg.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B''.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: register C is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B''.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: register C is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[1] driven by constant 1
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[0] driven by constant 0
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_cdcs_o driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 1165.359 ; gain = 544.879
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+------------------+---------------+------------------------+---+---+------------------------+---+---+--------------+----------+----------+-----------------------------+
|Module Name       | RTL Object    | PORT A (depth X width) | W | R | PORT B (depth X width) | W | R | OUT_REG      | RAMB18E1 | RAMB36E1 | Hierarchical Name           | 
+------------------+---------------+------------------------+---+---+------------------------+---+---+--------------+----------+----------+-----------------------------+
|red_pitaya_scope  | adc_b_buf_reg | 16 K X 14(READ_FIRST)  | W |   | 16 K X 14(WRITE_FIRST) |   | R | Port A and B | 0        | 7        | red_pitaya_scope/extram     | 
|red_pitaya_scope  | adc_a_buf_reg | 16 K X 14(READ_FIRST)  | W |   | 16 K X 14(WRITE_FIRST) |   | R | Port A and B | 0        | 7        | red_pitaya_scope/extram__1  | 
|red_pitaya_asg_ch | dac_buf_reg   | 16 K X 14(READ_FIRST)  | W | R | 16 K X 14(WRITE_FIRST) |   | R | Port A and B | 0        | 7        | red_pitaya_asg_ch/extram__2 | 
+------------------+---------------+------------------------+---+---+------------------------+---+---+--------------+----------+----------+-----------------------------+

Note: Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
DSP:
+---------------------+--------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
|Module Name          | OP MODE      | Neg Edge Clk | A Size (Signed?) | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | PREG | 
+---------------------+--------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
|red_pitaya_dfilt1    | A2*B2        | No           | 25 (Y)           | 15 (Y) | 48 (N) | 25 (N) | 31 (N) | 1    | 1    | 1    | 1    | 0    | 
|red_pitaya_dfilt1    | A2*BCIN''    | No           | 25 (Y)           | 15 (Y) | 48 (N) | 25 (N) | 39 (N) | 1    | 1    | 1    | 1    | 0    | 
|red_pitaya_dfilt1    | -A2*B2       | No           | 23 (Y)           | 18 (Y) | 48 (N) | 25 (N) | 41 (Y) | 1    | 1    | 1    | 1    | 0    | 
|red_pitaya_dfilt1    | PCIN+A2:B+C' | No           | 30 (Y)           | 18 (Y) | 48 (Y) | -1 (Y) | -1 (Y) | 1    | 0    | 1    | 1    | 0    | 
|red_pitaya_dfilt1    | (A2*B)'      | No           | 25 (Y)           | 14 (Y) | 48 (N) | 25 (N) | 38 (Y) | 1    | 0    | 1    | 1    | 1    | 
|red_pitaya_dfilt1    | A2*B2        | No           | 25 (Y)           | 15 (Y) | 48 (N) | 25 (N) | 31 (N) | 1    | 1    | 1    | 1    | 0    | 
|red_pitaya_dfilt1    | A2*BCIN''    | No           | 25 (Y)           | 15 (Y) | 48 (N) | 25 (N) | 39 (N) | 1    | 1    | 1    | 1    | 0    | 
|red_pitaya_dfilt1    | -A2*B2       | No           | 23 (Y)           | 18 (Y) | 48 (N) | 25 (N) | 41 (Y) | 1    | 1    | 1    | 1    | 0    | 
|red_pitaya_dfilt1    | PCIN+A2:B+C' | No           | 30 (Y)           | 18 (Y) | 48 (Y) | -1 (Y) | -1 (Y) | 1    | 0    | 1    | 1    | 0    | 
|red_pitaya_dfilt1    | (A2*B)'      | No           | 25 (Y)           | 14 (Y) | 48 (N) | 25 (N) | 38 (Y) | 1    | 0    | 1    | 1    | 1    | 
|red_pitaya_asg_ch    | (A*B'')'     | No           | 15 (N)           | 14 (Y) | 48 (N) | 25 (N) | 28 (Y) | 0    | 1    | 1    | 1    | 1    | 
|red_pitaya_asg_ch    | (A*B'')'     | No           | 15 (N)           | 14 (Y) | 48 (N) | 25 (N) | 28 (Y) | 0    | 1    | 1    | 1    | 1    | 
|red_pitaya_pid_block | (A2*B)'      | No           | 15 (Y)           | 14 (Y) | 48 (N) | 25 (N) | 29 (Y) | 1    | 0    | 1    | 1    | 1    | 
|red_pitaya_pid_block | C+(A2*B)'    | No           | 15 (Y)           | 14 (Y) | 32 (Y) | 25 (N) | 33 (N) | 1    | 0    | 0    | 1    | 0    | 
|red_pitaya_pid_block | (A2*B)'      | No           | 15 (Y)           | 14 (Y) | 48 (N) | 25 (N) | 29 (Y) | 1    | 0    | 1    | 1    | 1    | 
|red_pitaya_pid_block | (A2*B)'      | No           | 15 (Y)           | 14 (Y) | 48 (N) | 25 (N) | 29 (Y) | 1    | 0    | 1    | 1    | 1    | 
|red_pitaya_pid_block | C+(A2*B)'    | No           | 15 (Y)           | 14 (Y) | 32 (Y) | 25 (N) | 33 (N) | 1    | 0    | 0    | 1    | 0    | 
|red_pitaya_pid_block | (A2*B)'      | No           | 15 (Y)           | 14 (Y) | 48 (N) | 25 (N) | 29 (Y) | 1    | 0    | 1    | 1    | 1    | 
|red_pitaya_pid_block | (A2*B)'      | No           | 15 (Y)           | 14 (Y) | 48 (N) | 25 (N) | 29 (Y) | 1    | 0    | 1    | 1    | 1    | 
|red_pitaya_pid_block | C+(A2*B)'    | No           | 15 (Y)           | 14 (Y) | 32 (Y) | 25 (N) | 33 (N) | 1    | 0    | 0    | 1    | 0    | 
|red_pitaya_pid_block | (A2*B)'      | No           | 15 (Y)           | 14 (Y) | 48 (N) | 25 (N) | 29 (Y) | 1    | 0    | 1    | 1    | 1    | 
|red_pitaya_pid_block | (A2*B)'      | No           | 15 (Y)           | 14 (Y) | 48 (N) | 25 (N) | 29 (Y) | 1    | 0    | 1    | 1    | 1    | 
|red_pitaya_pid_block | C+(A2*B)'    | No           | 15 (Y)           | 14 (Y) | 32 (Y) | 25 (N) | 33 (N) | 1    | 0    | 0    | 1    | 0    | 
|red_pitaya_pid_block | (A2*B)'      | No           | 15 (Y)           | 14 (Y) | 48 (N) | 25 (N) | 29 (Y) | 1    | 0    | 1    | 1    | 1    | 
|red_pitaya_test      | (C'+A2*B2)'  | No           | 17 (Y)           | 15 (Y) | 32 (Y) | 25 (N) | 32 (Y) | 1    | 1    | 1    | 1    | 1    | 
|red_pitaya_test      | (C'+A2*B2)'  | No           | 17 (Y)           | 15 (Y) | 32 (Y) | 25 (N) | 32 (Y) | 1    | 1    | 1    | 1    | 1    | 
|red_pitaya_test      | C'+A2*B''    | No           | 17 (Y)           | 15 (Y) | 32 (Y) | 25 (N) | 32 (N) | 1    | 1    | 1    | 1    | 0    | 
|red_pitaya_test      | C'+A2*B''    | No           | 17 (Y)           | 15 (Y) | 32 (Y) | 25 (N) | 32 (N) | 1    | 1    | 1    | 1    | 0    | 
+---------------------+--------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\sys_rdata_o_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\sys_rdata_o_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\sys_rdata_o_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\sys_rdata_o_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\sys_rdata_o_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\sys_rdata_o_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\sys_rdata_o_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\sys_rdata_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ps/i_gp0_slave/\axi_rresp_o_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ps/i_gp0_slave/\axi_bresp_o_reg[0] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:15 . Memory (MB): peak = 1219.992 ; gain = 599.512
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:23 . Memory (MB): peak = 1422.992 ; gain = 802.512
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:30 . Memory (MB): peak = 1451.000 ; gain = 830.520
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance adc_b_buf_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adc_b_buf_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adc_b_buf_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adc_b_buf_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adc_b_buf_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adc_b_buf_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adc_b_buf_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adc_a_buf_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adc_a_buf_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adc_a_buf_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adc_a_buf_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adc_a_buf_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adc_a_buf_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adc_a_buf_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:28 ; elapsed = 00:01:46 . Memory (MB): peak = 1471.016 ; gain = 850.535
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin system_i:M_AXI_GP0_bresp[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin system_i:M_AXI_GP0_rresp[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin system_i:M_AXI_GP0_rvalid to constant 0
WARNING: [Synth 8-3295] tying undriven pin system_i:SPI0_MISO_I to constant 0
WARNING: [Synth 8-3295] tying undriven pin system_i:SPI0_MOSI_I to constant 0
WARNING: [Synth 8-3295] tying undriven pin system_i:SPI0_SCLK_I to constant 0
WARNING: [Synth 8-3295] tying undriven pin system_i:SPI0_SS_I to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awaddr_i[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awaddr_i[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awaddr_i[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awaddr_i[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awaddr_i[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awaddr_i[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awaddr_i[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awaddr_i[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awaddr_i[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awburst_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awburst_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awlock_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awlock_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awcache_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awcache_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awcache_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awcache_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awprot_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awprot_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awprot_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wstrb_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wstrb_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wstrb_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wstrb_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wlast_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_araddr_i[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_araddr_i[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_araddr_i[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_araddr_i[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_araddr_i[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_araddr_i[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_araddr_i[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_araddr_i[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_araddr_i[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arburst_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arburst_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arlock_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arlock_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arcache_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arcache_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arcache_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arcache_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arprot_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arprot_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arprot_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:sys_err_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_ps:sys_err_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_ps:spi_miso_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_ps:spi_ss_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_ps:spi_sclk_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_ps:spi_mosi_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_addr_i[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_addr_i[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_addr_i[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_ren_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_bridge:sys_addr_i[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_bridge:sys_addr_i[21] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:30 ; elapsed = 00:01:49 . Memory (MB): peak = 1471.016 ; gain = 850.535
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:30 ; elapsed = 00:01:49 . Memory (MB): peak = 1471.016 ; gain = 850.535
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+----------------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name           | RTL Name                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|red_pitaya_scope      | adc_rval_reg[3]          | 4      | 1     | YES          | NO                 | NO                | 1      | 0       | 
|red_pitaya_daisy_test | rand_work_reg[26]        | 5      | 2     | YES          | NO                 | NO                | 2      | 0       | 
|red_pitaya_test       | r_reg[5].fifo_aa_reg[97] | 5      | 14    | NO           | NO                 | YES               | 14     | 0       | 
+----------------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BIBUF       |   130|
|2     |BUFG        |    15|
|3     |BUFIO       |     1|
|4     |BUFR_1      |     1|
|5     |CARRY4      |   342|
|6     |DNA_PORT    |     1|
|7     |DSP48E1_1   |     4|
|8     |DSP48E1_2   |     2|
|9     |DSP48E1_3   |     2|
|10    |DSP48E1_4   |    10|
|11    |DSP48E1_5   |     2|
|12    |DSP48E1_6   |     4|
|13    |DSP48E1_7   |     2|
|14    |DSP48E1_8   |     2|
|15    |GND         |     1|
|16    |INV         |     1|
|17    |ISERDESE2_1 |     1|
|18    |LUT1        |   496|
|19    |LUT2        |   937|
|20    |LUT3        |   336|
|21    |LUT4        |   860|
|22    |LUT5        |   401|
|23    |LUT6        |  1168|
|24    |MUXF7       |    20|
|25    |MUXF8       |     1|
|26    |ODDR_1      |    18|
|27    |ODDR_2      |     1|
|28    |OSERDESE2_1 |     1|
|29    |PLLE2_ADV_1 |     1|
|30    |PS7         |     1|
|31    |RAMB36E1_1  |    28|
|32    |SRL16E      |    17|
|33    |XADC        |     1|
|34    |FDCE        |    17|
|35    |FDRE        |  3592|
|36    |FDSE        |   180|
|37    |LD          |    17|
|38    |IBUF        |    38|
|39    |IBUFDS      |     2|
|40    |IBUFGDS     |     1|
|41    |IOBUF       |    16|
|42    |OBUF        |    37|
|43    |OBUFDS      |     2|
+------+------------+------+

Report Instance Areas: 
+------+-----------------------------+-------------------------------------------+------+
|      |Instance                     |Module                                     |Cells |
+------+-----------------------------+-------------------------------------------+------+
|1     |top                          |                                           |  8710|
|2     |  i_ps                       |red_pitaya_ps                              |   442|
|3     |    system_i                 |system_wrapper                             |   225|
|4     |      system_i               |system                                     |   225|
|5     |        processing_system7_0 |system_processing_system7_0_0              |   224|
|6     |          inst               |processing_system7_v5_3_processing_system7 |   224|
|7     |    i_gp0_slave              |axi_slave                                  |   213|
|8     |  i_analog                   |red_pitaya_analog                          |   445|
|9     |  i_hk                       |red_pitaya_hk                              |   290|
|10    |  i_scope                    |red_pitaya_scope                           |  2193|
|11    |    i_dfilt1_cha             |red_pitaya_dfilt1__1                       |   165|
|12    |    i_dfilt1_chb             |red_pitaya_dfilt1                          |   165|
|13    |    i_bridge                 |bus_clk_bridge__1                          |    76|
|14    |  i_asg                      |red_pitaya_asg                             |  1431|
|15    |    i_cha                    |red_pitaya_asg_ch__1                       |   448|
|16    |    i_chb                    |red_pitaya_asg_ch                          |   448|
|17    |    i_bridge                 |bus_clk_bridge__2                          |    72|
|18    |  i_pid                      |red_pitaya_pid                             |  1456|
|19    |    i_pid11                  |red_pitaya_pid_block__1                    |   229|
|20    |    i_pid21                  |red_pitaya_pid_block__2                    |   229|
|21    |    i_pid12                  |red_pitaya_pid_block__3                    |   229|
|22    |    i_pid22                  |red_pitaya_pid_block                       |   229|
|23    |    i_bridge                 |bus_clk_bridge                             |    53|
|24    |  i_ams                      |red_pitaya_ams                             |   395|
|25    |  i_daisy                    |red_pitaya_daisy                           |   676|
|26    |    i_tx                     |red_pitaya_daisy_tx                        |    40|
|27    |    i_rx                     |red_pitaya_daisy_rx                        |   108|
|28    |    i_test                   |red_pitaya_daisy_test                      |   278|
|29    |  i_test                     |red_pitaya_test                            |  1093|
+------+-----------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:01:50 . Memory (MB): peak = 1471.016 ; gain = 850.535
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 627 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:01:31 ; elapsed = 00:01:50 . Memory (MB): peak = 1471.016 ; gain = 850.535
INFO: [Netlist 29-17] Analyzing 154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (OBUFT, IBUF): 16 instances
  LD => LDCE: 17 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
177 Infos, 311 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:43 ; elapsed = 00:02:04 . Memory (MB): peak = 1719.234 ; gain = 979.059
# write_checkpoint red_pitaya_top.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file red_pitaya_top_utilization_synth.rpt -pb red_pitaya_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1727.262 ; gain = 2.012
INFO: [Common 17-206] Exiting Vivado at Tue Jun 24 10:24:10 2014...
