0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/sim_1/imports/Exp6/testbench.v,1639450973,verilog,,,,testbench,,,../../../../calculator_hex.srcs/sources_1/ip/clk_div,,,,,
C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/sources_1/imports/Exp6/calculator_top.v,1639738972,verilog,,C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/sources_1/new/key_filter.v,,calculator_top,,,../../../../calculator_hex.srcs/sources_1/ip/clk_div,,,,,
C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/sources_1/imports/tmp_file/calculator_display.v,1640053840,verilog,,C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/sources_1/imports/tmp_file/calculator_hex.v,,calculator_display,,,../../../../calculator_hex.srcs/sources_1/ip/clk_div,,,,,
C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/sources_1/imports/tmp_file/calculator_hex.v,1640054933,verilog,,C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/sources_1/imports/Exp6/calculator_top.v,,calculator_hex,,,../../../../calculator_hex.srcs/sources_1/ip/clk_div,,,,,
C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/sources_1/ip/clk_div/clk_div.v,1639449814,verilog,,C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/sources_1/imports/tmp_file/calculator_display.v,,clk_div,,,../../../../calculator_hex.srcs/sources_1/ip/clk_div,,,,,
C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v,1639449814,verilog,,C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/sources_1/ip/clk_div/clk_div.v,,clk_div_clk_wiz,,,../../../../calculator_hex.srcs/sources_1/ip/clk_div,,,,,
C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/sources_1/new/key_filter.v,1639738979,verilog,,C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/sim_1/imports/Exp6/testbench.v,,key_filter,,,../../../../calculator_hex.srcs/sources_1/ip/clk_div,,,,,
