Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "D:/workspace/ArquitecturaDeComputadoras/PruebaUART/testUart_isim_beh.exe" -prj "D:/workspace/ArquitecturaDeComputadoras/PruebaUART/testUart_beh.prj" "work.testUart" "work.glbl" 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/PruebaUART/../TP2-2019-UART/Tx.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/PruebaUART/../TP2-2019-UART/Rx.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/PruebaUART/../TP2-2019-UART/FIFO.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/PruebaUART/../TP2-2019-UART/BaudRateGen.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/PruebaUART/../TP2-2019-UART/UART.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/PruebaUART/pruebaUART.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/PruebaUART/testUart.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 116984 KB
Fuse CPU Usage: 827 ms
Compiling module BaudRateGen(N=8,M=163)
Compiling module Rx(N_BIT=8,N_TICK=16)
Compiling module FIFO(B=8,W=4)
Compiling module Tx(N_BIT=8,N_TICK=16)
Compiling module UART
Compiling module pruebaUART
Compiling module testUart
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable D:/workspace/ArquitecturaDeComputadoras/PruebaUART/testUart_isim_beh.exe
Fuse Memory Usage: 121576 KB
Fuse CPU Usage: 952 ms
