+ define_corners nom_slow_1p08V_125C
Reading timing models for corner nom_slow_1p08V_125C…
Reading cell library for the 'nom_slow_1p08V_125C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_slow_1p08V_125C.lib'…
Reading top-level netlist at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-45-44/52-openroad-fillinsertion/DigitalSine.nl.v'…
Linking design 'DigitalSine' from netlist…
Reading design constraints file at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/cons.sdc'…
Warning: cons.sdc line 34, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 35, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 38, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 39, set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'nom_slow_1p08V_125C' corner at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-45-44/54-openroad-rcx/nom/DigitalSine.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036461    0.001199    0.194741 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011052    0.069570    0.291039    0.485780 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.069571    0.000390    0.486170 v fanout51/A (sg13g2_buf_8)
     8    0.038884    0.046941    0.140383    0.626553 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.047453    0.003766    0.630319 v _213_/A (sg13g2_nand3_1)
     2    0.009491    0.080129    0.086769    0.717088 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.080135    0.000544    0.717632 ^ _214_/B (sg13g2_xnor2_1)
     1    0.001515    0.042224    0.092969    0.810601 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.042224    0.000059    0.810659 v _300_/D (sg13g2_dfrbpq_1)
                                              0.810659   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036461    0.001222    0.194764 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.344764   clock uncertainty
                                  0.000000    0.344764   clock reconvergence pessimism
                                 -0.053269    0.291494   library hold time
                                              0.291494   data required time
---------------------------------------------------------------------------------------------
                                              0.291494   data required time
                                             -0.810659   data arrival time
---------------------------------------------------------------------------------------------
                                              0.519165   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036461    0.001199    0.194741 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011052    0.069570    0.291039    0.485780 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.069571    0.000390    0.486170 v fanout51/A (sg13g2_buf_8)
     8    0.038884    0.046941    0.140383    0.626553 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.047443    0.003720    0.630273 v _218_/A1 (sg13g2_o21ai_1)
     1    0.004547    0.075213    0.147816    0.778089 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.075214    0.000297    0.778386 ^ _219_/A (sg13g2_inv_1)
     1    0.001921    0.030824    0.051452    0.829839 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.030824    0.000130    0.829968 v _301_/D (sg13g2_dfrbpq_1)
                                              0.829968   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036461    0.001199    0.194741 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.344741   clock uncertainty
                                  0.000000    0.344741   clock reconvergence pessimism
                                 -0.048678    0.296063   library hold time
                                              0.296063   data required time
---------------------------------------------------------------------------------------------
                                              0.296063   data required time
                                             -0.829968   data arrival time
---------------------------------------------------------------------------------------------
                                              0.533905   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036458    0.000975    0.194517 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008033    0.054998    0.278948    0.473465 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.054999    0.000327    0.473792 v fanout70/A (sg13g2_buf_8)
     8    0.052592    0.055097    0.139351    0.613143 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.055792    0.004783    0.617926 v _195_/A (sg13g2_xor2_1)
     2    0.010148    0.075774    0.148309    0.766235 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.075780    0.000716    0.766951 v _196_/B (sg13g2_xor2_1)
     1    0.003322    0.045530    0.101346    0.868297 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.045530    0.000124    0.868421 v _295_/D (sg13g2_dfrbpq_1)
                                              0.868421   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036458    0.000975    0.194517 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.344517   clock uncertainty
                                  0.000000    0.344517   clock reconvergence pessimism
                                 -0.054602    0.289916   library hold time
                                              0.289916   data required time
---------------------------------------------------------------------------------------------
                                              0.289916   data required time
                                             -0.868421   data arrival time
---------------------------------------------------------------------------------------------
                                              0.578505   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036461    0.001199    0.194741 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011052    0.069570    0.291039    0.485780 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.069571    0.000390    0.486170 v fanout51/A (sg13g2_buf_8)
     8    0.038884    0.046941    0.140383    0.626553 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.047416    0.003587    0.630140 v _191_/B (sg13g2_xnor2_1)
     2    0.009484    0.109347    0.135313    0.765453 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.109388    0.000594    0.766047 v _192_/B (sg13g2_xnor2_1)
     1    0.001576    0.042474    0.104360    0.870407 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.042474    0.000061    0.870468 v _294_/D (sg13g2_dfrbpq_1)
                                              0.870468   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000695    0.194237 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.344237   clock uncertainty
                                  0.000000    0.344237   clock reconvergence pessimism
                                 -0.053371    0.290866   library hold time
                                              0.290866   data required time
---------------------------------------------------------------------------------------------
                                              0.290866   data required time
                                             -0.870468   data arrival time
---------------------------------------------------------------------------------------------
                                              0.579602   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036461    0.001199    0.194741 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011052    0.069570    0.291039    0.485780 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.069571    0.000390    0.486170 v fanout51/A (sg13g2_buf_8)
     8    0.038884    0.046941    0.140383    0.626553 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.047124    0.001879    0.628432 v _202_/B (sg13g2_xor2_1)
     2    0.011194    0.080739    0.144140    0.772572 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.080739    0.000368    0.772940 v _204_/A (sg13g2_xor2_1)
     1    0.001519    0.037202    0.098987    0.871927 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.037202    0.000059    0.871986 v _297_/D (sg13g2_dfrbpq_1)
                                              0.871986   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.342463   clock uncertainty
                                  0.000000    0.342463   clock reconvergence pessimism
                                 -0.051712    0.290752   library hold time
                                              0.290752   data required time
---------------------------------------------------------------------------------------------
                                              0.290752   data required time
                                             -0.871986   data arrival time
---------------------------------------------------------------------------------------------
                                              0.581234   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000187    0.192418 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002671    0.030648    0.256636    0.449054 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030648    0.000105    0.449159 v fanout56/A (sg13g2_buf_1)
     4    0.027324    0.149292    0.187953    0.637112 v fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.149307    0.001572    0.638684 v _210_/B (sg13g2_xnor2_1)
     1    0.005966    0.079236    0.150458    0.789142 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.079236    0.000245    0.789387 v _211_/B (sg13g2_xnor2_1)
     1    0.001775    0.043738    0.094462    0.883849 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.043738    0.000066    0.883915 v _299_/D (sg13g2_dfrbpq_1)
                                              0.883915   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000187    0.192418 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.342418   clock uncertainty
                                  0.000000    0.342418   clock reconvergence pessimism
                                 -0.054344    0.288074   library hold time
                                              0.288074   data required time
---------------------------------------------------------------------------------------------
                                              0.288074   data required time
                                             -0.883915   data arrival time
---------------------------------------------------------------------------------------------
                                              0.595841   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036461    0.001222    0.194764 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009741    0.063242    0.285691    0.480455 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.063246    0.000566    0.481020 v output2/A (sg13g2_buf_2)
     1    0.080918    0.217041    0.274831    0.755851 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.217186    0.003616    0.759467 v sign (out)
                                              0.759467   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.759467   data arrival time
---------------------------------------------------------------------------------------------
                                              0.609467   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036461    0.001199    0.194741 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011052    0.069570    0.291039    0.485780 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.069571    0.000287    0.486067 v fanout52/A (sg13g2_buf_2)
     5    0.028283    0.089825    0.175128    0.661195 v fanout52/X (sg13g2_buf_2)
                                                         net52 (net)
                      0.089877    0.002005    0.663200 v _199_/B (sg13g2_xnor2_1)
     2    0.008720    0.103725    0.149409    0.812609 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.103725    0.000280    0.812889 v _200_/B (sg13g2_xor2_1)
     1    0.002235    0.040287    0.105342    0.918232 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.040287    0.000081    0.918312 v _296_/D (sg13g2_dfrbpq_1)
                                              0.918312   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000445    0.192676 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.342676   clock uncertainty
                                  0.000000    0.342676   clock reconvergence pessimism
                                 -0.052954    0.289722   library hold time
                                              0.289722   data required time
---------------------------------------------------------------------------------------------
                                              0.289722   data required time
                                             -0.918312   data arrival time
---------------------------------------------------------------------------------------------
                                              0.628590   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036461    0.001199    0.194741 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011052    0.069570    0.291039    0.485780 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.069571    0.000287    0.486067 v fanout52/A (sg13g2_buf_2)
     5    0.028283    0.089825    0.175128    0.661195 v fanout52/X (sg13g2_buf_2)
                                                         net52 (net)
                      0.089917    0.002578    0.663773 v _206_/B (sg13g2_xnor2_1)
     2    0.012479    0.137480    0.176693    0.840466 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.137480    0.000420    0.840886 v _208_/A (sg13g2_xor2_1)
     1    0.002451    0.041785    0.127485    0.968372 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.041785    0.000089    0.968460 v _298_/D (sg13g2_dfrbpq_1)
                                              0.968460   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000196    0.192427 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.342427   clock uncertainty
                                  0.000000    0.342427   clock reconvergence pessimism
                                 -0.053558    0.288869   library hold time
                                              0.288869   data required time
---------------------------------------------------------------------------------------------
                                              0.288869   data required time
                                             -0.968460   data arrival time
---------------------------------------------------------------------------------------------
                                              0.679591   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036461    0.001222    0.194764 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009918    0.077003    0.292148    0.486912 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.077006    0.000567    0.487479 ^ _127_/A (sg13g2_inv_1)
     1    0.007337    0.054794    0.076605    0.564084 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.054795    0.000381    0.564466 v output3/A (sg13g2_buf_2)
     1    0.082415    0.220723    0.272783    0.837248 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.220886    0.003981    0.841229 v signB (out)
                                              0.841229   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.841229   data arrival time
---------------------------------------------------------------------------------------------
                                              0.691229   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000196    0.192427 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002651    0.035649    0.258351    0.450778 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.035649    0.000105    0.450882 ^ fanout61/A (sg13g2_buf_1)
     5    0.027884    0.185125    0.203924    0.654806 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.185148    0.001724    0.656530 ^ _275_/A (sg13g2_nor2_1)
     1    0.005612    0.055334    0.119322    0.775852 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.055338    0.000501    0.776353 v output30/A (sg13g2_buf_2)
     1    0.083636    0.223709    0.276185    1.052538 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.223821    0.002895    1.055432 v sine_out[3] (out)
                                              1.055432   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.055432   data arrival time
---------------------------------------------------------------------------------------------
                                              0.905432   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000196    0.192427 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002651    0.035649    0.258351    0.450778 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.035649    0.000105    0.450882 ^ fanout61/A (sg13g2_buf_1)
     5    0.027884    0.185125    0.203924    0.654806 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.185188    0.002827    0.657633 ^ _212_/A (sg13g2_nor2_1)
     2    0.011536    0.081290    0.152246    0.809880 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.081293    0.000594    0.810474 v output26/A (sg13g2_buf_2)
     1    0.085627    0.230132    0.288473    1.098947 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.230757    0.009928    1.108875 v sine_out[2] (out)
                                              1.108875   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.108875   data arrival time
---------------------------------------------------------------------------------------------
                                              0.958875   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.046000    0.002087    0.610514 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.007299    0.063310    0.121033    0.731547 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.063312    0.000442    0.731989 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003666    0.057721    0.095929    0.827918 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.057722    0.000263    0.828181 v output23/A (sg13g2_buf_2)
     1    0.083684    0.225090    0.272785    1.100966 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.225632    0.009153    1.110119 v sine_out[27] (out)
                                              1.110119   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.110119   data arrival time
---------------------------------------------------------------------------------------------
                                              0.960119   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.045978    0.001111    0.609539 ^ fanout65/A (sg13g2_buf_8)
     8    0.036291    0.047924    0.119947    0.729485 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.048072    0.002292    0.731777 ^ _155_/A2 (sg13g2_a221oi_1)
     1    0.003780    0.054557    0.117348    0.849124 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.054558    0.000246    0.849370 v output12/A (sg13g2_buf_2)
     1    0.081679    0.218695    0.272521    1.121891 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.218720    0.002362    1.124254 v sine_out[17] (out)
                                              1.124254   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.124254   data arrival time
---------------------------------------------------------------------------------------------
                                              0.974254   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.046000    0.002087    0.610514 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.007299    0.063310    0.121033    0.731547 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.063312    0.000427    0.731974 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.005949    0.057696    0.121581    0.853555 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.057697    0.000371    0.853926 v output13/A (sg13g2_buf_2)
     1    0.081757    0.218765    0.274763    1.128689 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.218777    0.001811    1.130500 v sine_out[18] (out)
                                              1.130500   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.130500   data arrival time
---------------------------------------------------------------------------------------------
                                              0.980500   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.045978    0.001111    0.609539 ^ fanout65/A (sg13g2_buf_8)
     8    0.036291    0.047924    0.119947    0.729485 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.048046    0.002039    0.731524 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.005220    0.082135    0.113469    0.844993 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.082135    0.000309    0.845302 v output29/A (sg13g2_buf_2)
     1    0.083790    0.224780    0.287917    1.133219 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.225139    0.006727    1.139946 v sine_out[32] (out)
                                              1.139946   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.139946   data arrival time
---------------------------------------------------------------------------------------------
                                              0.989946   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036458    0.000975    0.194517 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008345    0.067749    0.285082    0.479599 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.067749    0.000340    0.479938 ^ fanout70/A (sg13g2_buf_8)
     8    0.054269    0.061431    0.141524    0.621463 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.062026    0.004653    0.626115 ^ fanout69/A (sg13g2_buf_8)
     8    0.034255    0.046986    0.127646    0.753761 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.047125    0.002440    0.756202 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.003380    0.066396    0.099918    0.856120 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.066396    0.000248    0.856368 v output28/A (sg13g2_buf_2)
     1    0.083502    0.225420    0.274095    1.130463 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.226537    0.013061    1.143523 v sine_out[31] (out)
                                              1.143523   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.143523   data arrival time
---------------------------------------------------------------------------------------------
                                              0.993523   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.045996    0.001945    0.610373 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.003640    0.035457    0.090361    0.700734 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.035457    0.000275    0.701008 v _179_/B (sg13g2_nand2_1)
     2    0.009652    0.079009    0.082977    0.783985 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.079016    0.000602    0.784587 ^ _281_/B (sg13g2_nor2_1)
     1    0.009817    0.068899    0.091738    0.876326 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.068946    0.001475    0.877801 v output35/A (sg13g2_buf_2)
     1    0.082488    0.220066    0.279189    1.156990 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.220352    0.005844    1.162834 v sine_out[8] (out)
                                              1.162834   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.162834   data arrival time
---------------------------------------------------------------------------------------------
                                              1.012834   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000731    0.194273 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004440    0.045489    0.267397    0.461670 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.045489    0.000121    0.461791 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009229    0.091140    0.599505    1.061296 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.091140    0.000714    1.062011 ^ fanout74/A (sg13g2_buf_8)
     8    0.045960    0.055918    0.151116    1.213126 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.056188    0.002485    1.215611 ^ _128_/A (sg13g2_inv_2)
     5    0.023157    0.071615    0.082576    1.298187 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.071657    0.001082    1.299268 v _293_/D (sg13g2_dfrbpq_1)
                                              1.299268   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000731    0.194273 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.344273   clock uncertainty
                                  0.000000    0.344273   clock reconvergence pessimism
                                 -0.065125    0.279149   library hold time
                                              0.279149   data required time
---------------------------------------------------------------------------------------------
                                              0.279149   data required time
                                             -1.299268   data arrival time
---------------------------------------------------------------------------------------------
                                              1.020120   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.045996    0.001945    0.610373 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.003640    0.035457    0.090361    0.700734 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.035457    0.000275    0.701008 v _179_/B (sg13g2_nand2_1)
     2    0.009652    0.079009    0.082977    0.783985 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.079015    0.000553    0.784538 ^ _180_/B (sg13g2_nand2_1)
     1    0.005088    0.069446    0.105912    0.890449 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.069447    0.000374    0.890823 v output24/A (sg13g2_buf_2)
     1    0.084388    0.226905    0.280233    1.171056 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.227457    0.009276    1.180331 v sine_out[28] (out)
                                              1.180331   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.180331   data arrival time
---------------------------------------------------------------------------------------------
                                              1.030331   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036458    0.000975    0.194517 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008033    0.054998    0.278948    0.473465 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.054999    0.000327    0.473792 v fanout70/A (sg13g2_buf_8)
     8    0.052592    0.055097    0.139351    0.613143 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.055841    0.004960    0.618104 v _215_/C (sg13g2_nand3_1)
     2    0.006957    0.065519    0.089555    0.707659 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.065524    0.000587    0.708246 ^ _284_/B (sg13g2_and2_1)
     1    0.008733    0.073487    0.169074    0.877320 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.073494    0.000772    0.878091 ^ output7/A (sg13g2_buf_2)
     1    0.082834    0.269706    0.299516    1.177608 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.269885    0.005763    1.183371 ^ sine_out[12] (out)
                                              1.183371   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.183371   data arrival time
---------------------------------------------------------------------------------------------
                                              1.033371   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036458    0.000975    0.194517 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008345    0.067749    0.285082    0.479599 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.067749    0.000340    0.479938 ^ fanout70/A (sg13g2_buf_8)
     8    0.054269    0.061431    0.141524    0.621463 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.061851    0.003876    0.625339 ^ _140_/B (sg13g2_nor2_2)
     5    0.024740    0.076763    0.098180    0.723519 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.076892    0.002560    0.726079 v _169_/A (sg13g2_nand2_1)
     1    0.004063    0.049634    0.068180    0.794259 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.049634    0.000283    0.794542 ^ _170_/B (sg13g2_nand2_1)
     1    0.006368    0.078009    0.102264    0.896806 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.078010    0.000443    0.897249 v output20/A (sg13g2_buf_2)
     1    0.082576    0.220287    0.284325    1.181574 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.220562    0.005704    1.187278 v sine_out[24] (out)
                                              1.187278   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.187278   data arrival time
---------------------------------------------------------------------------------------------
                                              1.037278   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000731    0.194273 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004440    0.045489    0.267397    0.461670 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.045489    0.000147    0.461817 ^ fanout75/A (sg13g2_buf_2)
     6    0.029849    0.108243    0.166990    0.628808 ^ fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.108333    0.001934    0.630742 ^ _153_/B (sg13g2_nor2_1)
     3    0.012682    0.081555    0.118607    0.749349 v _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.081566    0.000753    0.750102 v _159_/A1 (sg13g2_a21oi_1)
     1    0.003297    0.071526    0.117132    0.867234 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.071526    0.000130    0.867364 ^ _160_/B (sg13g2_nor2_1)
     1    0.004188    0.041436    0.064133    0.931497 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.041436    0.000163    0.931660 v output14/A (sg13g2_buf_2)
     1    0.081908    0.218594    0.263502    1.195162 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.218867    0.005658    1.200820 v sine_out[19] (out)
                                              1.200820   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.200820   data arrival time
---------------------------------------------------------------------------------------------
                                              1.050820   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.045997    0.001999    0.610427 ^ fanout64/A (sg13g2_buf_8)
     7    0.040595    0.050826    0.121659    0.732086 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.051476    0.004446    0.736532 ^ fanout62/A (sg13g2_buf_8)
     8    0.031727    0.044955    0.120459    0.856991 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.044959    0.000732    0.857723 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.002802    0.053606    0.083985    0.941708 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.053606    0.000110    0.941818 v output5/A (sg13g2_buf_2)
     1    0.083786    0.223311    0.273312    1.215130 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.223595    0.005868    1.220998 v sine_out[10] (out)
                                              1.220998   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.220998   data arrival time
---------------------------------------------------------------------------------------------
                                              1.070998   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000187    0.192418 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002740    0.036140    0.258757    0.451174 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036140    0.000108    0.451282 ^ fanout56/A (sg13g2_buf_1)
     4    0.027810    0.184632    0.204102    0.655384 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.184655    0.001718    0.657103 ^ fanout53/A (sg13g2_buf_8)
     8    0.041975    0.057124    0.187090    0.844192 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.058957    0.007761    0.851954 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004531    0.070848    0.092170    0.944124 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.070849    0.000293    0.944416 v output15/A (sg13g2_buf_2)
     1    0.085316    0.228598    0.284687    1.229103 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.228956    0.006763    1.235866 v sine_out[1] (out)
                                              1.235866   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.235866   data arrival time
---------------------------------------------------------------------------------------------
                                              1.085866   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.045997    0.001999    0.610427 ^ fanout64/A (sg13g2_buf_8)
     7    0.040595    0.050826    0.121659    0.732086 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.051476    0.004446    0.736532 ^ fanout62/A (sg13g2_buf_8)
     8    0.031727    0.044955    0.120459    0.856991 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.044965    0.001198    0.858189 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.004939    0.062251    0.099087    0.957277 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.062251    0.000340    0.957617 v output36/A (sg13g2_buf_2)
     1    0.082756    0.220727    0.276181    1.233799 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.221010    0.005797    1.239595 v sine_out[9] (out)
                                              1.239595   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.239595   data arrival time
---------------------------------------------------------------------------------------------
                                              1.089595   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.045978    0.001111    0.609539 ^ fanout65/A (sg13g2_buf_8)
     8    0.036291    0.047924    0.119947    0.729485 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.048075    0.002316    0.731801 ^ _135_/B (sg13g2_nor2_1)
     1    0.006136    0.045756    0.062485    0.794287 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.045780    0.000432    0.794718 v _174_/A (sg13g2_nand2_1)
     1    0.003408    0.040082    0.052728    0.847446 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.040082    0.000256    0.847702 ^ _175_/B (sg13g2_nand2_1)
     1    0.007659    0.088675    0.107040    0.954743 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.088680    0.000538    0.955281 v output22/A (sg13g2_buf_2)
     1    0.083859    0.223518    0.292109    1.247390 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.223824    0.006127    1.253517 v sine_out[26] (out)
                                              1.253517   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.253517   data arrival time
---------------------------------------------------------------------------------------------
                                              1.103517   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000187    0.192418 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002740    0.036140    0.258757    0.451174 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036140    0.000108    0.451282 ^ fanout56/A (sg13g2_buf_1)
     4    0.027810    0.184632    0.204102    0.655384 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.184657    0.001781    0.657165 ^ fanout55/A (sg13g2_buf_2)
     8    0.031874    0.117400    0.237731    0.894896 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.117526    0.003452    0.898348 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.004721    0.052574    0.082558    0.980907 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.052574    0.000286    0.981193 v output16/A (sg13g2_buf_2)
     1    0.082236    0.220118    0.272399    1.253592 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.220147    0.002492    1.256084 v sine_out[20] (out)
                                              1.256084   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.256084   data arrival time
---------------------------------------------------------------------------------------------
                                              1.106084   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000187    0.192418 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002740    0.036140    0.258757    0.451174 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036140    0.000108    0.451282 ^ fanout56/A (sg13g2_buf_1)
     4    0.027810    0.184632    0.204102    0.655384 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.184657    0.001781    0.657165 ^ fanout55/A (sg13g2_buf_2)
     8    0.031874    0.117400    0.237731    0.894896 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.117543    0.003652    0.898548 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.005326    0.055045    0.085573    0.984122 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.055046    0.000334    0.984455 v output11/A (sg13g2_buf_2)
     1    0.081744    0.218865    0.272883    1.257338 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.218891    0.002392    1.259730 v sine_out[16] (out)
                                              1.259730   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.259730   data arrival time
---------------------------------------------------------------------------------------------
                                              1.109730   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000187    0.192418 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002740    0.036140    0.258757    0.451174 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036140    0.000108    0.451282 ^ fanout56/A (sg13g2_buf_1)
     4    0.027810    0.184632    0.204102    0.655384 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.184657    0.001781    0.657165 ^ fanout55/A (sg13g2_buf_2)
     8    0.031874    0.117400    0.237731    0.894896 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.117550    0.003729    0.898625 ^ _167_/A (sg13g2_nor2_1)
     1    0.004684    0.046038    0.092707    0.991332 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.046039    0.000285    0.991616 v output19/A (sg13g2_buf_2)
     1    0.083198    0.221828    0.268261    1.259877 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.222110    0.005805    1.265682 v sine_out[23] (out)
                                              1.265682   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.265682   data arrival time
---------------------------------------------------------------------------------------------
                                              1.115682   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.045978    0.001111    0.609539 ^ fanout65/A (sg13g2_buf_8)
     8    0.036291    0.047924    0.119947    0.729485 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.047927    0.000645    0.730130 ^ _183_/A (sg13g2_and2_1)
     2    0.008443    0.071884    0.152091    0.882221 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.071886    0.000472    0.882693 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.004005    0.051123    0.111826    0.994519 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.051123    0.000155    0.994673 v output25/A (sg13g2_buf_2)
     1    0.084559    0.225964    0.275842    1.270515 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.226065    0.002615    1.273131 v sine_out[29] (out)
                                              1.273131   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.273131   data arrival time
---------------------------------------------------------------------------------------------
                                              1.123131   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.045978    0.001111    0.609539 ^ fanout65/A (sg13g2_buf_8)
     8    0.036291    0.047924    0.119947    0.729485 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.047927    0.000645    0.730130 ^ _183_/A (sg13g2_and2_1)
     2    0.008443    0.071884    0.152091    0.882221 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.071886    0.000526    0.882747 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.004853    0.054539    0.110883    0.993630 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.054540    0.000340    0.993970 v output27/A (sg13g2_buf_2)
     1    0.084425    0.226355    0.274525    1.268495 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.226617    0.006415    1.274910 v sine_out[30] (out)
                                              1.274910   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.274910   data arrival time
---------------------------------------------------------------------------------------------
                                              1.124910   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036458    0.000975    0.194517 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008345    0.067749    0.285082    0.479599 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.067749    0.000340    0.479938 ^ fanout70/A (sg13g2_buf_8)
     8    0.054269    0.061431    0.141524    0.621463 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.061851    0.003876    0.625339 ^ _140_/B (sg13g2_nor2_2)
     5    0.024740    0.076763    0.098180    0.723519 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.076899    0.002619    0.726138 v _144_/A (sg13g2_nand2_1)
     2    0.013477    0.102912    0.114333    0.840471 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.102937    0.001330    0.841801 ^ _145_/B (sg13g2_nand2_1)
     1    0.007981    0.096585    0.136181    0.977982 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.096638    0.001050    0.979032 v output9/A (sg13g2_buf_2)
     1    0.081786    0.218992    0.295275    1.274307 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.219018    0.002400    1.276707 v sine_out[14] (out)
                                              1.276707   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.276707   data arrival time
---------------------------------------------------------------------------------------------
                                              1.126707   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.045978    0.001111    0.609539 ^ fanout65/A (sg13g2_buf_8)
     8    0.036291    0.047924    0.119947    0.729485 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.048019    0.001755    0.731240 ^ _150_/B (sg13g2_and2_1)
     3    0.010607    0.084503    0.169723    0.900963 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.084505    0.000563    0.901526 ^ _165_/A1 (sg13g2_a21oi_1)
     1    0.003479    0.047462    0.106767    1.008294 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.047462    0.000233    1.008527 v output18/A (sg13g2_buf_2)
     1    0.082336    0.219671    0.267460    1.275987 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.219949    0.005730    1.281717 v sine_out[22] (out)
                                              1.281717   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.281717   data arrival time
---------------------------------------------------------------------------------------------
                                              1.131717   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000187    0.192418 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002671    0.030648    0.256636    0.449054 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030648    0.000105    0.449159 v fanout56/A (sg13g2_buf_1)
     4    0.027324    0.149292    0.187953    0.637112 v fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.149357    0.001601    0.638714 v _239_/A (sg13g2_and3_1)
     1    0.006913    0.052524    0.177737    0.816451 v _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.052528    0.000503    0.816954 v _256_/A2 (sg13g2_a22oi_1)
     1    0.005434    0.107424    0.147747    0.964702 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.107425    0.000670    0.965371 ^ output4/A (sg13g2_buf_2)
     1    0.083815    0.273040    0.318904    1.284275 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.273289    0.006827    1.291102 ^ sine_out[0] (out)
                                              1.291102   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.291102   data arrival time
---------------------------------------------------------------------------------------------
                                              1.141102   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036458    0.000975    0.194517 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008345    0.067749    0.285082    0.479599 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.067749    0.000340    0.479938 ^ fanout70/A (sg13g2_buf_8)
     8    0.054269    0.061431    0.141524    0.621463 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.061851    0.003876    0.625339 ^ _140_/B (sg13g2_nor2_2)
     5    0.024740    0.076763    0.098180    0.723519 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.076930    0.002900    0.726419 v _152_/B (sg13g2_nor2_2)
     4    0.025005    0.180281    0.183817    0.910235 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.180309    0.001851    0.912086 ^ _277_/B (sg13g2_nor2_1)
     1    0.005269    0.051946    0.103422    1.015508 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.051946    0.000178    1.015685 v output32/A (sg13g2_buf_2)
     1    0.082936    0.221180    0.270865    1.286550 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.221468    0.005890    1.292441 v sine_out[5] (out)
                                              1.292441   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.292441   data arrival time
---------------------------------------------------------------------------------------------
                                              1.142441   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.045978    0.001111    0.609539 ^ fanout65/A (sg13g2_buf_8)
     8    0.036291    0.047924    0.119947    0.729485 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.048019    0.001755    0.731240 ^ _150_/B (sg13g2_and2_1)
     3    0.010607    0.084503    0.169723    0.900963 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.084503    0.000290    0.901253 ^ _164_/A1 (sg13g2_a21oi_1)
     1    0.006139    0.058444    0.125945    1.027198 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.058449    0.000576    1.027774 v output17/A (sg13g2_buf_2)
     1    0.082378    0.219784    0.273411    1.301185 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.220061    0.005732    1.306917 v sine_out[21] (out)
                                              1.306917   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.306917   data arrival time
---------------------------------------------------------------------------------------------
                                              1.156917   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036458    0.000975    0.194517 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008345    0.067749    0.285082    0.479599 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.067749    0.000340    0.479938 ^ fanout70/A (sg13g2_buf_8)
     8    0.054269    0.061431    0.141524    0.621463 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.061851    0.003876    0.625339 ^ _140_/B (sg13g2_nor2_2)
     5    0.024740    0.076763    0.098180    0.723519 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.076930    0.002900    0.726419 v _152_/B (sg13g2_nor2_2)
     4    0.025005    0.180281    0.183817    0.910235 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.180298    0.001462    0.911698 ^ _283_/A2 (sg13g2_a21oi_1)
     1    0.003421    0.056127    0.148683    1.060380 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.056127    0.000243    1.060624 v output6/A (sg13g2_buf_2)
     1    0.083586    0.223543    0.276665    1.337288 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.223576    0.002674    1.339962 v sine_out[11] (out)
                                              1.339962   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.339962   data arrival time
---------------------------------------------------------------------------------------------
                                              1.189962   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000445    0.192676 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.012574    0.077018    0.296185    0.488861 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.077020    0.000470    0.489331 v fanout67/A (sg13g2_buf_8)
     8    0.042297    0.048789    0.146099    0.635430 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.049371    0.002815    0.638245 v _125_/A (sg13g2_inv_2)
     3    0.015516    0.061360    0.067960    0.706205 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.061386    0.001015    0.707220 ^ fanout50/A (sg13g2_buf_8)
     8    0.037468    0.048989    0.128483    0.835702 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.049629    0.004239    0.839941 ^ _185_/A (sg13g2_nor2_2)
     5    0.024232    0.078823    0.096721    0.936662 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.078838    0.000883    0.937546 v _278_/B (sg13g2_nor2_1)
     1    0.003823    0.082600    0.101050    1.038596 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.082601    0.000250    1.038846 ^ output33/A (sg13g2_buf_2)
     1    0.082831    0.269734    0.304854    1.343700 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.269901    0.005560    1.349260 ^ sine_out[6] (out)
                                              1.349260   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.349260   data arrival time
---------------------------------------------------------------------------------------------
                                              1.199260   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.045997    0.001999    0.610427 ^ fanout64/A (sg13g2_buf_8)
     7    0.040595    0.050826    0.121659    0.732086 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.051476    0.004446    0.736532 ^ fanout62/A (sg13g2_buf_8)
     8    0.031727    0.044955    0.120459    0.856991 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.044959    0.000741    0.857732 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.019391    0.078930    0.160574    1.018306 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.078950    0.001026    1.019332 ^ _276_/A (sg13g2_nor2_1)
     1    0.003027    0.042550    0.070330    1.089662 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.042550    0.000120    1.089782 v output31/A (sg13g2_buf_2)
     1    0.083080    0.221525    0.266308    1.356090 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.221792    0.005622    1.361712 v sine_out[4] (out)
                                              1.361712   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.361712   data arrival time
---------------------------------------------------------------------------------------------
                                              1.211712   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.045997    0.001999    0.610427 ^ fanout64/A (sg13g2_buf_8)
     7    0.040595    0.050826    0.121659    0.732086 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.051009    0.002048    0.734134 ^ fanout63/A (sg13g2_buf_1)
     5    0.025430    0.169919    0.201746    0.935880 ^ fanout63/X (sg13g2_buf_1)
                                                         net63 (net)
                      0.169959    0.002140    0.938020 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.006236    0.067822    0.159921    1.097940 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.067827    0.000595    1.098536 v output8/A (sg13g2_buf_2)
     1    0.082715    0.220626    0.279142    1.377678 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.220901    0.005699    1.383376 v sine_out[13] (out)
                                              1.383376   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.383376   data arrival time
---------------------------------------------------------------------------------------------
                                              1.233376   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008541    0.068893    0.285063    0.477526 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068894    0.000349    0.477875 ^ fanout66/A (sg13g2_buf_8)
     5    0.032389    0.045964    0.130552    0.608427 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.045997    0.001999    0.610427 ^ fanout64/A (sg13g2_buf_8)
     7    0.040595    0.050826    0.121659    0.732086 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.051476    0.004446    0.736532 ^ fanout62/A (sg13g2_buf_8)
     8    0.031727    0.044955    0.120459    0.856991 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.044959    0.000741    0.857732 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.019391    0.078930    0.160574    1.018306 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.078961    0.001258    1.019563 ^ _279_/A (sg13g2_nor2_1)
     1    0.006877    0.058814    0.086826    1.106389 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.058821    0.000634    1.107023 v output34/A (sg13g2_buf_2)
     1    0.082845    0.220960    0.274345    1.381368 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.221252    0.005933    1.387301 v sine_out[7] (out)
                                              1.387301   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.387301   data arrival time
---------------------------------------------------------------------------------------------
                                              1.237301   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036458    0.000975    0.194517 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008033    0.054998    0.278948    0.473465 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.054999    0.000327    0.473792 v fanout70/A (sg13g2_buf_8)
     8    0.052592    0.055097    0.139351    0.613143 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.055714    0.004491    0.617634 v fanout69/A (sg13g2_buf_8)
     8    0.033180    0.043653    0.130276    0.747910 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.043750    0.002309    0.750219 v _146_/B1 (sg13g2_o21ai_1)
     4    0.016255    0.134922    0.128981    0.879201 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.134924    0.000406    0.879607 ^ _171_/A (sg13g2_nand2_1)
     1    0.006151    0.082216    0.123779    1.003386 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.082217    0.000377    1.003764 v _172_/B (sg13g2_nand2_1)
     1    0.006272    0.064954    0.089327    1.093090 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.064957    0.000442    1.093532 ^ output21/A (sg13g2_buf_2)
     1    0.083776    0.272699    0.296531    1.390064 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.272891    0.005994    1.396058 ^ sine_out[25] (out)
                                              1.396058   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.396058   data arrival time
---------------------------------------------------------------------------------------------
                                              1.246058   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000187    0.192418 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002740    0.036140    0.258757    0.451174 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036140    0.000108    0.451282 ^ fanout56/A (sg13g2_buf_1)
     4    0.027810    0.184632    0.204102    0.655384 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.184655    0.001718    0.657103 ^ fanout53/A (sg13g2_buf_8)
     8    0.041975    0.057124    0.187090    0.844192 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.058489    0.006420    0.850612 ^ _143_/A (sg13g2_nor2_1)
     2    0.006663    0.054517    0.076021    0.926633 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.054517    0.000193    0.926827 v _147_/A (sg13g2_nand2_1)
     2    0.015726    0.113756    0.113978    1.040805 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.113787    0.001545    1.042351 ^ _149_/B (sg13g2_nand2_1)
     1    0.009620    0.112257    0.151862    1.194213 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.112316    0.001254    1.195467 v output10/A (sg13g2_buf_2)
     1    0.081743    0.218963    0.302382    1.497849 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.218988    0.002392    1.500241 v sine_out[15] (out)
                                              1.500241   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.500241   data arrival time
---------------------------------------------------------------------------------------------
                                              1.350240   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000731    0.194273 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004376    0.038073    0.264380    0.458653 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.038073    0.000120    0.458773 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008917    0.086542    0.624174    1.082947 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.086542    0.000688    1.083636 v fanout74/A (sg13g2_buf_8)
     8    0.044719    0.050507    0.153011    1.236646 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.050523    0.000965    1.237611 v _146_/A2 (sg13g2_o21ai_1)
     4    0.016255    0.286420    0.264577    1.502189 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.286421    0.000524    1.502713 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007084    0.123081    0.210894    1.713607 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.123081    0.000214    1.713820 v _235_/A2 (sg13g2_o21ai_1)
     1    0.006847    0.159802    0.191542    1.905362 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.159806    0.000403    1.905766 ^ _239_/B (sg13g2_and3_1)
     1    0.007022    0.074421    0.248666    2.154432 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.074424    0.000514    2.154946 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.005335    0.125786    0.130951    2.285897 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.125787    0.000653    2.286550 v output4/A (sg13g2_buf_2)
     1    0.083815    0.225019    0.309014    2.595564 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.225386    0.006821    2.602385 v sine_out[0] (out)
                                              2.602385   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.602385   data arrival time
---------------------------------------------------------------------------------------------
                                              1.247615   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000731    0.194273 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004376    0.038073    0.264380    0.458653 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.038073    0.000120    0.458773 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008917    0.086542    0.624174    1.082947 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.086542    0.000688    1.083636 v fanout74/A (sg13g2_buf_8)
     8    0.044719    0.050507    0.153011    1.236646 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.050792    0.002472    1.239118 v _216_/A_N (sg13g2_nand2b_1)
     3    0.012102    0.144872    0.187896    1.427015 v _216_/Y (sg13g2_nand2b_1)
                                                         _042_ (net)
                      0.144873    0.000622    1.427637 v _250_/B (sg13g2_nand2_1)
     2    0.007887    0.086358    0.121929    1.549566 ^ _250_/Y (sg13g2_nand2_1)
                                                         _075_ (net)
                      0.086358    0.000228    1.549794 ^ _252_/A (sg13g2_nand2_1)
     2    0.007606    0.096003    0.118166    1.667960 v _252_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.096014    0.000812    1.668772 v _253_/A (sg13g2_nor2b_1)
     2    0.009603    0.153554    0.162362    1.831134 ^ _253_/Y (sg13g2_nor2b_1)
                                                         _078_ (net)
                      0.153557    0.000525    1.831660 ^ _257_/B1 (sg13g2_a22oi_1)
     1    0.002678    0.080984    0.121907    1.953567 v _257_/Y (sg13g2_a22oi_1)
                                                         _081_ (net)
                      0.080985    0.000105    1.953671 v _258_/A_N (sg13g2_nand2b_1)
     1    0.004613    0.083570    0.150227    2.103899 v _258_/Y (sg13g2_nand2b_1)
                                                         _082_ (net)
                      0.083570    0.000310    2.104209 v _274_/A1 (sg13g2_a22oi_1)
     1    0.004630    0.120195    0.143293    2.247503 ^ _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.120195    0.000302    2.247804 ^ output15/A (sg13g2_buf_2)
     1    0.085316    0.277735    0.327954    2.575758 ^ output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.277976    0.006769    2.582527 ^ sine_out[1] (out)
                                              2.582527   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.582527   data arrival time
---------------------------------------------------------------------------------------------
                                              1.267473   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000731    0.194273 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004376    0.038073    0.264380    0.458653 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.038073    0.000120    0.458773 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008917    0.086542    0.624174    1.082947 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.086542    0.000688    1.083636 v fanout74/A (sg13g2_buf_8)
     8    0.044719    0.050507    0.153011    1.236646 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.050523    0.000965    1.237611 v _146_/A2 (sg13g2_o21ai_1)
     4    0.016255    0.286420    0.264577    1.502189 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.286423    0.000806    1.502995 ^ _147_/B (sg13g2_nand2_1)
     2    0.015404    0.189520    0.259144    1.762139 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.189530    0.001444    1.763583 v _275_/B (sg13g2_nor2_1)
     1    0.005710    0.124375    0.152882    1.916465 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.124376    0.000514    1.916978 ^ output30/A (sg13g2_buf_2)
     1    0.083636    0.271901    0.328914    2.245893 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.272025    0.002896    2.248788 ^ sine_out[3] (out)
                                              2.248788   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.248788   data arrival time
---------------------------------------------------------------------------------------------
                                              1.601212   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000731    0.194273 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004376    0.038073    0.264380    0.458653 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.038073    0.000120    0.458773 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008917    0.086542    0.624174    1.082947 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.086542    0.000688    1.083636 v fanout74/A (sg13g2_buf_8)
     8    0.044719    0.050507    0.153011    1.236646 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.050523    0.000965    1.237611 v _146_/A2 (sg13g2_o21ai_1)
     4    0.016255    0.286420    0.264577    1.502189 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.286423    0.000806    1.502995 ^ _147_/B (sg13g2_nand2_1)
     2    0.015404    0.189520    0.259144    1.762139 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.189531    0.001505    1.763644 v _149_/B (sg13g2_nand2_1)
     1    0.009718    0.105109    0.147885    1.911528 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.105175    0.001272    1.912800 ^ output10/A (sg13g2_buf_2)
     1    0.081743    0.265893    0.316568    2.229368 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.266001    0.002392    2.231761 ^ sine_out[15] (out)
                                              2.231761   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.231761   data arrival time
---------------------------------------------------------------------------------------------
                                              1.618239   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000731    0.194273 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004376    0.038073    0.264380    0.458653 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.038073    0.000120    0.458773 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008917    0.086542    0.624174    1.082947 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.086542    0.000688    1.083636 v fanout74/A (sg13g2_buf_8)
     8    0.044719    0.050507    0.153011    1.236646 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.050523    0.000965    1.237611 v _146_/A2 (sg13g2_o21ai_1)
     4    0.016255    0.286420    0.264577    1.502189 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.286423    0.000853    1.503041 ^ _185_/B (sg13g2_nor2_2)
     5    0.024232    0.124713    0.193455    1.696496 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.124727    0.001349    1.697845 v _189_/A2 (sg13g2_o21ai_1)
     1    0.005319    0.140144    0.175213    1.873058 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.140144    0.000318    1.873376 ^ output29/A (sg13g2_buf_2)
     1    0.083790    0.273043    0.333527    2.206902 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.273285    0.006733    2.213635 ^ sine_out[32] (out)
                                              2.213635   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.213635   data arrival time
---------------------------------------------------------------------------------------------
                                              1.636365   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000731    0.194273 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004376    0.038073    0.264380    0.458653 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.038073    0.000120    0.458773 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008917    0.086542    0.624174    1.082947 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.086542    0.000688    1.083636 v fanout74/A (sg13g2_buf_8)
     8    0.044719    0.050507    0.153011    1.236646 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.050523    0.000965    1.237611 v _146_/A2 (sg13g2_o21ai_1)
     4    0.016255    0.286420    0.264577    1.502189 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.286423    0.000853    1.503041 ^ _185_/B (sg13g2_nor2_2)
     5    0.024232    0.124713    0.193455    1.696496 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.124727    0.001355    1.697851 v _186_/A2 (sg13g2_a21oi_1)
     1    0.004952    0.109248    0.162234    1.860085 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.109248    0.000349    1.860434 ^ output27/A (sg13g2_buf_2)
     1    0.084425    0.274883    0.321355    2.181789 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.275102    0.006420    2.188209 ^ sine_out[30] (out)
                                              2.188209   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.188209   data arrival time
---------------------------------------------------------------------------------------------
                                              1.661791   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000731    0.194273 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004440    0.045489    0.267397    0.461670 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.045489    0.000121    0.461791 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009229    0.091140    0.599505    1.061296 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.091140    0.000714    1.062011 ^ fanout74/A (sg13g2_buf_8)
     8    0.045960    0.055918    0.151116    1.213126 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.056188    0.002485    1.215611 ^ _128_/A (sg13g2_inv_2)
     5    0.023157    0.071615    0.082576    1.298187 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.071693    0.001729    1.299915 v _163_/A1 (sg13g2_o21ai_1)
     4    0.020365    0.348831    0.328307    1.628222 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.348853    0.002276    1.630498 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.006139    0.123734    0.220349    1.850847 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.123735    0.000576    1.851423 v output17/A (sg13g2_buf_2)
     1    0.082378    0.219942    0.306318    2.157741 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.220219    0.005732    2.163473 v sine_out[21] (out)
                                              2.163473   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.163473   data arrival time
---------------------------------------------------------------------------------------------
                                              1.686527   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000731    0.194273 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004440    0.045489    0.267397    0.461670 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.045489    0.000121    0.461791 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009229    0.091140    0.599505    1.061296 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.091140    0.000714    1.062011 ^ fanout74/A (sg13g2_buf_8)
     8    0.045960    0.055918    0.151116    1.213126 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.056188    0.002485    1.215611 ^ _128_/A (sg13g2_inv_2)
     5    0.023157    0.071615    0.082576    1.298187 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.071693    0.001729    1.299915 v _163_/A1 (sg13g2_o21ai_1)
     4    0.020365    0.348831    0.328307    1.628222 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.348856    0.002450    1.630672 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.004005    0.123763    0.190602    1.821274 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.123763    0.000155    1.821429 v output25/A (sg13g2_buf_2)
     1    0.084559    0.226119    0.312690    2.134119 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.226149    0.002615    2.136734 v sine_out[29] (out)
                                              2.136734   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.136734   data arrival time
---------------------------------------------------------------------------------------------
                                              1.713266   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000731    0.194273 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004376    0.038073    0.264380    0.458653 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.038073    0.000120    0.458773 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008917    0.086542    0.624174    1.082947 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.086542    0.000688    1.083636 v fanout74/A (sg13g2_buf_8)
     8    0.044719    0.050507    0.153011    1.236646 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.050523    0.000965    1.237611 v _146_/A2 (sg13g2_o21ai_1)
     4    0.016255    0.286420    0.264577    1.502189 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.286423    0.000853    1.503041 ^ _185_/B (sg13g2_nor2_2)
     5    0.024232    0.124713    0.193455    1.696496 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.124717    0.000884    1.697380 v _278_/B (sg13g2_nor2_1)
     1    0.003823    0.092468    0.115687    1.813067 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.092468    0.000250    1.813316 ^ output33/A (sg13g2_buf_2)
     1    0.082831    0.269755    0.310485    2.123802 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.269922    0.005560    2.129362 ^ sine_out[6] (out)
                                              2.129362   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.129362   data arrival time
---------------------------------------------------------------------------------------------
                                              1.720638   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000731    0.194273 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004440    0.045489    0.267397    0.461670 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.045489    0.000121    0.461791 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009229    0.091140    0.599505    1.061296 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.091140    0.000714    1.062011 ^ fanout74/A (sg13g2_buf_8)
     8    0.045960    0.055918    0.151116    1.213126 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.056188    0.002485    1.215611 ^ _128_/A (sg13g2_inv_2)
     5    0.023157    0.071615    0.082576    1.298187 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.071693    0.001729    1.299915 v _163_/A1 (sg13g2_o21ai_1)
     4    0.020365    0.348831    0.328307    1.628222 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.348855    0.002402    1.630624 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.002802    0.097780    0.190086    1.820709 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.097781    0.000110    1.820819 v output5/A (sg13g2_buf_2)
     1    0.083786    0.223337    0.296929    2.117748 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.223622    0.005868    2.123616 v sine_out[10] (out)
                                              2.123616   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.123616   data arrival time
---------------------------------------------------------------------------------------------
                                              1.726384   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000731    0.194273 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004376    0.038073    0.264380    0.458653 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.038073    0.000120    0.458773 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008917    0.086542    0.624174    1.082947 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.086542    0.000688    1.083636 v fanout74/A (sg13g2_buf_8)
     8    0.044719    0.050507    0.153011    1.236646 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.050523    0.000965    1.237611 v _146_/A2 (sg13g2_o21ai_1)
     4    0.016255    0.286420    0.264577    1.502189 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.286420    0.000406    1.502595 ^ _171_/A (sg13g2_nand2_1)
     1    0.006151    0.118173    0.164132    1.666727 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.118173    0.000378    1.667105 v _172_/B (sg13g2_nand2_1)
     1    0.006272    0.072744    0.103549    1.770654 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.072745    0.000442    1.771096 ^ output21/A (sg13g2_buf_2)
     1    0.083776    0.272659    0.300984    2.072080 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.272851    0.005995    2.078074 ^ sine_out[25] (out)
                                              2.078074   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.078074   data arrival time
---------------------------------------------------------------------------------------------
                                              1.771926   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000731    0.194273 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004440    0.045489    0.267397    0.461670 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.045489    0.000121    0.461791 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009229    0.091140    0.599505    1.061296 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.091140    0.000714    1.062011 ^ fanout74/A (sg13g2_buf_8)
     8    0.045960    0.055918    0.151116    1.213126 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.056188    0.002485    1.215611 ^ _128_/A (sg13g2_inv_2)
     5    0.023157    0.071615    0.082576    1.298187 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.071693    0.001729    1.299915 v _163_/A1 (sg13g2_o21ai_1)
     4    0.020365    0.348831    0.328307    1.628222 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.348853    0.002271    1.630493 ^ _276_/B (sg13g2_nor2_1)
     1    0.003027    0.085431    0.121264    1.751757 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.085431    0.000120    1.751877 v output31/A (sg13g2_buf_2)
     1    0.083080    0.221546    0.289322    2.041199 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.221814    0.005622    2.046821 v sine_out[4] (out)
                                              2.046821   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.046821   data arrival time
---------------------------------------------------------------------------------------------
                                              1.803179   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000695    0.194237 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004806    0.047483    0.269017    0.463254 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047483    0.000319    0.463573 ^ fanout73/A (sg13g2_buf_1)
     5    0.026086    0.173572    0.202243    0.665816 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.173640    0.002835    0.668651 ^ fanout72/A (sg13g2_buf_2)
     5    0.029135    0.109101    0.228583    0.897234 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.109119    0.001409    0.898643 ^ _137_/B (sg13g2_nand3_1)
     5    0.028308    0.410558    0.395733    1.294377 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.410576    0.002281    1.296658 v _138_/B (sg13g2_nor2_1)
     2    0.010192    0.212658    0.258556    1.555214 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.212658    0.000600    1.555814 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.006236    0.109488    0.180469    1.736283 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.109489    0.000596    1.736879 v output8/A (sg13g2_buf_2)
     1    0.082715    0.220706    0.300490    2.037369 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.220981    0.005699    2.043067 v sine_out[13] (out)
                                              2.043067   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.043067   data arrival time
---------------------------------------------------------------------------------------------
                                              1.806933   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000695    0.194237 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004737    0.039645    0.265779    0.460016 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.039645    0.000313    0.460329 v fanout73/A (sg13g2_buf_1)
     5    0.025488    0.139648    0.185376    0.645705 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.139772    0.002760    0.648465 v fanout72/A (sg13g2_buf_2)
     5    0.028384    0.091628    0.209790    0.858255 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.091658    0.001573    0.859829 v fanout71/A (sg13g2_buf_8)
     8    0.037993    0.046783    0.152227    1.012056 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.046798    0.000818    1.012874 v _141_/A (sg13g2_or2_1)
     3    0.016131    0.106878    0.223588    1.236461 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.106881    0.000613    1.237074 v _173_/A2 (sg13g2_o21ai_1)
     2    0.009096    0.187944    0.209912    1.446987 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.187944    0.000583    1.447570 ^ _174_/B (sg13g2_nand2_1)
     1    0.003219    0.067703    0.126865    1.574434 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.067704    0.000241    1.574675 v _175_/B (sg13g2_nand2_1)
     1    0.007758    0.072945    0.089630    1.664305 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.072948    0.000548    1.664853 ^ output22/A (sg13g2_buf_2)
     1    0.083859    0.272930    0.301205    1.966058 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.273130    0.006133    1.972190 ^ sine_out[26] (out)
                                              1.972190   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.972190   data arrival time
---------------------------------------------------------------------------------------------
                                              1.877810   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000695    0.194237 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004806    0.047483    0.269017    0.463254 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047483    0.000319    0.463573 ^ fanout73/A (sg13g2_buf_1)
     5    0.026086    0.173572    0.202243    0.665816 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.173640    0.002835    0.668651 ^ fanout72/A (sg13g2_buf_2)
     5    0.029135    0.109101    0.228583    0.897234 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.109119    0.001409    0.898643 ^ _137_/B (sg13g2_nand3_1)
     5    0.028308    0.410558    0.395733    1.294377 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.410576    0.002281    1.296658 v _138_/B (sg13g2_nor2_1)
     2    0.010192    0.212658    0.258556    1.555214 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.212658    0.000613    1.555827 ^ _279_/B (sg13g2_nor2_1)
     1    0.006877    0.079466    0.120592    1.676420 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.079470    0.000634    1.677054 v output34/A (sg13g2_buf_2)
     1    0.082845    0.220970    0.285427    1.962481 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.221262    0.005933    1.968414 v sine_out[7] (out)
                                              1.968414   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.968414   data arrival time
---------------------------------------------------------------------------------------------
                                              1.881586   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008229    0.055935    0.278818    0.471281 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.055936    0.000336    0.471617 v fanout66/A (sg13g2_buf_8)
     5    0.031571    0.042791    0.129600    0.601218 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.042804    0.001080    0.602298 v fanout65/A (sg13g2_buf_8)
     8    0.035499    0.044711    0.124882    0.727179 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.044716    0.000806    0.727985 v _142_/A (sg13g2_or2_1)
     7    0.035558    0.198325    0.301372    1.029357 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.198360    0.002597    1.031954 v _143_/B (sg13g2_nor2_1)
     2    0.006956    0.139268    0.168320    1.200274 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.139268    0.000224    1.200498 ^ _144_/B (sg13g2_nand2_1)
     2    0.013154    0.161382    0.188039    1.388538 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.161384    0.000750    1.389287 v _212_/B (sg13g2_nor2_1)
     2    0.011826    0.189321    0.207510    1.596797 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.189323    0.000611    1.597408 ^ output26/A (sg13g2_buf_2)
     1    0.085627    0.279361    0.355825    1.953233 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.279882    0.009942    1.963175 ^ sine_out[2] (out)
                                              1.963175   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.963175   data arrival time
---------------------------------------------------------------------------------------------
                                              1.886824   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000695    0.194237 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004806    0.047483    0.269017    0.463254 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047483    0.000319    0.463573 ^ fanout73/A (sg13g2_buf_1)
     5    0.026086    0.173572    0.202243    0.665816 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.173640    0.002835    0.668651 ^ fanout72/A (sg13g2_buf_2)
     5    0.029135    0.109101    0.228583    0.897234 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.109119    0.001409    0.898643 ^ _137_/B (sg13g2_nand3_1)
     5    0.028308    0.410558    0.395733    1.294377 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.410572    0.002056    1.296433 v _156_/B (sg13g2_nand2b_1)
     2    0.007299    0.133225    0.188329    1.484762 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.133225    0.000427    1.485189 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.005949    0.094805    0.150982    1.636170 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.094805    0.000371    1.636542 v output13/A (sg13g2_buf_2)
     1    0.081757    0.218783    0.294679    1.931221 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.218795    0.001811    1.933032 v sine_out[18] (out)
                                              1.933032   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.933032   data arrival time
---------------------------------------------------------------------------------------------
                                              1.916968   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000695    0.194237 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004806    0.047483    0.269017    0.463254 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047483    0.000319    0.463573 ^ fanout73/A (sg13g2_buf_1)
     5    0.026086    0.173572    0.202243    0.665816 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.173640    0.002835    0.668651 ^ fanout72/A (sg13g2_buf_2)
     5    0.029135    0.109101    0.228583    0.897234 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.109119    0.001409    0.898643 ^ _137_/B (sg13g2_nand3_1)
     5    0.028308    0.410558    0.395733    1.294377 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.410572    0.002056    1.296433 v _156_/B (sg13g2_nand2b_1)
     2    0.007299    0.133225    0.188329    1.484762 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.133225    0.000442    1.485204 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003666    0.075361    0.119736    1.604940 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.075361    0.000263    1.605203 v output23/A (sg13g2_buf_2)
     1    0.083684    0.225098    0.282252    1.887456 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.225640    0.009153    1.896609 v sine_out[27] (out)
                                              1.896609   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.896609   data arrival time
---------------------------------------------------------------------------------------------
                                              1.953391   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036458    0.000975    0.194517 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008033    0.054998    0.278948    0.473465 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.054999    0.000327    0.473792 v fanout70/A (sg13g2_buf_8)
     8    0.052592    0.055097    0.139351    0.613143 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.055714    0.004491    0.617634 v fanout69/A (sg13g2_buf_8)
     8    0.033180    0.043653    0.130276    0.747910 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.043750    0.002303    0.750214 v _126_/A (sg13g2_inv_1)
     3    0.013372    0.095743    0.094869    0.845083 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.095747    0.000490    0.845573 ^ _161_/B (sg13g2_nand2_1)
     3    0.016544    0.171790    0.195275    1.040848 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.171792    0.000876    1.041724 v _177_/B (sg13g2_nand2_1)
     3    0.012787    0.119359    0.160524    1.202248 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.119359    0.000351    1.202599 ^ _179_/A (sg13g2_nand2_1)
     2    0.009330    0.115931    0.143432    1.346031 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.115974    0.000583    1.346614 v _281_/B (sg13g2_nor2_1)
     1    0.009915    0.160013    0.171817    1.518431 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.160034    0.001495    1.519927 ^ output35/A (sg13g2_buf_2)
     1    0.082488    0.268921    0.340197    1.860124 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.269107    0.005849    1.865973 ^ sine_out[8] (out)
                                              1.865973   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.865973   data arrival time
---------------------------------------------------------------------------------------------
                                              1.984027   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000695    0.194237 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004806    0.047483    0.269017    0.463254 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047483    0.000319    0.463573 ^ fanout73/A (sg13g2_buf_1)
     5    0.026086    0.173572    0.202243    0.665816 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.173640    0.002835    0.668651 ^ fanout72/A (sg13g2_buf_2)
     5    0.029135    0.109101    0.228583    0.897234 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.109119    0.001409    0.898643 ^ _137_/B (sg13g2_nand3_1)
     5    0.028308    0.410558    0.395733    1.294377 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.410574    0.002185    1.296562 v _166_/A (sg13g2_nor2_1)
     1    0.003075    0.112916    0.178169    1.474731 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.112919    0.000122    1.474853 ^ _167_/B (sg13g2_nor2_1)
     1    0.004684    0.056705    0.081304    1.556157 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.056705    0.000285    1.556442 v output19/A (sg13g2_buf_2)
     1    0.083198    0.221833    0.273985    1.830427 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.222115    0.005805    1.836233 v sine_out[23] (out)
                                              1.836233   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.836233   data arrival time
---------------------------------------------------------------------------------------------
                                              2.013767   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008229    0.055935    0.278818    0.471281 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.055936    0.000336    0.471617 v fanout66/A (sg13g2_buf_8)
     5    0.031571    0.042791    0.129600    0.601218 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.042804    0.001080    0.602298 v fanout65/A (sg13g2_buf_8)
     8    0.035499    0.044711    0.124882    0.727179 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.044716    0.000806    0.727985 v _142_/A (sg13g2_or2_1)
     7    0.035558    0.198325    0.301372    1.029357 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.198360    0.002597    1.031954 v _143_/B (sg13g2_nor2_1)
     2    0.006956    0.139268    0.168320    1.200274 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.139268    0.000224    1.200498 ^ _144_/B (sg13g2_nand2_1)
     2    0.013154    0.161382    0.188039    1.388538 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.161391    0.001282    1.389820 v _145_/B (sg13g2_nand2_1)
     1    0.008080    0.090629    0.128882    1.518702 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.090643    0.001069    1.519770 ^ output9/A (sg13g2_buf_2)
     1    0.081786    0.265991    0.309431    1.829202 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.266099    0.002401    1.831603 ^ sine_out[14] (out)
                                              1.831603   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.831603   data arrival time
---------------------------------------------------------------------------------------------
                                              2.018398   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000695    0.194237 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004737    0.039645    0.265779    0.460016 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.039645    0.000313    0.460329 v fanout73/A (sg13g2_buf_1)
     5    0.025488    0.139648    0.185376    0.645705 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.139772    0.002760    0.648465 v fanout72/A (sg13g2_buf_2)
     5    0.028384    0.091628    0.209790    0.858255 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.091658    0.001573    0.859829 v fanout71/A (sg13g2_buf_8)
     8    0.037993    0.046783    0.152227    1.012056 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.046783    0.000111    1.012167 v _158_/B (sg13g2_nor2_1)
     3    0.016397    0.231989    0.205963    1.218131 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.231997    0.001117    1.219248 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003163    0.090488    0.161559    1.380807 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.090488    0.000124    1.380931 v _160_/B (sg13g2_nor2_1)
     1    0.004286    0.091039    0.109808    1.490739 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.091039    0.000168    1.490907 ^ output14/A (sg13g2_buf_2)
     1    0.081908    0.266888    0.307596    1.798502 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.267063    0.005662    1.804165 ^ sine_out[19] (out)
                                              1.804165   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.804165   data arrival time
---------------------------------------------------------------------------------------------
                                              2.045835   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000695    0.194237 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004737    0.039645    0.265779    0.460016 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.039645    0.000313    0.460329 v fanout73/A (sg13g2_buf_1)
     5    0.025488    0.139648    0.185376    0.645705 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.139772    0.002760    0.648465 v fanout72/A (sg13g2_buf_2)
     5    0.028384    0.091628    0.209790    0.858255 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.091653    0.001454    0.859709 v _140_/A (sg13g2_nor2_2)
     5    0.025504    0.183919    0.202575    1.062284 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.183993    0.003006    1.065290 ^ _152_/B (sg13g2_nor2_2)
     4    0.024623    0.102341    0.157849    1.223139 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.102352    0.001143    1.224282 v _155_/B1 (sg13g2_a221oi_1)
     1    0.003879    0.177283    0.218054    1.442336 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.177285    0.000254    1.442590 ^ output12/A (sg13g2_buf_2)
     1    0.081679    0.266055    0.348315    1.790905 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.266073    0.002363    1.793268 ^ sine_out[17] (out)
                                              1.793268   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.793268   data arrival time
---------------------------------------------------------------------------------------------
                                              2.056732   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036458    0.000975    0.194517 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008033    0.054998    0.278948    0.473465 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.054999    0.000327    0.473792 v fanout70/A (sg13g2_buf_8)
     8    0.052592    0.055097    0.139351    0.613143 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.055714    0.004491    0.617634 v fanout69/A (sg13g2_buf_8)
     8    0.033180    0.043653    0.130276    0.747910 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.043750    0.002303    0.750214 v _126_/A (sg13g2_inv_1)
     3    0.013372    0.095743    0.094869    0.845083 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.095747    0.000490    0.845573 ^ _161_/B (sg13g2_nand2_1)
     3    0.016544    0.171790    0.195275    1.040848 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.171792    0.000876    1.041724 v _177_/B (sg13g2_nand2_1)
     3    0.012787    0.119359    0.160524    1.202248 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.119359    0.000351    1.202599 ^ _179_/A (sg13g2_nand2_1)
     2    0.009330    0.115931    0.143432    1.346031 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.115973    0.000531    1.346563 v _180_/B (sg13g2_nand2_1)
     1    0.005187    0.066755    0.097176    1.443739 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.066756    0.000382    1.444121 ^ output24/A (sg13g2_buf_2)
     1    0.084388    0.274930    0.296487    1.740609 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.275391    0.009288    1.749897 ^ sine_out[28] (out)
                                              1.749897   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.749897   data arrival time
---------------------------------------------------------------------------------------------
                                              2.100103   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000196    0.192427 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002651    0.035649    0.258351    0.450778 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.035649    0.000105    0.450882 ^ fanout61/A (sg13g2_buf_1)
     5    0.027884    0.185125    0.203924    0.654806 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.185128    0.000620    0.655426 ^ fanout60/A (sg13g2_buf_1)
     4    0.024750    0.166261    0.256043    0.911469 ^ fanout60/X (sg13g2_buf_1)
                                                         net60 (net)
                      0.166269    0.001375    0.912844 ^ fanout59/A (sg13g2_buf_1)
     4    0.017236    0.122266    0.215926    1.128769 ^ fanout59/X (sg13g2_buf_1)
                                                         net59 (net)
                      0.122266    0.000527    1.129297 ^ _181_/A (sg13g2_and2_1)
     4    0.017227    0.125582    0.226831    1.356128 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.125587    0.000903    1.357031 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.003380    0.076006    0.097700    1.454731 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.076006    0.000248    1.454980 v output28/A (sg13g2_buf_2)
     1    0.083502    0.225423    0.279253    1.734232 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.226541    0.013061    1.747293 v sine_out[31] (out)
                                              1.747293   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.747293   data arrival time
---------------------------------------------------------------------------------------------
                                              2.102707   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000196    0.192427 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002651    0.035649    0.258351    0.450778 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.035649    0.000105    0.450882 ^ fanout61/A (sg13g2_buf_1)
     5    0.027884    0.185125    0.203924    0.654806 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.185128    0.000620    0.655426 ^ fanout60/A (sg13g2_buf_1)
     4    0.024750    0.166261    0.256043    0.911469 ^ fanout60/X (sg13g2_buf_1)
                                                         net60 (net)
                      0.166269    0.001375    0.912844 ^ fanout59/A (sg13g2_buf_1)
     4    0.017236    0.122266    0.215926    1.128769 ^ fanout59/X (sg13g2_buf_1)
                                                         net59 (net)
                      0.122270    0.000863    1.129633 ^ _150_/A (sg13g2_and2_1)
     3    0.010607    0.086017    0.195379    1.325011 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.086019    0.000552    1.325563 ^ _162_/A1 (sg13g2_a21oi_1)
     1    0.004721    0.084281    0.116459    1.442023 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.084281    0.000286    1.442309 v output16/A (sg13g2_buf_2)
     1    0.082236    0.220134    0.289417    1.731725 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.220162    0.002492    1.734217 v sine_out[20] (out)
                                              1.734217   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.734217   data arrival time
---------------------------------------------------------------------------------------------
                                              2.115783   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000196    0.192427 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002651    0.035649    0.258351    0.450778 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.035649    0.000105    0.450882 ^ fanout61/A (sg13g2_buf_1)
     5    0.027884    0.185125    0.203924    0.654806 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.185128    0.000620    0.655426 ^ fanout60/A (sg13g2_buf_1)
     4    0.024750    0.166261    0.256043    0.911469 ^ fanout60/X (sg13g2_buf_1)
                                                         net60 (net)
                      0.166269    0.001375    0.912844 ^ fanout59/A (sg13g2_buf_1)
     4    0.017236    0.122266    0.215926    1.128769 ^ fanout59/X (sg13g2_buf_1)
                                                         net59 (net)
                      0.122270    0.000863    1.129633 ^ _150_/A (sg13g2_and2_1)
     3    0.010607    0.086017    0.195379    1.325011 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.086019    0.000563    1.325575 ^ _165_/A1 (sg13g2_a21oi_1)
     1    0.003479    0.081108    0.107456    1.433031 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.081110    0.000233    1.433264 v output18/A (sg13g2_buf_2)
     1    0.082336    0.219686    0.285520    1.718784 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.219964    0.005730    1.724515 v sine_out[22] (out)
                                              1.724515   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.724515   data arrival time
---------------------------------------------------------------------------------------------
                                              2.125485   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008229    0.055935    0.278818    0.471281 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.055936    0.000336    0.471617 v fanout66/A (sg13g2_buf_8)
     5    0.031571    0.042791    0.129600    0.601218 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.042804    0.001080    0.602298 v fanout65/A (sg13g2_buf_8)
     8    0.035499    0.044711    0.124882    0.727179 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.044716    0.000806    0.727985 v _142_/A (sg13g2_or2_1)
     7    0.035558    0.198325    0.301372    1.029357 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.198369    0.002844    1.032202 v _168_/B (sg13g2_nor2_1)
     2    0.007080    0.140648    0.169612    1.201814 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.140648    0.000355    1.202168 ^ _169_/B (sg13g2_nand2_1)
     1    0.003874    0.083630    0.118403    1.320572 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.083631    0.000267    1.320839 v _170_/B (sg13g2_nand2_1)
     1    0.006466    0.067491    0.090917    1.411757 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.067492    0.000452    1.412209 ^ output20/A (sg13g2_buf_2)
     1    0.082576    0.268877    0.295578    1.707787 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.269054    0.005709    1.713496 ^ sine_out[24] (out)
                                              1.713496   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.713496   data arrival time
---------------------------------------------------------------------------------------------
                                              2.136504   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000695    0.194237 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004737    0.039645    0.265779    0.460016 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.039645    0.000313    0.460329 v fanout73/A (sg13g2_buf_1)
     5    0.025488    0.139648    0.185376    0.645705 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.139772    0.002760    0.648465 v fanout72/A (sg13g2_buf_2)
     5    0.028384    0.091628    0.209790    0.858255 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.091653    0.001454    0.859709 v _140_/A (sg13g2_nor2_2)
     5    0.025504    0.183919    0.202575    1.062284 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.183993    0.003006    1.065290 ^ _152_/B (sg13g2_nor2_2)
     4    0.024623    0.102341    0.157849    1.223139 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.102414    0.001437    1.224576 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003520    0.100917    0.141006    1.365583 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.100917    0.000251    1.365834 ^ output6/A (sg13g2_buf_2)
     1    0.083586    0.271653    0.318482    1.684316 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.271770    0.002675    1.686991 ^ sine_out[11] (out)
                                              1.686991   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.686991   data arrival time
---------------------------------------------------------------------------------------------
                                              2.163009   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000196    0.192427 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002582    0.030259    0.256279    0.448706 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.030259    0.000102    0.448807 v fanout61/A (sg13g2_buf_1)
     5    0.027534    0.150450    0.188282    0.637090 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.150533    0.002923    0.640013 v fanout57/A (sg13g2_buf_2)
     8    0.033968    0.106363    0.225769    0.865782 v fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.106545    0.003882    0.869664 v _130_/A (sg13g2_nor2_1)
     2    0.010495    0.160710    0.183688    1.053352 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.160719    0.000988    1.054340 ^ _136_/B (sg13g2_nand2b_2)
     4    0.019287    0.129667    0.161138    1.215479 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.129721    0.001075    1.216553 v _277_/A (sg13g2_nor2_1)
     1    0.005367    0.104955    0.142970    1.359524 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.104955    0.000183    1.359706 ^ output32/A (sg13g2_buf_2)
     1    0.082936    0.270157    0.316573    1.676279 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.270345    0.005895    1.682175 ^ sine_out[5] (out)
                                              1.682175   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.682175   data arrival time
---------------------------------------------------------------------------------------------
                                              2.167825   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000731    0.194273 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004440    0.045489    0.267397    0.461670 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.045489    0.000121    0.461791 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009229    0.091140    0.599505    1.061296 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.091140    0.000714    1.062011 ^ fanout74/A (sg13g2_buf_8)
     8    0.045960    0.055918    0.151116    1.213126 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.056188    0.002485    1.215611 ^ _128_/A (sg13g2_inv_2)
     5    0.023157    0.071615    0.082576    1.298187 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.071661    0.001174    1.299360 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011328    0.221317    0.231626    1.530986 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.221318    0.000510    1.531496 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010177    0.150549    0.209303    1.740798 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.150549    0.000584    1.741382 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011528    0.223062    0.264879    2.006261 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.223066    0.000692    2.006953 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.011970    0.158738    0.229843    2.236797 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.158739    0.000782    2.237578 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006762    0.164079    0.204500    2.442078 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.164079    0.000280    2.442358 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001755    0.085808    0.178994    2.621353 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.085808    0.000065    2.621418 ^ _299_/D (sg13g2_dfrbpq_1)
                                              2.621418   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018938    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    5.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    5.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    5.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    5.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000187    5.192418 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    5.042418   clock uncertainty
                                  0.000000    5.042418   clock reconvergence pessimism
                                 -0.215189    4.827229   library setup time
                                              4.827229   data required time
---------------------------------------------------------------------------------------------
                                              4.827229   data required time
                                             -2.621418   data arrival time
---------------------------------------------------------------------------------------------
                                              2.205811   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000196    0.192427 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002582    0.030259    0.256279    0.448706 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.030259    0.000102    0.448807 v fanout61/A (sg13g2_buf_1)
     5    0.027534    0.150450    0.188282    0.637090 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.150533    0.002923    0.640013 v fanout57/A (sg13g2_buf_2)
     8    0.033968    0.106363    0.225769    0.865782 v fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.106406    0.002031    0.867814 v _131_/A (sg13g2_or2_1)
     6    0.023882    0.140734    0.284920    1.152733 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.140735    0.000678    1.153411 v _280_/B1 (sg13g2_a21oi_1)
     1    0.005038    0.117451    0.150124    1.303535 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.117451    0.000349    1.303884 ^ output36/A (sg13g2_buf_2)
     1    0.082756    0.269614    0.321860    1.625744 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.269795    0.005802    1.631546 ^ sine_out[9] (out)
                                              1.631546   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.631546   data arrival time
---------------------------------------------------------------------------------------------
                                              2.218454   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000196    0.192427 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002582    0.030259    0.256279    0.448706 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.030259    0.000102    0.448807 v fanout61/A (sg13g2_buf_1)
     5    0.027534    0.150450    0.188282    0.637090 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.150533    0.002923    0.640013 v fanout57/A (sg13g2_buf_2)
     8    0.033968    0.106363    0.225769    0.865782 v fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.106545    0.003882    0.869664 v _130_/A (sg13g2_nor2_1)
     2    0.010495    0.160710    0.183688    1.053352 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.160712    0.000530    1.053882 ^ _284_/A (sg13g2_and2_1)
     1    0.008733    0.076151    0.200867    1.254749 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.076158    0.000772    1.255521 ^ output7/A (sg13g2_buf_2)
     1    0.082834    0.269711    0.301037    1.556558 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.269890    0.005763    1.562321 ^ sine_out[12] (out)
                                              1.562321   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.562321   data arrival time
---------------------------------------------------------------------------------------------
                                              2.287679   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008229    0.055935    0.278818    0.471281 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.055936    0.000336    0.471617 v fanout66/A (sg13g2_buf_8)
     5    0.031571    0.042791    0.129600    0.601218 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.042804    0.001080    0.602298 v fanout65/A (sg13g2_buf_8)
     8    0.035499    0.044711    0.124882    0.727179 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.044716    0.000806    0.727985 v _142_/A (sg13g2_or2_1)
     7    0.035558    0.198325    0.301372    1.029357 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.198389    0.003360    1.032717 v _148_/A2 (sg13g2_a21oi_1)
     1    0.005424    0.119549    0.191062    1.223779 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.119550    0.000342    1.224122 ^ output11/A (sg13g2_buf_2)
     1    0.081744    0.266089    0.322979    1.547101 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.266198    0.002392    1.549493 ^ sine_out[16] (out)
                                              1.549493   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.549493   data arrival time
---------------------------------------------------------------------------------------------
                                              2.300507   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000731    0.194273 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004440    0.045489    0.267397    0.461670 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.045489    0.000121    0.461791 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009229    0.091140    0.599505    1.061296 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.091140    0.000714    1.062011 ^ fanout74/A (sg13g2_buf_8)
     8    0.045960    0.055918    0.151116    1.213126 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.056188    0.002485    1.215611 ^ _128_/A (sg13g2_inv_2)
     5    0.023157    0.071615    0.082576    1.298187 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.071661    0.001174    1.299360 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011328    0.221317    0.231626    1.530986 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.221318    0.000510    1.531496 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010177    0.150549    0.209303    1.740798 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.150549    0.000584    1.741382 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011528    0.223062    0.264879    2.006261 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.223066    0.000692    2.006953 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.011970    0.158738    0.229843    2.236797 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.158741    0.000952    2.237748 v _208_/B (sg13g2_xor2_1)
     1    0.002451    0.086786    0.188583    2.426332 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.086786    0.000089    2.426420 v _298_/D (sg13g2_dfrbpq_1)
                                              2.426420   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018938    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    5.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    5.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    5.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    5.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000196    5.192427 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    5.042427   clock uncertainty
                                  0.000000    5.042427   clock reconvergence pessimism
                                 -0.203830    4.838597   library setup time
                                              4.838597   data required time
---------------------------------------------------------------------------------------------
                                              4.838597   data required time
                                             -2.426420   data arrival time
---------------------------------------------------------------------------------------------
                                              2.412177   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000731    0.194273 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004440    0.045489    0.267397    0.461670 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.045489    0.000121    0.461791 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009229    0.091140    0.599505    1.061296 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.091140    0.000714    1.062011 ^ fanout74/A (sg13g2_buf_8)
     8    0.045960    0.055918    0.151116    1.213126 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.056188    0.002485    1.215611 ^ _128_/A (sg13g2_inv_2)
     5    0.023157    0.071615    0.082576    1.298187 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.071661    0.001174    1.299360 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011328    0.221317    0.231626    1.530986 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.221318    0.000510    1.531496 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010177    0.150549    0.209303    1.740798 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.150549    0.000584    1.741382 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011528    0.223062    0.264879    2.006261 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.223066    0.000736    2.006997 ^ _204_/B (sg13g2_xor2_1)
     1    0.001500    0.073067    0.199919    2.206916 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.073067    0.000058    2.206974 ^ _297_/D (sg13g2_dfrbpq_1)
                                              2.206974   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018938    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    5.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    5.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    5.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    5.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    5.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    5.042463   clock uncertainty
                                  0.000000    5.042463   clock reconvergence pessimism
                                 -0.209928    4.832535   library setup time
                                              4.832535   data required time
---------------------------------------------------------------------------------------------
                                              4.832535   data required time
                                             -2.206974   data arrival time
---------------------------------------------------------------------------------------------
                                              2.625561   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008229    0.055935    0.278818    0.471281 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.055936    0.000336    0.471617 v fanout66/A (sg13g2_buf_8)
     5    0.031571    0.042791    0.129600    0.601218 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.042804    0.001080    0.602298 v fanout65/A (sg13g2_buf_8)
     8    0.035499    0.044711    0.124882    0.727179 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.044716    0.000806    0.727985 v _142_/A (sg13g2_or2_1)
     7    0.035558    0.198325    0.301372    1.029357 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.198360    0.002597    1.031954 v _143_/B (sg13g2_nor2_1)
     2    0.006956    0.139268    0.168320    1.200274 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.139268    0.000224    1.200498 ^ _144_/B (sg13g2_nand2_1)
     2    0.013154    0.161382    0.188039    1.388538 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.161384    0.000750    1.389287 v _212_/B (sg13g2_nor2_1)
     2    0.011826    0.189321    0.207510    1.596797 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.189327    0.000933    1.597730 ^ _213_/C (sg13g2_nand3_1)
     2    0.009261    0.167420    0.235881    1.833611 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.167420    0.000535    1.834146 v _214_/B (sg13g2_xnor2_1)
     1    0.001515    0.052053    0.176781    2.010927 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.052053    0.000059    2.010986 v _300_/D (sg13g2_dfrbpq_1)
                                              2.010986   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018938    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    5.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    5.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    5.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    5.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036461    0.001222    5.194764 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    5.044764   clock uncertainty
                                  0.000000    5.044764   clock reconvergence pessimism
                                 -0.187534    4.857230   library setup time
                                              4.857230   data required time
---------------------------------------------------------------------------------------------
                                              4.857230   data required time
                                             -2.010986   data arrival time
---------------------------------------------------------------------------------------------
                                              2.846244   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    0.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    0.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000233    0.192463 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008229    0.055935    0.278818    0.471281 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.055936    0.000336    0.471617 v fanout66/A (sg13g2_buf_8)
     5    0.031571    0.042791    0.129600    0.601218 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.042804    0.001080    0.602298 v fanout65/A (sg13g2_buf_8)
     8    0.035499    0.044711    0.124882    0.727179 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.044716    0.000806    0.727985 v _142_/A (sg13g2_or2_1)
     7    0.035558    0.198325    0.301372    1.029357 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.198360    0.002597    1.031954 v _143_/B (sg13g2_nor2_1)
     2    0.006956    0.139268    0.168320    1.200274 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.139268    0.000224    1.200498 ^ _144_/B (sg13g2_nand2_1)
     2    0.013154    0.161382    0.188039    1.388538 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.161384    0.000750    1.389287 v _212_/B (sg13g2_nor2_1)
     2    0.011826    0.189321    0.207510    1.596797 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.189327    0.000933    1.597730 ^ _213_/C (sg13g2_nand3_1)
     2    0.009261    0.167420    0.235881    1.833611 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.167420    0.000275    1.833885 v _218_/B1 (sg13g2_o21ai_1)
     1    0.004547    0.122313    0.108765    1.942650 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.122313    0.000297    1.942947 ^ _219_/A (sg13g2_inv_1)
     1    0.001921    0.039948    0.065020    2.007967 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.039948    0.000130    2.008097 v _301_/D (sg13g2_dfrbpq_1)
                                              2.008097   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018938    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    5.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    5.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    5.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    5.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036461    0.001199    5.194742 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    5.044742   clock uncertainty
                                  0.000000    5.044742   clock reconvergence pessimism
                                 -0.182048    4.862694   library setup time
                                              4.862694   data required time
---------------------------------------------------------------------------------------------
                                              4.862694   data required time
                                             -2.008097   data arrival time
---------------------------------------------------------------------------------------------
                                              2.854597   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000731    0.194273 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004440    0.045489    0.267397    0.461670 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.045489    0.000121    0.461791 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009229    0.091140    0.599505    1.061296 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.091140    0.000714    1.062011 ^ fanout74/A (sg13g2_buf_8)
     8    0.045960    0.055918    0.151116    1.213126 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.056188    0.002485    1.215611 ^ _128_/A (sg13g2_inv_2)
     5    0.023157    0.071615    0.082576    1.298187 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.071661    0.001174    1.299360 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011328    0.221317    0.231626    1.530986 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.221318    0.000510    1.531496 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010177    0.150549    0.209303    1.740798 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.150549    0.000640    1.741439 v _200_/A (sg13g2_xor2_1)
     1    0.002235    0.079034    0.192737    1.934176 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.079034    0.000081    1.934256 v _296_/D (sg13g2_dfrbpq_1)
                                              1.934256   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018938    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    5.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    5.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036422    0.001314    5.088618 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017557    0.034847    0.103613    5.192231 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034847    0.000445    5.192676 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    5.042676   clock uncertainty
                                  0.000000    5.042676   clock reconvergence pessimism
                                 -0.200317    4.842360   library setup time
                                              4.842360   data required time
---------------------------------------------------------------------------------------------
                                              4.842360   data required time
                                             -1.934256   data arrival time
---------------------------------------------------------------------------------------------
                                              2.908103   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036461    0.001222    0.194764 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009741    0.063242    0.285691    0.480455 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.063246    0.000554    0.481008 v _127_/A (sg13g2_inv_1)
     1    0.007435    0.063073    0.075173    0.556181 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.063077    0.000391    0.556572 ^ output3/A (sg13g2_buf_2)
     1    0.082415    0.268182    0.293936    0.850508 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.268268    0.003983    0.854491 ^ signB (out)
                                              0.854491   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.854491   data arrival time
---------------------------------------------------------------------------------------------
                                              2.995509   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036461    0.001222    0.194764 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009918    0.077003    0.292148    0.486912 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.077006    0.000579    0.487491 ^ output2/A (sg13g2_buf_2)
     1    0.080918    0.263488    0.298880    0.786371 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.263560    0.003618    0.789988 ^ sign (out)
                                              0.789988   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.789988   data arrival time
---------------------------------------------------------------------------------------------
                                              3.060012   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000731    0.194273 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004440    0.045489    0.267397    0.461670 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.045489    0.000121    0.461791 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009229    0.091140    0.599505    1.061296 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.091140    0.000714    1.062011 ^ fanout74/A (sg13g2_buf_8)
     8    0.045960    0.055918    0.151116    1.213126 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.056188    0.002485    1.215611 ^ _128_/A (sg13g2_inv_2)
     5    0.023157    0.071615    0.082576    1.298187 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.071661    0.001174    1.299360 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011328    0.221317    0.231626    1.530986 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.221318    0.000376    1.531362 ^ _196_/A (sg13g2_xor2_1)
     1    0.003302    0.097557    0.223911    1.755273 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.097557    0.000123    1.755396 ^ _295_/D (sg13g2_dfrbpq_1)
                                              1.755396   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018938    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    5.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    5.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    5.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    5.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036458    0.000975    5.194518 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    5.044518   clock uncertainty
                                  0.000000    5.044518   clock reconvergence pessimism
                                 -0.219709    4.824809   library setup time
                                              4.824809   data required time
---------------------------------------------------------------------------------------------
                                              4.824809   data required time
                                             -1.755396   data arrival time
---------------------------------------------------------------------------------------------
                                              3.069413   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000731    0.194273 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004440    0.045489    0.267397    0.461670 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.045489    0.000121    0.461791 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009229    0.091140    0.599505    1.061296 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.091140    0.000714    1.062011 ^ fanout74/A (sg13g2_buf_8)
     8    0.045960    0.055918    0.151116    1.213126 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.056219    0.002704    1.215830 ^ _192_/A (sg13g2_xnor2_1)
     1    0.001556    0.090157    0.133325    1.349155 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.090157    0.000060    1.349215 ^ _294_/D (sg13g2_dfrbpq_1)
                                              1.349215   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018938    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    5.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    5.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    5.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    5.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000695    5.194237 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    5.044237   clock uncertainty
                                  0.000000    5.044237   clock reconvergence pessimism
                                 -0.216654    4.827583   library setup time
                                              4.827583   data required time
---------------------------------------------------------------------------------------------
                                              4.827583   data required time
                                             -1.349215   data arrival time
---------------------------------------------------------------------------------------------
                                              3.478368   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000731    0.194273 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004376    0.038073    0.264380    0.458653 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.038073    0.000120    0.458773 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008917    0.086542    0.624174    1.082947 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.086542    0.000688    1.083636 v fanout74/A (sg13g2_buf_8)
     8    0.044719    0.050507    0.153011    1.236646 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.050783    0.002409    1.239056 v _128_/A (sg13g2_inv_2)
     5    0.023569    0.086176    0.087632    1.326688 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.086196    0.001100    1.327788 ^ _293_/D (sg13g2_dfrbpq_1)
                                              1.327788   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018938    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    5.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    5.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    5.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    5.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000731    5.194273 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    5.044273   clock uncertainty
                                  0.000000    5.044273   clock reconvergence pessimism
                                 -0.215019    4.829255   library setup time
                                              4.829255   data required time
---------------------------------------------------------------------------------------------
                                              4.829255   data required time
                                             -1.327788   data arrival time
---------------------------------------------------------------------------------------------
                                              3.501466   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018938    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002164    0.001082    0.001082 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021515    0.036407    0.086222    0.087304 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036423    0.001375    0.088679 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019926    0.036455    0.104863    0.193542 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036456    0.000731    0.194273 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004376    0.038073    0.264380    0.458653 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.038073    0.000120    0.458773 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008917    0.086542    0.624174    1.082947 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.086542    0.000688    1.083636 v fanout74/A (sg13g2_buf_8)
     8    0.044719    0.050507    0.153011    1.236646 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.050523    0.000965    1.237611 v _146_/A2 (sg13g2_o21ai_1)
     4    0.016255    0.286420    0.264577    1.502189 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.286421    0.000524    1.502713 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007084    0.123081    0.210894    1.713607 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.123081    0.000214    1.713820 v _235_/A2 (sg13g2_o21ai_1)
     1    0.006847    0.159802    0.191542    1.905362 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.159806    0.000403    1.905766 ^ _239_/B (sg13g2_and3_1)
     1    0.007022    0.074421    0.248666    2.154432 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.074424    0.000514    2.154946 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.005335    0.125786    0.130951    2.285897 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.125787    0.000653    2.286550 v output4/A (sg13g2_buf_2)
     1    0.083815    0.225019    0.309014    2.595564 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.225386    0.006821    2.602385 v sine_out[0] (out)
                                              2.602385   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.602385   data arrival time
---------------------------------------------------------------------------------------------
                                              1.247615   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_slow_1p08V_125C 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_slow_1p08V_125C 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_slow_1p08V_125C 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           7.690006e-05 0.000000e+00 2.058249e-08 7.692065e-05  60.2%
Combinational        4.813084e-07 1.127406e-06 1.868901e-07 1.795604e-06   1.4%
Clock                3.528893e-05 1.376324e-05 1.416754e-08 4.906633e-05  38.4%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.126703e-04 1.489065e-05 2.216401e-07 1.277826e-04 100.0%
                            88.2%        11.7%         0.2%
%OL_METRIC_F power__internal__total 0.00011267029913142323
%OL_METRIC_F power__switching__total 1.4890648344589863e-5
%OL_METRIC_F power__leakage__total 2.2164013557812723e-7
%OL_METRIC_F power__total 0.00012778259406331927

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_slow_1p08V_125C -0.1523458485817844
======================= nom_slow_1p08V_125C Corner ===================================

Clock clk
0.192418 source latency _299_/CLK ^
-0.194764 target latency _300_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.152346 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_slow_1p08V_125C 0.15232363024287573
======================= nom_slow_1p08V_125C Corner ===================================

Clock clk
0.194741 source latency _301_/CLK ^
-0.192418 target latency _299_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.152324 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_slow_1p08V_125C 0.5191649479488574
nom_slow_1p08V_125C: 0.5191649479488574
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_slow_1p08V_125C 1.2476153796535416
nom_slow_1p08V_125C: 1.2476153796535416
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_slow_1p08V_125C 0.0
nom_slow_1p08V_125C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_slow_1p08V_125C 0.0
nom_slow_1p08V_125C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_slow_1p08V_125C 0
nom_slow_1p08V_125C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_slow_1p08V_125C 0.0
nom_slow_1p08V_125C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_slow_1p08V_125C 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_slow_1p08V_125C 0.519165
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_slow_1p08V_125C 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_slow_1p08V_125C 2.205811
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.192418         network latency _299_/CLK
        0.194764 network latency _300_/CLK
---------------
0.192418 0.194764 latency
        0.002346 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.208205         network latency _299_/CLK
        0.210218 network latency _300_/CLK
---------------
0.208205 0.210218 latency
        0.002013 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 2.79 fmax = 357.89
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_slow_1p08V_125C corner to /home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-45-44/55-openroad-stapostpnr/nom_slow_1p08V_125C/DigitalSine__nom_slow_1p08V_125C.lib…
