// Seed: 1932343983
module module_0 (
    output tri1  id_0,
    input  uwire id_1
    , id_3
);
  initial begin : LABEL_0
    if (id_1) $display(1);
  end
  wor  id_4 = id_3;
  wire id_5;
  wire id_6;
  assign module_1.type_7 = 0;
  wire id_7;
  tri1 id_8 = 1, id_9;
  assign id_4 = 1'b0;
endmodule
module module_1 (
    input uwire id_0,
    input wand  id_1
);
  always @(1) begin : LABEL_0
    release id_3;
  end
  assign id_4 = id_0;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  wire id_6;
endmodule
