{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759980249464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759980249464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 09 14:24:09 2025 " "Processing started: Thu Oct 09 14:24:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759980249464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1759980249464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA -c VGA " "Command: quartus_sta VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1759980249464 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1759980249611 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1759980250925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1759980250925 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759980250985 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759980250985 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_t4k1 " "Entity dcfifo_t4k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1759980254319 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1759980254319 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1759980254319 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1759980254319 ""}
{ "Info" "ISTA_SDC_FOUND" "vga/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'vga/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1759980254468 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/documents (local only)/intel nuc/documents/usyd/mtrx3700/sounds-dreadful/integrationlate/db/ip/vga/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/documents (local only)/intel nuc/documents/usyd/mtrx3700/sounds-dreadful/integrationlate/db/ip/vga/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1759980254540 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1759980254540 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1759980254555 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_vga\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_vga\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} \{u_vga\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_vga\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_vga\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} \{u_vga\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1759980254555 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i2c_pll_u\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2500 -duty_cycle 50.00 -name \{i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{i2c_pll_u\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2500 -duty_cycle 50.00 -name \{i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1759980254555 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{adc_pll_u\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 217 -multiply_by 80 -duty_cycle 50.00 -name \{adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{adc_pll_u\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 217 -multiply_by 80 -duty_cycle 50.00 -name \{adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1759980254555 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759980254555 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1759980254555 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AUD_BCLK AUD_BCLK " "create_clock -period 1.000 -name AUD_BCLK AUD_BCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1759980254587 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759980254587 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1759980255046 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759980255046 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1759980255046 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1759980255135 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1759980257062 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1759980257062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -98.334 " "Worst-case setup slack is -98.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980257067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980257067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -98.334           -8611.309 u_vga\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "  -98.334           -8611.309 u_vga\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980257067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -90.465           -7387.222 CLOCK_50  " "  -90.465           -7387.222 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980257067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.794           -7339.745 AUD_BCLK  " "  -21.794           -7339.745 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980257067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49997.344               0.000 i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49997.344               0.000 i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980257067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759980257067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.294 " "Worst-case hold slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980257267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980257267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 CLOCK_50  " "    0.294               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980257267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 AUD_BCLK  " "    0.401               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980257267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.402               0.000 i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980257267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 u_vga\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "    0.402               0.000 u_vga\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980257267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759980257267 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759980257275 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759980257283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980257317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980257317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -3114.302 AUD_BCLK  " "   -3.000           -3114.302 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980257317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.413               0.000 CLOCK_50  " "    9.413               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980257317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.705               0.000 u_vga\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   19.705               0.000 u_vga\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980257317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "24999.703               0.000 i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "24999.703               0.000 i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980257317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759980257317 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 47 synchronizer chains. " "Report Metastability: Found 47 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759980260583 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759980260583 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1759980260604 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1759980260707 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1759980265644 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759980268116 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1759980268525 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1759980268525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -85.397 " "Worst-case setup slack is -85.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980268528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980268528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -85.397           -2460.745 u_vga\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "  -85.397           -2460.745 u_vga\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980268528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -79.742           -6312.726 CLOCK_50  " "  -79.742           -6312.726 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980268528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.506           -6541.343 AUD_BCLK  " "  -19.506           -6541.343 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980268528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49997.556               0.000 i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49997.556               0.000 i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980268528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759980268528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.293 " "Worst-case hold slack is 0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980268704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980268704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 CLOCK_50  " "    0.293               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980268704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.354               0.000 i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980268704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 u_vga\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "    0.354               0.000 u_vga\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980268704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 AUD_BCLK  " "    0.387               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980268704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759980268704 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759980268720 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759980268725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980268751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980268751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -3080.868 AUD_BCLK  " "   -3.000           -3080.868 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980268751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.440               0.000 CLOCK_50  " "    9.440               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980268751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.708               0.000 u_vga\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   19.708               0.000 u_vga\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980268751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "24999.705               0.000 i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "24999.705               0.000 i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980268751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759980268751 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 47 synchronizer chains. " "Report Metastability: Found 47 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759980272080 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759980272080 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1759980272115 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759980273096 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1759980273255 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1759980273255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -33.613 " "Worst-case setup slack is -33.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980273255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980273255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -33.613           -1733.630 CLOCK_50  " "  -33.613           -1733.630 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980273255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.293            -322.724 u_vga\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "  -28.293            -322.724 u_vga\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980273255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.214           -2976.385 AUD_BCLK  " "  -10.214           -2976.385 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980273255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49998.745               0.000 i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49998.745               0.000 i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980273255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759980273255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.100 " "Worst-case hold slack is 0.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980273430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980273430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 CLOCK_50  " "    0.100               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980273430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 AUD_BCLK  " "    0.155               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980273430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.181               0.000 i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980273430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 u_vga\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "    0.181               0.000 u_vga\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980273430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759980273430 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759980273445 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759980273461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980273477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980273477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2378.554 AUD_BCLK  " "   -3.000           -2378.554 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980273477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.199               0.000 CLOCK_50  " "    9.199               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980273477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.750               0.000 u_vga\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   19.750               0.000 u_vga\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980273477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "24999.773               0.000 i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "24999.773               0.000 i2c_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759980273477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759980273477 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 47 synchronizer chains. " "Report Metastability: Found 47 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759980276666 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759980276666 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1759980277222 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1759980277244 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5684 " "Peak virtual memory: 5684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759980277728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 09 14:24:37 2025 " "Processing ended: Thu Oct 09 14:24:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759980277728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759980277728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759980277728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1759980277728 ""}
