Release 14.3 - xst P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: fb_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fb_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fb_top"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : fb_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "SyncGen.v" in library work
Compiling verilog file "iic_init.v" in library work
Module <SyncGen> compiled
Compiling verilog file "Framebuffer.v" in library work
Module <iic_init> compiled
Compiling verilog file "FBDCM.v" in library work
Module <Framebuffer> compiled
Compiling verilog file "fb_top.v" in library work
Module <FBDCM> compiled
Module <fb_top> compiled
No errors in compilation
Analysis of file <"fb_top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <fb_top> in library <work>.

Analyzing hierarchy for module <Framebuffer> in library <work>.

Analyzing hierarchy for module <FBDCM> in library <work>.

Analyzing hierarchy for module <SyncGen> in library <work> with parameters.
	XBPORCH = "00000000000000000000000010000000"
	XFPORCH = "00000000000000000000000000011000"
	XRES = "00000000000000000000001010000000"
	XSYNC = "00000000000000000000000000101000"
	YBPORCH = "00000000000000000000000000011111"
	YFPORCH = "00000000000000000000000000001011"
	YRES = "00000000000000000000000111100000"
	YSYNC = "00000000000000000000000000000010"

Analyzing hierarchy for module <iic_init> in library <work> with parameters.
	ACK = "1"
	CLK_FALL = "011"
	CLK_RATE_MHZ = "00000000000000000000000000011001"
	CLK_RISE = "101"
	DATA0 = "11000000"
	DATA1 = "00001001"
	DATA2a = "00000110"
	DATA2b = "00001000"
	DATA3a = "00100110"
	DATA3b = "00010110"
	DATA4a = "10100000"
	DATA4b = "01100000"
	IDLE = "000"
	INIT = "001"
	REG_ADDR0 = "01001001"
	REG_ADDR1 = "00100001"
	REG_ADDR2 = "00110011"
	REG_ADDR3 = "00110100"
	REG_ADDR4 = "00110110"
	SCK_PERIOD_US = "00000000000000000000000000011110"
	SDA_BUFFER_MSB = "00000000000000000000000000011011"
	SETUP = "100"
	SLAVE_ADDR = "1110110"
	START = "010"
	START_BIT = "1"
	STOP_BIT = "0"
	TRANSITION_CYCLE = "00000000000000000000000101110111"
	TRANSITION_CYCLE_MSB = "00000000000000000000000000001011"
	WAIT = "110"
	WRITE = "0"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <fb_top>.
Module <fb_top> is correct for synthesis.
 
Analyzing module <Framebuffer> in library <work>.
Module <Framebuffer> is correct for synthesis.
 
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_xclk_p> in unit <Framebuffer>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_xclk_p> in unit <Framebuffer>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_xclk_p> in unit <Framebuffer>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_xclk_n> in unit <Framebuffer>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_xclk_n> in unit <Framebuffer>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_xclk_n> in unit <Framebuffer>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_de> in unit <Framebuffer>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_de> in unit <Framebuffer>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_de> in unit <Framebuffer>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_vs> in unit <Framebuffer>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_vs> in unit <Framebuffer>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_vs> in unit <Framebuffer>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_hs> in unit <Framebuffer>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_hs> in unit <Framebuffer>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_hs> in unit <Framebuffer>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_0> in unit <Framebuffer>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_0> in unit <Framebuffer>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_0> in unit <Framebuffer>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_1> in unit <Framebuffer>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_1> in unit <Framebuffer>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_1> in unit <Framebuffer>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_2> in unit <Framebuffer>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_2> in unit <Framebuffer>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_2> in unit <Framebuffer>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_3> in unit <Framebuffer>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_3> in unit <Framebuffer>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_3> in unit <Framebuffer>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_4> in unit <Framebuffer>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_4> in unit <Framebuffer>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_4> in unit <Framebuffer>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_5> in unit <Framebuffer>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_5> in unit <Framebuffer>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_5> in unit <Framebuffer>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_6> in unit <Framebuffer>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_6> in unit <Framebuffer>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_6> in unit <Framebuffer>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_7> in unit <Framebuffer>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_7> in unit <Framebuffer>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_7> in unit <Framebuffer>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_8> in unit <Framebuffer>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_8> in unit <Framebuffer>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_8> in unit <Framebuffer>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_9> in unit <Framebuffer>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_9> in unit <Framebuffer>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_9> in unit <Framebuffer>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_10> in unit <Framebuffer>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_10> in unit <Framebuffer>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_10> in unit <Framebuffer>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_11> in unit <Framebuffer>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_11> in unit <Framebuffer>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_11> in unit <Framebuffer>.
Analyzing module <SyncGen> in library <work>.
	XBPORCH = 32'sb00000000000000000000000010000000
	XFPORCH = 32'sb00000000000000000000000000011000
	XRES = 32'sb00000000000000000000001010000000
	XSYNC = 32'sb00000000000000000000000000101000
	YBPORCH = 32'sb00000000000000000000000000011111
	YFPORCH = 32'sb00000000000000000000000000001011
	YRES = 32'sb00000000000000000000000111100000
	YSYNC = 32'sb00000000000000000000000000000010
Module <SyncGen> is correct for synthesis.
 
Analyzing module <iic_init> in library <work>.
	ACK = 1'b1
	CLK_FALL = 3'b011
	CLK_RATE_MHZ = 32'sb00000000000000000000000000011001
	CLK_RISE = 3'b101
	DATA0 = 8'b11000000
	DATA1 = 8'b00001001
	DATA2a = 8'b00000110
	DATA2b = 8'b00001000
	DATA3a = 8'b00100110
	DATA3b = 8'b00010110
	DATA4a = 8'b10100000
	DATA4b = 8'b01100000
	IDLE = 3'b000
	INIT = 3'b001
	REG_ADDR0 = 8'b01001001
	REG_ADDR1 = 8'b00100001
	REG_ADDR2 = 8'b00110011
	REG_ADDR3 = 8'b00110100
	REG_ADDR4 = 8'b00110110
	SCK_PERIOD_US = 32'sb00000000000000000000000000011110
	SDA_BUFFER_MSB = 32'sb00000000000000000000000000011011
	SETUP = 3'b100
	SLAVE_ADDR = 7'b1110110
	START = 3'b010
	START_BIT = 1'b1
	STOP_BIT = 1'b0
	TRANSITION_CYCLE = 32'sb00000000000000000000000101110111
	TRANSITION_CYCLE_MSB = 32'sb00000000000000000000000000001011
	WAIT = 3'b110
	WRITE = 1'b0
Module <iic_init> is correct for synthesis.
 
Analyzing module <FBDCM> in library <work>.
Module <FBDCM> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  4.000000" for instance <DCM_SP_INST> in unit <FBDCM>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <FBDCM>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <FBDCM>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <FBDCM>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <DCM_SP_INST> in unit <FBDCM>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <FBDCM>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <FBDCM>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM_SP_INST> in unit <FBDCM>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM_SP_INST> in unit <FBDCM>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <FBDCM>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <FBDCM>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <FBDCM>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <FBDCM>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM_SP_INST> in unit <FBDCM>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <FBDCM>.
    Set user-defined property "STARTUP_WAIT =  TRUE" for instance <DCM_SP_INST> in unit <FBDCM>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <SyncGen>.
    Related source file is "SyncGen.v".
    Found 12-bit comparator greatequal for signal <border$cmp_ge0000> created at line 61.
    Found 12-bit comparator greatequal for signal <border$cmp_ge0001> created at line 61.
    Found 12-bit comparator greatequal for signal <hs$cmp_ge0000> created at line 59.
    Found 12-bit comparator less for signal <hs$cmp_lt0000> created at line 59.
    Found 12-bit comparator greatequal for signal <vs$cmp_ge0000> created at line 60.
    Found 12-bit comparator less for signal <vs$cmp_lt0000> created at line 60.
    Found 12-bit up counter for signal <x>.
    Found 12-bit up counter for signal <y>.
    Found 12-bit comparator greatequal for signal <y$cmp_ge0000> created at line 46.
    Found 12-bit comparator greatequal for signal <y$cmp_ge0001> created at line 47.
    Summary:
	inferred   2 Counter(s).
	inferred   8 Comparator(s).
Unit <SyncGen> synthesized.


Synthesizing Unit <iic_init>.
    Related source file is "iic_init.v".
    Found finite state machine <FSM_0> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 15                                             |
    | Inputs             | 3                                              |
    | Outputs            | 7                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Reset_n                   (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Done>.
    Found 32-bit up counter for signal <bit_count>.
    Found 12-bit up counter for signal <cycle_count>.
    Found 1-bit register for signal <SCL_out>.
    Found 28-bit register for signal <SDA_BUFFER>.
    Found 1-bit register for signal <SDA_out>.
    Found 3-bit up counter for signal <write_count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred  31 D-type flip-flop(s).
Unit <iic_init> synthesized.


Synthesizing Unit <Framebuffer>.
    Related source file is "Framebuffer.v".
WARNING:Xst:647 - Input <fbclk_ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <request> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <fifo_empty_1a>.
    Found 1-bit register for signal <offset>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Framebuffer> synthesized.


Synthesizing Unit <FBDCM>.
    Related source file is "FBDCM.v".
Unit <FBDCM> synthesized.


Synthesizing Unit <fb_top>.
    Related source file is "fb_top.v".
    Found 16-bit register for signal <fbclk_rst_b_seq>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <fb_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 5
 12-bit up counter                                     : 3
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
# Registers                                            : 6
 1-bit register                                        : 4
 16-bit register                                       : 1
 28-bit register                                       : 1
# Comparators                                          : 8
 12-bit comparator greatequal                          : 6
 12-bit comparator less                                : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <fb/init/c_state/FSM> on signal <c_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 001
 001   | 000
 010   | 011
 011   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
WARNING:Xst:1710 - FF/Latch <SDA_BUFFER_0> (without init value) has a constant value of 0 in block <init>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 5
 12-bit up counter                                     : 3
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
# Registers                                            : 48
 Flip-Flops                                            : 48
# Comparators                                          : 8
 12-bit comparator greatequal                          : 6
 12-bit comparator less                                : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <SDA_BUFFER_0> (without init value) has a constant value of 0 in block <iic_init>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance fbdcm/DCM_SP_INST in unit fb_top of type DCM_BASE has been replaced by DCM_ADV

Optimizing unit <fb_top> ...

Optimizing unit <SyncGen> ...

Optimizing unit <iic_init> ...

Optimizing unit <Framebuffer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fb_top, actual ratio is 0.

Final Macro Processing ...

Processing Unit <fb_top> :
INFO:Xst:741 - HDL ADVISOR - A 16-bit shift register was found for signal <fbclk_rst_b_seq_15> and currently occupies 16 logic cells (8 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <fb_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 121
 Flip-Flops                                            : 121

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : fb_top.ngr
Top Level Output File Name         : fb_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 25

Cell Usage :
# BELS                             : 294
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 64
#      LUT2                        : 7
#      LUT3                        : 9
#      LUT4                        : 23
#      LUT5                        : 9
#      LUT6                        : 42
#      MUXCY                       : 64
#      VCC                         : 1
#      XORCY                       : 68
# FlipFlops/Latches                : 138
#      FD                          : 12
#      FDC                         : 16
#      FDP                         : 1
#      FDR                         : 17
#      FDRE                        : 60
#      FDS                         : 1
#      FDSE                        : 14
#      ODDR                        : 17
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 25
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 23
# DCM_ADVs                         : 1
#      DCM_ADV                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             138  out of  69120     0%  
 Number of Slice LUTs:                  160  out of  69120     0%  
    Number used as Logic:               160  out of  69120     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    192
   Number with an unused Flip Flop:      54  out of    192    28%  
   Number with an unused LUT:            32  out of    192    16%  
   Number of fully used LUT-FF pairs:   106  out of    192    55%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    640     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  
 Number of DCM_ADVs:                      1  out of     12     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
fclk                               | fbdcm/DCM_SP_INST:CLKDV| 138   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------+------------------------+-------+
Control Signal                                 | Buffer(FF name)        | Load  |
-----------------------------------------------+------------------------+-------+
fbclk_rst_cause_b_inv(fbclk_rst_cause_b_inv1:O)| NONE(fbclk_rst_b_seq_0)| 16    |
fb/fbclk_rst_b_inv(fb/fbclk_rst_b_inv1_INV_0:O)| NONE(fb/fifo_empty_1a) | 1     |
-----------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 0.939ns (Maximum Frequency: 1065.246MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 3.395ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fclk'
  Clock period: 0.939ns (frequency: 1065.246MHz)
  Total number of paths / destination ports: 3119 / 290
-------------------------------------------------------------------------
Delay:               3.755ns (Levels of Logic = 3)
  Source:            fb/init/bit_count_31 (FF)
  Destination:       fb/init/SDA_out (FF)
  Source Clock:      fclk rising 0.2X
  Destination Clock: fclk rising 0.2X

  Data Path: fb/init/bit_count_31 to fb/init/SDA_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.978  fb/init/bit_count_31 (fb/init/bit_count_31)
     LUT5:I0->O            1   0.094   0.973  fb/init/c_state_cmp_eq0000225_SW1 (N20)
     LUT6:I1->O            5   0.094   0.502  fb/init/c_state_cmp_eq0000238 (fb/init/c_state_cmp_eq0000)
     LUT6:I5->O            1   0.094   0.336  fb/init/SDA_out_not00011 (fb/init/SDA_out_not0001)
     FDSE:CE                   0.213          fb/init/SDA_out
    ----------------------------------------
    Total                      3.755ns (0.966ns logic, 2.789ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fclk'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 1)
  Source:            fb/ODDR_dvi_xclk_n (FF)
  Destination:       dvi_xclk_n (PAD)
  Source Clock:      fclk rising 0.2X

  Data Path: fb/ODDR_dvi_xclk_n to dvi_xclk_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  fb/ODDR_dvi_xclk_n (dvi_xclk_n_OBUF)
     OBUF:I->O                 2.452          dvi_xclk_n_OBUF (dvi_xclk_n)
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.50 secs
 
--> 


Total memory usage is 677008 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   55 (   0 filtered)
Number of infos    :    2 (   0 filtered)

