
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.00000000000000000000;
2.00000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_12_12_20_1";
mvm_12_12_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_12_12_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_12_12_20_1' with
	the parameters "12,12,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k12_p12_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "4,12". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP12 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "1,12,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "20,12,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "4,11". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP11 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 683 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP11_0'
  Processing 'memory_b20_SIZE12_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE12_0'
  Processing 'singlepath_n_row1_n_col12_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b4_TOP12'
  Processing 'multipath_k12_p12_b20_g1'
  Processing 'mvm_12_12_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:25  109722.1      1.23     279.3    7493.7                          
    0:00:25  109722.1      1.23     279.3    7493.7                          
    0:00:25  109961.5      1.23     279.3    7493.7                          
    0:00:25  110200.9      1.23     279.3    7493.7                          
    0:00:25  110440.3      1.23     279.3    7493.7                          
    0:00:37  109916.8      0.74     144.0     486.1                          
    0:00:37  109916.8      0.74     144.0     486.1                          
    0:00:37  109916.8      0.74     144.0     486.1                          
    0:00:38  109917.3      0.74     144.0     479.9                          
    0:00:38  109917.3      0.74     144.0     479.9                          
    0:00:48   88246.6      0.64      60.6     191.3                          
    0:00:49   88190.7      0.63      60.6     184.7                          
    0:00:52   88196.0      0.63      60.4     178.1                          
    0:00:53   88200.8      0.62      59.9     171.5                          
    0:00:53   88210.9      0.61      59.2     154.5                          
    0:00:54   88223.4      0.60      58.3     133.9                          
    0:00:54   88240.2      0.60      58.3     113.3                          
    0:00:55   88252.7      0.60      57.2      92.7                          
    0:00:56   88267.6      0.59      56.2      72.1                          
    0:00:56   88288.3      0.59      56.1      51.5                          
    0:00:56   88313.6      0.59      55.7      30.9                          
    0:00:57   87845.2      0.59      55.7      30.9                          
    0:00:57   87845.2      0.59      55.7      30.9                          
    0:00:57   87850.8      0.50      47.2       0.0                          
    0:00:57   87850.8      0.50      47.2       0.0                          
    0:00:57   87850.8      0.50      47.2       0.0                          
    0:00:57   87850.8      0.50      47.2       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:57   87850.8      0.50      47.2       0.0                          
    0:00:58   87894.1      0.44      45.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:00:58   87921.5      0.43      44.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:00:58   87958.0      0.42      44.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:00:58   87974.2      0.41      43.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:00:58   87992.3      0.41      43.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:00:58   88018.6      0.41      43.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:00:59   88024.2      0.41      43.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:00:59   88036.7      0.40      42.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:00:59   88057.2      0.39      42.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:00:59   88084.8      0.39      42.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:00:59   88089.1      0.39      42.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:00:59   88101.3      0.39      42.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:00:59   88127.1      0.38      41.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:00:59   88136.4      0.38      41.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:00   88139.4      0.38      41.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:00   88145.0      0.38      41.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:00   88161.2      0.38      40.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:00   88173.4      0.38      40.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:00   88189.9      0.37      40.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:00   88207.5      0.37      40.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:00   88220.0      0.36      39.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:00   88230.6      0.36      39.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:00   88233.0      0.36      39.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88242.6      0.35      39.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88249.8      0.35      39.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88265.4      0.35      38.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88279.8      0.35      37.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   88293.9      0.34      36.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:01   88307.2      0.34      36.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:01   88311.2      0.34      35.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88330.4      0.34      34.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   88348.7      0.33      33.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:01   88363.3      0.33      32.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88384.6      0.32      32.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88401.6      0.31      32.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:02   88406.7      0.31      31.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:02   88412.5      0.31      31.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88423.7      0.31      30.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:02   88439.1      0.31      30.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88446.3      0.31      30.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88455.1      0.30      30.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:02   88467.9      0.30      29.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88469.2      0.30      29.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88476.9      0.29      29.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88488.4      0.29      29.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88502.7      0.29      29.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88515.0      0.29      29.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88532.8      0.29      28.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88542.6      0.29      28.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88565.0      0.29      28.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88576.1      0.29      28.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88587.6      0.29      28.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:04   88594.5      0.29      28.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:04   88606.5      0.29      28.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:04   88619.5      0.28      27.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   88627.5      0.28      26.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:04   88632.3      0.28      26.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   88642.4      0.28      26.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   88647.2      0.28      26.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88657.0      0.28      26.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88670.8      0.27      25.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   88678.8      0.27      25.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   88683.9      0.27      24.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88693.7      0.27      24.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:05   88700.1      0.27      24.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:05   88708.3      0.27      23.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88716.1      0.27      23.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88721.1      0.26      23.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88737.6      0.26      23.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   88757.8      0.26      23.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88772.7      0.26      22.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   88778.3      0.26      22.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88789.2      0.25      21.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   88799.3      0.25      21.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88811.0      0.25      21.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88817.1      0.25      20.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   88820.3      0.25      20.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88832.8      0.24      19.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   88832.8      0.24      19.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88833.4      0.24      19.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88842.9      0.24      19.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88849.6      0.24      19.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88860.2      0.24      19.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88868.5      0.23      19.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88872.2      0.23      19.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88885.8      0.23      19.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88891.9      0.23      19.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88906.8      0.23      18.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88917.1      0.23      18.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   88924.3      0.23      18.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   88929.7      0.23      18.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88933.1      0.22      18.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88936.8      0.22      18.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88940.6      0.22      18.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88944.3      0.22      17.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88949.1      0.22      17.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88954.1      0.22      17.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88954.9      0.22      17.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88957.3      0.22      17.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88964.2      0.22      17.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   88973.0      0.21      17.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88978.3      0.21      17.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88987.9      0.21      17.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88993.5      0.21      16.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88994.3      0.21      16.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89003.9      0.21      16.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89010.8      0.21      16.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89019.6      0.21      16.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89024.1      0.21      16.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89025.1      0.21      16.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89025.1      0.21      16.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89035.5      0.21      16.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89040.3      0.21      16.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89044.3      0.21      16.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89044.6      0.20      15.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89052.0      0.20      15.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:10   89061.9      0.20      15.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   89071.4      0.20      15.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   89075.4      0.20      14.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89077.5      0.20      14.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89081.8      0.20      14.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89085.8      0.20      14.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89093.8      0.20      14.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89105.2      0.20      14.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89113.7      0.20      14.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89115.9      0.20      14.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89119.0      0.19      14.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89127.0      0.19      14.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89130.2      0.19      14.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89134.5      0.19      13.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89139.5      0.19      13.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89143.2      0.19      13.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89144.0      0.19      13.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89150.2      0.19      13.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:12   89155.8      0.18      13.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:12   89157.9      0.18      13.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:12   89163.5      0.18      13.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:12   89170.4      0.18      13.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89175.4      0.18      13.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89182.4      0.18      13.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89184.5      0.18      12.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89187.9      0.18      12.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:12   89190.1      0.17      12.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89194.3      0.17      12.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89198.8      0.17      12.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89205.0      0.17      12.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89211.9      0.17      12.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89219.9      0.17      12.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89225.7      0.17      12.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89230.0      0.17      12.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:13   89232.6      0.17      12.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89234.5      0.17      12.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:13   89237.7      0.17      12.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89242.7      0.17      12.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89246.7      0.17      12.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89251.0      0.17      12.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:13   89258.7      0.17      12.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89264.3      0.16      11.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89268.8      0.16      11.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89279.2      0.16      11.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89280.8      0.16      11.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89284.0      0.16      11.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89290.1      0.16      11.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:14   89296.2      0.16      11.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89294.9      0.16      11.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89298.6      0.16      11.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:14   89302.3      0.16      11.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89306.8      0.16      11.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89313.2      0.16      11.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89318.3      0.16      11.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89323.1      0.16      11.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89328.9      0.16      11.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:15   89332.9      0.16      11.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89335.0      0.16      11.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89336.1      0.16      11.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89338.2      0.15      11.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89340.9      0.15      10.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89344.6      0.15      10.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:15   89348.1      0.15      10.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89354.2      0.15      10.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89357.9      0.15      10.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89363.0      0.15      10.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89366.4      0.15      10.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89370.7      0.15      10.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89374.7      0.15      10.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89378.7      0.15      10.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89384.8      0.15      10.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89392.0      0.15      10.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89397.0      0.15      10.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89398.3      0.15      10.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89399.7      0.15      10.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:16   89407.4      0.15      10.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89414.8      0.15      10.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89417.2      0.15      10.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89420.2      0.15      10.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89426.5      0.15      10.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89427.9      0.14      10.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89435.1      0.14      10.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89442.0      0.14       9.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89446.2      0.14       9.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89452.1      0.14       9.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89455.8      0.14       9.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89459.0      0.14       9.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89463.0      0.14       9.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89466.4      0.14       9.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89472.3      0.14       9.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89477.9      0.14       9.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89482.4      0.14       9.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89487.2      0.14       9.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89494.9      0.14       9.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89500.8      0.14       9.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89506.9      0.14       9.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89513.5      0.13       9.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89522.0      0.13       9.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89526.0      0.13       9.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89530.0      0.13       9.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89534.3      0.13       8.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89532.9      0.13       8.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89542.8      0.13       8.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:18   89550.0      0.13       8.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89553.2      0.13       8.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89557.7      0.13       8.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89564.1      0.12       8.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89580.0      0.12       8.4      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89586.7      0.12       8.4      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89590.1      0.12       8.3      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89595.4      0.12       8.3      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89602.1      0.12       8.2      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19   89607.7      0.12       8.2      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:01:19   89610.6      0.12       8.2      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89614.9      0.12       8.1      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:01:19   89615.7      0.12       8.1      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89619.9      0.12       8.0      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89623.9      0.12       8.0      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89625.8      0.12       8.0      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89626.6      0.12       8.0      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89633.2      0.12       8.0      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89636.4      0.12       7.9      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89643.9      0.12       7.8      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89646.5      0.12       7.8      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89652.1      0.12       7.7      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89655.3      0.12       7.7      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89656.1      0.12       7.7      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89658.2      0.12       7.7      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20   89659.0      0.11       7.7      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89662.2      0.11       7.7      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89666.2      0.11       7.6      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89669.1      0.11       7.6      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89670.2      0.11       7.6      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89674.7      0.11       7.6      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89676.8      0.11       7.5      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89679.8      0.11       7.4      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89681.4      0.11       7.4      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89684.8      0.11       7.4      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89688.3      0.11       7.4      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89691.5      0.11       7.4      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89692.3      0.11       7.4      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89695.7      0.11       7.4      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89700.0      0.11       7.3      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89703.7      0.11       7.2      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89704.0      0.11       7.2      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:01:22   89706.6      0.11       7.2      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89713.3      0.11       7.1      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89716.2      0.11       7.1      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89717.3      0.11       7.0      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:01:22   89719.7      0.11       7.0      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89722.6      0.11       7.0      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89723.4      0.11       7.0      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89725.8      0.11       6.9      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22   89729.0      0.11       6.9      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89733.0      0.11       6.9      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22   89736.7      0.11       6.9      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:01:22   89740.2      0.10       6.8      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89743.9      0.10       6.8      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89746.8      0.10       6.8      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89748.9      0.10       6.8      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89751.1      0.10       6.8      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23   89754.0      0.10       6.8      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89754.0      0.10       6.7      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89755.8      0.10       6.7      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89758.5      0.10       6.7      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89761.7      0.10       6.7      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89765.2      0.10       6.7      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89767.3      0.10       6.7      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89768.1      0.10       6.7      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89769.9      0.10       6.7      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89770.2      0.10       6.7      24.2                          
    0:01:25   89760.1      0.10       6.7      24.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:25   89760.1      0.10       6.7      24.2                          
    0:01:25   89754.3      0.10       6.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25   89756.9      0.10       6.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25   89763.3      0.10       6.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89771.5      0.10       6.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89773.7      0.10       6.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89779.5      0.10       6.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:26   89783.2      0.10       6.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26   89788.8      0.10       6.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89795.2      0.10       6.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:26   89800.8      0.10       6.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89803.2      0.10       6.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26   89805.9      0.10       6.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89814.4      0.10       6.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89814.4      0.10       5.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89816.8      0.10       5.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89817.0      0.10       5.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89825.3      0.10       5.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89835.1      0.10       5.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89837.2      0.10       5.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89843.4      0.09       5.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:27   89843.6      0.09       5.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89847.1      0.09       5.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27   89849.7      0.09       5.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89854.0      0.09       5.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89859.6      0.09       5.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89864.9      0.09       5.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89868.6      0.09       5.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:28   89871.6      0.09       5.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:28   89872.4      0.09       5.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:28   89876.9      0.09       5.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:28   89879.3      0.09       5.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:28   89885.9      0.09       5.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28   89892.6      0.09       5.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:28   89898.7      0.09       5.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:28   89905.6      0.09       5.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:28   89906.4      0.09       5.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:28   89910.4      0.09       5.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28   89913.9      0.09       5.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:28   89913.9      0.09       5.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:28   89919.2      0.09       5.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89926.4      0.09       5.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29   89932.2      0.09       5.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89942.0      0.08       5.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89943.9      0.08       5.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89946.6      0.08       5.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:29   89947.6      0.08       5.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89953.5      0.08       5.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:29   89960.7      0.08       5.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89965.2      0.08       5.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89975.3      0.08       5.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89984.3      0.08       4.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30   90000.8      0.08       4.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:30   90003.8      0.08       4.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30   90006.2      0.08       4.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30   90006.7      0.08       4.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:30   90010.9      0.08       4.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:30   90016.8      0.08       4.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:30   90018.4      0.08       4.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:30   90029.0      0.08       4.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:30   90031.4      0.08       4.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:30   90037.5      0.08       4.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:30   90039.4      0.08       4.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:31   90041.0      0.08       4.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:31   90043.4      0.08       4.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:31   90045.0      0.08       4.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:31   90050.6      0.08       4.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:31   90051.6      0.08       4.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:31   90051.6      0.08       4.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:31   90056.2      0.08       4.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:31   90060.7      0.08       4.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:31   90061.2      0.08       4.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:32   90063.1      0.08       4.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:32   90071.1      0.08       4.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:32   90072.1      0.08       4.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:32   90072.9      0.08       4.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:32   90072.9      0.08       4.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:32   90080.9      0.08       4.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:32   90084.1      0.07       4.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:32   90087.0      0.07       4.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:32   90089.4      0.07       4.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:32   90091.5      0.07       4.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:33   90091.5      0.07       4.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:33   90094.5      0.07       4.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:33   90101.1      0.07       4.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:33   90105.1      0.07       4.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:33   90110.4      0.07       4.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:33   90116.3      0.07       4.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:33   90120.3      0.07       4.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:33   90124.0      0.07       4.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33   90124.0      0.07       4.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:33   90123.7      0.07       4.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:33   90125.3      0.07       4.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:33   90125.1      0.07       4.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:34   90125.1      0.07       4.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:34   90127.7      0.07       4.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34   90129.3      0.07       4.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:34   90137.3      0.07       4.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:34   90139.2      0.07       4.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:34   90142.6      0.07       4.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:34   90143.1      0.07       4.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:34   90143.7      0.07       4.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:34   90146.9      0.07       4.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34   90148.7      0.07       4.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:35   90148.7      0.07       4.1       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:35   90148.7      0.07       4.1       0.0                          
    0:01:35   90148.7      0.07       4.1       0.0                          
    0:01:38   89787.2      0.07       4.1       0.0                          
    0:01:39   89752.1      0.07       4.1       0.0                          
    0:01:39   89738.8      0.07       4.1       0.0                          
    0:01:39   89737.2      0.07       4.1       0.0                          
    0:01:40   89736.2      0.07       4.1       0.0                          
    0:01:40   89736.2      0.07       4.1       0.0                          
    0:01:40   89736.2      0.07       4.1       0.0                          
    0:01:40   89644.4      0.10       4.5       0.0                          
    0:01:40   89632.7      0.10       4.5       0.0                          
    0:01:40   89632.7      0.10       4.5       0.0                          
    0:01:40   89632.7      0.10       4.5       0.0                          
    0:01:40   89632.7      0.10       4.5       0.0                          
    0:01:40   89632.7      0.10       4.5       0.0                          
    0:01:41   89632.7      0.10       4.5       0.0                          
    0:01:41   89636.7      0.07       4.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89639.1      0.07       4.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41   89660.6      0.07       4.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42   89701.1      0.07       4.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89702.1      0.07       4.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89716.2      0.07       3.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89719.1      0.07       3.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89722.1      0.07       3.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89722.9      0.07       3.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:42   89727.1      0.07       3.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:42   89731.9      0.07       3.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89743.3      0.07       3.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43   89744.9      0.07       3.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89747.1      0.07       3.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89750.5      0.07       3.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43   89755.0      0.07       3.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89755.3      0.07       3.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89764.1      0.07       3.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89764.6      0.07       3.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89770.7      0.06       3.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43   89777.4      0.06       3.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89778.7      0.06       3.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89783.0      0.06       3.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89784.3      0.06       3.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89785.4      0.06       3.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89786.2      0.06       3.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89788.3      0.06       3.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89788.3      0.06       3.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89796.0      0.06       3.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89796.0      0.06       3.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89799.7      0.06       3.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89813.8      0.06       2.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44   89817.3      0.06       2.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89821.5      0.06       2.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89826.6      0.06       2.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89828.5      0.06       2.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89833.8      0.06       2.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89842.8      0.06       2.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89843.6      0.06       2.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:45   89848.9      0.06       2.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89854.3      0.06       2.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45   89863.0      0.06       2.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89868.6      0.06       2.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:45   89871.6      0.06       2.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89872.9      0.06       2.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89874.5      0.06       2.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89875.5      0.06       2.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89875.5      0.06       2.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89877.9      0.06       2.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89879.3      0.06       2.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89879.3      0.06       2.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89884.1      0.06       2.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89884.9      0.06       2.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89887.8      0.06       2.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89890.2      0.06       2.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89890.2      0.06       2.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:47   89894.4      0.06       2.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:47   89899.8      0.06       2.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:47   89901.6      0.06       2.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:47   89907.2      0.06       2.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:47   89920.8      0.05       2.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:47   89923.4      0.05       2.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:47   89924.2      0.05       2.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:47   89927.7      0.05       2.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:47   89930.9      0.05       2.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:47   89931.7      0.05       2.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:47   89948.2      0.05       2.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:48   89949.5      0.05       2.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:48   89959.6      0.05       2.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:48   89960.1      0.05       2.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:48   89960.1      0.05       2.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:48   89963.1      0.05       2.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:48   89962.3      0.05       2.3       0.0                          
    0:01:48   89952.7      0.05       2.3       0.0                          
    0:01:49   89923.2      0.05       2.3       0.0                          
    0:01:49   89887.5      0.05       2.3       0.0                          
    0:01:49   89855.1      0.05       2.3       0.0                          
    0:01:49   89817.0      0.05       2.3       0.0                          
    0:01:49   89771.5      0.05       2.3       0.0                          
    0:01:49   89737.2      0.05       2.3       0.0                          
    0:01:49   89705.3      0.05       2.3       0.0                          
    0:01:49   89671.5      0.05       2.3       0.0                          
    0:01:50   89624.2      0.05       2.3       0.0                          
    0:01:50   89586.4      0.05       2.3       0.0                          
    0:01:50   89485.9      0.05       2.3       0.0                          
    0:01:50   89385.3      0.05       2.3       0.0                          
    0:01:50   89284.8      0.05       2.3       0.0                          
    0:01:51   89185.0      0.05       2.3       0.0                          
    0:01:52   89056.8      0.05       2.3       0.0                          
    0:01:52   88950.9      0.05       2.4       0.0                          
    0:01:52   88830.4      0.05       2.4       0.0                          
    0:01:52   88824.8      0.05       2.4       0.0                          
    0:01:53   88813.4      0.05       2.4       0.0                          
    0:01:53   88620.3      0.05       2.4       0.0                          
    0:01:53   88424.0      0.05       2.4       0.0                          
    0:01:54   88245.2      0.05       2.4       0.0                          
    0:01:54   88240.2      0.05       2.4       0.0                          
    0:01:54   88237.8      0.05       2.4       0.0                          
    0:01:55   88235.7      0.05       2.4       0.0                          
    0:01:55   88234.3      0.05       2.4       0.0                          
    0:01:56   88233.3      0.05       2.4       0.0                          
    0:01:57   88221.3      0.05       2.4       0.0                          
    0:01:58   88219.4      0.05       2.4       0.0                          
    0:01:59   88219.4      0.05       2.4       0.0                          
    0:01:59   88187.0      0.06       2.5       0.0                          
    0:02:00   88183.8      0.06       2.5       0.0                          
    0:02:00   88183.8      0.06       2.5       0.0                          
    0:02:00   88183.8      0.06       2.5       0.0                          
    0:02:00   88183.8      0.06       2.5       0.0                          
    0:02:00   88183.8      0.06       2.5       0.0                          
    0:02:00   88183.8      0.06       2.5       0.0                          
    0:02:00   88196.6      0.06       2.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:00   88197.4      0.06       2.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88197.6      0.06       2.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88201.6      0.05       2.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88203.2      0.05       2.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88207.2      0.05       2.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88211.2      0.05       2.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:01   88211.5      0.05       2.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88211.5      0.05       2.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88212.8      0.05       2.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88214.4      0.05       2.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88214.6      0.05       2.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88220.0      0.05       2.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88220.0      0.05       2.3       0.0                          
    0:02:02   88223.2      0.05       2.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88224.0      0.05       2.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88224.2      0.05       2.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88226.1      0.05       2.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88227.4      0.05       2.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88229.5      0.05       2.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88231.4      0.05       2.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88238.3      0.05       2.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88241.0      0.05       2.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88243.6      0.05       2.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88245.2      0.05       2.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:03   88247.1      0.05       2.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88249.0      0.05       2.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88252.4      0.05       2.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88253.2      0.05       2.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:03   88255.1      0.05       2.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88257.5      0.05       2.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88262.3      0.05       2.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:03   88266.0      0.05       2.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88268.1      0.05       2.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88271.6      0.05       2.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88275.3      0.05       2.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88280.3      0.05       2.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88281.1      0.05       2.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88280.3      0.05       2.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88286.7      0.05       2.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88291.3      0.04       2.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88296.8      0.04       2.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88298.2      0.04       2.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88300.8      0.04       2.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:04   88302.4      0.04       2.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88307.5      0.04       2.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88312.8      0.04       2.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88316.5      0.04       2.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88324.0      0.04       2.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:05   88327.4      0.04       2.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:05   88328.5      0.04       2.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88329.8      0.04       1.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88332.2      0.04       1.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:05   88337.3      0.04       1.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88340.2      0.04       1.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88349.2      0.04       1.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88354.3      0.04       1.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88358.5      0.04       1.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:05   88363.3      0.04       1.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88368.7      0.04       1.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88371.1      0.04       1.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88375.6      0.04       1.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88378.0      0.04       1.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88381.4      0.04       1.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88387.0      0.04       1.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88388.6      0.04       1.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88388.3      0.04       1.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88391.3      0.04       1.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:06   88393.7      0.04       1.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88396.1      0.04       1.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88399.0      0.04       1.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88401.9      0.04       1.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88406.2      0.04       1.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:07   88411.7      0.04       1.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:07   88416.8      0.04       1.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:07   88422.4      0.04       1.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:07   88422.4      0.04       1.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:07   88421.6      0.04       1.6       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 9391 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 06:14:08 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              44165.044301
Buf/Inv area:                     5528.544031
Noncombinational area:           44256.546489
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 88421.590789
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 06:14:12 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_12_12_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  24.2253 mW   (92%)
  Net Switching Power  =   2.0533 mW    (8%)
                         ---------
Total Dynamic Power    =  26.2786 mW  (100%)

Cell Leakage Power     =   1.7190 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.2976e+04          259.7616        7.3665e+05        2.3972e+04  (  85.62%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.2495e+03        1.7936e+03        9.8232e+05        4.0254e+03  (  14.38%)
--------------------------------------------------------------------------------------------------
Total          2.4225e+04 uW     2.0534e+03 uW     1.7190e+06 nW     2.7997e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 06:14:12 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[9].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_12_12_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[12]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[12]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[9].path/Mat_a_Mem/Mem/U578/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out[12] (memory_b20_SIZE12_LOGSIZE4_6)
                                                          0.00       0.23 f
  path/genblk1[9].path/Mat_a_Mem/data_out[12] (seqMemory_b20_SIZE12_6)
                                                          0.00       0.23 f
  path/genblk1[9].path/path/in0[12] (mac_b20_g1_3)        0.00       0.23 f
  path/genblk1[9].path/path/mult_21/a[12] (mac_b20_g1_3_DW_mult_tc_1)
                                                          0.00       0.23 f
  path/genblk1[9].path/path/mult_21/U1233/Z (XOR2_X1)     0.08       0.32 f
  path/genblk1[9].path/path/mult_21/U1167/ZN (OR2_X2)     0.08       0.39 f
  path/genblk1[9].path/path/mult_21/U1875/ZN (OAI22_X1)
                                                          0.06       0.45 r
  path/genblk1[9].path/path/mult_21/U390/S (FA_X1)        0.12       0.57 f
  path/genblk1[9].path/path/mult_21/U388/S (FA_X1)        0.13       0.70 f
  path/genblk1[9].path/path/mult_21/U386/S (FA_X1)        0.14       0.84 r
  path/genblk1[9].path/path/mult_21/U385/S (FA_X1)        0.12       0.96 f
  path/genblk1[9].path/path/mult_21/U1217/ZN (NOR2_X1)
                                                          0.04       1.00 r
  path/genblk1[9].path/path/mult_21/U1331/ZN (OAI21_X1)
                                                          0.03       1.03 f
  path/genblk1[9].path/path/mult_21/U1317/ZN (AOI21_X1)
                                                          0.05       1.08 r
  path/genblk1[9].path/path/mult_21/U1749/ZN (OAI21_X1)
                                                          0.04       1.12 f
  path/genblk1[9].path/path/mult_21/U1179/ZN (AOI21_X1)
                                                          0.04       1.16 r
  path/genblk1[9].path/path/mult_21/U1938/ZN (OAI21_X1)
                                                          0.03       1.19 f
  path/genblk1[9].path/path/mult_21/U1886/ZN (AOI21_X1)
                                                          0.04       1.23 r
  path/genblk1[9].path/path/mult_21/U1937/ZN (OAI21_X1)
                                                          0.03       1.27 f
  path/genblk1[9].path/path/mult_21/U1175/ZN (AOI21_X1)
                                                          0.04       1.31 r
  path/genblk1[9].path/path/mult_21/U1862/ZN (OAI21_X1)
                                                          0.03       1.34 f
  path/genblk1[9].path/path/mult_21/U1861/ZN (AOI21_X1)
                                                          0.04       1.38 r
  path/genblk1[9].path/path/mult_21/U1860/ZN (OAI21_X1)
                                                          0.03       1.42 f
  path/genblk1[9].path/path/mult_21/U1859/ZN (AOI21_X1)
                                                          0.04       1.46 r
  path/genblk1[9].path/path/mult_21/U1885/ZN (INV_X1)     0.03       1.49 f
  path/genblk1[9].path/path/mult_21/U1190/ZN (NAND2_X1)
                                                          0.03       1.52 r
  path/genblk1[9].path/path/mult_21/U1192/ZN (NAND3_X1)
                                                          0.04       1.55 f
  path/genblk1[9].path/path/mult_21/U1936/ZN (AOI21_X1)
                                                          0.04       1.59 r
  path/genblk1[9].path/path/mult_21/U1935/ZN (INV_X1)     0.03       1.62 f
  path/genblk1[9].path/path/mult_21/U1137/ZN (NAND2_X1)
                                                          0.04       1.66 r
  path/genblk1[9].path/path/mult_21/U1134/ZN (NAND3_X1)
                                                          0.05       1.70 f
  path/genblk1[9].path/path/mult_21/U1125/ZN (NAND2_X1)
                                                          0.04       1.74 r
  path/genblk1[9].path/path/mult_21/U1261/ZN (NAND3_X1)
                                                          0.04       1.78 f
  path/genblk1[9].path/path/mult_21/U1128/ZN (NAND2_X1)
                                                          0.03       1.81 r
  path/genblk1[9].path/path/mult_21/U1176/ZN (NAND3_X1)
                                                          0.03       1.85 f
  path/genblk1[9].path/path/mult_21/U1272/ZN (NAND2_X1)
                                                          0.04       1.88 r
  path/genblk1[9].path/path/mult_21/U1204/ZN (NAND3_X1)
                                                          0.04       1.92 f
  path/genblk1[9].path/path/mult_21/U1275/ZN (NAND2_X1)
                                                          0.03       1.95 r
  path/genblk1[9].path/path/mult_21/U1255/ZN (AND3_X1)
                                                          0.05       2.00 r
  path/genblk1[9].path/path/mult_21/product[39] (mac_b20_g1_3_DW_mult_tc_1)
                                                          0.00       2.00 r
  path/genblk1[9].path/path/genblk1.add_in_reg[39]/D (DFF_X2)
                                                          0.01       2.01 r
  data arrival time                                                  2.01

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  path/genblk1[9].path/path/genblk1.add_in_reg[39]/CK (DFF_X2)
                                                          0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 11 nets to module multipath_k12_p12_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
