{
  "Top": "pip_kernel",
  "RtlTop": "pip_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "pip_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "out": {
      "index": "0",
      "direction": "out",
      "srcType": "stream<ap_uint<8>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "points": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<ap_fixed<18, 10, AP_RND, AP_SAT, 0>, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "points",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "edges": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_fixed<18, 10, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "edges_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "edges_PORTB",
          "name": "",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "strm_len": {
      "index": "3",
      "direction": "in",
      "srcType": "unsigned short",
      "srcSize": "16",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "strm_len",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -default_interface=kernel",
      "config_interface -default_slave_interface=s_axilite",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_rtl -register_reset_num=3",
      "config_export -format=xo",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top -name pip_kernel \"pip_kernel\"",
      "set_directive_top pip_kernel -name pip_kernel"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "pip_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "1043 ~ 1115138",
    "Latency": "1042"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "pip_kernel",
    "Version": "1.0",
    "DisplayName": "Pip_kernel",
    "Revision": "2112529110",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_pip_kernel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/pip_kernel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/pip_kernel_am_submul_18s_18s_18s_37_4_1.vhd",
      "impl\/vhdl\/pip_kernel_control_s_axi.vhd",
      "impl\/vhdl\/pip_kernel_div_table_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/pip_kernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/pip_kernel_mul_mul_18s_18s_36_4_1.vhd",
      "impl\/vhdl\/pip_kernel_pip_crossing2.vhd",
      "impl\/vhdl\/pip_kernel_pip_edges.vhd",
      "impl\/vhdl\/pip_kernel_pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE.vhd",
      "impl\/vhdl\/pip_kernel_regslice_both.vhd",
      "impl\/vhdl\/pip_kernel_sdiv_11ns_18ns_18_15_1.vhd",
      "impl\/vhdl\/pip_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/pip_kernel_am_submul_18s_18s_18s_37_4_1.v",
      "impl\/verilog\/pip_kernel_control_s_axi.v",
      "impl\/verilog\/pip_kernel_div_table_V_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/pip_kernel_div_table_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/pip_kernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/pip_kernel_mul_mul_18s_18s_36_4_1.v",
      "impl\/verilog\/pip_kernel_pip_crossing2.v",
      "impl\/verilog\/pip_kernel_pip_edges.v",
      "impl\/verilog\/pip_kernel_pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE.v",
      "impl\/verilog\/pip_kernel_regslice_both.v",
      "impl\/verilog\/pip_kernel_sdiv_11ns_18ns_18_15_1.v",
      "impl\/verilog\/pip_kernel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/pip_kernel_v1_0\/data\/pip_kernel.mdd",
      "impl\/misc\/drivers\/pip_kernel_v1_0\/data\/pip_kernel.tcl",
      "impl\/misc\/drivers\/pip_kernel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/pip_kernel_v1_0\/src\/xpip_kernel.c",
      "impl\/misc\/drivers\/pip_kernel_v1_0\/src\/xpip_kernel.h",
      "impl\/misc\/drivers\/pip_kernel_v1_0\/src\/xpip_kernel_hw.h",
      "impl\/misc\/drivers\/pip_kernel_v1_0\/src\/xpip_kernel_linux.c",
      "impl\/misc\/drivers\/pip_kernel_v1_0\/src\/xpip_kernel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "impl\/export.xo",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/pip_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "R",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "R",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "strm_len",
          "access": "W",
          "description": "Data signal of strm_len",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "strm_len",
              "access": "W",
              "description": "Bit 15 to 0 of strm_len"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "strm_len"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:out_r:points",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "out_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "out_r_",
      "ports": [
        "out_r_TDATA",
        "out_r_TREADY",
        "out_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "out"
        }]
    },
    "points": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "24",
      "portPrefix": "points_",
      "ports": [
        "points_TDATA",
        "points_TREADY",
        "points_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "points"
        }]
    },
    "edges_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "edges_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_WIDTH": "32",
        "MEM_SIZE": "4"
      },
      "portMap": {
        "edges_Addr_A": "ADDR",
        "edges_EN_A": "EN",
        "edges_WEN_A": "WE",
        "edges_Din_A": "DIN",
        "edges_Dout_A": "DOUT",
        "edges_Clk_A": "CLK",
        "edges_Rst_A": "RST"
      },
      "ports": [
        "edges_Addr_A",
        "edges_Clk_A",
        "edges_Din_A",
        "edges_Dout_A",
        "edges_EN_A",
        "edges_Rst_A",
        "edges_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "edges"
        }]
    },
    "edges_PORTB": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "edges_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_WIDTH": "32",
        "MEM_SIZE": "4"
      },
      "portMap": {
        "edges_Addr_B": "ADDR",
        "edges_EN_B": "EN",
        "edges_WEN_B": "WE",
        "edges_Din_B": "DIN",
        "edges_Dout_B": "DOUT",
        "edges_Clk_B": "CLK",
        "edges_Rst_B": "RST"
      },
      "ports": [
        "edges_Addr_B",
        "edges_Clk_B",
        "edges_Din_B",
        "edges_Dout_B",
        "edges_EN_B",
        "edges_Rst_B",
        "edges_WEN_B"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "edges"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "points_TDATA": {
      "dir": "in",
      "width": "24"
    },
    "points_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "points_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "edges_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "edges_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "edges_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "edges_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "edges_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "edges_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "edges_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "edges_Addr_B": {
      "dir": "out",
      "width": "32"
    },
    "edges_EN_B": {
      "dir": "out",
      "width": "1"
    },
    "edges_WEN_B": {
      "dir": "out",
      "width": "4"
    },
    "edges_Din_B": {
      "dir": "out",
      "width": "32"
    },
    "edges_Dout_B": {
      "dir": "in",
      "width": "32"
    },
    "edges_Clk_B": {
      "dir": "out",
      "width": "1"
    },
    "edges_Rst_B": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "pip_kernel",
      "Instances": [
        {
          "ModuleName": "pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE",
          "InstanceName": "grp_pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE_fu_102"
        },
        {
          "ModuleName": "pip_edges",
          "InstanceName": "grp_pip_edges_fu_108",
          "Instances": [{
              "ModuleName": "pip_crossing2",
              "InstanceName": "grp_pip_crossing2_fu_93"
            }]
        }
      ]
    },
    "Info": {
      "pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pip_crossing2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pip_edges": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pip_kernel": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE": {
        "Latency": {
          "LatencyBest": "1040",
          "LatencyAvg": "1040",
          "LatencyWorst": "1040",
          "PipelineII": "1040",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.622"
        },
        "Loops": [{
            "Name": "LOOP_INIT_DIV_TABLE",
            "TripCount": "1024",
            "Latency": "1038",
            "PipelineII": "1",
            "PipelineDepth": "16"
          }],
        "Area": {
          "FF": "976",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "814",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "pip_crossing2": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "11",
          "PipelineDepth": "11",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.396"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "194",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "618",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "pip_edges": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "15",
          "PipelineDepth": "15",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.396"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "319",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "729",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "pip_kernel": {
        "Latency": {
          "LatencyBest": "1042",
          "LatencyAvg": "35850",
          "LatencyWorst": "1115137",
          "PipelineIIMin": "1043",
          "PipelineIIMax": "1115138",
          "PipelineII": "1043 ~ 1115138",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.396"
        },
        "Loops": [{
            "Name": "LOOP_STREAM",
            "TripCount": "",
            "LatencyMin": "1070",
            "LatencyMax": "1114094",
            "Latency": "1070 ~ 1114094",
            "PipelineII": "17",
            "PipelineDepth": "17"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "1430",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "1845",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-05-31 13:30:23 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
