<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>GITS_CWRITER</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">GITS_CWRITER, ITS Write Register</h1><p>The GITS_CWRITER characteristics are:</p><h2>Purpose</h2><p>Specifies the offset from <a href="ext-gits_cbaser.html">GITS_CBASER</a> where software writes the next ITS command.</p><h2>Configuration</h2><p></p><p><del>RW fields in this register reset to architecturally </del><span class="arm-defined-word"><del>UNKNOWN</del></span><del> values.</del></p><p>Bits [63:32] and bits [31:0] are accessible separately.</p><h2>Attributes</h2><p>GITS_CWRITER is a 64-bit register.</p><h2>Field descriptions</h2><p>The GITS_CWRITER bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#0_63">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="12"><a href="#0_63">RES0</a></td><td class="lr" colspan="15"><a href="#Offset_19">Offset</a></td><td class="lr" colspan="4"><a href="#0_4">RES0</a></td><td class="lr" colspan="1"><a href="#Retry_0">Retry</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields"></div><h4 id="0_63">
                Bits [63:20]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="Offset_19">Offset, bits [19:5]
                  </h4><p>Bits [19:5] of the offset from <a href="ext-gits_cbaser.html">GITS_CBASER</a>. Bits [4:0] of the offset are zero.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_4">
                Bits [4:1]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="Retry_0">Retry, bit [0]
              </h4><p>Writing this bit has the following effects:</p><table class="valuetable"><tr><th>Retry</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>No effect on the processing commands by the ITS.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Restarts the processing of commands by the ITS if it stalled because of a command error.</p><div class="note"><span class="note-header">Note</span><p>If the processing of commands is not stalled because of a command error, writing 1 to this bit has no effect.</p></div></td></tr></table><p>When read, this bit is <span class="arm-defined-word">RES0</span>.</p><div class="text_after_fields"><p>See <span class="xref">The ITS Command Interface</span> for more information.</p><p>If GITS_CWRITER is written with a value outside of the valid range specified by <a href="ext-gits_cbaser.html">GITS_CBASER</a>.Physical_Address and <a href="ext-gits_cbaser.html">GITS_CBASER</a>.Size, behavior is a <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> choice, as follows:</p><ul><li>The command queue is considered invalid, and no further commands are processed until GITS_CWRITER is written with a value that is in the valid range.
</li><li>The value is treated as a valid <span class="arm-defined-word">UNKNOWN</span> value.
</li></ul><p>An implementation might choose to report a system error in an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> manner.</p></div><h2>Accessing the GITS_CWRITER</h2><h4>GITS_CWRITER can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>GIC ITS control</td><td><span class="hexnumber">0x0088</span></td><td>GITS_CWRITER</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When GICD_CTLR.DS == 0b0
            accesses to this register are <span class="access_level">RW</span>.
          </li><li>When IsAccessSecure()
            accesses to this register are <span class="access_level">RW</span>.
          </li><li>When !IsAccessSecure()
            accesses to this register are <span class="access_level">RW</span>.
          </li></ul><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>