m255
K3
13
cModel Technology
Z0 dC:\Users\naqas\Desktop\Github\RISC-V\verilog\riscV\simulation\modelsim
vriscv
!i10b 1
!s100 z2kNFHJ??Oge]LPf3O1dJ1
IHPHjSJi<nME<Q[5LAz8_L3
VQKaST42di2N1`ZI>^8]UB3
Z1 dC:\Users\naqas\Desktop\Github\RISC-V\verilog\riscV\simulation\modelsim
w1571662479
8C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/alu.v
FC:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/alu.v
L0 1
OV;L;10.1d;51
r1
!s85 0
31
!s108 1571662770.233000
!s107 C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/alu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV|C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/alu.v|
!s101 -O0
o-vlog01compat -work work -O0
!s92 -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV -O0
