{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1682597801554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682597801554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 15:16:41 2023 " "Processing started: Thu Apr 27 15:16:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682597801554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1682597801554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Uni_Projektas -c Uni_Projektas " "Command: quartus_map --read_settings_files=on --write_settings_files=off Uni_Projektas -c Uni_Projektas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1682597801554 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1682597801919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uni_projektas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uni_projektas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UNI_Projektas-arc " "Found design unit 1: UNI_Projektas-arc" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802351 ""} { "Info" "ISGN_ENTITY_NAME" "1 UNI_Projektas " "Found entity 1: UNI_Projektas" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682597802351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_divider-arc " "Found design unit 1: Clock_divider-arc" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802352 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682597802352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Controller-arc " "Found design unit 1: UART_Controller-arc" {  } { { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802356 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Controller " "Found entity 1: UART_Controller" {  } { { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682597802356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-arc " "Found design unit 1: UART_TX-arc" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802356 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682597802356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fifo_wizard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_fifo_wizard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_fifo_wizard-SYN " "Found design unit 1: uart_fifo_wizard-SYN" {  } { { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802360 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_FIFO_wizard " "Found entity 1: UART_FIFO_wizard" {  } { { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682597802360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenchas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbenchas-UNI_Projektas_arch " "Found design unit 1: Testbenchas-UNI_Projektas_arch" {  } { { "Testbenchas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802362 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbenchas " "Found entity 1: Testbenchas" {  } { { "Testbenchas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682597802362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-arc " "Found design unit 1: UART_RX-arc" {  } { { "UART_RX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_RX.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802365 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_RX.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682597802365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Controller-arc " "Found design unit 1: SPI_Controller-arc" {  } { { "SPI_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802365 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Controller " "Found entity 1: SPI_Controller" {  } { { "SPI_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682597802365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_TX-arc " "Found design unit 1: SPI_TX-arc" {  } { { "SPI_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802369 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_TX " "Found entity 1: SPI_TX" {  } { { "SPI_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682597802369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wizard_spi_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wizard_spi_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wizard_spi_fifo-SYN " "Found design unit 1: wizard_spi_fifo-SYN" {  } { { "wizard_spi_fifo.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802369 ""} { "Info" "ISGN_ENTITY_NAME" "1 wizard_spi_fifo " "Found entity 1: wizard_spi_fifo" {  } { { "wizard_spi_fifo.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682597802369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MRAM_Controller-arc " "Found design unit 1: MRAM_Controller-arc" {  } { { "MRAM_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802373 ""} { "Info" "ISGN_ENTITY_NAME" "1 MRAM_Controller " "Found entity 1: MRAM_Controller" {  } { { "MRAM_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682597802373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STATE_MANAGER-arc " "Found design unit 1: STATE_MANAGER-arc" {  } { { "State_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802377 ""} { "Info" "ISGN_ENTITY_NAME" "1 STATE_MANAGER " "Found entity 1: STATE_MANAGER" {  } { { "State_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682597802377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setup_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file setup_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Setup_manager-arc " "Found design unit 1: Setup_manager-arc" {  } { { "Setup_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802377 ""} { "Info" "ISGN_ENTITY_NAME" "1 Setup_manager " "Found entity 1: Setup_manager" {  } { { "Setup_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682597802377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_adc_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file read_adc_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Read_adc_manager-arc " "Found design unit 1: Read_adc_manager-arc" {  } { { "Read_adc_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802381 ""} { "Info" "ISGN_ENTITY_NAME" "1 Read_adc_manager " "Found entity 1: Read_adc_manager" {  } { { "Read_adc_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682597802381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_out_mram_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_out_mram_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Write_out_mram_manager-arc " "Found design unit 1: Write_out_mram_manager-arc" {  } { { "Write_out_mram_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802384 ""} { "Info" "ISGN_ENTITY_NAME" "1 Write_out_mram_manager " "Found entity 1: Write_out_mram_manager" {  } { { "Write_out_mram_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682597802384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mram_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mram_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MRAM_TEST-arc " "Found design unit 1: MRAM_TEST-arc" {  } { { "MRAM_TEST.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_TEST.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802385 ""} { "Info" "ISGN_ENTITY_NAME" "1 MRAM_TEST " "Found entity 1: MRAM_TEST" {  } { { "MRAM_TEST.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_TEST.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682597802385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wizard_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wizard_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wizard_pll-SYN " "Found design unit 1: wizard_pll-SYN" {  } { { "wizard_pll.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802385 ""} { "Info" "ISGN_ENTITY_NAME" "1 wizard_pll " "Found entity 1: wizard_pll" {  } { { "wizard_pll.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682597802385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corr_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file corr_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CORR_BUFFER-arc " "Found design unit 1: CORR_BUFFER-arc" {  } { { "Corr_Buffer.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802389 ""} { "Info" "ISGN_ENTITY_NAME" "1 Corr_Buffer " "Found entity 1: Corr_Buffer" {  } { { "Corr_Buffer.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682597802389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corr_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file corr_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Corr_Main-arc " "Found design unit 1: Corr_Main-arc" {  } { { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802393 ""} { "Info" "ISGN_ENTITY_NAME" "1 Corr_Main " "Found entity 1: Corr_Main" {  } { { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682597802393 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Uni_Projektas " "Elaborating entity \"Uni_Projektas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1682597802493 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "EN_SETUP Uni_Projektas.vhd(210) " "VHDL Signal Declaration warning at Uni_Projektas.vhd(210): used explicit default value for signal \"EN_SETUP\" because signal was never assigned a value" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 210 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1682597802493 "|Uni_Projektas"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ADC_SPI_send_irq2 Uni_Projektas.vhd(219) " "VHDL Signal Declaration warning at Uni_Projektas.vhd(219): used explicit default value for signal \"ADC_SPI_send_irq2\" because signal was never assigned a value" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 219 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1682597802493 "|Uni_Projektas"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "button_active Uni_Projektas.vhd(221) " "Verilog HDL or VHDL warning at Uni_Projektas.vhd(221): object \"button_active\" assigned a value but never read" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1682597802493 "|Uni_Projektas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wizard_pll wizard_pll:pl " "Elaborating entity \"wizard_pll\" for hierarchy \"wizard_pll:pl\"" {  } { { "Uni_Projektas.vhd" "pl" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll wizard_pll:pl\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"wizard_pll:pl\|altpll:altpll_component\"" {  } { { "wizard_pll.vhd" "altpll_component" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wizard_pll:pl\|altpll:altpll_component " "Elaborated megafunction instantiation \"wizard_pll:pl\|altpll:altpll_component\"" {  } { { "wizard_pll.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd" 130 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wizard_pll:pl\|altpll:altpll_component " "Instantiated megafunction \"wizard_pll:pl\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=wizard_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=wizard_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802537 ""}  } { { "wizard_pll.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd" 130 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1682597802537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MRAM_Controller MRAM_Controller:this_mram_controller " "Elaborating entity \"MRAM_Controller\" for hierarchy \"MRAM_Controller:this_mram_controller\"" {  } { { "Uni_Projektas.vhd" "this_mram_controller" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STATE_MANAGER STATE_MANAGER:this_state_manager " "Elaborating entity \"STATE_MANAGER\" for hierarchy \"STATE_MANAGER:this_state_manager\"" {  } { { "Uni_Projektas.vhd" "this_state_manager" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Setup_manager Setup_manager:this_setup_manager " "Elaborating entity \"Setup_manager\" for hierarchy \"Setup_manager:this_setup_manager\"" {  } { { "Uni_Projektas.vhd" "this_setup_manager" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Read_adc_manager Read_adc_manager:this_read_adc_manager " "Elaborating entity \"Read_adc_manager\" for hierarchy \"Read_adc_manager:this_read_adc_manager\"" {  } { { "Uni_Projektas.vhd" "this_read_adc_manager" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_out_mram_manager Write_out_mram_manager:this_write_out_mram_manager " "Elaborating entity \"Write_out_mram_manager\" for hierarchy \"Write_out_mram_manager:this_write_out_mram_manager\"" {  } { { "Uni_Projektas.vhd" "this_write_out_mram_manager" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Controller SPI_Controller:adc_spi_controller " "Elaborating entity \"SPI_Controller\" for hierarchy \"SPI_Controller:adc_spi_controller\"" {  } { { "Uni_Projektas.vhd" "adc_spi_controller" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wizard_spi_fifo SPI_Controller:adc_spi_controller\|wizard_spi_fifo:spi_fifo_component " "Elaborating entity \"wizard_spi_fifo\" for hierarchy \"SPI_Controller:adc_spi_controller\|wizard_spi_fifo:spi_fifo_component\"" {  } { { "SPI_Controller.vhd" "spi_fifo_component" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SPI_Controller:adc_spi_controller\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"SPI_Controller:adc_spi_controller\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component\"" {  } { { "wizard_spi_fifo.vhd" "scfifo_component" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SPI_Controller:adc_spi_controller\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"SPI_Controller:adc_spi_controller\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component\"" {  } { { "wizard_spi_fifo.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682597802608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SPI_Controller:adc_spi_controller\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component " "Instantiated megafunction \"SPI_Controller:adc_spi_controller\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802608 ""}  } { { "wizard_spi_fifo.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1682597802608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3c21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3c21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3c21 " "Found entity 1: scfifo_3c21" {  } { { "db/scfifo_3c21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_3c21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682597802661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3c21 SPI_Controller:adc_spi_controller\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component\|scfifo_3c21:auto_generated " "Elaborating entity \"scfifo_3c21\" for hierarchy \"SPI_Controller:adc_spi_controller\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component\|scfifo_3c21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ai21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ai21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ai21 " "Found entity 1: a_dpfifo_ai21" {  } { { "db/a_dpfifo_ai21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_ai21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682597802673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ai21 SPI_Controller:adc_spi_controller\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component\|scfifo_3c21:auto_generated\|a_dpfifo_ai21:dpfifo " "Elaborating entity \"a_dpfifo_ai21\" for hierarchy \"SPI_Controller:adc_spi_controller\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component\|scfifo_3c21:auto_generated\|a_dpfifo_ai21:dpfifo\"" {  } { { "db/scfifo_3c21.tdf" "dpfifo" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_3c21.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_76e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_76e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_76e " "Found entity 1: a_fefifo_76e" {  } { { "db/a_fefifo_76e.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_fefifo_76e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682597802685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_76e SPI_Controller:adc_spi_controller\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component\|scfifo_3c21:auto_generated\|a_dpfifo_ai21:dpfifo\|a_fefifo_76e:fifo_state " "Elaborating entity \"a_fefifo_76e\" for hierarchy \"SPI_Controller:adc_spi_controller\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component\|scfifo_3c21:auto_generated\|a_dpfifo_ai21:dpfifo\|a_fefifo_76e:fifo_state\"" {  } { { "db/a_dpfifo_ai21.tdf" "fifo_state" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_ai21.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pj7 " "Found entity 1: cntr_pj7" {  } { { "db/cntr_pj7.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/cntr_pj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682597802736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pj7 SPI_Controller:adc_spi_controller\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component\|scfifo_3c21:auto_generated\|a_dpfifo_ai21:dpfifo\|a_fefifo_76e:fifo_state\|cntr_pj7:count_usedw " "Elaborating entity \"cntr_pj7\" for hierarchy \"SPI_Controller:adc_spi_controller\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component\|scfifo_3c21:auto_generated\|a_dpfifo_ai21:dpfifo\|a_fefifo_76e:fifo_state\|cntr_pj7:count_usedw\"" {  } { { "db/a_fefifo_76e.tdf" "count_usedw" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_fefifo_76e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_bv01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_bv01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_bv01 " "Found entity 1: dpram_bv01" {  } { { "db/dpram_bv01.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_bv01.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682597802792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_bv01 SPI_Controller:adc_spi_controller\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component\|scfifo_3c21:auto_generated\|a_dpfifo_ai21:dpfifo\|dpram_bv01:FIFOram " "Elaborating entity \"dpram_bv01\" for hierarchy \"SPI_Controller:adc_spi_controller\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component\|scfifo_3c21:auto_generated\|a_dpfifo_ai21:dpfifo\|dpram_bv01:FIFOram\"" {  } { { "db/a_dpfifo_ai21.tdf" "FIFOram" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_ai21.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0vj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0vj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0vj1 " "Found entity 1: altsyncram_0vj1" {  } { { "db/altsyncram_0vj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0vj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682597802845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0vj1 SPI_Controller:adc_spi_controller\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component\|scfifo_3c21:auto_generated\|a_dpfifo_ai21:dpfifo\|dpram_bv01:FIFOram\|altsyncram_0vj1:altsyncram1 " "Elaborating entity \"altsyncram_0vj1\" for hierarchy \"SPI_Controller:adc_spi_controller\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component\|scfifo_3c21:auto_generated\|a_dpfifo_ai21:dpfifo\|dpram_bv01:FIFOram\|altsyncram_0vj1:altsyncram1\"" {  } { { "db/dpram_bv01.tdf" "altsyncram1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_bv01.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_djb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_djb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_djb " "Found entity 1: cntr_djb" {  } { { "db/cntr_djb.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/cntr_djb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682597802902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_djb SPI_Controller:adc_spi_controller\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component\|scfifo_3c21:auto_generated\|a_dpfifo_ai21:dpfifo\|cntr_djb:rd_ptr_count " "Elaborating entity \"cntr_djb\" for hierarchy \"SPI_Controller:adc_spi_controller\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component\|scfifo_3c21:auto_generated\|a_dpfifo_ai21:dpfifo\|cntr_djb:rd_ptr_count\"" {  } { { "db/a_dpfifo_ai21.tdf" "rd_ptr_count" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_ai21.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_TX SPI_Controller:adc_spi_controller\|SPI_TX:spi_tx_component " "Elaborating entity \"SPI_TX\" for hierarchy \"SPI_Controller:adc_spi_controller\|SPI_TX:spi_tx_component\"" {  } { { "SPI_Controller.vhd" "spi_tx_component" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Controller UART_Controller:UART_Controller_1 " "Elaborating entity \"UART_Controller\" for hierarchy \"UART_Controller:UART_Controller_1\"" {  } { { "Uni_Projektas.vhd" "UART_Controller_1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802910 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "UART_CLK UART_Controller.vhd(55) " "VHDL Signal Declaration warning at UART_Controller.vhd(55): used explicit default value for signal \"UART_CLK\" because signal was never assigned a value" {  } { { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1682597802910 "|Uni_Projektas|UART_Controller:UART_Controller_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1 " "Elaborating entity \"UART_TX\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_TX:uart_tx_1\"" {  } { { "UART_Controller.vhd" "uart_tx_1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_FIFO_wizard UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo " "Elaborating entity \"UART_FIFO_wizard\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\"" {  } { { "UART_Controller.vhd" "uart_fifo" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\"" {  } { { "UART_FIFO_wizard.vhd" "scfifo_component" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\"" {  } { { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682597802942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802942 ""}  } { { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1682597802942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ka21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ka21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ka21 " "Found entity 1: scfifo_ka21" {  } { { "db/scfifo_ka21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597802991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682597802991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ka21 UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated " "Elaborating entity \"scfifo_ka21\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597802996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_rg21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_rg21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_rg21 " "Found entity 1: a_dpfifo_rg21" {  } { { "db/a_dpfifo_rg21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597803004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682597803004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_rg21 UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo " "Elaborating entity \"a_dpfifo_rg21\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\"" {  } { { "db/scfifo_ka21.tdf" "dpfifo" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597803008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_st01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_st01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_st01 " "Found entity 1: dpram_st01" {  } { { "db/dpram_st01.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597803060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682597803060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_st01 UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram " "Elaborating entity \"dpram_st01\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\"" {  } { { "db/a_dpfifo_rg21.tdf" "FIFOram" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597803064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0sj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0sj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0sj1 " "Found entity 1: altsyncram_0sj1" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682597803125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682597803125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0sj1 UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2 " "Elaborating entity \"altsyncram_0sj1\" for hierarchy \"UART_Controller:UART_Controller_1\|UART_FIFO_wizard:uart_fifo\|scfifo:scfifo_component\|scfifo_ka21:auto_generated\|a_dpfifo_rg21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\"" {  } { { "db/dpram_st01.tdf" "altsyncram2" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597803125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Corr_Main Corr_Main:Corr_Main_1 " "Elaborating entity \"Corr_Main\" for hierarchy \"Corr_Main:Corr_Main_1\"" {  } { { "Uni_Projektas.vhd" "Corr_Main_1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597803133 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "corr_buffer_update Corr_Main.vhd(42) " "VHDL Signal Declaration warning at Corr_Main.vhd(42): used explicit default value for signal \"corr_buffer_update\" because signal was never assigned a value" {  } { { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1682597803133 "|Uni_Projektas|Corr_Main:Corr_Main_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vacc Corr_Main.vhd(79) " "Verilog HDL or VHDL warning at Corr_Main.vhd(79): object \"vacc\" assigned a value but never read" {  } { { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1682597803137 "|Uni_Projektas|Corr_Main:Corr_Main_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_OUT_0 Corr_Main.vhd(89) " "VHDL Process Statement warning at Corr_Main.vhd(89): signal \"DATA_OUT_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682597803137 "|Uni_Projektas|Corr_Main:Corr_Main_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_OUT_1 Corr_Main.vhd(89) " "VHDL Process Statement warning at Corr_Main.vhd(89): signal \"DATA_OUT_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682597803137 "|Uni_Projektas|Corr_Main:Corr_Main_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_OUT_2 Corr_Main.vhd(89) " "VHDL Process Statement warning at Corr_Main.vhd(89): signal \"DATA_OUT_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682597803137 "|Uni_Projektas|Corr_Main:Corr_Main_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_OUT_3 Corr_Main.vhd(89) " "VHDL Process Statement warning at Corr_Main.vhd(89): signal \"DATA_OUT_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682597803137 "|Uni_Projektas|Corr_Main:Corr_Main_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_OUT_4 Corr_Main.vhd(89) " "VHDL Process Statement warning at Corr_Main.vhd(89): signal \"DATA_OUT_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682597803137 "|Uni_Projektas|Corr_Main:Corr_Main_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_OUT_5 Corr_Main.vhd(89) " "VHDL Process Statement warning at Corr_Main.vhd(89): signal \"DATA_OUT_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682597803137 "|Uni_Projektas|Corr_Main:Corr_Main_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_OUT_6 Corr_Main.vhd(89) " "VHDL Process Statement warning at Corr_Main.vhd(89): signal \"DATA_OUT_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682597803137 "|Uni_Projektas|Corr_Main:Corr_Main_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_OUT_7 Corr_Main.vhd(89) " "VHDL Process Statement warning at Corr_Main.vhd(89): signal \"DATA_OUT_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682597803137 "|Uni_Projektas|Corr_Main:Corr_Main_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Corr_Buffer Corr_Main:Corr_Main_1\|Corr_Buffer:buff " "Elaborating entity \"Corr_Buffer\" for hierarchy \"Corr_Main:Corr_Main_1\|Corr_Buffer:buff\"" {  } { { "Corr_Main.vhd" "buff" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682597803153 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1682597803700 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 48 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 48 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Quartus II" 0 -1 1682597803749 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SPI_CS " "Inserted always-enabled tri-state buffer between \"SPI_CS\" and its non-tri-state driver." {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 36 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1682597803757 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1682597803757 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SPI_MOSI " "Bidir \"SPI_MOSI\" has no driver" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1682597803757 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SPI_MISO " "Bidir \"SPI_MISO\" has no driver" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1682597803757 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SPI_SCLK " "Bidir \"SPI_SCLK\" has no driver" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 35 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1682597803757 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1682597803757 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SPI_CS~synth " "Node \"SPI_CS~synth\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682597803877 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1682597803877 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SHDN GND " "Pin \"ADC_SHDN\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682597803879 "|UNI_Projektas|ADC_SHDN"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[10\] GND " "Pin \"MRAM_A\[10\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682597803879 "|UNI_Projektas|MRAM_A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[11\] GND " "Pin \"MRAM_A\[11\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682597803879 "|UNI_Projektas|MRAM_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[12\] GND " "Pin \"MRAM_A\[12\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682597803879 "|UNI_Projektas|MRAM_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[13\] GND " "Pin \"MRAM_A\[13\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682597803879 "|UNI_Projektas|MRAM_A[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[14\] GND " "Pin \"MRAM_A\[14\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682597803879 "|UNI_Projektas|MRAM_A[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[15\] GND " "Pin \"MRAM_A\[15\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682597803879 "|UNI_Projektas|MRAM_A[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[16\] GND " "Pin \"MRAM_A\[16\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682597803879 "|UNI_Projektas|MRAM_A[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MRAM_A\[17\] GND " "Pin \"MRAM_A\[17\]\" is stuck at GND" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682597803879 "|UNI_Projektas|MRAM_A[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1682597803879 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1682597803952 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1682597804316 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682597804316 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON " "No output dependent on input pin \"BUTTON\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682597804392 "|UNI_Projektas|BUTTON"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DORB " "No output dependent on input pin \"ADC_DORB\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682597804392 "|UNI_Projektas|ADC_DORB"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DORA " "No output dependent on input pin \"ADC_DORA\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682597804392 "|UNI_Projektas|ADC_DORA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DCLKB " "No output dependent on input pin \"ADC_DCLKB\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682597804392 "|UNI_Projektas|ADC_DCLKB"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_B\[0\] " "No output dependent on input pin \"ADC_BIT_B\[0\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682597804392 "|UNI_Projektas|ADC_BIT_B[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_B\[1\] " "No output dependent on input pin \"ADC_BIT_B\[1\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682597804392 "|UNI_Projektas|ADC_BIT_B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_B\[2\] " "No output dependent on input pin \"ADC_BIT_B\[2\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682597804392 "|UNI_Projektas|ADC_BIT_B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_B\[3\] " "No output dependent on input pin \"ADC_BIT_B\[3\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682597804392 "|UNI_Projektas|ADC_BIT_B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_B\[4\] " "No output dependent on input pin \"ADC_BIT_B\[4\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682597804392 "|UNI_Projektas|ADC_BIT_B[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_B\[5\] " "No output dependent on input pin \"ADC_BIT_B\[5\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682597804392 "|UNI_Projektas|ADC_BIT_B[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_B\[6\] " "No output dependent on input pin \"ADC_BIT_B\[6\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682597804392 "|UNI_Projektas|ADC_BIT_B[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_B\[7\] " "No output dependent on input pin \"ADC_BIT_B\[7\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682597804392 "|UNI_Projektas|ADC_BIT_B[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_B\[8\] " "No output dependent on input pin \"ADC_BIT_B\[8\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682597804392 "|UNI_Projektas|ADC_BIT_B[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_BIT_B\[9\] " "No output dependent on input pin \"ADC_BIT_B\[9\]\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682597804392 "|UNI_Projektas|ADC_BIT_B[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RX " "No output dependent on input pin \"UART_RX\"" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682597804392 "|UNI_Projektas|UART_RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1682597804392 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "523 " "Implemented 523 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1682597804396 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1682597804396 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "21 " "Implemented 21 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1682597804396 ""} { "Info" "ICUT_CUT_TM_LCELLS" "421 " "Implemented 421 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1682597804396 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1682597804396 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1682597804396 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1682597804396 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682597804431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 15:16:44 2023 " "Processing ended: Thu Apr 27 15:16:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682597804431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682597804431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682597804431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682597804431 ""}
