Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Mar 10 23:57:07 2024
| Host         : PC_HP running 64-bit major release  (build 9200)
| Command      : report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
| Design       : system_top
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_system_top
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 74
+-----------+------------------+-------------------------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                                         | Violations |
+-----------+------------------+-------------------------------------------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks                                      | 7          |
| TIMING-7  | Critical Warning | No common node between related clocks                                               | 7          |
| TIMING-54 | Critical Warning | Scoped false path, clock group or max delay datapath only constraint between clocks | 10         |
| CKBF-1    | Warning          | connects_I_driver_BUFR                                                              | 4          |
| PDRC-190  | Warning          | Suboptimally placed synchronized register chain                                     | 4          |
| TIMING-9  | Warning          | Unknown CDC Logic                                                                   | 1          |
| TIMING-10 | Warning          | Missing property on synchronizer                                                    | 1          |
| TIMING-18 | Warning          | Missing input or output delay                                                       | 29         |
| ULMTCS-1  | Warning          | Control Sets use limits recommend reduction                                         | 1          |
| XDCB-5    | Warning          | Runtime inefficient way to find pin objects                                         | 10         |
+-----------+------------------+-------------------------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks adc_clk_div_s and adc_clk_div_s_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks adc_clk_div_s] -to [get_clocks adc_clk_div_s_1]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks adc_clk_div_s and dac_clk_div_s are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks adc_clk_div_s] -to [get_clocks dac_clk_div_s]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks adc_clk_div_s_1 and adc_clk_div_s are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks adc_clk_div_s_1] -to [get_clocks adc_clk_div_s]
Related violations: <none>

TIMING-6#4 Critical Warning
No common primary clock between related clocks  
The clocks adc_clk_div_s_1 and dac_clk_div_s_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks adc_clk_div_s_1] -to [get_clocks dac_clk_div_s_1]
Related violations: <none>

TIMING-6#5 Critical Warning
No common primary clock between related clocks  
The clocks dac_clk_div_s and adc_clk_div_s are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks dac_clk_div_s] -to [get_clocks adc_clk_div_s]
Related violations: <none>

TIMING-6#6 Critical Warning
No common primary clock between related clocks  
The clocks dac_clk_div_s and dac_clk_div_s_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks dac_clk_div_s] -to [get_clocks dac_clk_div_s_1]
Related violations: <none>

TIMING-6#7 Critical Warning
No common primary clock between related clocks  
The clocks dac_clk_div_s_1 and adc_clk_div_s_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks dac_clk_div_s_1] -to [get_clocks adc_clk_div_s_1]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks adc_clk_div_s and adc_clk_div_s_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks adc_clk_div_s] -to [get_clocks adc_clk_div_s_1]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks adc_clk_div_s and dac_clk_div_s are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks adc_clk_div_s] -to [get_clocks dac_clk_div_s]
Related violations: <none>

TIMING-7#3 Critical Warning
No common node between related clocks  
The clocks adc_clk_div_s_1 and adc_clk_div_s are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks adc_clk_div_s_1] -to [get_clocks adc_clk_div_s]
Related violations: <none>

TIMING-7#4 Critical Warning
No common node between related clocks  
The clocks adc_clk_div_s_1 and dac_clk_div_s_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks adc_clk_div_s_1] -to [get_clocks dac_clk_div_s_1]
Related violations: <none>

TIMING-7#5 Critical Warning
No common node between related clocks  
The clocks dac_clk_div_s and adc_clk_div_s are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks dac_clk_div_s] -to [get_clocks adc_clk_div_s]
Related violations: <none>

TIMING-7#6 Critical Warning
No common node between related clocks  
The clocks dac_clk_div_s and dac_clk_div_s_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks dac_clk_div_s] -to [get_clocks dac_clk_div_s_1]
Related violations: <none>

TIMING-7#7 Critical Warning
No common node between related clocks  
The clocks dac_clk_div_s_1 and adc_clk_div_s_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks dac_clk_div_s_1] -to [get_clocks adc_clk_div_s_1]
Related violations: <none>

TIMING-54#1 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped Max Delay Datapath Only timing constraint is set between clocks adc_clk_div_s and clk_fpga_0 (see constraint position 73 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

TIMING-54#2 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped Max Delay Datapath Only timing constraint is set between clocks adc_clk_div_s and clk_fpga_0 (see constraint position 80 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

TIMING-54#3 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped Max Delay Datapath Only timing constraint is set between clocks adc_clk_div_s_1 and clk_fpga_0 (see constraint position 106 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

TIMING-54#4 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped Max Delay Datapath Only timing constraint is set between clocks adc_clk_div_s_1 and clk_fpga_0 (see constraint position 99 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

TIMING-54#5 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped Max Delay Datapath Only timing constraint is set between clocks clk_fpga_0 and adc_clk_div_s (see constraint position 70 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

TIMING-54#6 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped Max Delay Datapath Only timing constraint is set between clocks clk_fpga_0 and adc_clk_div_s_1 (see constraint position 96 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

TIMING-54#7 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped Max Delay Datapath Only timing constraint is set between clocks clk_fpga_0 and dac_clk_div_s (see constraint position 124 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

TIMING-54#8 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped Max Delay Datapath Only timing constraint is set between clocks clk_fpga_0 and dac_clk_div_s (see constraint position 128 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

TIMING-54#9 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped Max Delay Datapath Only timing constraint is set between clocks clk_fpga_0 and dac_clk_div_s_1 (see constraint position 145 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

TIMING-54#10 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped Max Delay Datapath Only timing constraint is set between clocks clk_fpga_0 and dac_clk_div_s_1 (see constraint position 149 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

CKBF-1#1 Warning
connects_I_driver_BUFR  
The BUFG cell i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/I_bufg I pin is driven by a BUFR cell i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf. For 7-Series devices, this is not a recommended clock topology. Please analyze your clock network and remove the BUFR to BUFG cascade.
Related violations: <none>

CKBF-1#2 Warning
connects_I_driver_BUFR  
The BUFG cell i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/I_bufg I pin is driven by a BUFR cell i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf. For 7-Series devices, this is not a recommended clock topology. Please analyze your clock network and remove the BUFR to BUFG cascade.
Related violations: <none>

CKBF-1#3 Warning
connects_I_driver_BUFR  
The BUFG cell i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/I_bufg I pin is driven by a BUFR cell i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/i_dac_div_clk_rbuf. For 7-Series devices, this is not a recommended clock topology. Please analyze your clock network and remove the BUFR to BUFG cascade.
Related violations: <none>

CKBF-1#4 Warning
connects_I_driver_BUFR  
The BUFG cell i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/I_bufg I pin is driven by a BUFR cell i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/i_dac_div_clk_rbuf. For 7-Series devices, this is not a recommended clock topology. Please analyze your clock network and remove the BUFR to BUFG cascade.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDPE cell i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rst_syncro/arststages_ff_reg[7] in site SLICE_X112Y53 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/rst_syncro/arststages_ff_reg[8] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDPE cell i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/rst_syncro/arststages_ff_reg[7] in site SLICE_X97Y62 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/rst_syncro/arststages_ff_reg[8] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDPE cell i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/rst_syncro/arststages_ff_reg[7] in site SLICE_X53Y100 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/rst_syncro/arststages_ff_reg[8] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rst_syncro/arststages_ff_reg[7] in site SLICE_X108Y112 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/rst_syncro/arststages_ff_reg[8] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on iic_mux_scl[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on iic_mux_scl[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on iic_mux_sda[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on iic_mux_sda[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on iic_scl relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on iic_sda relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on rx1_idata_in_n relative to clock(s) rx1_dclk_out
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on rx1_idata_in_p relative to clock(s) rx1_dclk_out
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on rx1_qdata_in_n relative to clock(s) rx1_dclk_out
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on rx1_qdata_in_p relative to clock(s) rx1_dclk_out
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on rx1_strobe_in_p relative to clock(s) rx1_dclk_out
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on rx2_idata_in_n relative to clock(s) rx2_dclk_out
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on rx2_idata_in_p relative to clock(s) rx2_dclk_out
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on rx2_qdata_in_n relative to clock(s) rx2_dclk_out
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on rx2_qdata_in_p relative to clock(s) rx2_dclk_out
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on rx2_strobe_in_p relative to clock(s) rx2_dclk_out
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on vadj_err relative to clock(s) tx1_dclk_out, tx2_dclk_out
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on tx1_dclk_out_p relative to clock(s) tx1_dclk_out
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on tx1_idata_out_n relative to clock(s) tx1_dclk_out
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on tx1_idata_out_p relative to clock(s) tx1_dclk_out
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on tx1_qdata_out_n relative to clock(s) tx1_dclk_out
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on tx1_qdata_out_p relative to clock(s) tx1_dclk_out
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on tx1_strobe_out_p relative to clock(s) tx1_dclk_out
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on tx2_dclk_out_p relative to clock(s) tx2_dclk_out
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on tx2_idata_out_n relative to clock(s) tx2_dclk_out
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on tx2_idata_out_p relative to clock(s) tx2_dclk_out
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on tx2_qdata_out_n relative to clock(s) tx2_dclk_out
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on tx2_qdata_out_p relative to clock(s) tx2_dclk_out
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on tx2_strobe_out_p relative to clock(s) tx2_dclk_out
Related violations: <none>

ULMTCS-1#1 Warning
Control Sets use limits recommend reduction  
This design uses 1112 control sets (vs. available limit of 13300, determined by 1 control set per CLB). This exceeds the control set use guideline of 7.5 percent. This is at a level where reduction is RECOMMENDED (see UG949). Use report_control_sets to get more details.
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -quiet -hier *reset_sync_in_reg*/PRE -filter {NAME =~ *i_reset_manager*}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '109' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: C:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ip/system_axi_adrv9001_rx2_dma_0/system_axi_adrv9001_rx2_dma_0_constr.xdc (Line: 167)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -quiet -hier *reset_sync_in_reg*/PRE -filter {NAME =~ *i_reset_manager*}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '110' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: C:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ip/system_axi_adrv9001_rx2_dma_0/system_axi_adrv9001_rx2_dma_0_constr.xdc (Line: 173)
Related violations: <none>

XDCB-5#3 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -quiet -hier *reset_sync_in_reg*/PRE -filter {NAME =~ *i_reset_manager*}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '131' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: C:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ip/system_axi_adrv9001_tx1_dma_0/system_axi_adrv9001_tx1_dma_0_constr.xdc (Line: 131)
Related violations: <none>

XDCB-5#4 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -quiet -hier *reset_sync_in_reg*/PRE -filter {NAME =~ *i_reset_manager*}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '132' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: C:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ip/system_axi_adrv9001_tx1_dma_0/system_axi_adrv9001_tx1_dma_0_constr.xdc (Line: 137)
Related violations: <none>

XDCB-5#5 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -quiet -hier *reset_sync_in_reg*/PRE -filter {NAME =~ *i_reset_manager*}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '152' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: C:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ip/system_axi_adrv9001_tx2_dma_0/system_axi_adrv9001_tx2_dma_0_constr.xdc (Line: 131)
Related violations: <none>

XDCB-5#6 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -quiet -hier *reset_sync_in_reg*/PRE -filter {NAME =~ *i_reset_manager*}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '153' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: C:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ip/system_axi_adrv9001_tx2_dma_0/system_axi_adrv9001_tx2_dma_0_constr.xdc (Line: 137)
Related violations: <none>

XDCB-5#7 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -quiet -hier *reset_sync_in_reg*/PRE -filter {NAME =~ *i_reset_manager*}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '55' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: C:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc (Line: 30)
Related violations: <none>

XDCB-5#8 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -quiet -hier *reset_sync_in_reg*/PRE -filter {NAME =~ *i_reset_manager*}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '56' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: C:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc (Line: 36)
Related violations: <none>

XDCB-5#9 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -quiet -hier *reset_sync_in_reg*/PRE -filter {NAME =~ *i_reset_manager*}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '83' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: C:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ip/system_axi_adrv9001_rx1_dma_0/system_axi_adrv9001_rx1_dma_0_constr.xdc (Line: 167)
Related violations: <none>

XDCB-5#10 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -quiet -hier *reset_sync_in_reg*/PRE -filter {NAME =~ *i_reset_manager*}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '84' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: C:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ip/system_axi_adrv9001_rx1_dma_0/system_axi_adrv9001_rx1_dma_0_constr.xdc (Line: 173)
Related violations: <none>


