// Seed: 1055781609
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    input tri id_2,
    input tri1 id_3,
    input wire id_4,
    input wire id_5,
    input supply1 id_6,
    output tri id_7,
    input wand id_8,
    output supply0 id_9,
    input wand id_10,
    input wor id_11,
    input wire id_12,
    output wire id_13,
    input tri0 id_14,
    output supply1 id_15,
    output supply0 id_16,
    output supply1 id_17,
    output tri id_18,
    output supply0 id_19,
    input uwire id_20
);
  assign id_15 = -1;
  assign id_17 = id_10;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input wor id_2,
    input wor id_3,
    output wire id_4,
    input supply0 id_5,
    input tri0 id_6,
    output supply1 id_7,
    input supply1 id_8,
    input wire id_9,
    input tri0 id_10,
    input tri0 id_11,
    output tri0 id_12,
    output logic id_13
);
  always id_13 = id_9;
  tri id_15 = id_3, id_16 = 1;
  assign id_4 = id_2;
  module_0 modCall_1 (
      id_12,
      id_10,
      id_2,
      id_5,
      id_5,
      id_3,
      id_11,
      id_4,
      id_0,
      id_12,
      id_3,
      id_8,
      id_6,
      id_4,
      id_2,
      id_1,
      id_12,
      id_12,
      id_1,
      id_7,
      id_3
  );
  wire id_17 = id_2;
endmodule
