# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Sin_Pout_4b.srcs/sources_1/imports/new/D_FF.vhd" \
"../../../../Sin_Pout_4b.srcs/sources_1/imports/new/JK_FF.vhd" \
"../../../../Sin_Pout_4b.srcs/sources_1/new/Sin_Pout_4b.vhd" \
"../../../../Sin_Pout_4b.srcs/sim_1/new/Tb_Sin_Pout_4b.vhd" \

# Do not sort compile order
nosort
