INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac 5_Fullsine/Prac_5/Prac_5.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac 5_Fullsine/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/Debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac 5_Fullsine/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac 5_Fullsine/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac 5_Fullsine/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/top.v:15]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac 5_Fullsine/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/top.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac 5_Fullsine/Prac_5/Prac_5.srcs/sim_1/imports/new/C_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_testbench
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac 5_Fullsine/Prac_5/Prac_5.srcs/sim_1/imports/new/C_testbench.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac 5_Fullsine/Prac_5/Prac_5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
