/*
 * Copyright (c) 2016-2017 Linaro Ltd.
 * Copyright (c) 2016-2017 HiSilicon Technologies Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */
#ifndef __CVDR_REG_OFFSET_H__
#define __CVDR_REG_OFFSET_H__

#define CVDR_CVDR_CVDR_CFG_REG           0x0
#define CVDR_CVDR_CVDR_DEBUG_EN_REG      0x4
#define CVDR_CVDR_CVDR_DEBUG_REG         0x8
#define CVDR_CVDR_CVDR_WR_QOS_CFG_REG    0xC
#define CVDR_CVDR_CVDR_RD_QOS_CFG_REG    0x10
#define CVDR_CVDR_OTHER_RO_REG           0x14
#define CVDR_CVDR_OTHER_RW_REG           0x18
#define CVDR_CVDR_VP_WR_CFG_0_REG        0x1C
#define CVDR_CVDR_VP_WR_AXI_FS_0_REG     0x20
#define CVDR_CVDR_VP_WR_AXI_LINE_0_REG   0x24
#define CVDR_CVDR_VP_WR_IF_CFG_0_REG     0x28
#define CVDR_CVDR_VP_WR_CFG_1_REG        0x2C
#define CVDR_CVDR_VP_WR_AXI_FS_1_REG     0x30
#define CVDR_CVDR_VP_WR_AXI_LINE_1_REG   0x34
#define CVDR_CVDR_VP_WR_IF_CFG_1_REG     0x38
#define CVDR_CVDR_VP_WR_CFG_2_REG        0x3C
#define CVDR_CVDR_VP_WR_AXI_FS_2_REG     0x40
#define CVDR_CVDR_VP_WR_AXI_LINE_2_REG   0x44
#define CVDR_CVDR_VP_WR_IF_CFG_2_REG     0x48
#define CVDR_CVDR_VP_WR_CFG_3_REG        0x4C
#define CVDR_CVDR_VP_WR_AXI_FS_3_REG     0x50
#define CVDR_CVDR_VP_WR_AXI_LINE_3_REG   0x54
#define CVDR_CVDR_VP_WR_IF_CFG_3_REG     0x58
#define CVDR_CVDR_VP_WR_CFG_4_REG        0x5C
#define CVDR_CVDR_VP_WR_AXI_FS_4_REG     0x60
#define CVDR_CVDR_VP_WR_AXI_LINE_4_REG   0x64
#define CVDR_CVDR_VP_WR_IF_CFG_4_REG     0x68
#define CVDR_CVDR_VP_WR_CFG_5_REG        0x6C
#define CVDR_CVDR_VP_WR_AXI_FS_5_REG     0x70
#define CVDR_CVDR_VP_WR_AXI_LINE_5_REG   0x74
#define CVDR_CVDR_VP_WR_IF_CFG_5_REG     0x78
#define CVDR_CVDR_VP_WR_CFG_8_REG        0x9C
#define CVDR_CVDR_VP_WR_AXI_FS_8_REG     0xA0
#define CVDR_CVDR_VP_WR_AXI_LINE_8_REG   0xA4
#define CVDR_CVDR_VP_WR_IF_CFG_8_REG     0xA8
#define CVDR_CVDR_VP_WR_CFG_9_REG        0xAC
#define CVDR_CVDR_VP_WR_AXI_FS_9_REG     0xB0
#define CVDR_CVDR_VP_WR_AXI_LINE_9_REG   0xB4
#define CVDR_CVDR_VP_WR_IF_CFG_9_REG     0xB8
#define CVDR_CVDR_VP_WR_CFG_10_REG       0xBC
#define CVDR_CVDR_VP_WR_AXI_FS_10_REG    0xC0
#define CVDR_CVDR_VP_WR_AXI_LINE_10_REG  0xC4
#define CVDR_CVDR_VP_WR_IF_CFG_10_REG    0xC8
#define CVDR_CVDR_VP_WR_CFG_11_REG       0xCC
#define CVDR_CVDR_VP_WR_AXI_FS_11_REG    0xD0
#define CVDR_CVDR_VP_WR_AXI_LINE_11_REG  0xD4
#define CVDR_CVDR_VP_WR_IF_CFG_11_REG    0xD8
#define CVDR_CVDR_VP_WR_CFG_12_REG       0xDC
#define CVDR_CVDR_VP_WR_AXI_FS_12_REG    0xE0
#define CVDR_CVDR_VP_WR_AXI_LINE_12_REG  0xE4
#define CVDR_CVDR_VP_WR_IF_CFG_12_REG    0xE8
#define CVDR_CVDR_VP_WR_CFG_14_REG       0xFC
#define CVDR_CVDR_VP_WR_AXI_FS_14_REG    0x100
#define CVDR_CVDR_VP_WR_AXI_LINE_14_REG  0x104
#define CVDR_CVDR_VP_WR_IF_CFG_14_REG    0x108
#define CVDR_CVDR_VP_WR_CFG_15_REG       0x10C
#define CVDR_CVDR_VP_WR_AXI_FS_15_REG    0x110
#define CVDR_CVDR_VP_WR_AXI_LINE_15_REG  0x114
#define CVDR_CVDR_VP_WR_IF_CFG_15_REG    0x118
#define CVDR_CVDR_VP_WR_CFG_16_REG       0x11C
#define CVDR_CVDR_VP_WR_AXI_FS_16_REG    0x120
#define CVDR_CVDR_VP_WR_AXI_LINE_16_REG  0x124
#define CVDR_CVDR_VP_WR_IF_CFG_16_REG    0x128
#define CVDR_CVDR_VP_WR_CFG_17_REG       0x12C
#define CVDR_CVDR_VP_WR_AXI_FS_17_REG    0x130
#define CVDR_CVDR_VP_WR_AXI_LINE_17_REG  0x134
#define CVDR_CVDR_VP_WR_IF_CFG_17_REG    0x138
#define CVDR_CVDR_VP_WR_CFG_18_REG       0x13C
#define CVDR_CVDR_VP_WR_AXI_FS_18_REG    0x140
#define CVDR_CVDR_VP_WR_AXI_LINE_18_REG  0x144
#define CVDR_CVDR_VP_WR_IF_CFG_18_REG    0x148
#define CVDR_CVDR_VP_WR_CFG_19_REG       0x14C
#define CVDR_CVDR_VP_WR_AXI_FS_19_REG    0x150
#define CVDR_CVDR_VP_WR_AXI_LINE_19_REG  0x154
#define CVDR_CVDR_VP_WR_IF_CFG_19_REG    0x158
#define CVDR_CVDR_VP_WR_CFG_20_REG       0x15C
#define CVDR_CVDR_VP_WR_AXI_FS_20_REG    0x160
#define CVDR_CVDR_VP_WR_AXI_LINE_20_REG  0x164
#define CVDR_CVDR_VP_WR_IF_CFG_20_REG    0x168
#define CVDR_CVDR_VP_WR_CFG_21_REG       0x16C
#define CVDR_CVDR_VP_WR_AXI_FS_21_REG    0x170
#define CVDR_CVDR_VP_WR_AXI_LINE_21_REG  0x174
#define CVDR_CVDR_VP_WR_IF_CFG_21_REG    0x178
#define CVDR_CVDR_VP_WR_CFG_22_REG       0x17C
#define CVDR_CVDR_VP_WR_AXI_FS_22_REG    0x180
#define CVDR_CVDR_VP_WR_AXI_LINE_22_REG  0x184
#define CVDR_CVDR_VP_WR_IF_CFG_22_REG    0x188
#define CVDR_CVDR_VP_WR_CFG_23_REG       0x18C
#define CVDR_CVDR_VP_WR_AXI_FS_23_REG    0x190
#define CVDR_CVDR_VP_WR_AXI_LINE_23_REG  0x194
#define CVDR_CVDR_VP_WR_IF_CFG_23_REG    0x198
#define CVDR_CVDR_VP_WR_CFG_24_REG       0x19C
#define CVDR_CVDR_VP_WR_AXI_FS_24_REG    0x1A0
#define CVDR_CVDR_VP_WR_AXI_LINE_24_REG  0x1A4
#define CVDR_CVDR_VP_WR_IF_CFG_24_REG    0x1A8
#define CVDR_CVDR_VP_WR_CFG_25_REG       0x1AC
#define CVDR_CVDR_VP_WR_AXI_FS_25_REG    0x1B0
#define CVDR_CVDR_VP_WR_AXI_LINE_25_REG  0x1B4
#define CVDR_CVDR_VP_WR_IF_CFG_25_REG    0x1B8
#define CVDR_CVDR_VP_WR_CFG_26_REG       0x1BC
#define CVDR_CVDR_VP_WR_AXI_FS_26_REG    0x1C0
#define CVDR_CVDR_VP_WR_AXI_LINE_26_REG  0x1C4
#define CVDR_CVDR_VP_WR_IF_CFG_26_REG    0x1C8
#define CVDR_CVDR_VP_WR_CFG_27_REG       0x1CC
#define CVDR_CVDR_VP_WR_AXI_FS_27_REG    0x1D0
#define CVDR_CVDR_VP_WR_AXI_LINE_27_REG  0x1D4
#define CVDR_CVDR_VP_WR_IF_CFG_27_REG    0x1D8
#define CVDR_CVDR_VP_WR_CFG_28_REG       0x1DC
#define CVDR_CVDR_VP_WR_AXI_FS_28_REG    0x1E0
#define CVDR_CVDR_VP_WR_AXI_LINE_28_REG  0x1E4
#define CVDR_CVDR_VP_WR_IF_CFG_28_REG    0x1E8
#define CVDR_CVDR_VP_WR_CFG_29_REG       0x1EC
#define CVDR_CVDR_VP_WR_AXI_FS_29_REG    0x1F0
#define CVDR_CVDR_VP_WR_AXI_LINE_29_REG  0x1F4
#define CVDR_CVDR_VP_WR_IF_CFG_29_REG    0x1F8
#define CVDR_CVDR_VP_WR_CFG_30_REG       0x1FC
#define CVDR_CVDR_VP_WR_AXI_FS_30_REG    0x200
#define CVDR_CVDR_VP_WR_AXI_LINE_30_REG  0x204
#define CVDR_CVDR_VP_WR_IF_CFG_30_REG    0x208
#define CVDR_CVDR_VP_WR_CFG_31_REG       0x20C
#define CVDR_CVDR_VP_WR_AXI_FS_31_REG    0x210
#define CVDR_CVDR_VP_WR_AXI_LINE_31_REG  0x214
#define CVDR_CVDR_VP_WR_IF_CFG_31_REG    0x218
#define CVDR_CVDR_VP_WR_CFG_32_REG       0x21C
#define CVDR_CVDR_VP_WR_AXI_FS_32_REG    0x220
#define CVDR_CVDR_VP_WR_AXI_LINE_32_REG  0x224
#define CVDR_CVDR_VP_WR_IF_CFG_32_REG    0x228
#define CVDR_CVDR_VP_WR_CFG_33_REG       0x22C
#define CVDR_CVDR_VP_WR_AXI_FS_33_REG    0x230
#define CVDR_CVDR_VP_WR_AXI_LINE_33_REG  0x234
#define CVDR_CVDR_VP_WR_IF_CFG_33_REG    0x238
#define CVDR_CVDR_VP_WR_CFG_34_REG       0x23C
#define CVDR_CVDR_VP_WR_AXI_FS_34_REG    0x240
#define CVDR_CVDR_VP_WR_AXI_LINE_34_REG  0x244
#define CVDR_CVDR_VP_WR_IF_CFG_34_REG    0x248
#define CVDR_CVDR_VP_WR_CFG_35_REG       0x24C
#define CVDR_CVDR_VP_WR_AXI_FS_35_REG    0x250
#define CVDR_CVDR_VP_WR_AXI_LINE_35_REG  0x254
#define CVDR_CVDR_VP_WR_IF_CFG_35_REG    0x258
#define CVDR_CVDR_VP_WR_CFG_36_REG       0x25C
#define CVDR_CVDR_VP_WR_AXI_FS_36_REG    0x260
#define CVDR_CVDR_VP_WR_AXI_LINE_36_REG  0x264
#define CVDR_CVDR_VP_WR_IF_CFG_36_REG    0x268
#define CVDR_CVDR_VP_WR_CFG_37_REG       0x26C
#define CVDR_CVDR_VP_WR_AXI_FS_37_REG    0x270
#define CVDR_CVDR_VP_WR_AXI_LINE_37_REG  0x274
#define CVDR_CVDR_VP_WR_IF_CFG_37_REG    0x278
#define CVDR_CVDR_LIMITER_VP_WR_0_REG    0x400

#endif /* __CVDR_REG_OFFSET_H__ */
