.include "macro.inc"

# assembler directives
.set noat      # allow manual use of $at
.set noreorder # don't insert nops after branches
.set gp=64     # allow use of 64-bit general purpose registers

.section .text, "ax"

glabel osAiGetLength
/* 17730 80016B30 3C02A450 */  lui        $v0, (0xA4500004 >> 16)
/* 17734 80016B34 34420004 */  ori        $v0, $v0, (0xA4500004 & 0xFFFF)
/* 17738 80016B38 03E00008 */  jr         $ra
/* 1773C 80016B3C 8C420000 */   lw        $v0, 0x0($v0)

glabel osAiGetStatus
/* 17740 80016B40 3C02A450 */  lui        $v0, (0xA450000C >> 16)
/* 17744 80016B44 3442000C */  ori        $v0, $v0, (0xA450000C & 0xFFFF)
/* 17748 80016B48 03E00008 */  jr         $ra
/* 1774C 80016B4C 8C420000 */   lw        $v0, 0x0($v0)

glabel osAiSetFrequency
/* 17750 80016B50 44841000 */  mtc1       $a0, $f2
/* 17754 80016B54 00000000 */  nop
/* 17758 80016B58 468010A1 */  cvt.d.w    $f2, $f2
/* 1775C 80016B5C 3C018003 */  lui        $at, %hi(D_800323F8)
/* 17760 80016B60 C42423F8 */  lwc1       $f4, %lo(D_800323F8)($at)
/* 17764 80016B64 46802120 */  cvt.s.w    $f4, $f4
/* 17768 80016B68 04830005 */  bgezl      $a0, .L80016B80
/* 1776C 80016B6C 46201020 */   cvt.s.d   $f0, $f2
/* 17770 80016B70 3C018000 */  lui        $at, %hi(D_800014F0)
/* 17774 80016B74 D42014F0 */  ldc1       $f0, %lo(D_800014F0)($at)
/* 17778 80016B78 46201080 */  add.d      $f2, $f2, $f0
/* 1777C 80016B7C 46201020 */  cvt.s.d    $f0, $f2
.L80016B80:
/* 17780 80016B80 46002003 */  div.s      $f0, $f4, $f0
/* 17784 80016B84 3C013F00 */  lui        $at, (0x3F000000 >> 16)
/* 17788 80016B88 44811000 */  mtc1       $at, $f2
/* 1778C 80016B8C 00000000 */  nop
/* 17790 80016B90 46020080 */  add.s      $f2, $f0, $f2
/* 17794 80016B94 3C014F00 */  lui        $at, (0x4F000000 >> 16)
/* 17798 80016B98 44810000 */  mtc1       $at, $f0
/* 1779C 80016B9C 00000000 */  nop
/* 177A0 80016BA0 4602003E */  c.le.s     $f0, $f2
/* 177A4 80016BA4 00000000 */  nop
/* 177A8 80016BA8 00000000 */  nop
/* 177AC 80016BAC 45030006 */  bc1tl      .L80016BC8
/* 177B0 80016BB0 46001001 */   sub.s     $f0, $f2, $f0
/* 177B4 80016BB4 4600100D */  trunc.w.s  $f0, $f2
/* 177B8 80016BB8 44050000 */  mfc1       $a1, $f0
/* 177BC 80016BBC 00000000 */  nop
/* 177C0 80016BC0 08005AF7 */  j          .L80016BDC
/* 177C4 80016BC4 2CA20084 */   sltiu     $v0, $a1, 0x84
.L80016BC8:
/* 177C8 80016BC8 4600008D */  trunc.w.s  $f2, $f0
/* 177CC 80016BCC 44051000 */  mfc1       $a1, $f2
/* 177D0 80016BD0 3C028000 */  lui        $v0, 0x8000
/* 177D4 80016BD4 00A22825 */  or         $a1, $a1, $v0
/* 177D8 80016BD8 2CA20084 */  sltiu      $v0, $a1, 0x84
.L80016BDC:
/* 177DC 80016BDC 14400020 */  bnez       $v0, .L80016C60
/* 177E0 80016BE0 2402FFFF */   addiu     $v0, $zero, -0x1
/* 177E4 80016BE4 3C023E0F */  lui        $v0, (0x3E0F83E1 >> 16)
/* 177E8 80016BE8 344283E1 */  ori        $v0, $v0, (0x3E0F83E1 & 0xFFFF)
/* 177EC 80016BEC 00A20019 */  multu      $a1, $v0
/* 177F0 80016BF0 00003810 */  mfhi       $a3
/* 177F4 80016BF4 00073102 */  srl        $a2, $a3, 4
/* 177F8 80016BF8 30C200FF */  andi       $v0, $a2, 0xFF
/* 177FC 80016BFC 2C420011 */  sltiu      $v0, $v0, 0x11
/* 17800 80016C00 50400001 */  beql       $v0, $zero, .L80016C08
/* 17804 80016C04 24060010 */   addiu     $a2, $zero, 0x10
.L80016C08:
/* 17808 80016C08 3C03A450 */  lui        $v1, (0xA4500010 >> 16)
/* 1780C 80016C0C 34630010 */  ori        $v1, $v1, (0xA4500010 & 0xFFFF)
/* 17810 80016C10 3C04A450 */  lui        $a0, (0xA4500014 >> 16)
/* 17814 80016C14 34840014 */  ori        $a0, $a0, (0xA4500014 & 0xFFFF)
/* 17818 80016C18 24A2FFFF */  addiu      $v0, $a1, -0x1
/* 1781C 80016C1C AC620000 */  sw         $v0, 0x0($v1)
/* 17820 80016C20 3C028003 */  lui        $v0, %hi(D_800323F8)
/* 17824 80016C24 8C4223F8 */  lw         $v0, %lo(D_800323F8)($v0)
/* 17828 80016C28 30C300FF */  andi       $v1, $a2, 0xFF
/* 1782C 80016C2C 2463FFFF */  addiu      $v1, $v1, -0x1
/* 17830 80016C30 AC830000 */  sw         $v1, 0x0($a0)
/* 17834 80016C34 0045001A */  div        $zero, $v0, $a1
/* 17838 80016C38 14A00002 */  bnez       $a1, .L80016C44
/* 1783C 80016C3C 00000000 */   nop
/* 17840 80016C40 0007000D */  break      7
.L80016C44:
/* 17844 80016C44 2401FFFF */  addiu      $at, $zero, -0x1
/* 17848 80016C48 14A10004 */  bne        $a1, $at, .L80016C5C
/* 1784C 80016C4C 3C018000 */   lui       $at, (0x80000000 >> 16)
/* 17850 80016C50 14410002 */  bne        $v0, $at, .L80016C5C
/* 17854 80016C54 00000000 */   nop
/* 17858 80016C58 0006000D */  break      6
.L80016C5C:
/* 1785C 80016C5C 00001012 */  mflo       $v0
.L80016C60:
/* 17860 80016C60 03E00008 */  jr         $ra
/* 17864 80016C64 00000000 */   nop
/* 17868 80016C68 00000000 */  nop
/* 1786C 80016C6C 00000000 */  nop
