
---------- Begin Simulation Statistics ----------
final_tick                               577349423000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  84186                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701372                       # Number of bytes of host memory used
host_op_rate                                    84466                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7276.45                       # Real time elapsed on the host
host_tick_rate                               79344941                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612573836                       # Number of instructions simulated
sim_ops                                     614611418                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.577349                       # Number of seconds simulated
sim_ticks                                577349423000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.096256                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77460323                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            88936456                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7102202                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        121160077                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10456186                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10627480                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          171294                       # Number of indirect misses.
system.cpu0.branchPred.lookups              155050109                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1063813                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018191                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4968465                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143215025                       # Number of branches committed
system.cpu0.commit.bw_lim_events             14533552                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058459                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       32669999                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580309511                       # Number of instructions committed
system.cpu0.commit.committedOps             581328992                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1067829080                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.544403                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.277927                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    779897432     73.04%     73.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    169869396     15.91%     88.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     45719670      4.28%     93.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     41094243      3.85%     97.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9638366      0.90%     97.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2846800      0.27%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1925700      0.18%     98.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2303921      0.22%     98.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     14533552      1.36%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1067829080                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887480                       # Number of function calls committed.
system.cpu0.commit.int_insts                561302036                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179955464                       # Number of loads committed
system.cpu0.commit.membars                    2037578                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037584      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322246944     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180973647     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70917172     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581328992                       # Class of committed instruction
system.cpu0.commit.refs                     251890847                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580309511                       # Number of Instructions Simulated
system.cpu0.committedOps                    581328992                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.973961                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.973961                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            172976037                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2145475                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            76996113                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             626998415                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               464665556                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                428990166                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4975630                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7199107                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3016349                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  155050109                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                111059907                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    615102586                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1612196                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     638263104                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  39                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          107                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14218768                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.135355                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         452411594                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          87916509                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.557188                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1074623738                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.594890                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.898702                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               627672878     58.41%     58.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               331343594     30.83%     89.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                59683433      5.55%     94.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43546707      4.05%     98.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8098749      0.75%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2179641      0.20%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   55104      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2040409      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3223      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1074623738                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       70884447                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5033023                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146834361                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.527459                       # Inst execution rate
system.cpu0.iew.exec_refs                   264812923                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74357159                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              146242572                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            192412866                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021083                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2861058                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            75069774                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          613982851                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            190455764                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4937185                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            604208221                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1007660                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2525184                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4975630                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4671909                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        68438                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8032085                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        28039                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7524                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2358215                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     12457402                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3134391                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7524                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       856633                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4176390                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                252113086                       # num instructions consuming a value
system.cpu0.iew.wb_count                    599191955                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.884219                       # average fanout of values written-back
system.cpu0.iew.wb_producers                222923162                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.523080                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     599237968                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               737823474                       # number of integer regfile reads
system.cpu0.int_regfile_writes              382533198                       # number of integer regfile writes
system.cpu0.ipc                              0.506596                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.506596                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038450      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            334859733     54.97%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139750      0.68%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018055      0.17%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           193558085     31.78%     87.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73531284     12.07%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             609145407                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1314640                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002158                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 215073     16.36%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                982056     74.70%     91.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               117509      8.94%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             608421545                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2294304334                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    599191905                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        646643448                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 610924004                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                609145407                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058847                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       32653855                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            75245                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           388                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15474439                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1074623738                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.566845                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.797715                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          628841039     58.52%     58.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          317319556     29.53%     88.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          101836066      9.48%     97.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20489423      1.91%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4945141      0.46%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             563425      0.05%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             381777      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             181389      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              65922      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1074623738                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.531769                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11100859                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1819302                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           192412866                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           75069774                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    881                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1145508185                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9191843                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              157922976                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370581392                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6872704                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               470763607                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4466947                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 8754                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            758405799                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             621112482                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          398391201                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                425406851                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4089400                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4975630                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             15473105                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                27809804                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       758405755                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         81569                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2828                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 13890566                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2785                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1667283599                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1234803136                       # The number of ROB writes
system.cpu0.timesIdled                       15079753                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  848                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.320493                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4466021                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5560251                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           809116                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7691009                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            256988                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         392085                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          135097                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8648232                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3253                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017928                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           479794                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095676                       # Number of branches committed
system.cpu1.commit.bw_lim_events               762990                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054438                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4562498                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32264325                       # Number of instructions committed
system.cpu1.commit.committedOps              33282426                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    184401080                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.180489                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.831758                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    170303729     92.36%     92.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7132670      3.87%     96.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2477949      1.34%     97.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2051107      1.11%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       498713      0.27%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       163199      0.09%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       949291      0.51%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        61432      0.03%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       762990      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    184401080                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320846                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31049147                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248761                       # Number of loads committed
system.cpu1.commit.membars                    2035975                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035975      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19083426     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266689     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1896198      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33282426                       # Class of committed instruction
system.cpu1.commit.refs                      12162899                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32264325                       # Number of Instructions Simulated
system.cpu1.committedOps                     33282426                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.746523                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.746523                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            163997649                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               332756                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4334901                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39554529                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5891515                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12559645                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                479977                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               601249                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2303321                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8648232                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5091997                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    178893211                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                60622                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40214889                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1618598                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.046644                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5529596                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4723009                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.216900                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         185232107                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.222604                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.671904                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               160948715     86.89%     86.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                13879338      7.49%     94.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5683052      3.07%     97.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3355965      1.81%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  908755      0.49%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  453123      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2883      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     143      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     133      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           185232107                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         175571                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              511725                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7649960                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.195054                       # Inst execution rate
system.cpu1.iew.exec_refs                    12948671                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2942161                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              143809411                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10269168                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018541                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           245653                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2972475                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37837478                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10006510                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           644858                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36164579                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                940446                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1390965                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                479977                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3390700                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        13978                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          124222                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         3570                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          129                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          271                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1020407                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        58337                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           129                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        90222                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        421503                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20757040                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35913222                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.877235                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18208809                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.193699                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35921269                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44476905                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24503087                       # number of integer regfile writes
system.cpu1.ipc                              0.174018                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.174018                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036077      5.53%      5.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21736938     59.05%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.58% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11105421     30.17%     94.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1930860      5.25%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36809437                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1069600                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029058                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 197252     18.44%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                795856     74.41%     92.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                76490      7.15%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35842946                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         259983789                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35913210                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         42392613                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34782882                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36809437                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054596                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4555051                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            63234                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           158                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1843415                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    185232107                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.198721                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.657137                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          162679248     87.82%     87.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14682248      7.93%     95.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4420788      2.39%     98.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1527956      0.82%     98.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1393272      0.75%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             181943      0.10%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             236946      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              80382      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              29324      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      185232107                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.198532                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6157728                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          528560                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10269168                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2972475                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       185407678                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   969284006                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              154172782                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413686                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6636570                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7073469                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1138279                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4534                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47554241                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38585242                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26585675                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13164648                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2296252                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                479977                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10318326                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4171989                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47554229                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22905                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               583                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13001938                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           581                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   221482715                       # The number of ROB reads
system.cpu1.rob.rob_writes                   76522667                       # The number of ROB writes
system.cpu1.timesIdled                           2345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1416447                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 6070                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1480358                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5350378                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2981173                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5925720                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        77027                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        34160                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33000264                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2032510                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65974696                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2066670                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 577349423000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1639183                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1628900                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1315544                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              346                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            256                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1341322                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1341318                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1639183                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           169                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8906221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8906221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    295001664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               295001664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              531                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2981276                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2981276    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2981276                       # Request fanout histogram
system.membus.respLayer1.occupancy        15696145960                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         13265876370                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   577349423000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 577349423000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 577349423000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 577349423000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 577349423000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   577349423000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 577349423000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 577349423000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 577349423000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 577349423000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 18                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    510658444.444444                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   946338996.105863                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        36000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2800597500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   572753497000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4595926000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 577349423000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     93317491                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        93317491                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     93317491                       # number of overall hits
system.cpu0.icache.overall_hits::total       93317491                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17742415                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17742415                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17742415                       # number of overall misses
system.cpu0.icache.overall_misses::total     17742415                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 232200199498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 232200199498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 232200199498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 232200199498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    111059906                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    111059906                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    111059906                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    111059906                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.159755                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.159755                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.159755                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.159755                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13087.293894                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13087.293894                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13087.293894                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13087.293894                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2262                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               66                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    34.272727                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16720954                       # number of writebacks
system.cpu0.icache.writebacks::total         16720954                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1021427                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1021427                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1021427                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1021427                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16720988                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16720988                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16720988                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16720988                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 205720921999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 205720921999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 205720921999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 205720921999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.150558                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.150558                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.150558                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.150558                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12303.155890                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12303.155890                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12303.155890                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12303.155890                       # average overall mshr miss latency
system.cpu0.icache.replacements              16720954                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     93317491                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       93317491                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17742415                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17742415                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 232200199498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 232200199498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    111059906                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    111059906                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.159755                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.159755                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13087.293894                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13087.293894                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1021427                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1021427                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16720988                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16720988                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 205720921999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 205720921999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.150558                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.150558                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12303.155890                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12303.155890                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 577349423000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999901                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          110038229                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16720954                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.580858                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999901                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        238840798                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       238840798                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 577349423000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    228365071                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       228365071                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    228365071                       # number of overall hits
system.cpu0.dcache.overall_hits::total      228365071                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     22298522                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      22298522                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     22298522                       # number of overall misses
system.cpu0.dcache.overall_misses::total     22298522                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 501150881450                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 501150881450                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 501150881450                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 501150881450                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    250663593                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    250663593                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    250663593                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    250663593                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.088958                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.088958                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.088958                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.088958                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 22474.623271                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22474.623271                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 22474.623271                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22474.623271                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3214764                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       126604                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            76569                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1757                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    41.985190                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.056915                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15176793                       # number of writebacks
system.cpu0.dcache.writebacks::total         15176793                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7515242                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7515242                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7515242                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7515242                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14783280                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14783280                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14783280                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14783280                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 249548704393                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 249548704393                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 249548704393                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 249548704393                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058977                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058977                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058977                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058977                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16880.469314                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16880.469314                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16880.469314                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16880.469314                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15176793                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    161644317                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      161644317                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18103920                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18103920                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 357603726500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 357603726500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    179748237                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    179748237                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100718                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100718                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19752.833999                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19752.833999                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5012434                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5012434                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13091486                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13091486                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 194072520500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 194072520500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.072832                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.072832                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14824.330905                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14824.330905                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66720754                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66720754                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      4194602                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4194602                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 143547154950                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 143547154950                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70915356                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70915356                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.059149                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.059149                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 34221.877296                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34221.877296                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2502808                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2502808                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1691794                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1691794                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  55476183893                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  55476183893                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023857                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023857                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 32791.335052                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 32791.335052                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1144                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1144                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          762                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          762                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6587500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6587500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.399790                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.399790                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8645.013123                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8645.013123                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          743                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          743                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1265000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1265000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009969                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009969                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 66578.947368                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66578.947368                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1683                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1683                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          152                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          152                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       667000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       667000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1835                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1835                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.082834                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.082834                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4388.157895                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4388.157895                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          152                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          152                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       515000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       515000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.082834                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.082834                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3388.157895                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3388.157895                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611424                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611424                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406767                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406767                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  33583692000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  33583692000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018191                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018191                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399500                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399500                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 82562.479257                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 82562.479257                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406767                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406767                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  33176925000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  33176925000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399500                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399500                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 81562.479257                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 81562.479257                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 577349423000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.970923                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          244168308                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15189805                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.074486                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.970923                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999091                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999091                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        518560887                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       518560887                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 577349423000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16678029                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            14091868                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1289                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              284672                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31055858                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16678029                       # number of overall hits
system.l2.overall_hits::.cpu0.data           14091868                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1289                       # number of overall hits
system.l2.overall_hits::.cpu1.data             284672                       # number of overall hits
system.l2.overall_hits::total                31055858                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             42958                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1083934                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1665                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            788449                       # number of demand (read+write) misses
system.l2.demand_misses::total                1917006                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            42958                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1083934                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1665                       # number of overall misses
system.l2.overall_misses::.cpu1.data           788449                       # number of overall misses
system.l2.overall_misses::total               1917006                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3680481500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 102943242993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    152225500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  77753355989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     184529305982                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3680481500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 102943242993                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    152225500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  77753355989                       # number of overall miss cycles
system.l2.overall_miss_latency::total    184529305982                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16720987                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15175802                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2954                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1073121                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32972864                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16720987                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15175802                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2954                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1073121                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32972864                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002569                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.071425                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.563643                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.734725                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.058139                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002569                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.071425                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.563643                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.734725                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.058139                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85676.276829                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94971.873742                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91426.726727                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 98615.580702                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96259.117594                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85676.276829                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94971.873742                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91426.726727                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 98615.580702                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96259.117594                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               3333                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        46                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      72.456522                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    584074                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1628900                       # number of writebacks
system.l2.writebacks::total                   1628900                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          31242                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          14059                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               45353                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         31242                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         14059                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              45353                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        42952                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1052692                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1619                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       774390                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1871653                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        42952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1052692                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1619                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       774390                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1117378                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2989031                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3250623500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  90229435993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    133916000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  68925390490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 162539365983                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3250623500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  90229435993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    133916000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  68925390490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  89457106231                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 251996472214                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002569                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.069366                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.548070                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.721624                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.056763                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002569                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.069366                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.548070                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.721624                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.090651                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75680.375768                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85713.044265                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82715.256331                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89006.044099                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86842.681834                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75680.375768                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85713.044265                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82715.256331                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89006.044099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80059.842087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84307.078854                       # average overall mshr miss latency
system.l2.replacements                        4998037                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3706603                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3706603                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3706603                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3706603                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29192080                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29192080                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29192080                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29192080                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1117378                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1117378                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  89457106231                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  89457106231                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80059.842087                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80059.842087                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   16                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            41                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 58                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       300000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       300000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               74                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.872340                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.629630                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.783784                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7317.073171                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5172.413793                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           41                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            58                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       821500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       330500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1152000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.872340                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.629630                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.783784                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20036.585366                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19441.176471                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19862.068966                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.733333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        23500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       203500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       227000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.733333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        23500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20350                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20636.363636                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1348326                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           113403                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1461729                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         738042                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         632881                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1370923                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  70599065994                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  61813600495                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  132412666489                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2086368                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       746284                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2832652                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.353745                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.848043                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.483972                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95657.247140                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 97670.178904                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96586.508862                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        20473                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         9689                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            30162                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       717569                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       623192                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1340761                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  61801078994                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  54723059496                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 116524138490                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.343932                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.835060                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.473324                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86125.625541                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 87810.914607                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86908.955802                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16678029                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1289                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16679318                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        42958                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1665                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            44623                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3680481500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    152225500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3832707000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16720987                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2954                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16723941                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002569                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.563643                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002668                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85676.276829                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91426.726727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85890.841046                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            52                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        42952                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1619                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        44571                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3250623500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    133916000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3384539500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002569                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.548070                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002665                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75680.375768                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82715.256331                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75935.911243                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12743542                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       171269                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12914811                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       345892                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       155568                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          501460                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  32344176999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  15939755494                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  48283932493                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13089434                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       326837                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13416271                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.026425                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.475980                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.037377                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93509.468270                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102461.659814                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96286.707799                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        10769                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4370                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        15139                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       335123                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       151198                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       486321                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  28428356999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  14202330994                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  42630687993                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.025603                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.462610                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.036249                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84829.620763                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93932.003029                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87659.566404                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          113                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               121                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          177                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             192                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1523500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       147500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      1671000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          290                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           23                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           313                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.610345                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.652174                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.613419                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  8607.344633                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  9833.333333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  8703.125000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           20                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           23                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          157                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          169                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3107000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       231000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3338000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.541379                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.521739                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.539936                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19789.808917                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19751.479290                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 577349423000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 577349423000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999831                       # Cycle average of tags in use
system.l2.tags.total_refs                    66935057                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4998181                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.391883                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.836808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.412598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.350395                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.007973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.239295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.152761                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.434950                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.084572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.177350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.034989                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.268012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 531973837                       # Number of tag accesses
system.l2.tags.data_accesses                531973837                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 577349423000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2748864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      67396608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        103616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      49573440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     70929536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          190752064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2748864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       103616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2852480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    104249600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       104249600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          42951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1053072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1619                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         774585                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1108274                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2980501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1628900                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1628900                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4761179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        116734520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           179468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         85863843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    122853740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             330392751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4761179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       179468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4940648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      180565869                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            180565869                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      180565869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4761179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       116734520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          179468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        85863843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    122853740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            510958619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1609485.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     42950.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1018428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    760599.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1103594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003455806750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97943                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97943                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6671218                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1515644                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2980501                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1628900                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2980501                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1628900                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  53311                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 19415                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            129337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            126369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            126622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            138234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            262090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            244330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            236669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            207932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            266962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            255980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           189283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           173289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           149608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           144029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           135524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           140932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             67823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             65959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            131160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            143954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            126155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            176619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            150139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           117210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           104219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            88464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            82062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74072                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.82                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  84720322003                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14635950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            139605134503                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28942.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47692.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1895576                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1020646                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2980501                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1628900                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1145708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  718905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  339663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  250246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  190098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   90255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   55043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   38660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   28938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   21410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  15902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  12792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   8820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   4424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  41716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  75755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  93580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  99761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 107670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 109317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 112678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 106228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 104877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 103275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 101266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 100631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 100920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1620412                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    179.179241                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.422029                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.811109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       974442     60.14%     60.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       306285     18.90%     79.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       132487      8.18%     87.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        68734      4.24%     91.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        30762      1.90%     93.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18050      1.11%     94.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12711      0.78%     95.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9808      0.61%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        67133      4.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1620412                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97943                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.885617                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    208.874250                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97938     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97943                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.432619                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.404396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.009102                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            80007     81.69%     81.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2414      2.46%     84.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9494      9.69%     93.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4132      4.22%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1279      1.31%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              388      0.40%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              148      0.15%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               44      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               22      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97943                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              187340160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3411904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               103005440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               190752064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            104249600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       324.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       178.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    330.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    180.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  577349328000                       # Total gap between requests
system.mem_ctrls.avgGap                     125254.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2748800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     65179392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       103616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     48678336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     70630016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    103005440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4761068.237873686478                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 112894184.013066902757                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 179468.439513795078                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 84313474.753399029374                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 122334955.550825923681                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 178410917.022774934769                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        42951                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1053072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1619                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       774585                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1108274                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1628900                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1472151282                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  46784425053                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     66138510                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  36817158944                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  54465260714                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13747074459922                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34275.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44426.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40851.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47531.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49144.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8439483.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6167624820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3278139975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10393033980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4540350780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45574941360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      99213528540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     138153944160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       307321563615                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        532.297343                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 358124949158                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19278740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 199945733842                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5402231100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2871323565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10507102620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3861030420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45574941360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     157317633930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      89224171200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       314758434195                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        545.178399                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 230318579620                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19278740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 327752103380                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                157                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           79                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6130504917.721519                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28543449788.119587                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           76     96.20%     96.20% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.27%     97.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.27%     98.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.27%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       210500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 220781850000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             79                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    93039534500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 484309888500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 577349423000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5087980                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5087980                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5087980                       # number of overall hits
system.cpu1.icache.overall_hits::total        5087980                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4017                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4017                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4017                       # number of overall misses
system.cpu1.icache.overall_misses::total         4017                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    229366500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    229366500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    229366500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    229366500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5091997                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5091997                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5091997                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5091997                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000789                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000789                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000789                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000789                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 57098.954444                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57098.954444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 57098.954444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57098.954444                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          532                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          133                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2922                       # number of writebacks
system.cpu1.icache.writebacks::total             2922                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1063                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1063                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1063                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1063                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2954                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2954                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2954                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2954                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    171049500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    171049500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    171049500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    171049500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000580                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000580                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000580                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000580                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 57904.366960                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 57904.366960                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 57904.366960                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 57904.366960                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2922                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5087980                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5087980                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4017                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4017                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    229366500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    229366500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5091997                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5091997                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000789                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000789                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 57098.954444                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57098.954444                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1063                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1063                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2954                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2954                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    171049500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    171049500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000580                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000580                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 57904.366960                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 57904.366960                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 577349423000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.202627                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5023134                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2922                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1719.073922                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        335749000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.202627                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975082                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975082                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10186948                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10186948                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 577349423000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9416908                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9416908                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9416908                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9416908                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2307885                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2307885                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2307885                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2307885                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 153607759260                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 153607759260                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 153607759260                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 153607759260                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11724793                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11724793                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11724793                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11724793                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.196838                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.196838                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.196838                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.196838                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 66557.804769                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66557.804769                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 66557.804769                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66557.804769                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       761430                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       103812                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            15127                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1389                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    50.335823                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.738661                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1072916                       # number of writebacks
system.cpu1.dcache.writebacks::total          1072916                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1647735                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1647735                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1647735                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1647735                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       660150                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       660150                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       660150                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       660150                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  47519815810                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  47519815810                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  47519815810                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  47519815810                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.056304                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056304                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.056304                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056304                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 71983.361069                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 71983.361069                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 71983.361069                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 71983.361069                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1072916                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8477612                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8477612                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1351404                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1351404                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  85247726500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  85247726500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9829016                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9829016                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.137491                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.137491                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 63080.859980                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 63080.859980                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1023870                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1023870                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       327534                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       327534                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18553937000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18553937000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033323                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033323                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 56647.361801                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 56647.361801                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       939296                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        939296                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       956481                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       956481                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  68360032760                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  68360032760                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895777                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895777                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.504532                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.504532                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 71470.350964                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71470.350964                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       623865                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       623865                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       332616                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       332616                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  28965878810                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  28965878810                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.175451                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.175451                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87085.043443                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87085.043443                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6618500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6618500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.320346                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.320346                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44719.594595                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44719.594595                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          102                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          102                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3160000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3160000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099567                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099567                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 68695.652174                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68695.652174                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          321                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          321                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       742500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       742500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          429                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          429                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.251748                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.251748                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         6875                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         6875                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       634500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       634500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.251748                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.251748                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         5875                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         5875                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591324                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591324                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426604                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426604                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35983116500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35983116500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017928                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017928                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419091                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419091                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 84347.817883                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 84347.817883                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426604                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426604                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35556512500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35556512500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419091                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419091                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 83347.817883                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 83347.817883                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 577349423000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.855348                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11094331                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1086649                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.209673                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        335760500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.855348                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.932980                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.932980                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26573900                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26573900                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 577349423000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30141426                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5335503                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29266974                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3369137                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1888428                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             356                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           260                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            616                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2858714                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2858714                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16723941                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13417486                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          313                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          313                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50162927                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     45543147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3233010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98947914                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2140284160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1942565696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       376064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    137346368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4220572288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6914271                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105995456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         39887566                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.055267                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.232218                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               37717272     94.56%     94.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2136133      5.36%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  34161      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           39887566                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65960953443                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22786389035                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25083298853                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1630847525                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4458445                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               686328515000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 346690                       # Simulator instruction rate (inst/s)
host_mem_usage                                 713852                       # Number of bytes of host memory used
host_op_rate                                   348703                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2221.76                       # Real time elapsed on the host
host_tick_rate                               49050709                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   770263670                       # Number of instructions simulated
sim_ops                                     774735813                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.108979                       # Number of seconds simulated
sim_ticks                                108979092000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.471094                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15175760                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            17153354                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1111815                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         21632649                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1523280                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1546024                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           22744                       # Number of indirect misses.
system.cpu0.branchPred.lookups               29529606                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7633                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          8912                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1050156                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21201182                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3735416                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2652385                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       24357759                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            84621733                       # Number of instructions committed
system.cpu0.commit.committedOps              85939049                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    207055491                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.415053                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.305864                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    173643392     83.86%     83.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     15202844      7.34%     91.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      7619621      3.68%     94.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4086765      1.97%     96.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1472773      0.71%     97.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       515452      0.25%     97.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       569608      0.28%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       209620      0.10%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3735416      1.80%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    207055491                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1799                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2363711                       # Number of function calls committed.
system.cpu0.commit.int_insts                 80715735                       # Number of committed integer instructions.
system.cpu0.commit.loads                     19329015                       # Number of loads committed
system.cpu0.commit.membars                    1977971                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1978630      2.30%      2.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        62334712     72.53%     74.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28631      0.03%     74.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           64618      0.08%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            64      0.00%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           258      0.00%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           695      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          275      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       19337535     22.50%     97.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2193124      2.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          392      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         85939049                       # Class of committed instruction
system.cpu0.commit.refs                      21531117                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   84621733                       # Number of Instructions Simulated
system.cpu0.committedOps                     85939049                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.563740                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.563740                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            139112229                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                67121                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            14156591                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             114164776                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                18094814                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 50603494                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1050958                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               108813                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1877540                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   29529606                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 18624998                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    186009754                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               245637                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           74                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     119635246                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                4832                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        29627                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2234850                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136114                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          23577323                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          16699040                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.551446                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         210739035                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.575614                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.937698                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               133093242     63.16%     63.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                45942796     21.80%     84.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                25324138     12.02%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4141458      1.97%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  483496      0.23%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  954020      0.45%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   22449      0.01%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  769356      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8080      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           210739035                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1784                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1198                       # number of floating regfile writes
system.cpu0.idleCycles                        6209073                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1120759                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                25042553                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.477464                       # Inst execution rate
system.cpu0.iew.exec_refs                    26361818                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2491620                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                8443029                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             25187223                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            782822                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           393004                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2756843                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          110190514                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             23870198                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           997108                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            103584987                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 97353                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             14575532                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1050958                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             14734670                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       152594                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           66500                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          287                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          646                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         4126                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5858208                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       554741                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           646                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       602498                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        518261                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 77533492                       # num instructions consuming a value
system.cpu0.iew.wb_count                    102172341                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.755288                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 58560108                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.470953                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     102390100                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               134014075                       # number of integer regfile reads
system.cpu0.int_regfile_writes               75123521                       # number of integer regfile writes
system.cpu0.ipc                              0.390055                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.390055                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1983865      1.90%      1.90% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             75788599     72.47%     74.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               29936      0.03%     74.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                67378      0.06%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 72      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                258      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                714      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                44      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               275      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            24214860     23.15%     97.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2495476      2.39%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            534      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             104582094                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2108                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4088                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1908                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2439                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     294016                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002811                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 213918     72.76%     72.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    48      0.02%     72.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     79      0.03%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 71569     24.34%     97.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 8274      2.81%     99.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead              112      0.04%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             102890137                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         420238673                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    102170433                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        134440101                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 107255875                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                104582094                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2934639                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       24251468                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            45521                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        282254                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     10193933                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    210739035                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.496264                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.994901                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          150627577     71.48%     71.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           33635113     15.96%     87.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           17742312      8.42%     95.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3470722      1.65%     97.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2969445      1.41%     98.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1005025      0.48%     99.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             991879      0.47%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             179684      0.09%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             117278      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      210739035                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.482060                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1084879                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          186372                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            25187223                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2756843                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2562                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1341                       # number of misc regfile writes
system.cpu0.numCycles                       216948108                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1010200                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               25394141                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             62417313                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                429085                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                19261811                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              10434495                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                69608                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            146706491                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             112401315                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           82630636                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 50980321                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1107254                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1050958                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             13061063                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                20213328                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2017                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       146704474                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     100990741                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            775225                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  4810302                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        775172                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   313612866                       # The number of ROB reads
system.cpu0.rob.rob_writes                  224356669                       # The number of ROB writes
system.cpu0.timesIdled                         199602                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  342                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.579194                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14641768                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15815398                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           983291                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20059617                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1011637                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1018018                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6381                       # Number of indirect misses.
system.cpu1.branchPred.lookups               26732479                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2308                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1077                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           982282                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18620775                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2954510                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2236378                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23860321                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73068101                       # Number of instructions committed
system.cpu1.commit.committedOps              74185346                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    159715662                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.464484                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.337557                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    129457137     81.05%     81.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14289197      8.95%     90.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6799550      4.26%     94.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3985909      2.50%     96.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1238315      0.78%     97.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       405274      0.25%     97.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       376778      0.24%     98.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       208992      0.13%     98.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2954510      1.85%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    159715662                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1468694                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69376475                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16302320                       # Number of loads committed
system.cpu1.commit.membars                    1676008                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1676008      2.26%      2.26% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        54820778     73.90%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16303397     21.98%     98.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1384987      1.87%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74185346                       # Class of committed instruction
system.cpu1.commit.refs                      17688384                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73068101                       # Number of Instructions Simulated
system.cpu1.committedOps                     74185346                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.239822                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.239822                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            101080461                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1166                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13628160                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             101758350                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12609326                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 47033731                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                982554                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2062                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1545374                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   26732479                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 16287396                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    145529010                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               179992                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     107094243                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1967126                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.163342                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16738853                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          15653405                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.654372                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         163251446                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.664975                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.981357                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                93987564     57.57%     57.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                40606481     24.87%     82.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23180257     14.20%     96.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3457432      2.12%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  342498      0.21%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  945841      0.58%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     348      0.00%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  730579      0.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     446      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           163251446                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         408113                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1056031                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                22229616                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.554793                       # Inst execution rate
system.cpu1.iew.exec_refs                    21987820                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1471902                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                7798582                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22086243                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            698926                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           346130                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1714236                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           97974037                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             20515918                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           906119                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             90797135                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                140862                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6939654                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                982554                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              7140381                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        24288                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             737                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5783923                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       328172                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            23                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       560888                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        495143                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 69333941                       # num instructions consuming a value
system.cpu1.iew.wb_count                     89832809                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.748316                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 51883710                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.548900                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      90055701                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               118423267                       # number of integer regfile reads
system.cpu1.int_regfile_writes               66271799                       # number of integer regfile writes
system.cpu1.ipc                              0.446464                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.446464                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1676269      1.83%      1.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             67743000     73.87%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  95      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20809590     22.69%     98.39% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1474204      1.61%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              91703254                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     315987                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003446                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 293954     93.03%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     93.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 21979      6.96%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   54      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              90342972                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         347028670                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     89832809                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        121762745                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  95322049                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 91703254                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2651988                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23788691                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            54729                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        415610                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     10436586                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    163251446                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.561730                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.056450                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          111945331     68.57%     68.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27150053     16.63%     85.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           16379473     10.03%     95.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3205716      1.96%     97.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2243021      1.37%     98.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1108759      0.68%     99.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             969661      0.59%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             152194      0.09%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              97238      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      163251446                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.560329                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           982507                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          147504                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22086243                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1714236                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    261                       # number of misc regfile reads
system.cpu1.numCycles                       163659559                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    54163470                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               18342616                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             53797243                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                403910                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13473454                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4945703                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                33379                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            131791502                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             100087714                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           73593397                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 47385011                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1071641                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                982554                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7354895                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                19796154                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       131791502                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      75712916                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            706275                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3254210                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        706301                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   254806195                       # The number of ROB reads
system.cpu1.rob.rob_writes                  199720888                       # The number of ROB writes
system.cpu1.timesIdled                           4610                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1811324                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                12237                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1902318                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5202302                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3384326                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6718005                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       110935                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        48748                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3094946                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2020948                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6189839                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2069696                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 108979092000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3335886                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       351697                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2982281                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              994                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            763                       # Transaction distribution
system.membus.trans_dist::ReadExReq             46355                       # Transaction distribution
system.membus.trans_dist::ReadExResp            46355                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3335887                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            28                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10100246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10100246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    238972032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               238972032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1449                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3384027                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3384027    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3384027                       # Request fanout histogram
system.membus.respLayer1.occupancy        17658844955                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8841899121                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   108979092000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 108979092000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 108979092000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 108979092000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 108979092000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   108979092000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 108979092000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 108979092000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 108979092000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 108979092000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 64                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           32                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean        15784875                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   15302389.294254                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           32    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       651500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     35553000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             32                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   108473976000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    505116000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 108979092000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     18378950                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        18378950                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     18378950                       # number of overall hits
system.cpu0.icache.overall_hits::total       18378950                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       246047                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        246047                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       246047                       # number of overall misses
system.cpu0.icache.overall_misses::total       246047                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6689826498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6689826498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6689826498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6689826498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     18624997                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     18624997                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     18624997                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     18624997                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.013211                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.013211                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.013211                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.013211                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 27189.221970                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 27189.221970                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 27189.221970                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 27189.221970                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2496                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               47                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.106383                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       222174                       # number of writebacks
system.cpu0.icache.writebacks::total           222174                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        23871                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        23871                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        23871                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        23871                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       222176                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       222176                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       222176                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       222176                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5906276499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5906276499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5906276499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5906276499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.011929                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.011929                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.011929                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.011929                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 26583.773670                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 26583.773670                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 26583.773670                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 26583.773670                       # average overall mshr miss latency
system.cpu0.icache.replacements                222174                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     18378950                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       18378950                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       246047                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       246047                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6689826498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6689826498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     18624997                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     18624997                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.013211                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.013211                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 27189.221970                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 27189.221970                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        23871                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        23871                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       222176                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       222176                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5906276499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5906276499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.011929                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011929                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 26583.773670                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 26583.773670                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 108979092000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999994                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           18601374                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           222208                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            83.711541                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999994                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         37472170                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        37472170                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 108979092000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     20242311                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        20242311                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     20242311                       # number of overall hits
system.cpu0.dcache.overall_hits::total       20242311                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3941452                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3941452                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3941452                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3941452                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 236862476096                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 236862476096                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 236862476096                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 236862476096                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     24183763                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24183763                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     24183763                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24183763                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.162979                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.162979                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.162979                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.162979                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 60095.232949                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60095.232949                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 60095.232949                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60095.232949                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8806879                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         5557                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           177576                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             76                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.594985                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    73.118421                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1783065                       # number of writebacks
system.cpu0.dcache.writebacks::total          1783065                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2164578                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2164578                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2164578                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2164578                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1776874                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1776874                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1776874                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1776874                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 116620171998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 116620171998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 116620171998                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 116620171998                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.073474                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.073474                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.073474                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.073474                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 65632.212525                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 65632.212525                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 65632.212525                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 65632.212525                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1783065                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     19188900                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19188900                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3466174                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3466174                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 206730776000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 206730776000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     22655074                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     22655074                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.152998                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.152998                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 59642.353788                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59642.353788                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1751679                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1751679                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1714495                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1714495                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 113208635500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 113208635500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.075678                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.075678                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 66030.309508                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 66030.309508                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1053411                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1053411                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       475278                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       475278                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  30131700096                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  30131700096                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1528689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1528689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.310906                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.310906                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 63398.053552                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 63398.053552                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       412899                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       412899                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        62379                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        62379                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3411536498                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3411536498                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040806                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040806                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 54690.464708                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54690.464708                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       672206                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       672206                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         7442                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         7442                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    174110000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    174110000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       679648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       679648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.010950                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.010950                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 23395.592583                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 23395.592583                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          570                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          570                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         6872                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6872                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    155517500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    155517500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010111                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010111                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 22630.602445                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22630.602445                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       663968                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       663968                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          533                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          533                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      5682000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      5682000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       664501                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       664501                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000802                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000802                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10660.412758                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10660.412758                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          524                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          524                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5158000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5158000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000789                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000789                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9843.511450                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9843.511450                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         7982                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           7982                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          930                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          930                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     34552000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     34552000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         8912                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         8912                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.104354                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.104354                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 37152.688172                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 37152.688172                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          929                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          929                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     33622000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     33622000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.104241                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.104241                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 36191.603875                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 36191.603875                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 108979092000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.993682                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           23373659                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1784019                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.101687                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.993682                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999803                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999803                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         52857635                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        52857635                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 108979092000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              182904                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              641445                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1627                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              369686                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1195662                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             182904                       # number of overall hits
system.l2.overall_hits::.cpu0.data             641445                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1627                       # number of overall hits
system.l2.overall_hits::.cpu1.data             369686                       # number of overall hits
system.l2.overall_hits::total                 1195662                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             39272                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1140893                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3356                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            713098                       # number of demand (read+write) misses
system.l2.demand_misses::total                1896619                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            39272                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1140893                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3356                       # number of overall misses
system.l2.overall_misses::.cpu1.data           713098                       # number of overall misses
system.l2.overall_misses::total               1896619                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3205217500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 106329086000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    291347000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  67270253489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     177095903989                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3205217500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 106329086000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    291347000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  67270253489                       # number of overall miss cycles
system.l2.overall_miss_latency::total    177095903989                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          222176                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1782338                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4983                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1082784                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3092281                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         222176                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1782338                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4983                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1082784                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3092281                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.176761                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.640110                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.673490                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.658578                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.613340                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.176761                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.640110                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.673490                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.658578                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.613340                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81615.845895                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93198.122874                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86813.766389                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 94335.215481                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93374.528036                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81615.845895                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93198.122874                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86813.766389                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 94335.215481                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93374.528036                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               4370                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       102                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      42.843137                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    856837                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              351697                       # number of writebacks
system.l2.writebacks::total                    351697                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             74                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          20942                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           7454                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               28530                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            74                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         20942                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          7454                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              28530                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        39198                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1119951                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3296                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       705644                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1868089                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        39198                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1119951                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3296                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       705644                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1522334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3390423                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2807990501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  94004794005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    256167000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  59814028490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 156882979996                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2807990501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  94004794005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    256167000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  59814028490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 111661002666                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 268543982662                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.176428                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.628361                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.661449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.651694                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.604114                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.176428                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.628361                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.661449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.651694                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.096415                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71636.065641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 83936.524013                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77720.570388                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 84765.162731                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83980.463455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71636.065641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 83936.524013                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77720.570388                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 84765.162731                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 73348.557324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79206.630754                       # average overall mshr miss latency
system.l2.replacements                        5387559                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       418113                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           418113                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       418113                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       418113                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2569777                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2569777                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2569777                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2569777                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1522334                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1522334                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 111661002666                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 111661002666                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 73348.557324                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 73348.557324                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              63                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              64                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  127                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           108                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                146                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2586500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       546500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3133000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          171                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          102                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              273                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.631579                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.372549                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.534799                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 23949.074074                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 14381.578947                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 21458.904110                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          108                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           146                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2159500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       772000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2931500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.631579                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.372549                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.534799                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19995.370370                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20315.789474                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20078.767123                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            71                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 92                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          101                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           53                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              154                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2116000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       505500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2621500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          172                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           74                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            246                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.587209                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.716216                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.626016                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 20950.495050                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  9537.735849                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 17022.727273                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          101                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           53                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          154                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2016000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1076000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3092000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.587209                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.716216                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.626016                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19960.396040                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20301.886792                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20077.922078                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            29161                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            14571                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 43732                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          33258                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          24562                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               57820                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2997311500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2376227500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5373539000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        62419                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39133                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            101552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.532819                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.627654                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.569363                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90123.023032                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 96744.055859                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92935.645105                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         6014                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5453                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            11467                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        27244                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          46353                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2412624500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1893410500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4306035000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.436470                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.488309                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.456446                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88556.177507                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99084.750641                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92896.576273                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        182904                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1627                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             184531                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        39272                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3356                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            42628                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3205217500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    291347000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3496564500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       222176                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4983                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         227159                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.176761                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.673490                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.187657                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81615.845895                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86813.766389                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82025.065685                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           74                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           60                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           134                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        39198                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3296                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        42494                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2807990501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    256167000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3064157501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.176428                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.661449                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.187067                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71636.065641                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77720.570388                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72108.003506                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       612284                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       355115                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            967399                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1107635                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       688536                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1796171                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 103331774500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  64894025989                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 168225800489                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1719919                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1043651                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2763570                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.644004                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.659738                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.649946                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93290.456242                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 94249.285424                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93658.009448                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        14928                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2001                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        16929                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1092707                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       686535                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1779242                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  91592169505                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  57920617990                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 149512787495                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.635325                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.657820                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.643820                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 83821.344153                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 84366.591638                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84031.732330                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          118                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               118                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           29                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              29                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data        33500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        33500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          147                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           147                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.197279                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.197279                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  1155.172414                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  1155.172414                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           28                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           28                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       544000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       544000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.190476                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.190476                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19428.571429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19428.571429                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 108979092000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 108979092000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999670                       # Cycle average of tags in use
system.l2.tags.total_refs                     7566474                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5387742                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.404387                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.997061                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.153596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.141287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.040894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.746557                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.920275                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.328079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.018025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.205333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000639                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.105415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.342504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999995                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  54034406                       # Number of tag accesses
system.l2.tags.data_accesses                 54034406                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 108979092000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2508608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      71693504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        210944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      45161856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     96888512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          216463424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2508608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       210944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2719552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22508608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22508608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          39197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1120211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         705654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1513883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3382241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       351697                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             351697                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         23019168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        657864758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1935637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        414408445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    889055967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1986283975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     23019168                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1935637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         24954805                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      206540609                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            206540609                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      206540609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        23019168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       657864758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1935637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       414408445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    889055967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2192824583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    346617.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     39198.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1106472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    702633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1509092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000453925750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20595                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20595                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6250200                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             327249                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3382242                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     351697                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3382242                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   351697                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  21551                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5080                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            161943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            166829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            169666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            163552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            163300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            376743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            332386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            292591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            237222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            252561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           190769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           202990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           165103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           157710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           164199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           163127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             26981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             26259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17744                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  80716397657                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16803455000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            143729353907                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24017.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42767.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2596788                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  315892                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3382242                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               351697                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  936886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  642256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  481524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  399050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  330583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  196703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  124151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   84157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   58596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   40496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  25800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  17299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  10383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   6081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  20851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  20764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  20708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       794640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    298.585241                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   170.429841                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   326.554615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       353457     44.48%     44.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       129992     16.36%     60.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        86188     10.85%     71.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        56115      7.06%     78.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        28590      3.60%     82.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20353      2.56%     84.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16536      2.08%     86.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12594      1.58%     88.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        90815     11.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       794640                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20595                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     163.182180                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     87.510328                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    215.063892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           7832     38.03%     38.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         2347     11.40%     49.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         4864     23.62%     73.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         3117     15.13%     88.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          857      4.16%     92.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          179      0.87%     93.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           99      0.48%     93.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           78      0.38%     94.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          111      0.54%     94.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          136      0.66%     95.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          164      0.80%     96.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          158      0.77%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          144      0.70%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895          103      0.50%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           64      0.31%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           48      0.23%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           32      0.16%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           32      0.16%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215           51      0.25%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279           22      0.11%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343           26      0.13%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407           25      0.12%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471           21      0.10%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535           12      0.06%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599           18      0.09%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663           16      0.08%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727           10      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791           12      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            5      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            6      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20595                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.830153                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.772357                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.501478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            13876     67.38%     67.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              696      3.38%     70.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3960     19.23%     89.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1193      5.79%     95.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              377      1.83%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              210      1.02%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              110      0.53%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               53      0.26%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               30      0.15%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               29      0.14%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               10      0.05%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               11      0.05%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.03%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                7      0.03%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                7      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                8      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                3      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                6      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20595                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              215084224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1379264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22183488                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               216463488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22508608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1973.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       203.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1986.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    206.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  108979163500                       # Total gap between requests
system.mem_ctrls.avgGap                      29186.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2508672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     70814208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       210944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     44968512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     96581888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22183488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 23019755.018696613610                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 649796274.683587908745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1935637.342252769042                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 412634306.037345230579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 886242362.892874956131                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 203557284.180712401867                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        39198                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1120211                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3296                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       705654                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1513883                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       351697                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1189702259                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  47793063565                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    118861020                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  30650418706                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  63977308357                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2651443127183                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30351.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     42664.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36062.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     43435.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     42260.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7538998.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2587186140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1375144815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10950482340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          819889740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       8603116080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      48333055950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1146450240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        73815325305                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        677.334743                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2556297499                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3639220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 102783574501                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3086450640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1640513985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13044844260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          989451000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       8603116080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      48571388910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        945748800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        76881513675                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        705.470309                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2037429332                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3639220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 103302442668                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                426                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          214                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    126866443.925234                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   220025733.466707                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          214    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       165500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    664010500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            214                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    81829673000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  27149419000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 108979092000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     16282185                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16282185                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     16282185                       # number of overall hits
system.cpu1.icache.overall_hits::total       16282185                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5211                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5211                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5211                       # number of overall misses
system.cpu1.icache.overall_misses::total         5211                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    334367999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    334367999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    334367999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    334367999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     16287396                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16287396                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     16287396                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16287396                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000320                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000320                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000320                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000320                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 64165.802917                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64165.802917                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 64165.802917                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64165.802917                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           99                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    24.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4983                       # number of writebacks
system.cpu1.icache.writebacks::total             4983                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          228                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          228                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          228                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          228                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4983                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4983                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4983                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4983                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    317067499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    317067499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    317067499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    317067499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000306                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000306                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000306                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000306                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 63629.841260                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63629.841260                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 63629.841260                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63629.841260                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4983                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     16282185                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16282185                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5211                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5211                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    334367999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    334367999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     16287396                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16287396                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000320                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000320                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 64165.802917                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64165.802917                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          228                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          228                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4983                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4983                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    317067499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    317067499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000306                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000306                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 63629.841260                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63629.841260                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 108979092000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           16354968                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5015                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3261.209970                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         32579775                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        32579775                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 108979092000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     17494855                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17494855                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     17494855                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17494855                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3205714                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3205714                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3205714                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3205714                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 199443127495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 199443127495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 199443127495                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 199443127495                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20700569                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20700569                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20700569                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20700569                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.154861                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.154861                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.154861                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.154861                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 62214.884888                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 62214.884888                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 62214.884888                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 62214.884888                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1762554                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        14998                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            28225                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            188                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.446554                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.776596                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1082452                       # number of writebacks
system.cpu1.dcache.writebacks::total          1082452                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2128011                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2128011                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2128011                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2128011                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1077703                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1077703                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1077703                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1077703                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  73410350500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  73410350500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  73410350500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  73410350500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052062                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052062                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052062                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052062                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 68117.422425                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 68117.422425                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 68117.422425                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 68117.422425                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1082452                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     17068703                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17068703                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2805911                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2805911                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 171811096000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 171811096000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19874614                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19874614                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.141181                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.141181                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 61231.840924                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 61231.840924                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1767284                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1767284                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1038627                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1038627                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  70840208500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  70840208500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.052259                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.052259                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 68205.629644                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 68205.629644                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       426152                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        426152                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       399803                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       399803                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  27632031495                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  27632031495                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       825955                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       825955                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.484049                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.484049                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69114.117440                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69114.117440                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       360727                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       360727                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39076                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39076                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2570142000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2570142000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047310                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047310                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 65772.904084                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65772.904084                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       552903                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       552903                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         6329                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         6329                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    165361000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    165361000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       559232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       559232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011317                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011317                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26127.508295                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26127.508295                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          146                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          146                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6183                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6183                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    147189000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    147189000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.011056                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.011056                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23805.434255                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23805.434255                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       558665                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       558665                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          331                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          331                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      3066500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3066500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       558996                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       558996                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000592                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000592                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9264.350453                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9264.350453                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          331                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          331                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2735500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2735500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000592                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000592                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8264.350453                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8264.350453                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          525                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            525                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          552                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          552                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     23710000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     23710000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1077                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1077                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.512535                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.512535                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 42952.898551                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 42952.898551                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          552                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          552                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     23158000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     23158000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.512535                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.512535                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 41952.898551                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 41952.898551                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 108979092000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.619429                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19693369                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1084056                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.166376                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.619429                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.988107                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.988107                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         44723777                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        44723777                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 108979092000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2993117                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       769810                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2674561                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5035862                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2592169                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1113                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           855                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1968                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           101911                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          101911                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        227160                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2765958                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          147                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          147                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       666526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5351094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14949                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3250195                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9282764                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     28438336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    228185792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       637824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    138575104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              395837056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7983925                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22684480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11076886                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.201427                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.411893                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8894454     80.30%     80.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2133684     19.26%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  48748      0.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11076886                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6187604478                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2677967440                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         333396734                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1627604627                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7508931                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
