# //  ModelSim SE-64 10.4b May 26 2015 Linux 3.16.0-41-generic
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
vlib work
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab2/testbench3.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 16:26:37 on Oct 20,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab2/testbench3.v 
# -- Compiling module testbench3
# 
# Top level modules:
# 	testbench3
# End time: 16:26:37 on Oct 20,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab2/alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 16:26:37 on Oct 20,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab2/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:26:37 on Oct 20,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench3
# vsim work.testbench3 
# Start time: 16:26:53 on Oct 20,2016
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.testbench3(fast)
run 30000
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab2/testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 16:30:55 on Oct 20,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab2/testbench.v 
# -- Compiling module testbench
# ** Error: /acct/sagerje/Downloads/master/611work/quartus_work/lab2/testbench.v(31): (vlog-2110) Illegal reference to net "clk".
# ** Error: /acct/sagerje/Downloads/master/611work/quartus_work/lab2/testbench.v(31): (vlog-2110) Illegal reference to net "clk".
# End time: 16:30:55 on Oct 20,2016, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab2/alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 16:30:55 on Oct 20,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab2/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:30:55 on Oct 20,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab2/testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 16:31:27 on Oct 20,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab2/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:31:27 on Oct 20,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab2/alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 16:31:27 on Oct 20,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab2/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:31:27 on Oct 20,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# End time: 16:31:41 on Oct 20,2016, Elapsed time: 0:04:48
# Errors: 2, Warnings: 0
# vsim work.testbench 
# Start time: 16:31:41 on Oct 20,2016
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.testbench(fast)
vsim work.testbench -novopt
# End time: 16:31:51 on Oct 20,2016, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
# vsim work.testbench -novopt 
# Start time: 16:31:51 on Oct 20,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/lab2/work.testbench
# Loading work.testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/lab2/work.alu
# Loading work.alu
run 30000
#         49 tests completed with          0 errors
# ** Note: $stop    : /acct/sagerje/Downloads/master/611work/quartus_work/lab2/testbench.v(86)
#    Time: 510 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at /acct/sagerje/Downloads/master/611work/quartus_work/lab2/testbench.v line 86
add wave  \
sim:/testbench/dut/a \
sim:/testbench/dut/b \
sim:/testbench/dut/shamt \
sim:/testbench/dut/op \
sim:/testbench/dut/hi \
sim:/testbench/dut/lo \
sim:/testbench/dut/zero
add wave  \
sim:/testbench/hiexpected \
sim:/testbench/loexpected \
sim:/testbench/vectornum
run 30000
# ____________________________________________________
# Error on line:    50      
# Line input:       xxxxxxxxxxxxxxxxxxx
# Hi Output:        00000000
# Hi Expected:      xxxxxxxx
# ____________________________________________________
# Error on line:    50      
# Line input:       xxxxxxxxxxxxxxxxxxx
# Lo Output:        00000000
# Lo Expected:      xxxxxxxx
# ____________________________________________________
# Error on line:    50      
# Line input:       xxxxxxxxxxxxxxxxxxx
# Zero Output:      1
# Zero Expected:    x
#         50 tests completed with          3 errors
# ** Note: $stop    : /acct/sagerje/Downloads/master/611work/quartus_work/lab2/testbench.v(86)
#    Time: 520 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at /acct/sagerje/Downloads/master/611work/quartus_work/lab2/testbench.v line 86
add wave -position end  sim:/testbench/a
add wave -position end  sim:/testbench/a
# Causality operation skipped due to absence of debug database file
add wave -position end  sim:/testbench/a
add wave -position end  sim:/testbench/b
add wave -position end  sim:/testbench/hiexpected
add wave -position end  sim:/testbench/loexpected
run 30000
# ____________________________________________________
# Error on line:    51      
# Line input:       xxxxxxxxxxxxxxxxxxx
# Hi Output:        00000000
# Hi Expected:      xxxxxxxx
# ____________________________________________________
# Error on line:    51      
# Line input:       xxxxxxxxxxxxxxxxxxx
# Lo Output:        00000000
# Lo Expected:      xxxxxxxx
# ____________________________________________________
# Error on line:    51      
# Line input:       xxxxxxxxxxxxxxxxxxx
# Zero Output:      1
# Zero Expected:    x
#         51 tests completed with          6 errors
# ** Note: $stop    : /acct/sagerje/Downloads/master/611work/quartus_work/lab2/testbench.v(86)
#    Time: 530 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at /acct/sagerje/Downloads/master/611work/quartus_work/lab2/testbench.v line 86
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab2/testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 16:37:37 on Oct 20,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab2/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:37:37 on Oct 20,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab2/alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 16:37:37 on Oct 20,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab2/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:37:37 on Oct 20,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -novopt work.testbench
# End time: 16:37:57 on Oct 20,2016, Elapsed time: 0:06:06
# Errors: 1, Warnings: 2
# vsim -novopt work.testbench 
# Start time: 16:37:57 on Oct 20,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/lab2/work.testbench
# Loading work.testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/lab2/work.alu
# Loading work.alu
add wave -position insertpoint  \
sim:/testbench/a \
sim:/testbench/b \
sim:/testbench/hiexpected \
sim:/testbench/loexpected \
sim:/testbench/op \
sim:/testbench/shamt \
sim:/testbench/hi \
sim:/testbench/lo \
sim:/testbench/vectornum
run 30000
#         49 tests completed with          0 errors
# ** Note: $finish    : /acct/sagerje/Downloads/master/611work/quartus_work/lab2/testbench.v(86)
#    Time: 510 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at /acct/sagerje/Downloads/master/611work/quartus_work/lab2/testbench.v line 86
# End time: 17:09:54 on Oct 20,2016, Elapsed time: 0:31:57
# Errors: 0, Warnings: 1
