

================================================================
== Vitis HLS Report for 'operator_1'
================================================================
* Date:           Fri Feb 11 17:22:34 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_s3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.311 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|       14|  40.000 ns|  0.140 us|    4|   14|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 4 
4 --> 5 34 
5 --> 6 
6 --> 36 35 34 7 26 30 
7 --> 8 13 18 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 34 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 34 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 34 
23 --> 24 25 
24 --> 34 
25 --> 34 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 
35 --> 34 
36 --> 34 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.82>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read10" [../src/ban_s3.cpp:74]   --->   Operation 37 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read9" [../src/ban_s3.cpp:74]   --->   Operation 38 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8" [../src/ban_s3.cpp:74]   --->   Operation 39 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%b_p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b_p_read" [../src/ban_s3.cpp:74]   --->   Operation 40 'read' 'b_p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_3 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read14" [../src/ban_s3.cpp:74]   --->   Operation 41 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%c_p = trunc i128 %p_read_3" [../src/ban_s3.cpp:22]   --->   Operation 42 'trunc' 'c_p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.26ns)   --->   "%icmp_ln22 = icmp_eq  i32 %c_p, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 43 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %_ZNK3BaneqEf.exit.thread, void" [../src/ban_s3.cpp:22]   --->   Operation 44 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln22_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 32, i32 63" [../src/ban_s3.cpp:22]   --->   Operation 45 'partselect' 'trunc_ln22_s' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i32 %trunc_ln22_s" [../src/ban_s3.cpp:22]   --->   Operation 46 'bitcast' 'bitcast_ln22' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (2.82ns)   --->   "%tmp_s = fcmp_oeq  i32 %bitcast_ln22, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 47 'fcmp' 'tmp_s' <Predicate = (icmp_ln22)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.30>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_3, i32 55, i32 62" [../src/ban_s3.cpp:22]   --->   Operation 48 'partselect' 'tmp' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_3, i32 32, i32 54" [../src/ban_s3.cpp:22]   --->   Operation 49 'partselect' 'trunc_ln22_1' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.86ns)   --->   "%icmp_ln22_1 = icmp_ne  i8 %tmp, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 50 'icmp' 'icmp_ln22_1' <Predicate = (icmp_ln22)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.21ns)   --->   "%icmp_ln22_2 = icmp_eq  i23 %trunc_ln22_1, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 51 'icmp' 'icmp_ln22_2' <Predicate = (icmp_ln22)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln22)   --->   "%or_ln22 = or i1 %icmp_ln22_2, i1 %icmp_ln22_1" [../src/ban_s3.cpp:22]   --->   Operation 52 'or' 'or_ln22' <Predicate = (icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/2] (2.82ns)   --->   "%tmp_s = fcmp_oeq  i32 %bitcast_ln22, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 53 'fcmp' 'tmp_s' <Predicate = (icmp_ln22)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln22 = and i1 %or_ln22, i1 %tmp_s" [../src/ban_s3.cpp:22]   --->   Operation 54 'and' 'and_ln22' <Predicate = (icmp_ln22)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %and_ln22, void %_ZNK3BaneqEf.exit.thread, void" [../src/ban_s3.cpp:22]   --->   Operation 55 'br' 'br_ln22' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln77 = br void %_ZNK3BaneqEf.exit.thread10" [../src/ban_s3.cpp:77]   --->   Operation 56 'br' 'br_ln77' <Predicate = (!and_ln22) | (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln22_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 64, i32 95" [../src/ban_s3.cpp:22]   --->   Operation 57 'partselect' 'trunc_ln22_2' <Predicate = (icmp_ln22 & and_ln22)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln22_1 = bitcast i32 %trunc_ln22_2" [../src/ban_s3.cpp:22]   --->   Operation 58 'bitcast' 'bitcast_ln22_1' <Predicate = (icmp_ln22 & and_ln22)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (2.82ns)   --->   "%tmp_1 = fcmp_oeq  i32 %bitcast_ln22_1, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 59 'fcmp' 'tmp_1' <Predicate = (icmp_ln22 & and_ln22)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.30>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_3, i32 87, i32 94" [../src/ban_s3.cpp:22]   --->   Operation 60 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln22_3 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_3, i32 64, i32 86" [../src/ban_s3.cpp:22]   --->   Operation 61 'partselect' 'trunc_ln22_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.86ns)   --->   "%icmp_ln22_3 = icmp_ne  i8 %tmp_9, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 62 'icmp' 'icmp_ln22_3' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.21ns)   --->   "%icmp_ln22_5 = icmp_eq  i23 %trunc_ln22_3, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 63 'icmp' 'icmp_ln22_5' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_1)   --->   "%or_ln22_1 = or i1 %icmp_ln22_5, i1 %icmp_ln22_3" [../src/ban_s3.cpp:22]   --->   Operation 64 'or' 'or_ln22_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/2] (2.82ns)   --->   "%tmp_1 = fcmp_oeq  i32 %bitcast_ln22_1, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 65 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln22_1 = and i1 %or_ln22_1, i1 %tmp_1" [../src/ban_s3.cpp:22]   --->   Operation 66 'and' 'and_ln22_1' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %and_ln22_1, void %_ZNK3BaneqEf.exit.thread10, void %_ZNK3BaneqEf.exit" [../src/ban_s3.cpp:22]   --->   Operation 67 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln22_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 96, i32 127" [../src/ban_s3.cpp:22]   --->   Operation 68 'partselect' 'trunc_ln22_4' <Predicate = (and_ln22_1)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln22_2 = bitcast i32 %trunc_ln22_4" [../src/ban_s3.cpp:22]   --->   Operation 69 'bitcast' 'bitcast_ln22_2' <Predicate = (and_ln22_1)> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (2.82ns)   --->   "%tmp_3 = fcmp_oeq  i32 %bitcast_ln22_2, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 70 'fcmp' 'tmp_3' <Predicate = (and_ln22_1)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.25>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_3, i32 119, i32 126" [../src/ban_s3.cpp:22]   --->   Operation 71 'partselect' 'tmp_2' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_1)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln22_5 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_3, i32 96, i32 118" [../src/ban_s3.cpp:22]   --->   Operation 72 'partselect' 'trunc_ln22_5' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_1)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.86ns)   --->   "%icmp_ln22_6 = icmp_ne  i8 %tmp_2, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 73 'icmp' 'icmp_ln22_6' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_1)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (1.21ns)   --->   "%icmp_ln22_7 = icmp_eq  i23 %trunc_ln22_5, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 74 'icmp' 'icmp_ln22_7' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_1)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_2)   --->   "%or_ln22_2 = or i1 %icmp_ln22_7, i1 %icmp_ln22_6" [../src/ban_s3.cpp:22]   --->   Operation 75 'or' 'or_ln22_2' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/2] (2.82ns)   --->   "%tmp_3 = fcmp_oeq  i32 %bitcast_ln22_2, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 76 'fcmp' 'tmp_3' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_1)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln22_2 = and i1 %or_ln22_2, i1 %tmp_3" [../src/ban_s3.cpp:22]   --->   Operation 77 'and' 'and_ln22_2' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_1)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.94ns)   --->   "%br_ln77 = br i1 %and_ln22_2, void %_ZNK3BaneqEf.exit.thread10, void %_ZN3Ban4_sumERKS_S1_i.6.39.exit" [../src/ban_s3.cpp:77]   --->   Operation 78 'br' 'br_ln77' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_1)> <Delay = 0.94>
ST_4 : Operation 79 [2/2] (2.82ns)   --->   "%tmp_5 = fcmp_oeq  i32 %p_read_2, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 79 'fcmp' 'tmp_5' <Predicate = (!and_ln22_2) | (!and_ln22_1) | (!and_ln22) | (!icmp_ln22)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.30>
ST_5 : Operation 80 [1/1] (1.26ns)   --->   "%icmp_ln22_4 = icmp_eq  i32 %b_p_read_1, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 80 'icmp' 'icmp_ln22_4' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln22_3 = bitcast i32 %p_read_2" [../src/ban_s3.cpp:22]   --->   Operation 81 'bitcast' 'bitcast_ln22_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_3, i32 23, i32 30" [../src/ban_s3.cpp:22]   --->   Operation 82 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln22_6 = trunc i32 %bitcast_ln22_3" [../src/ban_s3.cpp:22]   --->   Operation 83 'trunc' 'trunc_ln22_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.86ns)   --->   "%icmp_ln22_8 = icmp_ne  i8 %tmp_4, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 84 'icmp' 'icmp_ln22_8' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (1.21ns)   --->   "%icmp_ln22_9 = icmp_eq  i23 %trunc_ln22_6, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 85 'icmp' 'icmp_ln22_9' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_4)   --->   "%or_ln22_3 = or i1 %icmp_ln22_9, i1 %icmp_ln22_8" [../src/ban_s3.cpp:22]   --->   Operation 86 'or' 'or_ln22_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/2] (2.82ns)   --->   "%tmp_5 = fcmp_oeq  i32 %p_read_2, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 87 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_4)   --->   "%and_ln22_3 = and i1 %or_ln22_3, i1 %tmp_5" [../src/ban_s3.cpp:22]   --->   Operation 88 'and' 'and_ln22_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln22_4 = and i1 %and_ln22_3, i1 %icmp_ln22_4" [../src/ban_s3.cpp:22]   --->   Operation 89 'and' 'and_ln22_4' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %and_ln22_4, void %_ZNK3BaneqEf.12.exit.thread19, void" [../src/ban_s3.cpp:22]   --->   Operation 90 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [2/2] (2.82ns)   --->   "%tmp_7 = fcmp_oeq  i32 %p_read_1, i32 0" [../src/ban_s3.cpp:80]   --->   Operation 91 'fcmp' 'tmp_7' <Predicate = (and_ln22_4)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [2/2] (2.82ns)   --->   "%tmp_10 = fcmp_oeq  i32 %p_read, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 92 'fcmp' 'tmp_10' <Predicate = (and_ln22_4)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.31>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln80 = bitcast i32 %p_read_1" [../src/ban_s3.cpp:80]   --->   Operation 93 'bitcast' 'bitcast_ln80' <Predicate = (and_ln22_4)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln80, i32 23, i32 30" [../src/ban_s3.cpp:80]   --->   Operation 94 'partselect' 'tmp_6' <Predicate = (and_ln22_4)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i32 %bitcast_ln80" [../src/ban_s3.cpp:80]   --->   Operation 95 'trunc' 'trunc_ln80' <Predicate = (and_ln22_4)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.86ns)   --->   "%icmp_ln80 = icmp_ne  i8 %tmp_6, i8 255" [../src/ban_s3.cpp:80]   --->   Operation 96 'icmp' 'icmp_ln80' <Predicate = (and_ln22_4)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (1.21ns)   --->   "%icmp_ln80_1 = icmp_eq  i23 %trunc_ln80, i23 0" [../src/ban_s3.cpp:80]   --->   Operation 97 'icmp' 'icmp_ln80_1' <Predicate = (and_ln22_4)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln80)   --->   "%or_ln80 = or i1 %icmp_ln80_1, i1 %icmp_ln80" [../src/ban_s3.cpp:80]   --->   Operation 98 'or' 'or_ln80' <Predicate = (and_ln22_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/2] (2.82ns)   --->   "%tmp_7 = fcmp_oeq  i32 %p_read_1, i32 0" [../src/ban_s3.cpp:80]   --->   Operation 99 'fcmp' 'tmp_7' <Predicate = (and_ln22_4)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln80)   --->   "%and_ln80_1 = and i1 %or_ln80, i1 %tmp_7" [../src/ban_s3.cpp:80]   --->   Operation 100 'and' 'and_ln80_1' <Predicate = (and_ln22_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%bitcast_ln22_4 = bitcast i32 %p_read" [../src/ban_s3.cpp:22]   --->   Operation 101 'bitcast' 'bitcast_ln22_4' <Predicate = (and_ln22_4)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_4, i32 23, i32 30" [../src/ban_s3.cpp:22]   --->   Operation 102 'partselect' 'tmp_8' <Predicate = (and_ln22_4)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln22_7 = trunc i32 %bitcast_ln22_4" [../src/ban_s3.cpp:22]   --->   Operation 103 'trunc' 'trunc_ln22_7' <Predicate = (and_ln22_4)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.86ns)   --->   "%icmp_ln22_10 = icmp_ne  i8 %tmp_8, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 104 'icmp' 'icmp_ln22_10' <Predicate = (and_ln22_4)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (1.21ns)   --->   "%icmp_ln22_11 = icmp_eq  i23 %trunc_ln22_7, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 105 'icmp' 'icmp_ln22_11' <Predicate = (and_ln22_4)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln80)   --->   "%or_ln22_4 = or i1 %icmp_ln22_11, i1 %icmp_ln22_10" [../src/ban_s3.cpp:22]   --->   Operation 106 'or' 'or_ln22_4' <Predicate = (and_ln22_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/2] (2.82ns)   --->   "%tmp_10 = fcmp_oeq  i32 %p_read, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 107 'fcmp' 'tmp_10' <Predicate = (and_ln22_4)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln80)   --->   "%and_ln22_5 = and i1 %or_ln22_4, i1 %tmp_10" [../src/ban_s3.cpp:22]   --->   Operation 108 'and' 'and_ln22_5' <Predicate = (and_ln22_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln80 = and i1 %and_ln80_1, i1 %and_ln22_5" [../src/ban_s3.cpp:80]   --->   Operation 109 'and' 'and_ln80' <Predicate = (and_ln22_4)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %and_ln80, void %_ZNK3BaneqEf.12.exit.thread19, void" [../src/ban_s3.cpp:22]   --->   Operation 110 'br' 'br_ln22' <Predicate = (and_ln22_4)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (1.51ns)   --->   "%diff_p = sub i32 %c_p, i32 %b_p_read_1" [../src/ban_s3.cpp:83]   --->   Operation 111 'sub' 'diff_p' <Predicate = (!and_ln80) | (!and_ln22_4)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (1.26ns)   --->   "%icmp_ln86 = icmp_sgt  i32 %diff_p, i32 2" [../src/ban_s3.cpp:86]   --->   Operation 112 'icmp' 'icmp_ln86' <Predicate = (!and_ln80) | (!and_ln22_4)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void, void" [../src/ban_s3.cpp:86]   --->   Operation 113 'br' 'br_ln86' <Predicate = (!and_ln80) | (!and_ln22_4)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (1.26ns)   --->   "%icmp_ln89 = icmp_slt  i32 %diff_p, i32 4294967294" [../src/ban_s3.cpp:89]   --->   Operation 114 'icmp' 'icmp_ln89' <Predicate = (!and_ln80 & !icmp_ln86) | (!and_ln22_4 & !icmp_ln86)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.94ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void, void %_ZN3Ban4_sumERKS_S1_i.6.39.exit" [../src/ban_s3.cpp:89]   --->   Operation 115 'br' 'br_ln89' <Predicate = (!and_ln80 & !icmp_ln86) | (!and_ln22_4 & !icmp_ln86)> <Delay = 0.94>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %diff_p, i32 31" [../src/ban_s3.cpp:93]   --->   Operation 116 'bitselect' 'tmp_11' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89) | (!and_ln22_4 & !icmp_ln86 & !icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 32, i32 63" [../src/ban_s3.cpp:64]   --->   Operation 117 'partselect' 'trunc_ln8' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89) | (!and_ln22_4 & !icmp_ln86 & !icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln64 = bitcast i32 %trunc_ln8" [../src/ban_s3.cpp:64]   --->   Operation 118 'bitcast' 'bitcast_ln64' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89) | (!and_ln22_4 & !icmp_ln86 & !icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %tmp_11, void, void" [../src/ban_s3.cpp:93]   --->   Operation 119 'br' 'br_ln93' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89) | (!and_ln22_4 & !icmp_ln86 & !icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (1.26ns)   --->   "%icmp_ln53 = icmp_eq  i32 %diff_p, i32 4294967294" [../src/ban_s3.cpp:53]   --->   Operation 120 'icmp' 'icmp_ln53' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!and_ln22_4 & !icmp_ln86 & !icmp_ln89 & tmp_11)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.84ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void, void %_ZN3Ban4_sumERKS_S1_i.9.42.exit" [../src/ban_s3.cpp:53]   --->   Operation 121 'br' 'br_ln53' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!and_ln22_4 & !icmp_ln86 & !icmp_ln89 & tmp_11)> <Delay = 0.84>
ST_6 : Operation 122 [4/4] (7.31ns)   --->   "%add_i = fadd i32 %bitcast_ln64, i32 %p_read_1" [../src/ban_s3.cpp:55]   --->   Operation 122 'fadd' 'add_i' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_11 & !icmp_ln53) | (!and_ln22_4 & !icmp_ln86 & !icmp_ln89 & tmp_11 & !icmp_ln53)> <Delay = 7.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.31>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 64, i32 95" [../src/ban_s3.cpp:51]   --->   Operation 123 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln51 = bitcast i32 %trunc_ln9" [../src/ban_s3.cpp:51]   --->   Operation 124 'bitcast' 'bitcast_ln51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 96, i32 127" [../src/ban_s3.cpp:51]   --->   Operation 125 'partselect' 'trunc_ln51_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln51_1 = bitcast i32 %trunc_ln51_1" [../src/ban_s3.cpp:51]   --->   Operation 126 'bitcast' 'bitcast_ln51_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.67ns)   --->   "%switch_ln53 = switch i32 %diff_p, void, i32 1, void, i32 2, void" [../src/ban_s3.cpp:53]   --->   Operation 127 'switch' 'switch_ln53' <Predicate = true> <Delay = 0.67>
ST_7 : Operation 128 [4/4] (7.31ns)   --->   "%add17_i1 = fadd i32 %bitcast_ln64, i32 %p_read_2" [../src/ban_s3.cpp:64]   --->   Operation 128 'fadd' 'add17_i1' <Predicate = (diff_p != 1 & diff_p != 2)> <Delay = 7.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 9> <Delay = 7.31>
ST_8 : Operation 129 [4/4] (7.31ns)   --->   "%add12_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_2" [../src/ban_s3.cpp:60]   --->   Operation 129 'fadd' 'add12_i1' <Predicate = true> <Delay = 7.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 10> <Delay = 6.77>
ST_9 : Operation 130 [3/4] (6.77ns)   --->   "%add12_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_2" [../src/ban_s3.cpp:60]   --->   Operation 130 'fadd' 'add12_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 11> <Delay = 6.77>
ST_10 : Operation 131 [2/4] (6.77ns)   --->   "%add12_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_2" [../src/ban_s3.cpp:60]   --->   Operation 131 'fadd' 'add12_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 12> <Delay = 6.77>
ST_11 : Operation 132 [1/4] (6.77ns)   --->   "%add12_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_2" [../src/ban_s3.cpp:60]   --->   Operation 132 'fadd' 'add12_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 13> <Delay = 0.94>
ST_12 : Operation 133 [1/1] (0.94ns)   --->   "%br_ln61 = br void %_ZN3Ban4_sumERKS_S1_i.6.39.exit" [../src/ban_s3.cpp:61]   --->   Operation 133 'br' 'br_ln61' <Predicate = true> <Delay = 0.94>

State 13 <SV = 9> <Delay = 7.31>
ST_13 : Operation 134 [4/4] (7.31ns)   --->   "%add_i1 = fadd i32 %bitcast_ln51, i32 %p_read_2" [../src/ban_s3.cpp:55]   --->   Operation 134 'fadd' 'add_i1' <Predicate = true> <Delay = 7.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [4/4] (6.77ns)   --->   "%add7_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_1" [../src/ban_s3.cpp:56]   --->   Operation 135 'fadd' 'add7_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 10> <Delay = 6.77>
ST_14 : Operation 136 [3/4] (6.77ns)   --->   "%add_i1 = fadd i32 %bitcast_ln51, i32 %p_read_2" [../src/ban_s3.cpp:55]   --->   Operation 136 'fadd' 'add_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [3/4] (6.77ns)   --->   "%add7_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_1" [../src/ban_s3.cpp:56]   --->   Operation 137 'fadd' 'add7_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 11> <Delay = 6.77>
ST_15 : Operation 138 [2/4] (6.77ns)   --->   "%add_i1 = fadd i32 %bitcast_ln51, i32 %p_read_2" [../src/ban_s3.cpp:55]   --->   Operation 138 'fadd' 'add_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 139 [2/4] (6.77ns)   --->   "%add7_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_1" [../src/ban_s3.cpp:56]   --->   Operation 139 'fadd' 'add7_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 12> <Delay = 6.77>
ST_16 : Operation 140 [1/4] (6.77ns)   --->   "%add_i1 = fadd i32 %bitcast_ln51, i32 %p_read_2" [../src/ban_s3.cpp:55]   --->   Operation 140 'fadd' 'add_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 141 [1/4] (6.77ns)   --->   "%add7_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_1" [../src/ban_s3.cpp:56]   --->   Operation 141 'fadd' 'add7_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 0.94>
ST_17 : Operation 142 [1/1] (0.94ns)   --->   "%br_ln57 = br void %_ZN3Ban4_sumERKS_S1_i.6.39.exit" [../src/ban_s3.cpp:57]   --->   Operation 142 'br' 'br_ln57' <Predicate = true> <Delay = 0.94>

State 18 <SV = 7> <Delay = 7.31>
ST_18 : Operation 143 [3/4] (6.77ns)   --->   "%add17_i1 = fadd i32 %bitcast_ln64, i32 %p_read_2" [../src/ban_s3.cpp:64]   --->   Operation 143 'fadd' 'add17_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 144 [4/4] (7.31ns)   --->   "%add22_i1 = fadd i32 %bitcast_ln51, i32 %p_read_1" [../src/ban_s3.cpp:65]   --->   Operation 144 'fadd' 'add22_i1' <Predicate = true> <Delay = 7.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 145 [4/4] (6.77ns)   --->   "%add27_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read" [../src/ban_s3.cpp:66]   --->   Operation 145 'fadd' 'add27_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 8> <Delay = 6.77>
ST_19 : Operation 146 [2/4] (6.77ns)   --->   "%add17_i1 = fadd i32 %bitcast_ln64, i32 %p_read_2" [../src/ban_s3.cpp:64]   --->   Operation 146 'fadd' 'add17_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 147 [3/4] (6.77ns)   --->   "%add22_i1 = fadd i32 %bitcast_ln51, i32 %p_read_1" [../src/ban_s3.cpp:65]   --->   Operation 147 'fadd' 'add22_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 148 [3/4] (6.77ns)   --->   "%add27_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read" [../src/ban_s3.cpp:66]   --->   Operation 148 'fadd' 'add27_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 9> <Delay = 6.77>
ST_20 : Operation 149 [1/4] (6.77ns)   --->   "%add17_i1 = fadd i32 %bitcast_ln64, i32 %p_read_2" [../src/ban_s3.cpp:64]   --->   Operation 149 'fadd' 'add17_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 150 [2/4] (6.77ns)   --->   "%add22_i1 = fadd i32 %bitcast_ln51, i32 %p_read_1" [../src/ban_s3.cpp:65]   --->   Operation 150 'fadd' 'add22_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 151 [2/4] (6.77ns)   --->   "%add27_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read" [../src/ban_s3.cpp:66]   --->   Operation 151 'fadd' 'add27_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 10> <Delay = 6.77>
ST_21 : Operation 152 [1/4] (6.77ns)   --->   "%add22_i1 = fadd i32 %bitcast_ln51, i32 %p_read_1" [../src/ban_s3.cpp:65]   --->   Operation 152 'fadd' 'add22_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 153 [1/4] (6.77ns)   --->   "%add27_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read" [../src/ban_s3.cpp:66]   --->   Operation 153 'fadd' 'add27_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 154 [2/2] (2.82ns)   --->   "%tmp_13 = fcmp_oeq  i32 %add17_i1, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 154 'fcmp' 'tmp_13' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 11> <Delay = 4.25>
ST_22 : Operation 155 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %add17_i1" [../src/ban_s3.cpp:27]   --->   Operation 155 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27, i32 23, i32 30" [../src/ban_s3.cpp:27]   --->   Operation 156 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %bitcast_ln27" [../src/ban_s3.cpp:27]   --->   Operation 157 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (0.86ns)   --->   "%icmp_ln27 = icmp_ne  i8 %tmp_12, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 158 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 159 [1/1] (1.21ns)   --->   "%icmp_ln27_2 = icmp_eq  i23 %trunc_ln27, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 159 'icmp' 'icmp_ln27_2' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln27)   --->   "%or_ln27 = or i1 %icmp_ln27_2, i1 %icmp_ln27" [../src/ban_s3.cpp:27]   --->   Operation 160 'or' 'or_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 161 [1/2] (2.82ns)   --->   "%tmp_13 = fcmp_oeq  i32 %add17_i1, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 161 'fcmp' 'tmp_13' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 162 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln27 = and i1 %or_ln27, i1 %tmp_13" [../src/ban_s3.cpp:27]   --->   Operation 162 'and' 'and_ln27' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 163 [1/1] (0.94ns)   --->   "%br_ln27 = br i1 %and_ln27, void %_ZN3Ban4_sumERKS_S1_i.6.39.exit, void" [../src/ban_s3.cpp:27]   --->   Operation 163 'br' 'br_ln27' <Predicate = true> <Delay = 0.94>
ST_22 : Operation 164 [2/2] (2.82ns)   --->   "%tmp_15 = fcmp_oeq  i32 %add22_i1, i32 0" [../src/ban_s3.cpp:30]   --->   Operation 164 'fcmp' 'tmp_15' <Predicate = (and_ln27)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 12> <Delay = 3.30>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %add22_i1" [../src/ban_s3.cpp:30]   --->   Operation 165 'bitcast' 'bitcast_ln30' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln30, i32 23, i32 30" [../src/ban_s3.cpp:30]   --->   Operation 166 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %bitcast_ln30" [../src/ban_s3.cpp:30]   --->   Operation 167 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 168 [1/1] (0.86ns)   --->   "%icmp_ln30 = icmp_ne  i8 %tmp_14, i8 255" [../src/ban_s3.cpp:30]   --->   Operation 168 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 169 [1/1] (1.21ns)   --->   "%icmp_ln30_2 = icmp_eq  i23 %trunc_ln30, i23 0" [../src/ban_s3.cpp:30]   --->   Operation 169 'icmp' 'icmp_ln30_2' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%or_ln30 = or i1 %icmp_ln30_2, i1 %icmp_ln30" [../src/ban_s3.cpp:30]   --->   Operation 170 'or' 'or_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 171 [1/2] (2.82ns)   --->   "%tmp_15 = fcmp_oeq  i32 %add22_i1, i32 0" [../src/ban_s3.cpp:30]   --->   Operation 171 'fcmp' 'tmp_15' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 172 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln30 = and i1 %or_ln30, i1 %tmp_15" [../src/ban_s3.cpp:30]   --->   Operation 172 'and' 'and_ln30' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %and_ln30, void, void" [../src/ban_s3.cpp:30]   --->   Operation 173 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 174 [2/2] (2.82ns)   --->   "%tmp_17 = fcmp_oeq  i32 %add27_i1, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 174 'fcmp' 'tmp_17' <Predicate = (and_ln30)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 13> <Delay = 1.51>
ST_24 : Operation 175 [1/1] (1.51ns)   --->   "%c_p_2 = add i32 %c_p, i32 4294967295" [../src/ban_s3.cpp:34]   --->   Operation 175 'add' 'c_p_2' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 176 [1/1] (0.94ns)   --->   "%br_ln35 = br void %_ZN3Ban4_sumERKS_S1_i.6.39.exit" [../src/ban_s3.cpp:35]   --->   Operation 176 'br' 'br_ln35' <Predicate = true> <Delay = 0.94>

State 25 <SV = 13> <Delay = 4.17>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast i32 %add27_i1" [../src/ban_s3.cpp:38]   --->   Operation 177 'bitcast' 'bitcast_ln38' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln38, i32 23, i32 30" [../src/ban_s3.cpp:38]   --->   Operation 178 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i32 %bitcast_ln38" [../src/ban_s3.cpp:38]   --->   Operation 179 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 180 [1/1] (0.86ns)   --->   "%icmp_ln38 = icmp_ne  i8 %tmp_16, i8 255" [../src/ban_s3.cpp:38]   --->   Operation 180 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 181 [1/1] (1.21ns)   --->   "%icmp_ln38_2 = icmp_eq  i23 %trunc_ln38, i23 0" [../src/ban_s3.cpp:38]   --->   Operation 181 'icmp' 'icmp_ln38_2' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node and_ln38)   --->   "%or_ln38 = or i1 %icmp_ln38_2, i1 %icmp_ln38" [../src/ban_s3.cpp:38]   --->   Operation 182 'or' 'or_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 183 [1/2] (2.82ns)   --->   "%tmp_17 = fcmp_oeq  i32 %add27_i1, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 183 'fcmp' 'tmp_17' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 184 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln38 = and i1 %or_ln38, i1 %tmp_17" [../src/ban_s3.cpp:38]   --->   Operation 184 'and' 'and_ln38' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 185 [1/1] (1.51ns)   --->   "%c_p_1 = add i32 %c_p, i32 4294967294" [../src/ban_s3.cpp:41]   --->   Operation 185 'add' 'c_p_1' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 186 [1/1] (0.87ns)   --->   "%select_ln38 = select i1 %and_ln38, i32 %add17_i1, i32 %add27_i1" [../src/ban_s3.cpp:38]   --->   Operation 186 'select' 'select_ln38' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 187 [1/1] (0.87ns)   --->   "%select_ln38_4 = select i1 %and_ln38, i32 %add27_i1, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 187 'select' 'select_ln38_4' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 188 [1/1] (0.87ns)   --->   "%select_ln38_5 = select i1 %and_ln38, i32 0, i32 %c_p_1" [../src/ban_s3.cpp:38]   --->   Operation 188 'select' 'select_ln38_5' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 189 [1/1] (0.94ns)   --->   "%br_ln38 = br void %_ZN3Ban4_sumERKS_S1_i.6.39.exit" [../src/ban_s3.cpp:38]   --->   Operation 189 'br' 'br_ln38' <Predicate = true> <Delay = 0.94>

State 26 <SV = 6> <Delay = 6.77>
ST_26 : Operation 190 [3/4] (6.77ns)   --->   "%add_i = fadd i32 %bitcast_ln64, i32 %p_read_1" [../src/ban_s3.cpp:55]   --->   Operation 190 'fadd' 'add_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 7> <Delay = 6.77>
ST_27 : Operation 191 [2/4] (6.77ns)   --->   "%add_i = fadd i32 %bitcast_ln64, i32 %p_read_1" [../src/ban_s3.cpp:55]   --->   Operation 191 'fadd' 'add_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 8> <Delay = 6.77>
ST_28 : Operation 192 [1/4] (6.77ns)   --->   "%add_i = fadd i32 %bitcast_ln64, i32 %p_read_1" [../src/ban_s3.cpp:55]   --->   Operation 192 'fadd' 'add_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 9> <Delay = 0.84>
ST_29 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 64, i32 95" [../src/ban_s3.cpp:56]   --->   Operation 193 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 194 [1/1] (0.00ns)   --->   "%bitcast_ln56 = bitcast i32 %trunc_ln" [../src/ban_s3.cpp:56]   --->   Operation 194 'bitcast' 'bitcast_ln56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 195 [1/1] (0.84ns)   --->   "%br_ln57 = br void %_ZN3Ban4_sumERKS_S1_i.9.42.exit" [../src/ban_s3.cpp:57]   --->   Operation 195 'br' 'br_ln57' <Predicate = true> <Delay = 0.84>

State 30 <SV = 10> <Delay = 7.31>
ST_30 : Operation 196 [1/1] (0.00ns)   --->   "%bitcast_ln56_pn = phi i32 %bitcast_ln64, void, i32 %bitcast_ln56, void" [../src/ban_s3.cpp:64]   --->   Operation 196 'phi' 'bitcast_ln56_pn' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 197 [4/4] (7.31ns)   --->   "%storemerge = fadd i32 %bitcast_ln56_pn, i32 %p_read" [../src/ban_s3.cpp:60]   --->   Operation 197 'fadd' 'storemerge' <Predicate = true> <Delay = 7.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 11> <Delay = 6.77>
ST_31 : Operation 198 [3/4] (6.77ns)   --->   "%storemerge = fadd i32 %bitcast_ln56_pn, i32 %p_read" [../src/ban_s3.cpp:60]   --->   Operation 198 'fadd' 'storemerge' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 12> <Delay = 6.77>
ST_32 : Operation 199 [2/4] (6.77ns)   --->   "%storemerge = fadd i32 %bitcast_ln56_pn, i32 %p_read" [../src/ban_s3.cpp:60]   --->   Operation 199 'fadd' 'storemerge' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 13> <Delay = 6.77>
ST_33 : Operation 200 [1/4] (6.77ns)   --->   "%storemerge = fadd i32 %bitcast_ln56_pn, i32 %p_read" [../src/ban_s3.cpp:60]   --->   Operation 200 'fadd' 'storemerge' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 14> <Delay = 0.94>
ST_34 : Operation 201 [1/1] (0.00ns)   --->   "%agg_result_1_1_0 = phi i32 %p_read_1, void, i32 %add_i, void" [../src/ban_s3.cpp:74]   --->   Operation 201 'phi' 'agg_result_1_1_0' <Predicate = (!and_ln22_2 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!and_ln22_2 & !and_ln22_4 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!and_ln22_1 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!and_ln22_1 & !and_ln22_4 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!and_ln22 & !and_ln22_4 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!icmp_ln22 & !and_ln22_4 & !icmp_ln86 & !icmp_ln89 & tmp_11)> <Delay = 0.00>
ST_34 : Operation 202 [1/1] (0.94ns)   --->   "%br_ln94 = br void %_ZN3Ban4_sumERKS_S1_i.6.39.exit" [../src/ban_s3.cpp:94]   --->   Operation 202 'br' 'br_ln94' <Predicate = (!and_ln22_2 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!and_ln22_2 & !and_ln22_4 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!and_ln22_1 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!and_ln22_1 & !and_ln22_4 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!and_ln22 & !and_ln22_4 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!icmp_ln22 & !and_ln22_4 & !icmp_ln86 & !icmp_ln89 & tmp_11)> <Delay = 0.94>
ST_34 : Operation 203 [1/1] (0.00ns)   --->   "%this_num_0_write_assign = phi i32 %bitcast_ln87, void, i32 %p_read_2, void %_ZN3Ban4_sumERKS_S1_i.9.42.exit, i32 %add17_i1, void, i32 %add22_i1, void, i32 %bitcast_ln64, void, i32 %bitcast_ln64, void, i32 %bitcast_ln81, void, i32 %p_read_2, void %_ZNK3BaneqEf.exit, i32 %p_read_2, void, i32 %select_ln38, void" [../src/ban_s3.cpp:87]   --->   Operation 203 'phi' 'this_num_0_write_assign' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 204 [1/1] (0.00ns)   --->   "%this_num_1_write_assign = phi i32 %bitcast_ln87_1, void, i32 %agg_result_1_1_0, void %_ZN3Ban4_sumERKS_S1_i.9.42.exit, i32 %add22_i1, void, i32 %add27_i1, void, i32 %bitcast_ln51, void, i32 %add_i1, void, i32 %bitcast_ln81_1, void, i32 %p_read_1, void %_ZNK3BaneqEf.exit, i32 %p_read_1, void, i32 %add22_i1, void" [../src/ban_s3.cpp:87]   --->   Operation 204 'phi' 'this_num_1_write_assign' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 205 [1/1] (0.00ns)   --->   "%this_num_2_write_assign = phi i32 %bitcast_ln87_2, void, i32 %storemerge, void %_ZN3Ban4_sumERKS_S1_i.9.42.exit, i32 %add27_i1, void, i32 0, void, i32 %add12_i1, void, i32 %add7_i1, void, i32 %bitcast_ln81_2, void, i32 %p_read, void %_ZNK3BaneqEf.exit, i32 %p_read, void, i32 %select_ln38_4, void" [../src/ban_s3.cpp:87]   --->   Operation 205 'phi' 'this_num_2_write_assign' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 206 [1/1] (0.00ns)   --->   "%this_p_write_assign = phi i32 %c_p, void, i32 %b_p_read_1, void %_ZN3Ban4_sumERKS_S1_i.9.42.exit, i32 %c_p, void, i32 %c_p_2, void, i32 %c_p, void, i32 %c_p, void, i32 %c_p, void, i32 %b_p_read_1, void %_ZNK3BaneqEf.exit, i32 %b_p_read_1, void, i32 %select_ln38_5, void"   --->   Operation 206 'phi' 'this_p_write_assign' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 207 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %this_p_write_assign" [../src/ban_s3.cpp:97]   --->   Operation 207 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 208 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %this_num_0_write_assign" [../src/ban_s3.cpp:97]   --->   Operation 208 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 209 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %this_num_1_write_assign" [../src/ban_s3.cpp:97]   --->   Operation 209 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 210 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %this_num_2_write_assign" [../src/ban_s3.cpp:97]   --->   Operation 210 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 211 [1/1] (0.00ns)   --->   "%ret_ln97 = ret i128 %mrv_3" [../src/ban_s3.cpp:97]   --->   Operation 211 'ret' 'ret_ln97' <Predicate = true> <Delay = 0.00>

State 35 <SV = 13> <Delay = 0.94>
ST_35 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 32, i32 63" [../src/ban_s3.cpp:87]   --->   Operation 212 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 213 [1/1] (0.00ns)   --->   "%bitcast_ln87 = bitcast i32 %trunc_ln7" [../src/ban_s3.cpp:87]   --->   Operation 213 'bitcast' 'bitcast_ln87' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln87_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 64, i32 95" [../src/ban_s3.cpp:87]   --->   Operation 214 'partselect' 'trunc_ln87_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 215 [1/1] (0.00ns)   --->   "%bitcast_ln87_1 = bitcast i32 %trunc_ln87_1" [../src/ban_s3.cpp:87]   --->   Operation 215 'bitcast' 'bitcast_ln87_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln87_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 96, i32 127" [../src/ban_s3.cpp:87]   --->   Operation 216 'partselect' 'trunc_ln87_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 217 [1/1] (0.00ns)   --->   "%bitcast_ln87_2 = bitcast i32 %trunc_ln87_2" [../src/ban_s3.cpp:87]   --->   Operation 217 'bitcast' 'bitcast_ln87_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 218 [1/1] (0.94ns)   --->   "%br_ln87 = br void %_ZN3Ban4_sumERKS_S1_i.6.39.exit" [../src/ban_s3.cpp:87]   --->   Operation 218 'br' 'br_ln87' <Predicate = true> <Delay = 0.94>

State 36 <SV = 13> <Delay = 0.94>
ST_36 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 32, i32 63" [../src/ban_s3.cpp:81]   --->   Operation 219 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 220 [1/1] (0.00ns)   --->   "%bitcast_ln81 = bitcast i32 %trunc_ln6" [../src/ban_s3.cpp:81]   --->   Operation 220 'bitcast' 'bitcast_ln81' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln81_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 64, i32 95" [../src/ban_s3.cpp:81]   --->   Operation 221 'partselect' 'trunc_ln81_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 222 [1/1] (0.00ns)   --->   "%bitcast_ln81_1 = bitcast i32 %trunc_ln81_1" [../src/ban_s3.cpp:81]   --->   Operation 222 'bitcast' 'bitcast_ln81_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln81_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 96, i32 127" [../src/ban_s3.cpp:81]   --->   Operation 223 'partselect' 'trunc_ln81_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 224 [1/1] (0.00ns)   --->   "%bitcast_ln81_2 = bitcast i32 %trunc_ln81_2" [../src/ban_s3.cpp:81]   --->   Operation 224 'bitcast' 'bitcast_ln81_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 225 [1/1] (0.94ns)   --->   "%br_ln81 = br void %_ZN3Ban4_sumERKS_S1_i.6.39.exit" [../src/ban_s3.cpp:81]   --->   Operation 225 'br' 'br_ln81' <Predicate = true> <Delay = 0.94>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read                  (read       ) [ 0011111111111111111111111111111111111]
p_read_1                (read       ) [ 0011111111111111111111111111111111111]
p_read_2                (read       ) [ 0011111111111111111111111111111111111]
b_p_read_1              (read       ) [ 0011111111111111111111111111111111111]
p_read_3                (read       ) [ 0011111100000000000000000011110000011]
c_p                     (trunc      ) [ 0011111111111111111111111111111111111]
icmp_ln22               (icmp       ) [ 0111111111111111111111111111111111111]
br_ln22                 (br         ) [ 0000000000000000000000000000000000000]
trunc_ln22_s            (partselect ) [ 0000000000000000000000000000000000000]
bitcast_ln22            (bitcast    ) [ 0010000000000000000000000000000000000]
tmp                     (partselect ) [ 0000000000000000000000000000000000000]
trunc_ln22_1            (partselect ) [ 0000000000000000000000000000000000000]
icmp_ln22_1             (icmp       ) [ 0000000000000000000000000000000000000]
icmp_ln22_2             (icmp       ) [ 0000000000000000000000000000000000000]
or_ln22                 (or         ) [ 0000000000000000000000000000000000000]
tmp_s                   (fcmp       ) [ 0000000000000000000000000000000000000]
and_ln22                (and        ) [ 0011111111111111111111111111111111111]
br_ln22                 (br         ) [ 0000000000000000000000000000000000000]
br_ln77                 (br         ) [ 0000000000000000000000000000000000000]
trunc_ln22_2            (partselect ) [ 0000000000000000000000000000000000000]
bitcast_ln22_1          (bitcast    ) [ 0001000000000000000000000000000000000]
tmp_9                   (partselect ) [ 0000000000000000000000000000000000000]
trunc_ln22_3            (partselect ) [ 0000000000000000000000000000000000000]
icmp_ln22_3             (icmp       ) [ 0000000000000000000000000000000000000]
icmp_ln22_5             (icmp       ) [ 0000000000000000000000000000000000000]
or_ln22_1               (or         ) [ 0000000000000000000000000000000000000]
tmp_1                   (fcmp       ) [ 0000000000000000000000000000000000000]
and_ln22_1              (and        ) [ 0001111111111111111111111111111111111]
br_ln22                 (br         ) [ 0000000000000000000000000000000000000]
trunc_ln22_4            (partselect ) [ 0000000000000000000000000000000000000]
bitcast_ln22_2          (bitcast    ) [ 0000100000000000000000000000000000000]
tmp_2                   (partselect ) [ 0000000000000000000000000000000000000]
trunc_ln22_5            (partselect ) [ 0000000000000000000000000000000000000]
icmp_ln22_6             (icmp       ) [ 0000000000000000000000000000000000000]
icmp_ln22_7             (icmp       ) [ 0000000000000000000000000000000000000]
or_ln22_2               (or         ) [ 0000000000000000000000000000000000000]
tmp_3                   (fcmp       ) [ 0000000000000000000000000000000000000]
and_ln22_2              (and        ) [ 0000111111111111111111111111111111111]
br_ln77                 (br         ) [ 0000111111111111111111111111111111111]
icmp_ln22_4             (icmp       ) [ 0000000000000000000000000000000000000]
bitcast_ln22_3          (bitcast    ) [ 0000000000000000000000000000000000000]
tmp_4                   (partselect ) [ 0000000000000000000000000000000000000]
trunc_ln22_6            (trunc      ) [ 0000000000000000000000000000000000000]
icmp_ln22_8             (icmp       ) [ 0000000000000000000000000000000000000]
icmp_ln22_9             (icmp       ) [ 0000000000000000000000000000000000000]
or_ln22_3               (or         ) [ 0000000000000000000000000000000000000]
tmp_5                   (fcmp       ) [ 0000000000000000000000000000000000000]
and_ln22_3              (and        ) [ 0000000000000000000000000000000000000]
and_ln22_4              (and        ) [ 0000011111111111111111111111111111111]
br_ln22                 (br         ) [ 0000000000000000000000000000000000000]
bitcast_ln80            (bitcast    ) [ 0000000000000000000000000000000000000]
tmp_6                   (partselect ) [ 0000000000000000000000000000000000000]
trunc_ln80              (trunc      ) [ 0000000000000000000000000000000000000]
icmp_ln80               (icmp       ) [ 0000000000000000000000000000000000000]
icmp_ln80_1             (icmp       ) [ 0000000000000000000000000000000000000]
or_ln80                 (or         ) [ 0000000000000000000000000000000000000]
tmp_7                   (fcmp       ) [ 0000000000000000000000000000000000000]
and_ln80_1              (and        ) [ 0000000000000000000000000000000000000]
bitcast_ln22_4          (bitcast    ) [ 0000000000000000000000000000000000000]
tmp_8                   (partselect ) [ 0000000000000000000000000000000000000]
trunc_ln22_7            (trunc      ) [ 0000000000000000000000000000000000000]
icmp_ln22_10            (icmp       ) [ 0000000000000000000000000000000000000]
icmp_ln22_11            (icmp       ) [ 0000000000000000000000000000000000000]
or_ln22_4               (or         ) [ 0000000000000000000000000000000000000]
tmp_10                  (fcmp       ) [ 0000000000000000000000000000000000000]
and_ln22_5              (and        ) [ 0000000000000000000000000000000000000]
and_ln80                (and        ) [ 0000001111111111111111111111111111111]
br_ln22                 (br         ) [ 0000000000000000000000000000000000000]
diff_p                  (sub        ) [ 0000000100000000000000000000000000000]
icmp_ln86               (icmp       ) [ 0000001111111111111111111111111111111]
br_ln86                 (br         ) [ 0000000000000000000000000000000000000]
icmp_ln89               (icmp       ) [ 0000001111111111111111111111111111111]
br_ln89                 (br         ) [ 0000101111111111111111111111111111111]
tmp_11                  (bitselect  ) [ 0000001111111111111111111111111111111]
trunc_ln8               (partselect ) [ 0000000000000000000000000000000000000]
bitcast_ln64            (bitcast    ) [ 0000101111111111111111111111111111111]
br_ln93                 (br         ) [ 0000000000000000000000000000000000000]
icmp_ln53               (icmp       ) [ 0000001000000000000000000000000000000]
br_ln53                 (br         ) [ 0000001111111111111111111111111111111]
trunc_ln9               (partselect ) [ 0000000000000000000000000000000000000]
bitcast_ln51            (bitcast    ) [ 0000101011111111111111111100000000111]
trunc_ln51_1            (partselect ) [ 0000000000000000000000000000000000000]
bitcast_ln51_1          (bitcast    ) [ 0000000011110111101111000000000000000]
switch_ln53             (switch     ) [ 0000000000000000000000000000000000000]
add12_i1                (fadd       ) [ 0000101000001000010000101100000000111]
br_ln61                 (br         ) [ 0000101000001000010000101100000000111]
add_i1                  (fadd       ) [ 0000101000001000010000101100000000111]
add7_i1                 (fadd       ) [ 0000101000001000010000101100000000111]
br_ln57                 (br         ) [ 0000101000001000010000101100000000111]
add17_i1                (fadd       ) [ 0000101000001000010001111100000000111]
add22_i1                (fadd       ) [ 0000101000001000010000111100000000111]
add27_i1                (fadd       ) [ 0000101000001000010000111100000000111]
bitcast_ln27            (bitcast    ) [ 0000000000000000000000000000000000000]
tmp_12                  (partselect ) [ 0000000000000000000000000000000000000]
trunc_ln27              (trunc      ) [ 0000000000000000000000000000000000000]
icmp_ln27               (icmp       ) [ 0000000000000000000000000000000000000]
icmp_ln27_2             (icmp       ) [ 0000000000000000000000000000000000000]
or_ln27                 (or         ) [ 0000000000000000000000000000000000000]
tmp_13                  (fcmp       ) [ 0000000000000000000000000000000000000]
and_ln27                (and        ) [ 0000000000000000000000100000000000000]
br_ln27                 (br         ) [ 0000101000001000010000111100000000111]
bitcast_ln30            (bitcast    ) [ 0000000000000000000000000000000000000]
tmp_14                  (partselect ) [ 0000000000000000000000000000000000000]
trunc_ln30              (trunc      ) [ 0000000000000000000000000000000000000]
icmp_ln30               (icmp       ) [ 0000000000000000000000000000000000000]
icmp_ln30_2             (icmp       ) [ 0000000000000000000000000000000000000]
or_ln30                 (or         ) [ 0000000000000000000000000000000000000]
tmp_15                  (fcmp       ) [ 0000000000000000000000000000000000000]
and_ln30                (and        ) [ 0000000000000000000000010000000000000]
br_ln30                 (br         ) [ 0000000000000000000000000000000000000]
c_p_2                   (add        ) [ 0000101000001000010000101100000000111]
br_ln35                 (br         ) [ 0000101000001000010000101100000000111]
bitcast_ln38            (bitcast    ) [ 0000000000000000000000000000000000000]
tmp_16                  (partselect ) [ 0000000000000000000000000000000000000]
trunc_ln38              (trunc      ) [ 0000000000000000000000000000000000000]
icmp_ln38               (icmp       ) [ 0000000000000000000000000000000000000]
icmp_ln38_2             (icmp       ) [ 0000000000000000000000000000000000000]
or_ln38                 (or         ) [ 0000000000000000000000000000000000000]
tmp_17                  (fcmp       ) [ 0000000000000000000000000000000000000]
and_ln38                (and        ) [ 0000000000000000000000000000000000000]
c_p_1                   (add        ) [ 0000000000000000000000000000000000000]
select_ln38             (select     ) [ 0000101000001000010000101100000000111]
select_ln38_4           (select     ) [ 0000101000001000010000101100000000111]
select_ln38_5           (select     ) [ 0000101000001000010000101100000000111]
br_ln38                 (br         ) [ 0000101000001000010000101100000000111]
add_i                   (fadd       ) [ 0000001000000000000000000000011111100]
trunc_ln                (partselect ) [ 0000000000000000000000000000000000000]
bitcast_ln56            (bitcast    ) [ 0000001000000000000000000000011000000]
br_ln57                 (br         ) [ 0000001000000000000000000000011111100]
bitcast_ln56_pn         (phi        ) [ 0000000000000000000000000000001111000]
storemerge              (fadd       ) [ 0000101000001000010000101100000000111]
agg_result_1_1_0        (phi        ) [ 0000000000000000000000000000000000100]
br_ln94                 (br         ) [ 0000000000000000000000000000000000000]
this_num_0_write_assign (phi        ) [ 0000000000000000000000000000000000100]
this_num_1_write_assign (phi        ) [ 0000000000000000000000000000000000100]
this_num_2_write_assign (phi        ) [ 0000000000000000000000000000000000100]
this_p_write_assign     (phi        ) [ 0000000000000000000000000000000000100]
mrv                     (insertvalue) [ 0000000000000000000000000000000000000]
mrv_1                   (insertvalue) [ 0000000000000000000000000000000000000]
mrv_2                   (insertvalue) [ 0000000000000000000000000000000000000]
mrv_3                   (insertvalue) [ 0000000000000000000000000000000000000]
ret_ln97                (ret        ) [ 0000000000000000000000000000000000000]
trunc_ln7               (partselect ) [ 0000000000000000000000000000000000000]
bitcast_ln87            (bitcast    ) [ 0000101000001000010000101100000000111]
trunc_ln87_1            (partselect ) [ 0000000000000000000000000000000000000]
bitcast_ln87_1          (bitcast    ) [ 0000101000001000010000101100000000111]
trunc_ln87_2            (partselect ) [ 0000000000000000000000000000000000000]
bitcast_ln87_2          (bitcast    ) [ 0000101000001000010000101100000000111]
br_ln87                 (br         ) [ 0000101000001000010000101100000000111]
trunc_ln6               (partselect ) [ 0000000000000000000000000000000000000]
bitcast_ln81            (bitcast    ) [ 0000101000001000010000101100000000111]
trunc_ln81_1            (partselect ) [ 0000000000000000000000000000000000000]
bitcast_ln81_1          (bitcast    ) [ 0000101000001000010000101100000000111]
trunc_ln81_2            (partselect ) [ 0000000000000000000000000000000000000]
bitcast_ln81_2          (bitcast    ) [ 0000101000001000010000101100000000111]
br_ln81                 (br         ) [ 0000101000001000010000101100000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read14">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read8">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read10">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="p_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_read_1_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_read_2_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="b_p_read_1_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_p_read_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_read_3_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="128" slack="0"/>
<pin id="106" dir="0" index="1" bw="128" slack="0"/>
<pin id="107" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="110" class="1005" name="bitcast_ln56_pn_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="1"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="bitcast_ln56_pn (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="bitcast_ln56_pn_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="5"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="32" slack="1"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bitcast_ln56_pn/30 "/>
</bind>
</comp>

<comp id="120" class="1005" name="agg_result_1_1_0_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="122" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_1_1_0 (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="agg_result_1_1_0_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="14"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="32" slack="6"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_1_1_0/34 "/>
</bind>
</comp>

<comp id="129" class="1005" name="this_num_0_write_assign_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="131" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="this_num_0_write_assign (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="this_num_0_write_assign_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="32" slack="14"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="4" bw="32" slack="5"/>
<pin id="138" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="6" bw="32" slack="4"/>
<pin id="140" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="8" bw="32" slack="9"/>
<pin id="142" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="10" bw="32" slack="9"/>
<pin id="144" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="12" bw="32" slack="1"/>
<pin id="146" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="14" bw="32" slack="14"/>
<pin id="148" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="16" bw="32" slack="14"/>
<pin id="150" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="18" bw="32" slack="1"/>
<pin id="152" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="20" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_num_0_write_assign/34 "/>
</bind>
</comp>

<comp id="154" class="1005" name="this_num_1_write_assign_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="156" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="this_num_1_write_assign (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="this_num_1_write_assign_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="32" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="4" bw="32" slack="4"/>
<pin id="163" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="6" bw="32" slack="4"/>
<pin id="165" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="8" bw="32" slack="8"/>
<pin id="167" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="10" bw="32" slack="2"/>
<pin id="169" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="12" bw="32" slack="1"/>
<pin id="171" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="14" bw="32" slack="14"/>
<pin id="173" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="16" bw="32" slack="14"/>
<pin id="175" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="18" bw="32" slack="4"/>
<pin id="177" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="20" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_num_1_write_assign/34 "/>
</bind>
</comp>

<comp id="180" class="1005" name="this_num_2_write_assign_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="this_num_2_write_assign (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="this_num_2_write_assign_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="32" slack="1"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="4" bw="32" slack="4"/>
<pin id="190" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="6" bw="32" slack="1"/>
<pin id="192" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="8" bw="32" slack="2"/>
<pin id="194" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="10" bw="32" slack="2"/>
<pin id="196" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="12" bw="32" slack="1"/>
<pin id="198" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="14" bw="32" slack="14"/>
<pin id="200" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="16" bw="32" slack="14"/>
<pin id="202" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="18" bw="32" slack="1"/>
<pin id="204" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="20" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_num_2_write_assign/34 "/>
</bind>
</comp>

<comp id="207" class="1005" name="this_p_write_assign_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="209" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="this_p_write_assign (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="this_p_write_assign_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="14"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="32" slack="14"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="4" bw="32" slack="14"/>
<pin id="216" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="6" bw="32" slack="1"/>
<pin id="218" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="8" bw="32" slack="14"/>
<pin id="220" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="10" bw="32" slack="14"/>
<pin id="222" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="12" bw="32" slack="14"/>
<pin id="224" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="14" bw="32" slack="14"/>
<pin id="226" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="16" bw="32" slack="14"/>
<pin id="228" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="18" bw="32" slack="1"/>
<pin id="230" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="20" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_p_write_assign/34 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="5"/>
<pin id="235" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_i/6 add17_i1/7 add12_i1/8 add_i1/13 add22_i1/18 storemerge/30 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="0" index="1" bw="32" slack="7"/>
<pin id="239" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add7_i1/13 add27_i1/18 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/1 tmp_1/2 tmp_3/3 tmp_5/4 tmp_7/5 tmp_13/21 tmp_15/22 tmp_17/23 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="4"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="128" slack="0"/>
<pin id="254" dir="0" index="2" bw="7" slack="0"/>
<pin id="255" dir="0" index="3" bw="7" slack="0"/>
<pin id="256" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_s/1 trunc_ln8/6 trunc_ln7/35 trunc_ln6/36 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="128" slack="1"/>
<pin id="264" dir="0" index="2" bw="8" slack="0"/>
<pin id="265" dir="0" index="3" bw="8" slack="0"/>
<pin id="266" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_2/2 trunc_ln9/7 trunc_ln/29 trunc_ln87_1/35 trunc_ln81_1/36 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="128" slack="2"/>
<pin id="273" dir="0" index="2" bw="8" slack="0"/>
<pin id="274" dir="0" index="3" bw="8" slack="0"/>
<pin id="275" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_4/3 trunc_ln51_1/7 trunc_ln87_2/35 trunc_ln81_2/36 "/>
</bind>
</comp>

<comp id="279" class="1004" name="c_p_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="128" slack="0"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="c_p/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln22_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="bitcast_ln22_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln22/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="128" slack="1"/>
<pin id="297" dir="0" index="2" bw="7" slack="0"/>
<pin id="298" dir="0" index="3" bw="7" slack="0"/>
<pin id="299" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="trunc_ln22_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="23" slack="0"/>
<pin id="305" dir="0" index="1" bw="128" slack="1"/>
<pin id="306" dir="0" index="2" bw="7" slack="0"/>
<pin id="307" dir="0" index="3" bw="7" slack="0"/>
<pin id="308" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_1/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="icmp_ln22_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_1/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="icmp_ln22_2_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="23" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_2/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="or_ln22_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="and_ln22_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="bitcast_ln22_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln22_1/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_9_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="128" slack="2"/>
<pin id="344" dir="0" index="2" bw="8" slack="0"/>
<pin id="345" dir="0" index="3" bw="8" slack="0"/>
<pin id="346" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="trunc_ln22_3_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="23" slack="0"/>
<pin id="352" dir="0" index="1" bw="128" slack="2"/>
<pin id="353" dir="0" index="2" bw="8" slack="0"/>
<pin id="354" dir="0" index="3" bw="8" slack="0"/>
<pin id="355" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_3/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="icmp_ln22_3_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_3/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="icmp_ln22_5_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="23" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_5/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="or_ln22_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_1/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="and_ln22_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22_1/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="bitcast_ln22_2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln22_2/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="0" index="1" bw="128" slack="3"/>
<pin id="391" dir="0" index="2" bw="8" slack="0"/>
<pin id="392" dir="0" index="3" bw="8" slack="0"/>
<pin id="393" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="trunc_ln22_5_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="23" slack="0"/>
<pin id="399" dir="0" index="1" bw="128" slack="3"/>
<pin id="400" dir="0" index="2" bw="8" slack="0"/>
<pin id="401" dir="0" index="3" bw="8" slack="0"/>
<pin id="402" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_5/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_ln22_6_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_6/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="icmp_ln22_7_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="23" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_7/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="or_ln22_2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_2/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="and_ln22_2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22_2/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="icmp_ln22_4_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="4"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_4/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="bitcast_ln22_3_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="4"/>
<pin id="437" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln22_3/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_4_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="0" index="2" bw="6" slack="0"/>
<pin id="442" dir="0" index="3" bw="6" slack="0"/>
<pin id="443" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="trunc_ln22_6_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22_6/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="icmp_ln22_8_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_8/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="icmp_ln22_9_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="23" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_9/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="or_ln22_3_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_3/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="and_ln22_3_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22_3/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="and_ln22_4_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22_4/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="bitcast_ln80_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="5"/>
<pin id="484" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln80/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_6_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="0" index="2" bw="6" slack="0"/>
<pin id="489" dir="0" index="3" bw="6" slack="0"/>
<pin id="490" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="495" class="1004" name="trunc_ln80_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80/6 "/>
</bind>
</comp>

<comp id="499" class="1004" name="icmp_ln80_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/6 "/>
</bind>
</comp>

<comp id="505" class="1004" name="icmp_ln80_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="23" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80_1/6 "/>
</bind>
</comp>

<comp id="511" class="1004" name="or_ln80_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln80/6 "/>
</bind>
</comp>

<comp id="517" class="1004" name="and_ln80_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln80_1/6 "/>
</bind>
</comp>

<comp id="523" class="1004" name="bitcast_ln22_4_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="5"/>
<pin id="525" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln22_4/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_8_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="0"/>
<pin id="529" dir="0" index="2" bw="6" slack="0"/>
<pin id="530" dir="0" index="3" bw="6" slack="0"/>
<pin id="531" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="536" class="1004" name="trunc_ln22_7_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22_7/6 "/>
</bind>
</comp>

<comp id="540" class="1004" name="icmp_ln22_10_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_10/6 "/>
</bind>
</comp>

<comp id="546" class="1004" name="icmp_ln22_11_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="23" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_11/6 "/>
</bind>
</comp>

<comp id="552" class="1004" name="or_ln22_4_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_4/6 "/>
</bind>
</comp>

<comp id="558" class="1004" name="and_ln22_5_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22_5/6 "/>
</bind>
</comp>

<comp id="564" class="1004" name="and_ln80_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln80/6 "/>
</bind>
</comp>

<comp id="570" class="1004" name="diff_p_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="5"/>
<pin id="572" dir="0" index="1" bw="32" slack="5"/>
<pin id="573" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="diff_p/6 "/>
</bind>
</comp>

<comp id="574" class="1004" name="icmp_ln86_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="0" index="1" bw="3" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/6 "/>
</bind>
</comp>

<comp id="580" class="1004" name="icmp_ln89_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="0" index="1" bw="2" slack="0"/>
<pin id="583" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/6 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_11_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="0" index="2" bw="6" slack="0"/>
<pin id="590" dir="1" index="3" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="594" class="1004" name="bitcast_ln64_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln64/6 "/>
</bind>
</comp>

<comp id="599" class="1004" name="icmp_ln53_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="0" index="1" bw="2" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/6 "/>
</bind>
</comp>

<comp id="605" class="1004" name="bitcast_ln51_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="0"/>
<pin id="607" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln51/7 "/>
</bind>
</comp>

<comp id="609" class="1004" name="bitcast_ln51_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="0"/>
<pin id="611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln51_1/7 "/>
</bind>
</comp>

<comp id="613" class="1004" name="bitcast_ln27_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="2"/>
<pin id="615" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27/22 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_12_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="0"/>
<pin id="619" dir="0" index="2" bw="6" slack="0"/>
<pin id="620" dir="0" index="3" bw="6" slack="0"/>
<pin id="621" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/22 "/>
</bind>
</comp>

<comp id="626" class="1004" name="trunc_ln27_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/22 "/>
</bind>
</comp>

<comp id="630" class="1004" name="icmp_ln27_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/22 "/>
</bind>
</comp>

<comp id="636" class="1004" name="icmp_ln27_2_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="23" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_2/22 "/>
</bind>
</comp>

<comp id="642" class="1004" name="or_ln27_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/22 "/>
</bind>
</comp>

<comp id="648" class="1004" name="and_ln27_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27/22 "/>
</bind>
</comp>

<comp id="654" class="1004" name="bitcast_ln30_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="2"/>
<pin id="656" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln30/23 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_14_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="0"/>
<pin id="659" dir="0" index="1" bw="32" slack="0"/>
<pin id="660" dir="0" index="2" bw="6" slack="0"/>
<pin id="661" dir="0" index="3" bw="6" slack="0"/>
<pin id="662" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/23 "/>
</bind>
</comp>

<comp id="667" class="1004" name="trunc_ln30_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="0"/>
<pin id="669" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/23 "/>
</bind>
</comp>

<comp id="671" class="1004" name="icmp_ln30_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/23 "/>
</bind>
</comp>

<comp id="677" class="1004" name="icmp_ln30_2_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="23" slack="0"/>
<pin id="679" dir="0" index="1" bw="1" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30_2/23 "/>
</bind>
</comp>

<comp id="683" class="1004" name="or_ln30_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln30/23 "/>
</bind>
</comp>

<comp id="689" class="1004" name="and_ln30_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="1" slack="0"/>
<pin id="692" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln30/23 "/>
</bind>
</comp>

<comp id="695" class="1004" name="c_p_2_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="13"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_p_2/24 "/>
</bind>
</comp>

<comp id="700" class="1004" name="bitcast_ln38_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="3"/>
<pin id="702" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln38/25 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_16_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="0"/>
<pin id="705" dir="0" index="1" bw="32" slack="0"/>
<pin id="706" dir="0" index="2" bw="6" slack="0"/>
<pin id="707" dir="0" index="3" bw="6" slack="0"/>
<pin id="708" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/25 "/>
</bind>
</comp>

<comp id="713" class="1004" name="trunc_ln38_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="0"/>
<pin id="715" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/25 "/>
</bind>
</comp>

<comp id="717" class="1004" name="icmp_ln38_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="8" slack="0"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/25 "/>
</bind>
</comp>

<comp id="723" class="1004" name="icmp_ln38_2_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="23" slack="0"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38_2/25 "/>
</bind>
</comp>

<comp id="729" class="1004" name="or_ln38_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="1" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln38/25 "/>
</bind>
</comp>

<comp id="735" class="1004" name="and_ln38_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38/25 "/>
</bind>
</comp>

<comp id="741" class="1004" name="c_p_1_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="13"/>
<pin id="743" dir="0" index="1" bw="2" slack="0"/>
<pin id="744" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_p_1/25 "/>
</bind>
</comp>

<comp id="746" class="1004" name="select_ln38_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="32" slack="4"/>
<pin id="749" dir="0" index="2" bw="32" slack="3"/>
<pin id="750" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/25 "/>
</bind>
</comp>

<comp id="752" class="1004" name="select_ln38_4_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="32" slack="3"/>
<pin id="755" dir="0" index="2" bw="32" slack="0"/>
<pin id="756" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_4/25 "/>
</bind>
</comp>

<comp id="759" class="1004" name="select_ln38_5_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="1" slack="0"/>
<pin id="762" dir="0" index="2" bw="32" slack="0"/>
<pin id="763" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_5/25 "/>
</bind>
</comp>

<comp id="767" class="1004" name="bitcast_ln56_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="0"/>
<pin id="769" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln56/29 "/>
</bind>
</comp>

<comp id="771" class="1004" name="mrv_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="128" slack="0"/>
<pin id="773" dir="0" index="1" bw="32" slack="0"/>
<pin id="774" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/34 "/>
</bind>
</comp>

<comp id="777" class="1004" name="mrv_1_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="128" slack="0"/>
<pin id="779" dir="0" index="1" bw="32" slack="0"/>
<pin id="780" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/34 "/>
</bind>
</comp>

<comp id="783" class="1004" name="mrv_2_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="128" slack="0"/>
<pin id="785" dir="0" index="1" bw="32" slack="0"/>
<pin id="786" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/34 "/>
</bind>
</comp>

<comp id="789" class="1004" name="mrv_3_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="128" slack="0"/>
<pin id="791" dir="0" index="1" bw="32" slack="0"/>
<pin id="792" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/34 "/>
</bind>
</comp>

<comp id="795" class="1004" name="bitcast_ln87_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="0"/>
<pin id="797" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln87/35 "/>
</bind>
</comp>

<comp id="799" class="1004" name="bitcast_ln87_1_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="0"/>
<pin id="801" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln87_1/35 "/>
</bind>
</comp>

<comp id="803" class="1004" name="bitcast_ln87_2_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="0"/>
<pin id="805" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln87_2/35 "/>
</bind>
</comp>

<comp id="807" class="1004" name="bitcast_ln81_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="0"/>
<pin id="809" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln81/36 "/>
</bind>
</comp>

<comp id="811" class="1004" name="bitcast_ln81_1_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="0"/>
<pin id="813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln81_1/36 "/>
</bind>
</comp>

<comp id="815" class="1004" name="bitcast_ln81_2_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="0"/>
<pin id="817" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln81_2/36 "/>
</bind>
</comp>

<comp id="819" class="1005" name="p_read_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="4"/>
<pin id="821" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="829" class="1005" name="p_read_1_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="4"/>
<pin id="831" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="840" class="1005" name="p_read_2_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="3"/>
<pin id="842" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="850" class="1005" name="b_p_read_1_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="4"/>
<pin id="852" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="b_p_read_1 "/>
</bind>
</comp>

<comp id="859" class="1005" name="p_read_3_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="128" slack="1"/>
<pin id="861" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="872" class="1005" name="c_p_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="5"/>
<pin id="874" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="c_p "/>
</bind>
</comp>

<comp id="884" class="1005" name="icmp_ln22_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="1"/>
<pin id="886" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="888" class="1005" name="bitcast_ln22_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="1"/>
<pin id="890" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln22 "/>
</bind>
</comp>

<comp id="893" class="1005" name="and_ln22_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="2"/>
<pin id="895" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln22 "/>
</bind>
</comp>

<comp id="897" class="1005" name="bitcast_ln22_1_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="1"/>
<pin id="899" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln22_1 "/>
</bind>
</comp>

<comp id="902" class="1005" name="and_ln22_1_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="1"/>
<pin id="904" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln22_1 "/>
</bind>
</comp>

<comp id="906" class="1005" name="bitcast_ln22_2_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="1"/>
<pin id="908" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln22_2 "/>
</bind>
</comp>

<comp id="911" class="1005" name="and_ln22_2_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="11"/>
<pin id="913" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln22_2 "/>
</bind>
</comp>

<comp id="915" class="1005" name="and_ln22_4_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="1"/>
<pin id="917" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln22_4 "/>
</bind>
</comp>

<comp id="919" class="1005" name="and_ln80_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="9"/>
<pin id="921" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln80 "/>
</bind>
</comp>

<comp id="923" class="1005" name="diff_p_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="1"/>
<pin id="925" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="diff_p "/>
</bind>
</comp>

<comp id="927" class="1005" name="icmp_ln86_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="9"/>
<pin id="929" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln86 "/>
</bind>
</comp>

<comp id="931" class="1005" name="icmp_ln89_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="9"/>
<pin id="933" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln89 "/>
</bind>
</comp>

<comp id="935" class="1005" name="tmp_11_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="9"/>
<pin id="937" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="939" class="1005" name="bitcast_ln64_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="1"/>
<pin id="941" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln64 "/>
</bind>
</comp>

<comp id="950" class="1005" name="bitcast_ln51_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="1"/>
<pin id="952" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln51 "/>
</bind>
</comp>

<comp id="956" class="1005" name="bitcast_ln51_1_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="1"/>
<pin id="958" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln51_1 "/>
</bind>
</comp>

<comp id="962" class="1005" name="add12_i1_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="32" slack="2"/>
<pin id="964" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add12_i1 "/>
</bind>
</comp>

<comp id="967" class="1005" name="add_i1_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="2"/>
<pin id="969" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_i1 "/>
</bind>
</comp>

<comp id="972" class="1005" name="add7_i1_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="2"/>
<pin id="974" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add7_i1 "/>
</bind>
</comp>

<comp id="977" class="1005" name="add17_i1_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="1"/>
<pin id="979" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add17_i1 "/>
</bind>
</comp>

<comp id="985" class="1005" name="add22_i1_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="1"/>
<pin id="987" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add22_i1 "/>
</bind>
</comp>

<comp id="994" class="1005" name="add27_i1_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="2"/>
<pin id="996" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add27_i1 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="c_p_2_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="1"/>
<pin id="1012" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_p_2 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="select_ln38_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="1"/>
<pin id="1017" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln38 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="select_ln38_4_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="1"/>
<pin id="1022" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln38_4 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="select_ln38_5_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="1"/>
<pin id="1027" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln38_5 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="add_i_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="32" slack="6"/>
<pin id="1032" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="add_i "/>
</bind>
</comp>

<comp id="1035" class="1005" name="bitcast_ln56_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="32" slack="1"/>
<pin id="1037" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln56 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="storemerge_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="1"/>
<pin id="1042" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge "/>
</bind>
</comp>

<comp id="1045" class="1005" name="bitcast_ln87_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="32" slack="1"/>
<pin id="1047" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln87 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="bitcast_ln87_1_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="1"/>
<pin id="1052" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln87_1 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="bitcast_ln87_2_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="1"/>
<pin id="1057" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln87_2 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="bitcast_ln81_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="32" slack="1"/>
<pin id="1062" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln81 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="bitcast_ln81_1_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="1"/>
<pin id="1067" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln81_1 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="bitcast_ln81_2_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="32" slack="1"/>
<pin id="1072" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln81_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="119"><net_src comp="113" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="179"><net_src comp="123" pin="4"/><net_sink comp="157" pin=2"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="206"><net_src comp="180" pin="1"/><net_sink comp="184" pin=6"/></net>

<net id="240"><net_src comp="113" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="245"><net_src comp="24" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="24" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="18" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="104" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="20" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="22" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="267"><net_src comp="18" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="40" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="276"><net_src comp="18" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="50" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="278"><net_src comp="52" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="282"><net_src comp="104" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="16" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="251" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="300"><net_src comp="26" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="28" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="302"><net_src comp="30" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="309"><net_src comp="32" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="20" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="311"><net_src comp="34" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="316"><net_src comp="294" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="36" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="303" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="38" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="318" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="312" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="241" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="261" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="347"><net_src comp="26" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="44" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="349"><net_src comp="46" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="356"><net_src comp="32" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="40" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="358"><net_src comp="48" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="363"><net_src comp="341" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="36" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="350" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="38" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="365" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="359" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="241" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="270" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="394"><net_src comp="26" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="54" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="396"><net_src comp="56" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="403"><net_src comp="32" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="50" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="405"><net_src comp="58" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="410"><net_src comp="388" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="36" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="397" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="38" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="406" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="241" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="16" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="444"><net_src comp="60" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="435" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="62" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="447"><net_src comp="64" pin="0"/><net_sink comp="438" pin=3"/></net>

<net id="451"><net_src comp="435" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="438" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="36" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="448" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="38" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="452" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="241" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="430" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="491"><net_src comp="60" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="482" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="493"><net_src comp="62" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="494"><net_src comp="64" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="498"><net_src comp="482" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="485" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="36" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="495" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="38" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="499" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="511" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="241" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="532"><net_src comp="60" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="523" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="534"><net_src comp="62" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="535"><net_src comp="64" pin="0"/><net_sink comp="526" pin=3"/></net>

<net id="539"><net_src comp="523" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="526" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="36" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="536" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="38" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="546" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="540" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="246" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="517" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="558" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="578"><net_src comp="570" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="66" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="570" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="68" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="591"><net_src comp="70" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="570" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="72" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="597"><net_src comp="251" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="603"><net_src comp="570" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="68" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="261" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="270" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="622"><net_src comp="60" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="613" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="624"><net_src comp="62" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="625"><net_src comp="64" pin="0"/><net_sink comp="616" pin=3"/></net>

<net id="629"><net_src comp="613" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="616" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="36" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="626" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="38" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="636" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="630" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="642" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="241" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="663"><net_src comp="60" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="654" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="665"><net_src comp="62" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="666"><net_src comp="64" pin="0"/><net_sink comp="657" pin=3"/></net>

<net id="670"><net_src comp="654" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="675"><net_src comp="657" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="36" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="667" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="38" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="677" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="671" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="683" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="241" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="76" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="709"><net_src comp="60" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="700" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="711"><net_src comp="62" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="712"><net_src comp="64" pin="0"/><net_sink comp="703" pin=3"/></net>

<net id="716"><net_src comp="700" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="721"><net_src comp="703" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="36" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="713" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="38" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="723" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="717" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="729" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="241" pin="2"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="68" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="735" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="757"><net_src comp="735" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="24" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="764"><net_src comp="735" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="765"><net_src comp="16" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="766"><net_src comp="741" pin="2"/><net_sink comp="759" pin=2"/></net>

<net id="770"><net_src comp="261" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="775"><net_src comp="78" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="210" pin="20"/><net_sink comp="771" pin=1"/></net>

<net id="781"><net_src comp="771" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="132" pin="20"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="777" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="157" pin="20"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="783" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="184" pin="20"/><net_sink comp="789" pin=1"/></net>

<net id="798"><net_src comp="251" pin="4"/><net_sink comp="795" pin=0"/></net>

<net id="802"><net_src comp="261" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="270" pin="4"/><net_sink comp="803" pin=0"/></net>

<net id="810"><net_src comp="251" pin="4"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="261" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="818"><net_src comp="270" pin="4"/><net_sink comp="815" pin=0"/></net>

<net id="822"><net_src comp="80" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="824"><net_src comp="819" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="825"><net_src comp="819" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="826"><net_src comp="819" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="827"><net_src comp="819" pin="1"/><net_sink comp="184" pin=14"/></net>

<net id="828"><net_src comp="819" pin="1"/><net_sink comp="184" pin=16"/></net>

<net id="832"><net_src comp="86" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="835"><net_src comp="829" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="836"><net_src comp="829" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="837"><net_src comp="829" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="838"><net_src comp="829" pin="1"/><net_sink comp="157" pin=14"/></net>

<net id="839"><net_src comp="829" pin="1"/><net_sink comp="157" pin=16"/></net>

<net id="843"><net_src comp="92" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="845"><net_src comp="840" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="846"><net_src comp="840" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="847"><net_src comp="840" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="848"><net_src comp="840" pin="1"/><net_sink comp="132" pin=14"/></net>

<net id="849"><net_src comp="840" pin="1"/><net_sink comp="132" pin=16"/></net>

<net id="853"><net_src comp="98" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="856"><net_src comp="850" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="857"><net_src comp="850" pin="1"/><net_sink comp="210" pin=14"/></net>

<net id="858"><net_src comp="850" pin="1"/><net_sink comp="210" pin=16"/></net>

<net id="862"><net_src comp="104" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="864"><net_src comp="859" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="865"><net_src comp="859" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="866"><net_src comp="859" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="867"><net_src comp="859" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="868"><net_src comp="859" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="869"><net_src comp="859" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="870"><net_src comp="859" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="871"><net_src comp="859" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="875"><net_src comp="279" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="878"><net_src comp="872" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="879"><net_src comp="872" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="880"><net_src comp="872" pin="1"/><net_sink comp="210" pin=4"/></net>

<net id="881"><net_src comp="872" pin="1"/><net_sink comp="210" pin=8"/></net>

<net id="882"><net_src comp="872" pin="1"/><net_sink comp="210" pin=10"/></net>

<net id="883"><net_src comp="872" pin="1"/><net_sink comp="210" pin=12"/></net>

<net id="887"><net_src comp="283" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="891"><net_src comp="289" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="896"><net_src comp="330" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="336" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="905"><net_src comp="377" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="909"><net_src comp="383" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="914"><net_src comp="424" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="918"><net_src comp="476" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="922"><net_src comp="564" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="926"><net_src comp="570" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="930"><net_src comp="574" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="934"><net_src comp="580" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="938"><net_src comp="586" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="942"><net_src comp="594" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="944"><net_src comp="939" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="945"><net_src comp="939" pin="1"/><net_sink comp="132" pin=8"/></net>

<net id="946"><net_src comp="939" pin="1"/><net_sink comp="132" pin=10"/></net>

<net id="953"><net_src comp="605" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="955"><net_src comp="950" pin="1"/><net_sink comp="157" pin=8"/></net>

<net id="959"><net_src comp="609" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="961"><net_src comp="956" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="965"><net_src comp="232" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="184" pin=8"/></net>

<net id="970"><net_src comp="232" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="157" pin=10"/></net>

<net id="975"><net_src comp="236" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="184" pin=10"/></net>

<net id="980"><net_src comp="232" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="982"><net_src comp="977" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="983"><net_src comp="977" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="984"><net_src comp="977" pin="1"/><net_sink comp="132" pin=4"/></net>

<net id="988"><net_src comp="232" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="990"><net_src comp="985" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="991"><net_src comp="985" pin="1"/><net_sink comp="132" pin=6"/></net>

<net id="992"><net_src comp="985" pin="1"/><net_sink comp="157" pin=4"/></net>

<net id="993"><net_src comp="985" pin="1"/><net_sink comp="157" pin=18"/></net>

<net id="997"><net_src comp="236" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="999"><net_src comp="994" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1000"><net_src comp="994" pin="1"/><net_sink comp="746" pin=2"/></net>

<net id="1001"><net_src comp="994" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="1002"><net_src comp="994" pin="1"/><net_sink comp="157" pin=6"/></net>

<net id="1003"><net_src comp="994" pin="1"/><net_sink comp="184" pin=4"/></net>

<net id="1013"><net_src comp="695" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="210" pin=6"/></net>

<net id="1018"><net_src comp="746" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="132" pin=18"/></net>

<net id="1023"><net_src comp="752" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="184" pin=18"/></net>

<net id="1028"><net_src comp="759" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="210" pin=18"/></net>

<net id="1033"><net_src comp="232" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="1038"><net_src comp="767" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="1043"><net_src comp="232" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="1048"><net_src comp="795" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="1053"><net_src comp="799" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1058"><net_src comp="803" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="1063"><net_src comp="807" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="132" pin=12"/></net>

<net id="1068"><net_src comp="811" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="157" pin=12"/></net>

<net id="1073"><net_src comp="815" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="184" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator+.1 : p_read14 | {1 }
	Port: operator+.1 : b_p_read | {1 }
	Port: operator+.1 : p_read8 | {1 }
	Port: operator+.1 : p_read9 | {1 }
	Port: operator+.1 : p_read10 | {1 }
  - Chain level:
	State 1
		icmp_ln22 : 1
		br_ln22 : 2
		bitcast_ln22 : 1
		tmp_s : 2
	State 2
		icmp_ln22_1 : 1
		icmp_ln22_2 : 1
		or_ln22 : 2
		and_ln22 : 2
		br_ln22 : 2
		bitcast_ln22_1 : 1
		tmp_1 : 2
	State 3
		icmp_ln22_3 : 1
		icmp_ln22_5 : 1
		or_ln22_1 : 2
		and_ln22_1 : 2
		br_ln22 : 2
		bitcast_ln22_2 : 1
		tmp_3 : 2
	State 4
		icmp_ln22_6 : 1
		icmp_ln22_7 : 1
		or_ln22_2 : 2
		and_ln22_2 : 2
		br_ln77 : 2
	State 5
		tmp_4 : 1
		trunc_ln22_6 : 1
		icmp_ln22_8 : 2
		icmp_ln22_9 : 2
		or_ln22_3 : 3
		and_ln22_3 : 3
		and_ln22_4 : 3
		br_ln22 : 3
	State 6
		tmp_6 : 1
		trunc_ln80 : 1
		icmp_ln80 : 2
		icmp_ln80_1 : 2
		or_ln80 : 3
		and_ln80_1 : 3
		tmp_8 : 1
		trunc_ln22_7 : 1
		icmp_ln22_10 : 2
		icmp_ln22_11 : 2
		or_ln22_4 : 3
		and_ln22_5 : 3
		and_ln80 : 3
		br_ln22 : 3
		icmp_ln86 : 1
		br_ln86 : 2
		icmp_ln89 : 1
		br_ln89 : 2
		tmp_11 : 1
		bitcast_ln64 : 1
		br_ln93 : 2
		icmp_ln53 : 1
		br_ln53 : 2
		add_i : 2
	State 7
		bitcast_ln51 : 1
		bitcast_ln51_1 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		tmp_12 : 1
		trunc_ln27 : 1
		icmp_ln27 : 2
		icmp_ln27_2 : 2
		or_ln27 : 3
		and_ln27 : 3
		br_ln27 : 3
	State 23
		tmp_14 : 1
		trunc_ln30 : 1
		icmp_ln30 : 2
		icmp_ln30_2 : 2
		or_ln30 : 3
		and_ln30 : 3
		br_ln30 : 3
	State 24
	State 25
		tmp_16 : 1
		trunc_ln38 : 1
		icmp_ln38 : 2
		icmp_ln38_2 : 2
		or_ln38 : 3
		and_ln38 : 3
		select_ln38 : 3
		select_ln38_4 : 3
		select_ln38_5 : 3
	State 26
	State 27
	State 28
	State 29
		bitcast_ln56 : 1
	State 30
		storemerge : 1
	State 31
	State 32
	State 33
	State 34
		this_num_0_write_assign : 1
		this_num_1_write_assign : 1
		this_num_2_write_assign : 1
		this_p_write_assign : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		ret_ln97 : 6
	State 35
		bitcast_ln87 : 1
		bitcast_ln87_1 : 1
		bitcast_ln87_2 : 1
	State 36
		bitcast_ln81 : 1
		bitcast_ln81_1 : 1
		bitcast_ln81_2 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_232      |    2    |   227   |   214   |
|          |       grp_fu_236      |    2    |   227   |   214   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln22_fu_283   |    0    |    0    |    18   |
|          |   icmp_ln22_1_fu_312  |    0    |    0    |    11   |
|          |   icmp_ln22_2_fu_318  |    0    |    0    |    15   |
|          |   icmp_ln22_3_fu_359  |    0    |    0    |    11   |
|          |   icmp_ln22_5_fu_365  |    0    |    0    |    15   |
|          |   icmp_ln22_6_fu_406  |    0    |    0    |    11   |
|          |   icmp_ln22_7_fu_412  |    0    |    0    |    15   |
|          |   icmp_ln22_4_fu_430  |    0    |    0    |    18   |
|          |   icmp_ln22_8_fu_452  |    0    |    0    |    11   |
|          |   icmp_ln22_9_fu_458  |    0    |    0    |    15   |
|          |    icmp_ln80_fu_499   |    0    |    0    |    11   |
|   icmp   |   icmp_ln80_1_fu_505  |    0    |    0    |    15   |
|          |  icmp_ln22_10_fu_540  |    0    |    0    |    11   |
|          |  icmp_ln22_11_fu_546  |    0    |    0    |    15   |
|          |    icmp_ln86_fu_574   |    0    |    0    |    18   |
|          |    icmp_ln89_fu_580   |    0    |    0    |    18   |
|          |    icmp_ln53_fu_599   |    0    |    0    |    18   |
|          |    icmp_ln27_fu_630   |    0    |    0    |    11   |
|          |   icmp_ln27_2_fu_636  |    0    |    0    |    15   |
|          |    icmp_ln30_fu_671   |    0    |    0    |    11   |
|          |   icmp_ln30_2_fu_677  |    0    |    0    |    15   |
|          |    icmp_ln38_fu_717   |    0    |    0    |    11   |
|          |   icmp_ln38_2_fu_723  |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln38_fu_746  |    0    |    0    |    32   |
|  select  |  select_ln38_4_fu_752 |    0    |    0    |    32   |
|          |  select_ln38_5_fu_759 |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|    add   |      c_p_2_fu_695     |    0    |    0    |    39   |
|          |      c_p_1_fu_741     |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|    sub   |     diff_p_fu_570     |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|          |    and_ln22_fu_330    |    0    |    0    |    2    |
|          |   and_ln22_1_fu_377   |    0    |    0    |    2    |
|          |   and_ln22_2_fu_424   |    0    |    0    |    2    |
|          |   and_ln22_3_fu_470   |    0    |    0    |    2    |
|          |   and_ln22_4_fu_476   |    0    |    0    |    2    |
|    and   |   and_ln80_1_fu_517   |    0    |    0    |    2    |
|          |   and_ln22_5_fu_558   |    0    |    0    |    2    |
|          |    and_ln80_fu_564    |    0    |    0    |    2    |
|          |    and_ln27_fu_648    |    0    |    0    |    2    |
|          |    and_ln30_fu_689    |    0    |    0    |    2    |
|          |    and_ln38_fu_735    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |     or_ln22_fu_324    |    0    |    0    |    2    |
|          |    or_ln22_1_fu_371   |    0    |    0    |    2    |
|          |    or_ln22_2_fu_418   |    0    |    0    |    2    |
|          |    or_ln22_3_fu_464   |    0    |    0    |    2    |
|    or    |     or_ln80_fu_511    |    0    |    0    |    2    |
|          |    or_ln22_4_fu_552   |    0    |    0    |    2    |
|          |     or_ln27_fu_642    |    0    |    0    |    2    |
|          |     or_ln30_fu_683    |    0    |    0    |    2    |
|          |     or_ln38_fu_729    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |   p_read_read_fu_80   |    0    |    0    |    0    |
|          |  p_read_1_read_fu_86  |    0    |    0    |    0    |
|   read   |  p_read_2_read_fu_92  |    0    |    0    |    0    |
|          | b_p_read_1_read_fu_98 |    0    |    0    |    0    |
|          |  p_read_3_read_fu_104 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   fcmp   |       grp_fu_241      |    0    |    0    |    0    |
|          |       grp_fu_246      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_251      |    0    |    0    |    0    |
|          |       grp_fu_261      |    0    |    0    |    0    |
|          |       grp_fu_270      |    0    |    0    |    0    |
|          |       tmp_fu_294      |    0    |    0    |    0    |
|          |  trunc_ln22_1_fu_303  |    0    |    0    |    0    |
|          |      tmp_9_fu_341     |    0    |    0    |    0    |
|          |  trunc_ln22_3_fu_350  |    0    |    0    |    0    |
|partselect|      tmp_2_fu_388     |    0    |    0    |    0    |
|          |  trunc_ln22_5_fu_397  |    0    |    0    |    0    |
|          |      tmp_4_fu_438     |    0    |    0    |    0    |
|          |      tmp_6_fu_485     |    0    |    0    |    0    |
|          |      tmp_8_fu_526     |    0    |    0    |    0    |
|          |     tmp_12_fu_616     |    0    |    0    |    0    |
|          |     tmp_14_fu_657     |    0    |    0    |    0    |
|          |     tmp_16_fu_703     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       c_p_fu_279      |    0    |    0    |    0    |
|          |  trunc_ln22_6_fu_448  |    0    |    0    |    0    |
|          |   trunc_ln80_fu_495   |    0    |    0    |    0    |
|   trunc  |  trunc_ln22_7_fu_536  |    0    |    0    |    0    |
|          |   trunc_ln27_fu_626   |    0    |    0    |    0    |
|          |   trunc_ln30_fu_667   |    0    |    0    |    0    |
|          |   trunc_ln38_fu_713   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
| bitselect|     tmp_11_fu_586     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       mrv_fu_771      |    0    |    0    |    0    |
|insertvalue|      mrv_1_fu_777     |    0    |    0    |    0    |
|          |      mrv_2_fu_783     |    0    |    0    |    0    |
|          |      mrv_3_fu_789     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    4    |   454   |   1005  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        add12_i1_reg_962       |   32   |
|        add17_i1_reg_977       |   32   |
|        add22_i1_reg_985       |   32   |
|        add27_i1_reg_994       |   32   |
|        add7_i1_reg_972        |   32   |
|         add_i1_reg_967        |   32   |
|         add_i_reg_1030        |   32   |
|    agg_result_1_1_0_reg_120   |   32   |
|       and_ln22_1_reg_902      |    1   |
|       and_ln22_2_reg_911      |    1   |
|       and_ln22_4_reg_915      |    1   |
|        and_ln22_reg_893       |    1   |
|        and_ln80_reg_919       |    1   |
|       b_p_read_1_reg_850      |   32   |
|     bitcast_ln22_1_reg_897    |   32   |
|     bitcast_ln22_2_reg_906    |   32   |
|      bitcast_ln22_reg_888     |   32   |
|     bitcast_ln51_1_reg_956    |   32   |
|      bitcast_ln51_reg_950     |   32   |
|    bitcast_ln56_pn_reg_110    |   32   |
|     bitcast_ln56_reg_1035     |   32   |
|      bitcast_ln64_reg_939     |   32   |
|    bitcast_ln81_1_reg_1065    |   32   |
|    bitcast_ln81_2_reg_1070    |   32   |
|     bitcast_ln81_reg_1060     |   32   |
|    bitcast_ln87_1_reg_1050    |   32   |
|    bitcast_ln87_2_reg_1055    |   32   |
|     bitcast_ln87_reg_1045     |   32   |
|         c_p_2_reg_1010        |   32   |
|          c_p_reg_872          |   32   |
|         diff_p_reg_923        |   32   |
|       icmp_ln22_reg_884       |    1   |
|       icmp_ln86_reg_927       |    1   |
|       icmp_ln89_reg_931       |    1   |
|        p_read_1_reg_829       |   32   |
|        p_read_2_reg_840       |   32   |
|        p_read_3_reg_859       |   128  |
|         p_read_reg_819        |   32   |
|     select_ln38_4_reg_1020    |   32   |
|     select_ln38_5_reg_1025    |   32   |
|      select_ln38_reg_1015     |   32   |
|      storemerge_reg_1040      |   32   |
|this_num_0_write_assign_reg_129|   32   |
|this_num_1_write_assign_reg_154|   32   |
|this_num_2_write_assign_reg_180|   32   |
|  this_p_write_assign_reg_207  |   32   |
|         tmp_11_reg_935        |    1   |
+-------------------------------+--------+
|             Total             |  1321  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_232 |  p0  |   5  |  32  |   160  ||    21   |
| grp_fu_232 |  p1  |   3  |  32  |   96   ||    13   |
| grp_fu_236 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_241 |  p0  |  11  |  32  |   352  ||    45   |
| grp_fu_251 |  p1  |   2  |  128 |   256  ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   928  || 4.40386 ||    97   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   454  |  1005  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   97   |
|  Register |    -   |    -   |  1321  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    4   |  1775  |  1102  |
+-----------+--------+--------+--------+--------+
