10:-pipe_flow
6:-quiet
8:-out_dir
80:D:/CAD/cad_lib/ps/Memory_stage_Structure/Memory_stage_Structure_impl_1//rtlc.out
4:-vhf
99:D:/CAD/cad_lib/ps/Memory_stage_Structure/Memory_stage_Structure_impl_1//hdlAnalyze_techcellvhdlfile
25:-comment_transoff_regions
13:-lib_map_file
80:D:/CAD/cad_lib/ps/Memory_stage_Structure/Memory_stage_Structure_impl_1//.jaguarc
7:-sv2009
67:+incdir+D:/CAD/cad_lib/hdl+D:/CAD/cad_lib/ps/Memory_stage_Structure
17:+define+synthesis
