# This script segment is generated automatically by AutoPilot

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler task_detection_accel_sparsemux_9_2_4_1_1 BINDTYPE {op} TYPE {sparsemux} IMPL {compactencoding_dontcare}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1037 \
    name input_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_0 \
    op interface \
    ports { input_0_address0 { O 4 vector } input_0_ce0 { O 1 bit } input_0_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1038 \
    name input_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_1 \
    op interface \
    ports { input_1_address0 { O 4 vector } input_1_ce0 { O 1 bit } input_1_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1039 \
    name input_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_2 \
    op interface \
    ports { input_2_address0 { O 4 vector } input_2_ce0 { O 1 bit } input_2_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1040 \
    name input_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_3 \
    op interface \
    ports { input_3_address0 { O 4 vector } input_3_ce0 { O 1 bit } input_3_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1041 \
    name input_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_4 \
    op interface \
    ports { input_4_address0 { O 4 vector } input_4_ce0 { O 1 bit } input_4_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1042 \
    name input_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_5 \
    op interface \
    ports { input_5_address0 { O 4 vector } input_5_ce0 { O 1 bit } input_5_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1043 \
    name input_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_6 \
    op interface \
    ports { input_6_address0 { O 4 vector } input_6_ce0 { O 1 bit } input_6_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1044 \
    name input_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_7 \
    op interface \
    ports { input_7_address0 { O 4 vector } input_7_ce0 { O 1 bit } input_7_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1045 \
    name output_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_0 \
    op interface \
    ports { output_0_address0 { O 3 vector } output_0_ce0 { O 1 bit } output_0_we0 { O 1 bit } output_0_d0 { O 16 vector } output_0_address1 { O 3 vector } output_0_ce1 { O 1 bit } output_0_we1 { O 1 bit } output_0_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1046 \
    name output_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_1 \
    op interface \
    ports { output_1_address0 { O 3 vector } output_1_ce0 { O 1 bit } output_1_we0 { O 1 bit } output_1_d0 { O 16 vector } output_1_address1 { O 3 vector } output_1_ce1 { O 1 bit } output_1_we1 { O 1 bit } output_1_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1047 \
    name output_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_2 \
    op interface \
    ports { output_2_address0 { O 3 vector } output_2_ce0 { O 1 bit } output_2_we0 { O 1 bit } output_2_d0 { O 16 vector } output_2_address1 { O 3 vector } output_2_ce1 { O 1 bit } output_2_we1 { O 1 bit } output_2_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1048 \
    name output_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_3 \
    op interface \
    ports { output_3_address0 { O 3 vector } output_3_ce0 { O 1 bit } output_3_we0 { O 1 bit } output_3_d0 { O 16 vector } output_3_address1 { O 3 vector } output_3_ce1 { O 1 bit } output_3_we1 { O 1 bit } output_3_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1049 \
    name output_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_4 \
    op interface \
    ports { output_4_address0 { O 3 vector } output_4_ce0 { O 1 bit } output_4_we0 { O 1 bit } output_4_d0 { O 16 vector } output_4_address1 { O 3 vector } output_4_ce1 { O 1 bit } output_4_we1 { O 1 bit } output_4_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1050 \
    name output_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_5 \
    op interface \
    ports { output_5_address0 { O 3 vector } output_5_ce0 { O 1 bit } output_5_we0 { O 1 bit } output_5_d0 { O 16 vector } output_5_address1 { O 3 vector } output_5_ce1 { O 1 bit } output_5_we1 { O 1 bit } output_5_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1051 \
    name output_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_6 \
    op interface \
    ports { output_6_address0 { O 3 vector } output_6_ce0 { O 1 bit } output_6_we0 { O 1 bit } output_6_d0 { O 16 vector } output_6_address1 { O 3 vector } output_6_ce1 { O 1 bit } output_6_we1 { O 1 bit } output_6_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1052 \
    name output_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_7 \
    op interface \
    ports { output_7_address0 { O 3 vector } output_7_ce0 { O 1 bit } output_7_we0 { O 1 bit } output_7_d0 { O 16 vector } output_7_address1 { O 3 vector } output_7_ce1 { O 1 bit } output_7_we1 { O 1 bit } output_7_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1053 \
    name linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights \
    op interface \
    ports { linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_address0 { O 7 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_ce0 { O 1 bit } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1054 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_354 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_354 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_354_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_354_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_354_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_354'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1055 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_371 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_371 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_371_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_371_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_371_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_371'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1056 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_389 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_389 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_389_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_389_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_389_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_389'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1057 \
    name linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_33 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_33 \
    op interface \
    ports { linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_33_address0 { O 7 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_33_ce0 { O 1 bit } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_33_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_33'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1058 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_355 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_355 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_355_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_355_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_355_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_355'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1059 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_372 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_372 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_372_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_372_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_372_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_372'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1060 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_390 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_390 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_390_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_390_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_390_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_390'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1061 \
    name linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_34 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_34 \
    op interface \
    ports { linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_34_address0 { O 7 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_34_ce0 { O 1 bit } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_34_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1062 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_356 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_356 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_356_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_356_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_356_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_356'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1063 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_374 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_374 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_374_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_374_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_374_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_374'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1064 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_391 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_391 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_391_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_391_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_391_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_391'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1065 \
    name linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_35 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_35 \
    op interface \
    ports { linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_35_address0 { O 7 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_35_ce0 { O 1 bit } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_35_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1066 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_357 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_357 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_357_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_357_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_357_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_357'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1067 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_375 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_375 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_375_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_375_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_375_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_375'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1068 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_392 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_392 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_392_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_392_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_392_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_392'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1069 \
    name linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_36 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_36 \
    op interface \
    ports { linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_36_address0 { O 7 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_36_ce0 { O 1 bit } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_36_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_36'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1070 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_358 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_358 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_358_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_358_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_358_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_358'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1071 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_376 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_376 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_376_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_376_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_376_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_376'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1072 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_393 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_393 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_393_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_393_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_393_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_393'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1073 \
    name linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_37 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_37 \
    op interface \
    ports { linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_37_address0 { O 7 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_37_ce0 { O 1 bit } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_37_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_37'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1074 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_359 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_359 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_359_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_359_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_359_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_359'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1075 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_377 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_377 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_377_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_377_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_377_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_377'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1076 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_394 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_394 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_394_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_394_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_394_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_394'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1077 \
    name linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_38 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_38 \
    op interface \
    ports { linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_38_address0 { O 7 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_38_ce0 { O 1 bit } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_38_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1078 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_360 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_360 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_360_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_360_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_360_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_360'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1079 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_378 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_378 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_378_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_378_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_378_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_378'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1080 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1081 \
    name linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_39 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_39 \
    op interface \
    ports { linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_39_address0 { O 7 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_39_ce0 { O 1 bit } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_39_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1082 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_361 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_361 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_361_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_361_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_361_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_361'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1083 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_379 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_379 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_379_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_379_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_379_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_379'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1084 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_344 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_344 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_344_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_344_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_344_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_344'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1085 \
    name linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_40 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_40 \
    op interface \
    ports { linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_40_address0 { O 7 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_40_ce0 { O 1 bit } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_40_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_40'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1086 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_363 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_363 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_363_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_363_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_363_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_363'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1087 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_380 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_380 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_380_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_380_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_380_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_380'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1088 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_345 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_345 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_345_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_345_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_345_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_345'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1089 \
    name linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_41 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_41 \
    op interface \
    ports { linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_41_address0 { O 7 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_41_ce0 { O 1 bit } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_41_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_weights_41'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1090 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_364 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_364 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_364_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_364_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_364_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_364'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1091 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_381 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_381 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_381_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_381_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_381_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_381'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1092 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_346 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_346 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_346_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_346_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_346_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_346'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1093 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_347 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_347 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_347_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_347_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_347_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_347'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1094 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_365 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_365 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_365_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_365_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_365_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_365'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1095 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_382 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_382 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_382_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_382_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_382_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_382'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1096 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_351 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_351 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_351_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_351_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_351_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_351'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1097 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_348 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_348 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_348_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_348_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_348_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_348'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1098 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_366 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_366 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_366_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_366_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_366_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_366'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1099 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_383 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_383 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_383_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_383_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_383_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_383'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1100 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_362 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_362 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_362_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_362_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_362_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_362'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1101 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_349 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_349 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_349_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_349_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_349_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_349'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1102 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_367 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_367 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_367_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_367_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_367_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_367'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1103 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_385 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_385 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_385_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_385_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_385_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_385'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1104 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_373 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_373 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_373_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_373_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_373_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_373'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1105 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_350 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_350 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_350_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_350_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_350_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_350'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1106 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_368 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_368 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_368_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_368_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_368_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_368'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1107 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_386 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_386 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_386_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_386_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_386_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_386'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1108 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_384 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_384 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_384_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_384_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_384_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_384'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1109 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_352 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_352 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_352_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_352_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_352_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_352'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1110 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_369 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_369 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_369_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_369_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_369_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_369'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1111 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_387 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_387 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_387_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_387_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_387_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_387'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1112 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_395 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_395 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_395_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_395_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_395_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_395'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1113 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_353 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_353 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_353_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_353_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_353_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_353'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1114 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_370 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_370 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_370_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_370_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_370_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_370'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1115 \
    name linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_388 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_388 \
    op interface \
    ports { linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_388_address0 { O 7 vector } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_388_ce0 { O 1 bit } linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_388_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_mul128_64_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_ap_fixed_16_6_ap_q_mode_5_ap_o_mode_3_0_weight_388'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1116 \
    name p_ZZ13linear_128_64P8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_E7weight \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZZ13linear_128_64P8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_E7weight \
    op interface \
    ports { p_ZZ13linear_128_64P8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_E7weight_address0 { O 7 vector } p_ZZ13linear_128_64P8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_E7weight_ce0 { O 1 bit } p_ZZ13linear_128_64P8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_E7weight_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ13linear_128_64P8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_E7weight'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1117 \
    name linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias \
    op interface \
    ports { linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_address0 { O 3 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_ce0 { O 1 bit } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_q0 { I 1 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_address1 { O 3 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_ce1 { O 1 bit } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_q1 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1118 \
    name linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_42 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_42 \
    op interface \
    ports { linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_42_address0 { O 3 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_42_ce0 { O 1 bit } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_42_q0 { I 1 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_42_address1 { O 3 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_42_ce1 { O 1 bit } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_42_q1 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1119 \
    name linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_43 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_43 \
    op interface \
    ports { linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_43_address0 { O 3 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_43_ce0 { O 1 bit } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_43_q0 { I 1 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_43_address1 { O 3 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_43_ce1 { O 1 bit } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_43_q1 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1120 \
    name linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_44 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_44 \
    op interface \
    ports { linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_44_address0 { O 3 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_44_ce0 { O 1 bit } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_44_q0 { I 1 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_44_address1 { O 3 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_44_ce1 { O 1 bit } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_44_q1 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_44'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1121 \
    name linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_45 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_45 \
    op interface \
    ports { linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_45_address0 { O 3 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_45_ce0 { O 1 bit } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_45_q0 { I 1 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_45_address1 { O 3 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_45_ce1 { O 1 bit } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_45_q1 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_45'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1122 \
    name linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_46 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_46 \
    op interface \
    ports { linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_46_address0 { O 3 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_46_ce0 { O 1 bit } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_46_q0 { I 1 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_46_address1 { O 3 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_46_ce1 { O 1 bit } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_46_q1 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1123 \
    name linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_47 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_47 \
    op interface \
    ports { linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_47_address0 { O 3 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_47_ce0 { O 1 bit } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_47_q0 { I 1 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_47_address1 { O 3 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_47_ce1 { O 1 bit } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_47_q1 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_47'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1124 \
    name linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_48 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_48 \
    op interface \
    ports { linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_48_address0 { O 3 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_48_ce0 { O 1 bit } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_48_q0 { I 1 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_48_address1 { O 3 vector } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_48_ce1 { O 1 bit } linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_48_q1 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_128_64_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_bias_48'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName task_detection_accel_flow_control_loop_pipe_sequential_init_U
set CompName task_detection_accel_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix task_detection_accel_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


