-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\zynqRadioHWSWLTEMIBDetectorRFSoC2x2\ltehdlChannelEqualizer\LTE_MIB_H_ip_src_ltehdlChannelEqualizer_mod3HDL.vhd
-- Created: 2022-05-23 17:26:43
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: LTE_MIB_H_ip_src_ltehdlChannelEqualizer_mod3HDL
-- Source Path: ltehdlChannelEqualizer/chEst/mod3HDL
-- Hierarchy Level: 5
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.LTE_MIB_H_ip_src_ltehdlChannelEqualizer_ltehdlChannelEqualizer_pac.ALL;

ENTITY LTE_MIB_H_ip_src_ltehdlChannelEqualizer_mod3HDL IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb_1_2_0                         :   IN    std_logic;
        cellID                            :   IN    std_logic_vector(8 DOWNTO 0);  -- ufix9
        reminder                          :   OUT   std_logic_vector(15 DOWNTO 0)  -- uint16
        );
END LTE_MIB_H_ip_src_ltehdlChannelEqualizer_mod3HDL;


ARCHITECTURE rtl OF LTE_MIB_H_ip_src_ltehdlChannelEqualizer_mod3HDL IS

  -- Signals
  SIGNAL cellID_unsigned                  : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Delay_reg                        : vector_of_unsigned9(0 TO 3);  -- ufix9 [4]
  SIGNAL Delay_out1                       : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Constant_out1                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL Product1_cast                    : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL Product1_mul_temp                : signed(25 DOWNTO 0);  -- sfix26_En15
  SIGNAL Product1_cast_1                  : signed(24 DOWNTO 0);  -- sfix25_En15
  SIGNAL Product1_out1                    : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Delay4_reg                       : vector_of_unsigned9(0 TO 1);  -- ufix9 [2]
  SIGNAL Delay4_out1                      : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Constant1_out1                   : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL Product2_out1                    : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Delay6_reg                       : vector_of_unsigned9(0 TO 1);  -- ufix9 [2]
  SIGNAL Delay6_out1                      : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Subtract_out1                    : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Delay10_out1                     : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL switch_compare_1                 : std_logic;
  SIGNAL Delay10_out1_dtc                 : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Constant4_out1                   : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Switch_out1                      : unsigned(15 DOWNTO 0);  -- uint16

BEGIN
  cellID_unsigned <= unsigned(cellID);

  Delay_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay_reg <= (OTHERS => to_unsigned(16#000#, 9));
      ELSIF enb_1_2_0 = '1' THEN
        Delay_reg(0) <= cellID_unsigned;
        Delay_reg(1 TO 3) <= Delay_reg(0 TO 2);
      END IF;
    END IF;
  END PROCESS Delay_process;

  Delay_out1 <= Delay_reg(3);

  Constant_out1 <= to_signed(16#2AAB#, 16);

  Product1_cast <= signed(resize(cellID_unsigned, 10));
  Product1_mul_temp <= Product1_cast * Constant_out1;
  Product1_cast_1 <= Product1_mul_temp(24 DOWNTO 0);
  Product1_out1 <= unsigned(Product1_cast_1(23 DOWNTO 15));

  Delay4_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay4_reg <= (OTHERS => to_unsigned(16#000#, 9));
      ELSIF enb_1_2_0 = '1' THEN
        Delay4_reg(0) <= Product1_out1;
        Delay4_reg(1) <= Delay4_reg(0);
      END IF;
    END IF;
  END PROCESS Delay4_process;

  Delay4_out1 <= Delay4_reg(1);

  Constant1_out1 <= to_unsigned(16#3#, 3);

  Product2_out1 <= resize(Delay4_out1 * Constant1_out1, 9);

  Delay6_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay6_reg <= (OTHERS => to_unsigned(16#000#, 9));
      ELSIF enb_1_2_0 = '1' THEN
        Delay6_reg(0) <= Product2_out1;
        Delay6_reg(1) <= Delay6_reg(0);
      END IF;
    END IF;
  END PROCESS Delay6_process;

  Delay6_out1 <= Delay6_reg(1);

  Subtract_out1 <= Delay_out1 - Delay6_out1;

  Delay10_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay10_out1 <= to_unsigned(16#000#, 9);
      ELSIF enb_1_2_0 = '1' THEN
        Delay10_out1 <= Subtract_out1;
      END IF;
    END IF;
  END PROCESS Delay10_process;


  
  switch_compare_1 <= '1' WHEN Delay10_out1 > to_unsigned(16#002#, 9) ELSE
      '0';

  Delay10_out1_dtc <= resize(Delay10_out1, 16);

  Constant4_out1 <= to_unsigned(16#0000#, 16);

  
  Switch_out1 <= Delay10_out1_dtc WHEN switch_compare_1 = '0' ELSE
      Constant4_out1;

  reminder <= std_logic_vector(Switch_out1);

END rtl;

