// Seed: 1499618492
module module_0 (
    input wor   id_0,
    input uwire id_1
);
  id_3(
      .id_0(id_0), .id_1(1), .id_2(id_4), .id_3((id_4)), .id_4(id_4), .id_5(id_1), .id_6(1)
  );
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    output wand id_2,
    output wor id_3,
    output wire id_4,
    input wire id_5,
    input tri0 id_6,
    output supply1 id_7,
    output tri id_8,
    output tri1 id_9,
    input supply1 id_10,
    input tri1 id_11
);
  pmos (1, id_5);
  wire id_13;
  assign id_13 = 1;
  module_0(
      id_11, id_5
  );
endmodule
