// Seed: 2858095288
module module_0 (
    output supply1 id_0,
    output tri id_1,
    input supply0 id_2,
    input wire id_3
    , id_11,
    output tri1 id_4,
    input uwire id_5,
    output wand id_6,
    input supply0 id_7,
    input tri0 id_8,
    input tri1 id_9
);
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    input supply1 id_2,
    output tri0 id_3,
    input wand id_4,
    output wire id_5,
    input uwire id_6
    , id_12,
    input wor id_7,
    input tri id_8,
    output tri id_9,
    input uwire id_10
);
  assign id_9 = 1 ? id_8 : id_10;
  wire id_13;
  module_0(
      id_5, id_5, id_8, id_7, id_1, id_13, id_9, id_13, id_10, id_8
  );
  assign id_13 = id_8;
endmodule
