
// Library name: lab4_boyz_dnoronha
// Cell name: NMOS_IV_3
// View name: schematic
vdd (vdd! 0) vsource dc = 5
gnd (vss! 0) vsource dc = 0
subckt NMOS_IV_3 D G S
    N0 (D G S 0) ami06N w=2.4u l=600n as=3.6e-12 ad=3.6e-12 ps=7.8u \
        pd=7.8u m=1 region=sat
ends NMOS_IV_3
// End of subcircuit definition.

// Library name: lab4_boyz_dnoronha
// Cell name: PMOS_IV_3
// View name: schematic
subckt PMOS_IV_3 D G S
    P0 (D G S vdd!) ami06P w=6u l=600n as=9e-12 ad=9e-12 ps=15.0u pd=15.0u \
        m=1 region=sat
ends PMOS_IV_3
// End of subcircuit definition.

// Library name: lab4_boyz_dnoronha
// Cell name: inv
// View name: schematic
subckt inv in out
    I1 (out in 0) NMOS_IV_3
    I0 (out in vdd!) PMOS_IV_3
ends inv
// End of subcircuit definition.

// Library name: lab4_boyz_dnoronha
// Cell name: ring_osc
// View name: schematic
I23 (out net23) inv
I24 (net23 net22) inv
I25 (net22 net21) inv
I26 (net21 net20) inv
I27 (net20 net19) inv
I28 (net19 net18) inv
I29 (net18 net17) inv
I30 (net17 net16) inv
I31 (net16 net15) inv
I32 (net15 net14) inv
I33 (net14 net13) inv
I34 (net13 net12) inv
I35 (net12 net11) inv
I36 (net11 net10) inv
I37 (net10 net9) inv
I38 (net9 net8) inv
I39 (net8 net7) inv
I40 (net7 net6) inv
I41 (net6 net5) inv
I42 (net5 net4) inv
I43 (net4 out) inv
V0 (vdd! 0) vsource type=dc dc=5
