#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023ae07b2500 .scope module, "CPU_tb" "CPU_tb" 2 2;
 .timescale 0 0;
v0000023ae081c380_0 .net "ALUout", 63 0, v0000023ae07bba20_0;  1 drivers
v0000023ae081c420_0 .var "clock", 0 0;
v0000023ae081be80_0 .net "counter", 63 0, v0000023ae07bbd40_0;  1 drivers
v0000023ae081aa80_0 .net "instruction", 31 0, v0000023ae07bb200_0;  1 drivers
v0000023ae081bfc0_0 .net "memdata", 63 0, v0000023ae0816610_0;  1 drivers
v0000023ae081c4c0_0 .net "read1", 63 0, v0000023ae08175b0_0;  1 drivers
v0000023ae081b0c0_0 .net "read2", 63 0, v0000023ae0817330_0;  1 drivers
S_0000023ae079f540 .scope module, "cpu" "cpu" 2 13, 3 13 0, S_0000023ae07b2500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /OUTPUT 64 "counter";
    .port_info 2 /OUTPUT 32 "instruction";
    .port_info 3 /OUTPUT 64 "read1";
    .port_info 4 /OUTPUT 64 "read2";
    .port_info 5 /OUTPUT 64 "ALU_out";
    .port_info 6 /OUTPUT 64 "mem_data";
L_0000023ae07aa810 .functor AND 1, v0000023ae0817ab0_0, v0000023ae07bb7a0_0, C4<1>, C4<1>;
L_0000023ae07aaab0 .functor OR 1, L_0000023ae07aa810, v0000023ae08167f0_0, C4<0>, C4<0>;
v0000023ae0816110_0 .net "ALUCtrl", 3 0, v0000023ae0817470_0;  1 drivers
v0000023ae0816cf0_0 .net "ALUSrc", 0 0, v0000023ae0816bb0_0;  1 drivers
v0000023ae08173d0_0 .net "ALU_out", 63 0, v0000023ae07bba20_0;  alias, 1 drivers
v0000023ae0817e70_0 .net "AluOp", 1 0, v0000023ae0816250_0;  1 drivers
v0000023ae0817f10_0 .net "Branch", 0 0, v0000023ae0817ab0_0;  1 drivers
v0000023ae08161b0_0 .net "RegWrite", 0 0, v0000023ae0816390_0;  1 drivers
v0000023ae0816890_0 .net "UncBranch", 0 0, v0000023ae08167f0_0;  1 drivers
v0000023ae081bf20_0 .net "Zero", 0 0, v0000023ae07bb7a0_0;  1 drivers
v0000023ae081c740_0 .net *"_ivl_12", 0 0, L_0000023ae07aa810;  1 drivers
v0000023ae081b2a0_0 .net "clock", 0 0, v0000023ae081c420_0;  1 drivers
v0000023ae081af80_0 .net "counter", 63 0, v0000023ae07bbd40_0;  alias, 1 drivers
v0000023ae081bde0_0 .net "en_jump", 0 0, L_0000023ae07aaab0;  1 drivers
v0000023ae081ac60_0 .net "instruction", 31 0, v0000023ae07bb200_0;  alias, 1 drivers
v0000023ae081b8e0_0 .net "jump_address", 63 0, v0000023ae07bb700_0;  1 drivers
v0000023ae081c240_0 .net "mem_data", 63 0, v0000023ae0816610_0;  alias, 1 drivers
v0000023ae081ae40_0 .net "memtoreg", 0 0, v0000023ae08162f0_0;  1 drivers
v0000023ae081ada0_0 .net "out_ALUSrc", 63 0, v0000023ae08169d0_0;  1 drivers
v0000023ae081bc00_0 .net "out_reg2loc", 4 0, v0000023ae0817c90_0;  1 drivers
v0000023ae081a940_0 .net "read1", 63 0, v0000023ae08175b0_0;  alias, 1 drivers
v0000023ae081b340_0 .net "read2", 63 0, v0000023ae0817330_0;  alias, 1 drivers
v0000023ae081b020_0 .net "readmem_en", 0 0, v0000023ae0816a70_0;  1 drivers
v0000023ae081c100_0 .net "reg2loc", 0 0, v0000023ae08176f0_0;  1 drivers
v0000023ae081b3e0_0 .net "sign_extended_address", 63 0, v0000023ae0817970_0;  1 drivers
v0000023ae081c2e0_0 .net "write_data", 63 0, v0000023ae08170b0_0;  1 drivers
v0000023ae081c6a0_0 .net "writemem_en", 0 0, v0000023ae0816570_0;  1 drivers
L_0000023ae081b520 .part v0000023ae07bb200_0, 16, 5;
L_0000023ae081c060 .part v0000023ae07bb200_0, 0, 5;
L_0000023ae081b160 .part v0000023ae07bb200_0, 5, 5;
L_0000023ae081b200 .part v0000023ae07bb200_0, 0, 5;
L_0000023ae081bca0 .part v0000023ae07bb200_0, 21, 11;
L_0000023ae081b480 .part v0000023ae07bb200_0, 21, 11;
S_0000023ae079f6d0 .scope module, "ALU" "alu" 3 56, 4 2 0, S_0000023ae079f540;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctr";
    .port_info 1 /INPUT 64 "A";
    .port_info 2 /INPUT 64 "B";
    .port_info 3 /OUTPUT 64 "Out";
    .port_info 4 /OUTPUT 1 "Zero";
v0000023ae07bbca0_0 .net "A", 63 0, v0000023ae08175b0_0;  alias, 1 drivers
v0000023ae07bb660_0 .net "ALUctr", 3 0, v0000023ae0817470_0;  alias, 1 drivers
v0000023ae07bb980_0 .net "B", 63 0, v0000023ae08169d0_0;  alias, 1 drivers
v0000023ae07bba20_0 .var "Out", 63 0;
v0000023ae07bb7a0_0 .var "Zero", 0 0;
E_0000023ae07b6fd0 .event anyedge, v0000023ae07bb660_0, v0000023ae07bbca0_0, v0000023ae07bb980_0, v0000023ae07bba20_0;
S_0000023ae079f860 .scope module, "JumpAdder" "alu" 3 84, 4 2 0, S_0000023ae079f540;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctr";
    .port_info 1 /INPUT 64 "A";
    .port_info 2 /INPUT 64 "B";
    .port_info 3 /OUTPUT 64 "Out";
    .port_info 4 /OUTPUT 1 "Zero";
v0000023ae07bbac0_0 .net "A", 63 0, v0000023ae07bbd40_0;  alias, 1 drivers
L_0000023ae0870088 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0000023ae07bae40_0 .net "ALUctr", 3 0, L_0000023ae0870088;  1 drivers
v0000023ae07bbb60_0 .net "B", 63 0, v0000023ae0817970_0;  alias, 1 drivers
v0000023ae07bb700_0 .var "Out", 63 0;
v0000023ae07bb2a0_0 .var "Zero", 0 0;
E_0000023ae07b7090 .event anyedge, v0000023ae07bae40_0, v0000023ae07bbac0_0, v0000023ae07bbb60_0, v0000023ae07bb700_0;
S_0000023ae086e440 .scope module, "PC" "pc" 3 28, 5 3 0, S_0000023ae079f540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 64 "jump";
    .port_info 2 /INPUT 1 "en_jump";
    .port_info 3 /OUTPUT 64 "counter";
v0000023ae07bb840_0 .net "clock", 0 0, v0000023ae081c420_0;  alias, 1 drivers
v0000023ae07bbd40_0 .var "counter", 63 0;
v0000023ae07bb0c0_0 .net "en_jump", 0 0, L_0000023ae07aaab0;  alias, 1 drivers
v0000023ae07baee0_0 .net "jump", 63 0, v0000023ae07bb700_0;  alias, 1 drivers
E_0000023ae07b70d0 .event negedge, v0000023ae07bb840_0;
S_0000023ae086e5d0 .scope module, "ROM" "rom" 3 32, 6 3 0, S_0000023ae079f540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 64 "counter";
    .port_info 2 /OUTPUT 32 "instruction";
v0000023ae07baf80_0 .net "clock", 0 0, v0000023ae081c420_0;  alias, 1 drivers
v0000023ae07bb160_0 .net "counter", 63 0, v0000023ae07bbd40_0;  alias, 1 drivers
v0000023ae07bb200_0 .var "instruction", 31 0;
v0000023ae07bb340 .array "instructions", 0 31, 31 0;
S_0000023ae086e760 .scope module, "aluctrl" "aluctrl" 3 60, 7 1 0, S_0000023ae079f540;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALU_Op";
    .port_info 1 /INPUT 11 "ALU_INSTRUCTION";
    .port_info 2 /OUTPUT 4 "ALU_Out";
v0000023ae0816930_0 .net "ALU_INSTRUCTION", 10 0, L_0000023ae081bca0;  1 drivers
v0000023ae08164d0_0 .net "ALU_Op", 1 0, v0000023ae0816250_0;  alias, 1 drivers
v0000023ae0817470_0 .var "ALU_Out", 3 0;
E_0000023ae07b71d0 .event anyedge, v0000023ae08164d0_0, v0000023ae0816930_0;
S_0000023ae077c3d0 .scope module, "alusrc_mux" "alusrc_mux" 3 51, 8 1 0, S_0000023ae079f540;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "reg2";
    .port_info 1 /INPUT 64 "address";
    .port_info 2 /INPUT 1 "alusrc";
    .port_info 3 /OUTPUT 64 "out";
v0000023ae0817650_0 .net "address", 63 0, v0000023ae0817970_0;  alias, 1 drivers
v0000023ae08171f0_0 .net "alusrc", 0 0, v0000023ae0816bb0_0;  alias, 1 drivers
v0000023ae08169d0_0 .var "out", 63 0;
v0000023ae0816b10_0 .net "reg2", 63 0, v0000023ae0817330_0;  alias, 1 drivers
E_0000023ae07b8050 .event anyedge, v0000023ae08171f0_0, v0000023ae0816b10_0, v0000023ae07bbb60_0;
S_0000023ae077c560 .scope module, "control_unit" "control_unit" 3 76, 9 1 0, S_0000023ae079f540;
 .timescale 0 0;
    .port_info 0 /INPUT 11 "Instruction";
    .port_info 1 /OUTPUT 1 "Reg2Loc";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "UncBranch";
    .port_info 9 /OUTPUT 2 "AluOp";
v0000023ae0816bb0_0 .var "ALUSrc", 0 0;
v0000023ae0816250_0 .var "AluOp", 1 0;
v0000023ae0817ab0_0 .var "Branch", 0 0;
v0000023ae0816070_0 .net "Instruction", 10 0, L_0000023ae081b480;  1 drivers
v0000023ae0816a70_0 .var "MemRead", 0 0;
v0000023ae0816570_0 .var "MemWrite", 0 0;
v0000023ae08162f0_0 .var "MemtoReg", 0 0;
v0000023ae08176f0_0 .var "Reg2Loc", 0 0;
v0000023ae0816390_0 .var "RegWrite", 0 0;
v0000023ae08167f0_0 .var "UncBranch", 0 0;
E_0000023ae07b8d90 .event anyedge, v0000023ae0816070_0;
S_0000023ae077c6f0 .scope module, "memtoreg_mux" "memtoreg_mux" 3 68, 10 3 0, S_0000023ae079f540;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "ALU_result";
    .port_info 1 /INPUT 64 "data";
    .port_info 2 /INPUT 1 "src";
    .port_info 3 /OUTPUT 64 "out";
v0000023ae0816ed0_0 .net "ALU_result", 63 0, v0000023ae07bba20_0;  alias, 1 drivers
v0000023ae0816f70_0 .net "data", 63 0, v0000023ae0816610_0;  alias, 1 drivers
v0000023ae08170b0_0 .var "out", 63 0;
v0000023ae0817150_0 .net "src", 0 0, v0000023ae08162f0_0;  alias, 1 drivers
E_0000023ae07b88d0 .event anyedge, v0000023ae08162f0_0, v0000023ae07bba20_0, v0000023ae0816f70_0;
S_0000023ae07834c0 .scope module, "ram" "ram" 3 64, 11 4 0, S_0000023ae079f540;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "address";
    .port_info 1 /INPUT 1 "read_en";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 64 "data_in";
    .port_info 4 /OUTPUT 64 "out";
P_0000023ae07b86d0 .param/l "N" 0 11 12, +C4<00000000000000000000000000011111>;
v0000023ae0817290_0 .net "address", 63 0, v0000023ae07bba20_0;  alias, 1 drivers
v0000023ae0816d90 .array "data", 0 31, 63 0;
v0000023ae0817790_0 .net "data_in", 63 0, v0000023ae0817330_0;  alias, 1 drivers
v0000023ae0817830_0 .var/i "initCount", 31 0;
v0000023ae0816610_0 .var "out", 63 0;
v0000023ae0817510_0 .net "read_en", 0 0, v0000023ae0816a70_0;  alias, 1 drivers
v0000023ae0816c50_0 .net "write_en", 0 0, v0000023ae0816570_0;  alias, 1 drivers
E_0000023ae07b8690/0 .event anyedge, v0000023ae0816570_0, v0000023ae0816b10_0, v0000023ae07bba20_0, v0000023ae0816a70_0;
v0000023ae0816d90_0 .array/port v0000023ae0816d90, 0;
v0000023ae0816d90_1 .array/port v0000023ae0816d90, 1;
v0000023ae0816d90_2 .array/port v0000023ae0816d90, 2;
v0000023ae0816d90_3 .array/port v0000023ae0816d90, 3;
E_0000023ae07b8690/1 .event anyedge, v0000023ae0816d90_0, v0000023ae0816d90_1, v0000023ae0816d90_2, v0000023ae0816d90_3;
v0000023ae0816d90_4 .array/port v0000023ae0816d90, 4;
v0000023ae0816d90_5 .array/port v0000023ae0816d90, 5;
v0000023ae0816d90_6 .array/port v0000023ae0816d90, 6;
v0000023ae0816d90_7 .array/port v0000023ae0816d90, 7;
E_0000023ae07b8690/2 .event anyedge, v0000023ae0816d90_4, v0000023ae0816d90_5, v0000023ae0816d90_6, v0000023ae0816d90_7;
v0000023ae0816d90_8 .array/port v0000023ae0816d90, 8;
v0000023ae0816d90_9 .array/port v0000023ae0816d90, 9;
v0000023ae0816d90_10 .array/port v0000023ae0816d90, 10;
v0000023ae0816d90_11 .array/port v0000023ae0816d90, 11;
E_0000023ae07b8690/3 .event anyedge, v0000023ae0816d90_8, v0000023ae0816d90_9, v0000023ae0816d90_10, v0000023ae0816d90_11;
v0000023ae0816d90_12 .array/port v0000023ae0816d90, 12;
v0000023ae0816d90_13 .array/port v0000023ae0816d90, 13;
v0000023ae0816d90_14 .array/port v0000023ae0816d90, 14;
v0000023ae0816d90_15 .array/port v0000023ae0816d90, 15;
E_0000023ae07b8690/4 .event anyedge, v0000023ae0816d90_12, v0000023ae0816d90_13, v0000023ae0816d90_14, v0000023ae0816d90_15;
v0000023ae0816d90_16 .array/port v0000023ae0816d90, 16;
v0000023ae0816d90_17 .array/port v0000023ae0816d90, 17;
v0000023ae0816d90_18 .array/port v0000023ae0816d90, 18;
v0000023ae0816d90_19 .array/port v0000023ae0816d90, 19;
E_0000023ae07b8690/5 .event anyedge, v0000023ae0816d90_16, v0000023ae0816d90_17, v0000023ae0816d90_18, v0000023ae0816d90_19;
v0000023ae0816d90_20 .array/port v0000023ae0816d90, 20;
v0000023ae0816d90_21 .array/port v0000023ae0816d90, 21;
v0000023ae0816d90_22 .array/port v0000023ae0816d90, 22;
v0000023ae0816d90_23 .array/port v0000023ae0816d90, 23;
E_0000023ae07b8690/6 .event anyedge, v0000023ae0816d90_20, v0000023ae0816d90_21, v0000023ae0816d90_22, v0000023ae0816d90_23;
v0000023ae0816d90_24 .array/port v0000023ae0816d90, 24;
v0000023ae0816d90_25 .array/port v0000023ae0816d90, 25;
v0000023ae0816d90_26 .array/port v0000023ae0816d90, 26;
v0000023ae0816d90_27 .array/port v0000023ae0816d90, 27;
E_0000023ae07b8690/7 .event anyedge, v0000023ae0816d90_24, v0000023ae0816d90_25, v0000023ae0816d90_26, v0000023ae0816d90_27;
v0000023ae0816d90_28 .array/port v0000023ae0816d90, 28;
v0000023ae0816d90_29 .array/port v0000023ae0816d90, 29;
v0000023ae0816d90_30 .array/port v0000023ae0816d90, 30;
v0000023ae0816d90_31 .array/port v0000023ae0816d90, 31;
E_0000023ae07b8690/8 .event anyedge, v0000023ae0816d90_28, v0000023ae0816d90_29, v0000023ae0816d90_30, v0000023ae0816d90_31;
E_0000023ae07b8690 .event/or E_0000023ae07b8690/0, E_0000023ae07b8690/1, E_0000023ae07b8690/2, E_0000023ae07b8690/3, E_0000023ae07b8690/4, E_0000023ae07b8690/5, E_0000023ae07b8690/6, E_0000023ae07b8690/7, E_0000023ae07b8690/8;
S_0000023ae0783780 .scope module, "reg2loc_mux" "reg2loc_mux" 3 36, 12 1 0, S_0000023ae079f540;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "in_cable";
    .port_info 3 /OUTPUT 5 "out";
v0000023ae0816430_0 .net "a", 4 0, L_0000023ae081b520;  1 drivers
v0000023ae0817b50_0 .net "b", 4 0, L_0000023ae081c060;  1 drivers
v0000023ae0817d30_0 .net "in_cable", 0 0, v0000023ae08176f0_0;  alias, 1 drivers
v0000023ae0817c90_0 .var "out", 4 0;
E_0000023ae07b8e10 .event anyedge, v0000023ae08176f0_0, v0000023ae0816430_0, v0000023ae0817b50_0;
S_0000023ae0742c00 .scope module, "regs" "regs" 3 40, 13 5 0, S_0000023ae079f540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 5 "add1";
    .port_info 2 /INPUT 5 "add2";
    .port_info 3 /INPUT 5 "write_add";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /INPUT 64 "write_data";
    .port_info 6 /OUTPUT 64 "read_1";
    .port_info 7 /OUTPUT 64 "read_2";
v0000023ae08178d0_0 .net "add1", 4 0, L_0000023ae081b160;  1 drivers
v0000023ae0817bf0_0 .net "add2", 4 0, v0000023ae0817c90_0;  alias, 1 drivers
v0000023ae08166b0_0 .net "clock", 0 0, v0000023ae081c420_0;  alias, 1 drivers
v0000023ae08175b0_0 .var "read_1", 63 0;
v0000023ae0817330_0 .var "read_2", 63 0;
v0000023ae0817dd0 .array "regs", 0 31, 63 0;
v0000023ae0816e30_0 .net "write_add", 4 0, L_0000023ae081b200;  1 drivers
v0000023ae0816750_0 .net "write_data", 63 0, v0000023ae08170b0_0;  alias, 1 drivers
v0000023ae0817010_0 .net "write_en", 0 0, v0000023ae0816390_0;  alias, 1 drivers
E_0000023ae07b8850 .event posedge, v0000023ae07bb840_0;
S_0000023ae0742d90 .scope module, "sign_extender" "sign_extender" 3 88, 14 4 0, S_0000023ae079f540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 64 "out";
v0000023ae0817a10_0 .net "in", 31 0, v0000023ae07bb200_0;  alias, 1 drivers
v0000023ae0817970_0 .var "out", 63 0;
E_0000023ae07b8750 .event anyedge, v0000023ae07bb200_0, v0000023ae07bbb60_0;
    .scope S_0000023ae086e440;
T_0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000023ae07bbd40_0, 0, 64;
    %end;
    .thread T_0;
    .scope S_0000023ae086e440;
T_1 ;
    %wait E_0000023ae07b70d0;
    %load/vec4 v0000023ae07bb0c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0000023ae07baee0_0;
    %addi 1, 0, 64;
    %assign/vec4 v0000023ae07bbd40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000023ae07bbd40_0;
    %addi 1, 0, 64;
    %assign/vec4 v0000023ae07bbd40_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023ae086e5d0;
T_2 ;
    %vpi_call 6 14 "$readmemb", "instructions.txt", v0000023ae07bb340 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000023ae086e5d0;
T_3 ;
    %wait E_0000023ae07b70d0;
    %ix/getv 4, v0000023ae07bb160_0;
    %load/vec4a v0000023ae07bb340, 4;
    %assign/vec4 v0000023ae07bb200_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000023ae0783780;
T_4 ;
    %wait E_0000023ae07b8e10;
    %load/vec4 v0000023ae0817d30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0000023ae0816430_0;
    %assign/vec4 v0000023ae0817c90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000023ae0817b50_0;
    %assign/vec4 v0000023ae0817c90_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000023ae0742c00;
T_5 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023ae0817dd0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023ae0817dd0, 0, 4;
    %end;
    .thread T_5;
    .scope S_0000023ae0742c00;
T_6 ;
    %wait E_0000023ae07b8850;
    %load/vec4 v0000023ae08178d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000023ae0817dd0, 4;
    %store/vec4 v0000023ae08175b0_0, 0, 64;
    %load/vec4 v0000023ae0817bf0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000023ae0817dd0, 4;
    %store/vec4 v0000023ae0817330_0, 0, 64;
    %jmp T_6;
    .thread T_6;
    .scope S_0000023ae0742c00;
T_7 ;
    %wait E_0000023ae07b70d0;
    %load/vec4 v0000023ae0817010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000023ae0816750_0;
    %load/vec4 v0000023ae0816e30_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000023ae0817dd0, 4, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000023ae077c3d0;
T_8 ;
    %wait E_0000023ae07b8050;
    %load/vec4 v0000023ae08171f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0000023ae0816b10_0;
    %assign/vec4 v0000023ae08169d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000023ae0817650_0;
    %assign/vec4 v0000023ae08169d0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000023ae079f6d0;
T_9 ;
    %wait E_0000023ae07b6fd0;
    %load/vec4 v0000023ae07bb660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000023ae07bba20_0, 0;
    %jmp T_9.7;
T_9.0 ;
    %load/vec4 v0000023ae07bbca0_0;
    %load/vec4 v0000023ae07bb980_0;
    %and;
    %assign/vec4 v0000023ae07bba20_0, 0;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v0000023ae07bbca0_0;
    %load/vec4 v0000023ae07bb980_0;
    %or;
    %assign/vec4 v0000023ae07bba20_0, 0;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0000023ae07bbca0_0;
    %load/vec4 v0000023ae07bb980_0;
    %add;
    %assign/vec4 v0000023ae07bba20_0, 0;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0000023ae07bbca0_0;
    %load/vec4 v0000023ae07bb980_0;
    %sub;
    %assign/vec4 v0000023ae07bba20_0, 0;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0000023ae07bb980_0;
    %assign/vec4 v0000023ae07bba20_0, 0;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0000023ae07bbca0_0;
    %load/vec4 v0000023ae07bb980_0;
    %or;
    %inv;
    %assign/vec4 v0000023ae07bba20_0, 0;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %load/vec4 v0000023ae07bba20_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023ae07bb7a0_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae07bb7a0_0, 0;
T_9.9 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000023ae086e760;
T_10 ;
    %wait E_0000023ae07b71d0;
    %load/vec4 v0000023ae08164d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023ae0817470_0, 0, 4;
    %jmp T_10.3;
T_10.1 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000023ae0817470_0, 0, 4;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000023ae0816930_0;
    %dup/vec4;
    %pushi/vec4 1112, 0, 11;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 1624, 0, 11;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 1104, 0, 11;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1360, 0, 11;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023ae0817470_0, 0;
    %jmp T_10.8;
T_10.5 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023ae0817470_0, 0;
    %jmp T_10.8;
T_10.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023ae0817470_0, 0;
    %jmp T_10.8;
T_10.7 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023ae0817470_0, 0;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000023ae07834c0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023ae0817830_0, 0, 32;
T_11.0 ;
    %load/vec4 v0000023ae0817830_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.1, 5;
    %load/vec4 v0000023ae0817830_0;
    %pad/s 64;
    %muli 100, 0, 64;
    %ix/getv/s 4, v0000023ae0817830_0;
    %store/vec4a v0000023ae0816d90, 4, 0;
    %load/vec4 v0000023ae0817830_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023ae0817830_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0000023ae07834c0;
T_12 ;
    %wait E_0000023ae07b8690;
    %load/vec4 v0000023ae0816c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000023ae0817790_0;
    %ix/getv 3, v0000023ae0817290_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023ae0816d90, 0, 4;
T_12.0 ;
    %load/vec4 v0000023ae0817510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %ix/getv 4, v0000023ae0817290_0;
    %load/vec4a v0000023ae0816d90, 4;
    %assign/vec4 v0000023ae0816610_0, 0;
T_12.2 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000023ae077c6f0;
T_13 ;
    %wait E_0000023ae07b88d0;
    %load/vec4 v0000023ae0817150_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0000023ae0816ed0_0;
    %assign/vec4 v0000023ae08170b0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000023ae0816f70_0;
    %assign/vec4 v0000023ae08170b0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000023ae077c560;
T_14 ;
    %wait E_0000023ae07b8d90;
    %load/vec4 v0000023ae0816070_0;
    %dup/vec4;
    %pushi/vec4 1986, 0, 11;
    %cmp/x;
    %jmp/1 T_14.0, 4;
    %dup/vec4;
    %pushi/vec4 1984, 0, 11;
    %cmp/x;
    %jmp/1 T_14.1, 4;
    %dup/vec4;
    %pushi/vec4 1447, 7, 11;
    %cmp/x;
    %jmp/1 T_14.2, 4;
    %dup/vec4;
    %pushi/vec4 191, 31, 11;
    %cmp/x;
    %jmp/1 T_14.3, 4;
    %dup/vec4;
    %pushi/vec4 1880, 776, 11;
    %cmp/x;
    %jmp/1 T_14.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae08176f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae0816bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae08162f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae0816390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae0816a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae0816570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae0817ab0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023ae0816250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae08167f0_0, 0;
    %jmp T_14.6;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae08176f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023ae0816bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023ae08162f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023ae0816390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023ae0816a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae0816570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae0817ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae08167f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023ae0816250_0, 0;
    %jmp T_14.6;
T_14.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023ae08176f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023ae0816bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023ae08162f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae0816390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae0816a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023ae0816570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae0817ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae08167f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023ae0816250_0, 0;
    %jmp T_14.6;
T_14.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023ae08176f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae0816bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae08162f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae0816390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae0816a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae0816570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023ae0817ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae08167f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000023ae0816250_0, 0;
    %jmp T_14.6;
T_14.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae08176f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae0816bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae08162f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae0816390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae0816a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae0816570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae0817ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023ae08167f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000023ae0816250_0, 0;
    %jmp T_14.6;
T_14.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae08176f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae0816bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae08162f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023ae0816390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae0816a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae0816570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae0817ab0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000023ae0816250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae08167f0_0, 0;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000023ae079f860;
T_15 ;
    %wait E_0000023ae07b7090;
    %load/vec4 v0000023ae07bae40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000023ae07bb700_0, 0;
    %jmp T_15.7;
T_15.0 ;
    %load/vec4 v0000023ae07bbac0_0;
    %load/vec4 v0000023ae07bbb60_0;
    %and;
    %assign/vec4 v0000023ae07bb700_0, 0;
    %jmp T_15.7;
T_15.1 ;
    %load/vec4 v0000023ae07bbac0_0;
    %load/vec4 v0000023ae07bbb60_0;
    %or;
    %assign/vec4 v0000023ae07bb700_0, 0;
    %jmp T_15.7;
T_15.2 ;
    %load/vec4 v0000023ae07bbac0_0;
    %load/vec4 v0000023ae07bbb60_0;
    %add;
    %assign/vec4 v0000023ae07bb700_0, 0;
    %jmp T_15.7;
T_15.3 ;
    %load/vec4 v0000023ae07bbac0_0;
    %load/vec4 v0000023ae07bbb60_0;
    %sub;
    %assign/vec4 v0000023ae07bb700_0, 0;
    %jmp T_15.7;
T_15.4 ;
    %load/vec4 v0000023ae07bbb60_0;
    %assign/vec4 v0000023ae07bb700_0, 0;
    %jmp T_15.7;
T_15.5 ;
    %load/vec4 v0000023ae07bbac0_0;
    %load/vec4 v0000023ae07bbb60_0;
    %or;
    %inv;
    %assign/vec4 v0000023ae07bb700_0, 0;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %load/vec4 v0000023ae07bb700_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_15.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023ae07bb2a0_0, 0;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ae07bb2a0_0, 0;
T_15.9 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000023ae0742d90;
T_16 ;
    %wait E_0000023ae07b8750;
    %load/vec4 v0000023ae0817a10_0;
    %parti/s 6, 26, 6;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000023ae0817a10_0;
    %parti/s 26, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023ae0817970_0, 4, 5;
    %load/vec4 v0000023ae0817970_0;
    %parti/s 1, 25, 6;
    %replicate 64;
    %pad/u 38;
    %ix/load 4, 26, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023ae0817970_0, 4, 5;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000023ae0817a10_0;
    %parti/s 8, 24, 6;
    %cmpi/e 180, 0, 8;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0000023ae0817a10_0;
    %parti/s 19, 5, 4;
    %pad/u 20;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023ae0817970_0, 4, 5;
    %load/vec4 v0000023ae0817970_0;
    %parti/s 1, 19, 6;
    %replicate 64;
    %pad/u 44;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023ae0817970_0, 4, 5;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0000023ae0817a10_0;
    %parti/s 9, 12, 5;
    %pad/u 10;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023ae0817970_0, 4, 5;
    %load/vec4 v0000023ae0817970_0;
    %parti/s 1, 9, 5;
    %replicate 64;
    %pad/u 54;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023ae0817970_0, 4, 5;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000023ae07b2500;
T_17 ;
    %delay 1, 0;
    %load/vec4 v0000023ae081c420_0;
    %inv;
    %store/vec4 v0000023ae081c420_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0000023ae07b2500;
T_18 ;
    %vpi_call 2 20 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023ae079f540 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023ae081c420_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    ".\CPU_tb.v";
    "./CPU.v";
    "./ALU_64.v";
    "./PC.v";
    "./Rom.v";
    "./Aluctrl.v";
    "./ALUSrc_mux.v";
    "./control_unit.v";
    "./MemtoReg_mux.v";
    "./Ram.v";
    "./Reg2loc_mux.v";
    "./Regs.v";
    "./Sign_extender.v";
