

================================================================
== Vitis HLS Report for 'Gsm_LPC_Analysis'
================================================================
* Date:           Wed Jul  2 18:28:22 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        GSM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.672 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    |  min |  max |   Type  |
    +---------+---------+----------+-----------+------+------+---------+
    |     1160|     2010|  9.280 us|  16.080 us|  1161|  2011|       no|
    +---------+---------+----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                 |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Transformation_to_Log_Area_Ratios_label0  |        8|        8|         2|          1|          1|     8|       yes|
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 9 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:244->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%L_ACF = alloca i64 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:9]   --->   Operation 11 'alloca' 'L_ACF' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln11 = call void @Autocorrelation, i16 %indata, i64 %L_ACF, i4 %bitoff" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:11]   --->   Operation 12 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln244 = store i4 1, i4 %i" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:244->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 13 'store' 'store_ln244' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %idx"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln11 = call void @Autocorrelation, i16 %indata, i64 %L_ACF, i4 %bitoff" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:11]   --->   Operation 15 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln12 = call void @Reflection_coefficients, i64 %L_ACF, i16 %LARc, i4 %bitoff" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:12]   --->   Operation 16 'call' 'call_ln12' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty" [/home/gabriel/Documents/RAISE/dataset_gen/base_solutions/GSM/temp/directives.tcl:14]   --->   Operation 17 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:7]   --->   Operation 18 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %indata, void @empty_9, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %indata"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %LARc, void @empty_9, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %LARc"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln12 = call void @Reflection_coefficients, i64 %L_ACF, i16 %LARc, i4 %bitoff" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:12]   --->   Operation 23 'call' 'call_ln12' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln248 = br void %for.body.i" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:248->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 24 'br' 'br_ln248' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.09>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%idx_load = load i4 %idx" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:248->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 25 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%i_8 = load i4 %i" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:248->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 26 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.70ns)   --->   "%icmp_ln248 = icmp_eq  i4 %i_8, i4 9" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:248->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 27 'icmp' 'icmp_ln248' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 28 [1/1] (0.70ns)   --->   "%add_ln248 = add i4 %idx_load, i4 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:248->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 28 'add' 'add_ln248' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln248 = br i1 %icmp_ln248, void %for.body.i.split_ifconv, void %Transformation_to_Log_Area_Ratios.exit" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:248->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 29 'br' 'br_ln248' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i4 %idx_load" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:248->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 30 'zext' 'zext_ln248' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%LARc_addr = getelementptr i16 %LARc, i64 0, i64 %zext_ln248" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:250->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 31 'getelementptr' 'LARc_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_5 : Operation 32 [2/2] (0.68ns)   --->   "%temp_27 = load i3 %LARc_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:250->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 32 'load' 'temp_27' <Predicate = (!icmp_ln248)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 33 [1/1] (0.70ns)   --->   "%i_9 = add i4 %i_8, i4 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:248->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 33 'add' 'i_9' <Predicate = (!icmp_ln248)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln244 = store i4 %i_9, i4 %i" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:244->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 34 'store' 'store_ln244' <Predicate = (!icmp_ln248)> <Delay = 0.38>
ST_5 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln248 = store i4 %add_ln248, i4 %idx" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:248->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 35 'store' 'store_ln248' <Predicate = (!icmp_ln248)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 4.45>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln244 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:244->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 36 'specpipeline' 'specpipeline_ln244' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln249 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:249->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln249' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln248 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:248->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 38 'specloopname' 'specloopname_ln248' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/2] (0.68ns)   --->   "%temp_27 = load i3 %LARc_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:250->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 39 'load' 'temp_27' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %temp_27, i32 15" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_add.c:67->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:251->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 40 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.78ns)   --->   "%icmp_ln67 = icmp_eq  i16 %temp_27, i16 32768" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_add.c:67->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:251->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 41 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (0.78ns)   --->   "%sub_ln67 = sub i16 0, i16 %temp_27" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_add.c:67->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:251->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 42 'sub' 'sub_ln67' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%select_ln67 = select i1 %icmp_ln67, i16 32767, i16 %sub_ln67" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_add.c:67->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:251->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 43 'select' 'select_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.24ns) (out node of the LUT)   --->   "%temp = select i1 %tmp, i16 %select_ln67, i16 %temp_27" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_add.c:67->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:251->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 44 'select' 'temp' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.78ns)   --->   "%icmp_ln253 = icmp_slt  i16 %temp, i16 22118" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:253->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 45 'icmp' 'icmp_ln253' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node temp_32)   --->   "%temp_28 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %temp, i32 1, i32 15" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:254->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 46 'partselect' 'temp_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node temp_32)   --->   "%sext_ln254 = sext i15 %temp_28" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:254->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 47 'sext' 'sext_ln254' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.78ns)   --->   "%icmp_ln255 = icmp_slt  i16 %temp, i16 31130" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:255->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 48 'icmp' 'icmp_ln255' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.78ns)   --->   "%temp_29 = add i16 %temp, i16 54477" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:256->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 49 'add' 'temp_29' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node temp_30)   --->   "%shl_ln259 = shl i16 %temp, i16 2" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:259->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 50 'shl' 'shl_ln259' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.78ns) (out node of the LUT)   --->   "%temp_30 = add i16 %shl_ln259, i16 26624" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:259->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 51 'add' 'temp_30' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node temp_32)   --->   "%temp_31 = select i1 %icmp_ln253, i16 %sext_ln254, i16 %temp_30" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:253->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 52 'select' 'temp_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node temp_32)   --->   "%xor_ln253 = xor i1 %icmp_ln253, i1 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:253->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 53 'xor' 'xor_ln253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node temp_32)   --->   "%and_ln255 = and i1 %icmp_ln255, i1 %xor_ln253" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:255->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 54 'and' 'and_ln255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.24ns) (out node of the LUT)   --->   "%temp_32 = select i1 %and_ln255, i16 %temp_29, i16 %temp_31" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:255->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 55 'select' 'temp_32' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.78ns)   --->   "%sub_ln262 = sub i16 0, i16 %temp_32" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:262->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 56 'sub' 'sub_ln262' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.24ns)   --->   "%select_ln262 = select i1 %tmp, i16 %sub_ln262, i16 %temp_32" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:262->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 57 'select' 'select_ln262' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.68ns)   --->   "%store_ln262 = store i16 %select_ln262, i3 %LARc_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:262->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 58 'store' 'store_ln262' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln248 = br void %for.body.i" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:248->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13]   --->   Operation 59 'br' 'br_ln248' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 60 [2/2] (0.00ns)   --->   "%call_ln14 = call void @Quantization_and_coding, i16 %LARc" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:14]   --->   Operation 60 'call' 'call_ln14' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln14 = call void @Quantization_and_coding, i16 %LARc" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:14]   --->   Operation 61 'call' 'call_ln14' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln15 = ret" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:15]   --->   Operation 62 'ret' 'ret_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 4 bit ('i', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:244->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13) [5]  (0.000 ns)
	'store' operation 0 bit ('store_ln244', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:244->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13) of constant 1 on local variable 'i', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:244->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13 [15]  (0.387 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 1.095ns
The critical path consists of the following:
	'load' operation 4 bit ('i', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:248->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13) on local variable 'i', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:244->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13 [20]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln248', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:248->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13) [21]  (0.708 ns)
	'store' operation 0 bit ('store_ln244', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:244->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13) of variable 'i', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:248->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13 on local variable 'i', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:244->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13 [51]  (0.387 ns)

 <State 6>: 4.450ns
The critical path consists of the following:
	'load' operation 16 bit ('temp', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:250->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13) on array 'LARc' [30]  (0.683 ns)
	'icmp' operation 1 bit ('icmp_ln67', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_add.c:67->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:251->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13) [32]  (0.785 ns)
	'select' operation 16 bit ('select_ln67', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_add.c:67->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:251->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13) [34]  (0.000 ns)
	'select' operation 16 bit ('temp', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_add.c:67->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:251->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13) [35]  (0.243 ns)
	'icmp' operation 1 bit ('icmp_ln253', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:253->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13) [36]  (0.785 ns)
	'select' operation 16 bit ('temp', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:253->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13) [43]  (0.000 ns)
	'select' operation 16 bit ('temp', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:255->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13) [46]  (0.243 ns)
	'sub' operation 16 bit ('sub_ln262', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:262->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13) [47]  (0.785 ns)
	'select' operation 16 bit ('select_ln262', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:262->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13) [48]  (0.243 ns)
	'store' operation 0 bit ('store_ln262', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:262->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13) of variable 'select_ln262', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:262->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm.c:13 on array 'LARc' [49]  (0.683 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
