// Seed: 283864704
module module_0 (
    output tri0 id_0,
    input  wire id_1,
    input  wand id_2,
    output wire id_3
);
  wire id_5;
  assign id_5 = 1;
  wire id_6, id_7;
  wire id_8;
  assign id_6 = 1'b0 == 1 + 1 ? id_6 : id_7;
  id_9(
      .id_0(1), .id_1(1'b0), .id_2(1'h0)
  );
endmodule
module module_1 (
    input  tri   id_0,
    output uwire id_1,
    output wand  id_2,
    input  wire  id_3,
    output uwire id_4
);
  reg id_6;
  module_0(
      id_2, id_0, id_0, id_1
  );
  always @(posedge 1) begin
    id_6 = new(1'h0 - 1);
  end
  wire id_7 = id_7;
  assign id_1 = 1;
endmodule
