$date
	Sat Oct 22 18:59:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#558848
b1011 !
1"
#558850
b1011 &
b1011 %
1$
#558851
0"
#558854
b100010 &
b100010 %
#558858
b10001 &
b10001 %
#558862
b110100 &
b110100 %
#558866
b11010 &
b11010 %
#558870
b1101 &
b1101 %
#558874
b101000 &
b101000 %
#558878
b10100 &
b10100 %
#558882
b1010 &
b1010 %
#558886
b101 &
b101 %
#558890
b10000 &
b10000 %
#558894
b1000 &
b1000 %
#558898
b100 &
b100 %
#558902
b10 &
b10 %
#558906
b1 &
b1 %
1#
#558910
b0 &
0#
b0 %
0$
#1531170
b1110 &
b1110 %
1$
b1110 !
1"
#1531171
0"
#1531174
b111 &
b111 %
#1531178
b10110 &
b10110 %
#1531182
b1011 &
b1011 %
#1531186
b100010 &
b100010 %
#1531190
b10001 &
b10001 %
#1531194
b110100 &
b110100 %
#1531198
b11010 &
b11010 %
#1531202
b1101 &
b1101 %
#1531206
b101000 &
b101000 %
#1531210
b10100 &
b10100 %
#1531214
b1010 &
b1010 %
#1531218
b101 &
b101 %
#1531222
b10000 &
b10000 %
#1531226
b1000 &
b1000 %
#1531230
b100 &
b100 %
#1531234
b10 &
b10 %
#1531238
b1 &
1#
b1 %
#1531242
b0 &
b0 %
0#
0$
#2545297
b100 !
1"
#2545298
b100 &
b100 %
1$
#2545299
0"
#2545302
b10 &
b10 %
#2545306
b1 &
b1 %
1#
#2545310
b0 &
0#
b0 %
0$
#4500012
