
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.39 (git sha1 00338082b, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Running command `read_verilog -sv -noblackbox ice40/ice40hx8k.sv src/top.sv src/top1.sv src/mux.sv src/fpgaModule.sv src/keysync.sv src/ssdec.sv src/signExtender.sv src/alu.sv src/register_file.sv src/memory_control.sv src/control.sv src/pc.sv src/writeToReg.sv src/edgeDetector.sv src/request.sv src/ram.sv src/request_unit.sv ice40/uart/uart.v ice40/uart/uart_tx.v ice40/uart/uart_rx.v; synth_ice40 -top ice40hx8k -json ./ice40/build/ice40.json' --

1. Executing Verilog-2005 frontend: ice40/ice40hx8k.sv
Parsing SystemVerilog input from `ice40/ice40hx8k.sv' to AST representation.
Generating RTLIL representation for module `\ice40hx8k'.
Generating RTLIL representation for module `\reset_on_start'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: src/top.sv
Parsing SystemVerilog input from `src/top.sv' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: src/top1.sv
Parsing SystemVerilog input from `src/top1.sv' to AST representation.
Generating RTLIL representation for module `\top1'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: src/mux.sv
Parsing SystemVerilog input from `src/mux.sv' to AST representation.
Generating RTLIL representation for module `\mux'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: src/fpgaModule.sv
Parsing SystemVerilog input from `src/fpgaModule.sv' to AST representation.
Generating RTLIL representation for module `\fpgaModule'.
Generating RTLIL representation for module `\bcd'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: src/keysync.sv
Parsing SystemVerilog input from `src/keysync.sv' to AST representation.
Generating RTLIL representation for module `\keysync'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: src/ssdec.sv
Parsing SystemVerilog input from `src/ssdec.sv' to AST representation.
Generating RTLIL representation for module `\ssdec'.
Warning: Replacing memory \seg7 with list of registers. See src/ssdec.sv:9
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: src/signExtender.sv
Parsing SystemVerilog input from `src/signExtender.sv' to AST representation.
Generating RTLIL representation for module `\signExtender'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: src/alu.sv
Parsing SystemVerilog input from `src/alu.sv' to AST representation.
Generating RTLIL representation for module `\alu'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: src/register_file.sv
Parsing SystemVerilog input from `src/register_file.sv' to AST representation.
Generating RTLIL representation for module `\register_file'.
Warning: Replacing memory \nxt_register with list of registers. See src/register_file.sv:60
Warning: Replacing memory \register with list of registers. See src/register_file.sv:47
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: src/memory_control.sv
Parsing SystemVerilog input from `src/memory_control.sv' to AST representation.
Generating RTLIL representation for module `\memory_control'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: src/control.sv
Parsing SystemVerilog input from `src/control.sv' to AST representation.
Generating RTLIL representation for module `\control'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: src/pc.sv
Parsing SystemVerilog input from `src/pc.sv' to AST representation.
Generating RTLIL representation for module `\pc'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: src/writeToReg.sv
Parsing SystemVerilog input from `src/writeToReg.sv' to AST representation.
Generating RTLIL representation for module `\writeToReg'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: src/edgeDetector.sv
Parsing SystemVerilog input from `src/edgeDetector.sv' to AST representation.
Generating RTLIL representation for module `\edgeDetector'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: src/request.sv
Parsing SystemVerilog input from `src/request.sv' to AST representation.
Generating RTLIL representation for module `\request'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: src/ram.sv
Parsing SystemVerilog input from `src/ram.sv' to AST representation.
Generating RTLIL representation for module `\ram'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: src/request_unit.sv
Parsing SystemVerilog input from `src/request_unit.sv' to AST representation.
Generating RTLIL representation for module `\request_unit'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: ice40/uart/uart.v
Parsing SystemVerilog input from `ice40/uart/uart.v' to AST representation.
Generating RTLIL representation for module `\uart'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: ice40/uart/uart_tx.v
Parsing SystemVerilog input from `ice40/uart/uart_tx.v' to AST representation.
Generating RTLIL representation for module `\uart_tx'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: ice40/uart/uart_rx.v
Parsing SystemVerilog input from `ice40/uart/uart_rx.v' to AST representation.
Generating RTLIL representation for module `\uart_rx'.
Successfully finished Verilog frontend.

22. Executing SYNTH_ICE40 pass.

22.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

22.2. Executing HIERARCHY pass (managing design hierarchy).

22.2.1. Analyzing design hierarchy..
Top module:  \ice40hx8k
Used module:     \top
Used module:         \top1
Used module:             \ram
Used module:             \request
Used module:                 \memory_control
Used module:                 \request_unit
Used module:             \signExtender
Used module:             \writeToReg
Used module:             \pc
Used module:             \control
Used module:             \register_file
Used module:             \alu
Used module:             \mux
Used module:             \fpgaModule
Used module:                 \ssdec
Used module:                 \bcd
Used module:                 \keysync
Used module:                 \edgeDetector
Used module:     \reset_on_start
Used module:     \uart
Used module:         \uart_rx
Used module:         \uart_tx
Parameter \DATA_WIDTH = 8

22.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000'.
Parameter \DATA_WIDTH = 8

22.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000'.

22.2.4. Analyzing design hierarchy..
Top module:  \ice40hx8k
Used module:     \top
Used module:         \top1
Used module:             \ram
Used module:             \request
Used module:                 \memory_control
Used module:                 \request_unit
Used module:             \signExtender
Used module:             \writeToReg
Used module:             \pc
Used module:             \control
Used module:             \register_file
Used module:             \alu
Used module:             \mux
Used module:             \fpgaModule
Used module:                 \ssdec
Used module:                 \bcd
Used module:                 \keysync
Used module:                 \edgeDetector
Used module:     \reset_on_start
Used module:     \uart
Used module:         $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:         $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000

22.2.5. Analyzing design hierarchy..
Top module:  \ice40hx8k
Used module:     \top
Used module:         \top1
Used module:             \ram
Used module:             \request
Used module:                 \memory_control
Used module:                 \request_unit
Used module:             \signExtender
Used module:             \writeToReg
Used module:             \pc
Used module:             \control
Used module:             \register_file
Used module:             \alu
Used module:             \mux
Used module:             \fpgaModule
Used module:                 \ssdec
Used module:                 \bcd
Used module:                 \keysync
Used module:                 \edgeDetector
Used module:     \reset_on_start
Used module:     \uart
Used module:         $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:         $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000
Removing unused module `\uart_rx'.
Removing unused module `\uart_tx'.
Removed 2 unused modules.
Mapping positional arguments of cell ice40hx8k.top_inst (top).
Mapping positional arguments of cell ice40hx8k.ros (reset_on_start).
Warning: Resizing cell port ice40hx8k.uart_inst.prescale from 32 bits to 16 bits.
Warning: Resizing cell port ice40hx8k.uart_inst.rst from 32 bits to 1 bits.

22.3. Executing PROC pass (convert processes to netlists).

22.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `ram.$proc$src/ram.sv:0$302'.
Found and cleaned up 1 empty switch in `\memory_control.$proc$src/memory_control.sv:0$235'.
Cleaned up 1 empty switch.

22.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$608 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1353$601 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$597 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1212$590 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1138$587 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1088$584 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1017$581 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:967$578 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$570 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:742$563 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$559 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:601$552 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:527$549 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:477$546 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:406$543 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:356$540 in module SB_DFFSR.
Marked 4 switch rules as full_case in process $proc$ice40/uart/uart_tx.v:78$776 in module $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.
Marked 7 switch rules as full_case in process $proc$ice40/uart/uart_rx.v:86$748 in module $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.
Marked 4 switch rules as full_case in process $proc$src/request_unit.sv:0$305 in module request_unit.
Marked 1 switch rules as full_case in process $proc$src/request_unit.sv:20$303 in module request_unit.
Marked 1 switch rules as full_case in process $proc$src/ram.sv:75$293 in module ram.
Marked 1 switch rules as full_case in process $proc$src/edgeDetector.sv:9$287 in module edgeDetector.
Marked 1 switch rules as full_case in process $proc$src/writeToReg.sv:0$283 in module writeToReg.
Marked 2 switch rules as full_case in process $proc$src/pc.sv:0$248 in module pc.
Marked 1 switch rules as full_case in process $proc$src/pc.sv:32$246 in module pc.
Removed 2 dead cases from process $proc$src/control.sv:0$241 in module control.
Marked 9 switch rules as full_case in process $proc$src/control.sv:0$241 in module control.
Marked 3 switch rules as full_case in process $proc$src/memory_control.sv:0$235 in module memory_control.
Marked 1 switch rules as full_case in process $proc$src/memory_control.sv:11$233 in module memory_control.
Removed 1 dead cases from process $proc$src/register_file.sv:0$230 in module register_file.
Marked 1 switch rules as full_case in process $proc$src/register_file.sv:0$230 in module register_file.
Removed 1 dead cases from process $proc$src/register_file.sv:0$227 in module register_file.
Marked 1 switch rules as full_case in process $proc$src/register_file.sv:0$227 in module register_file.
Removed 1 dead cases from process $proc$src/register_file.sv:0$219 in module register_file.
Marked 2 switch rules as full_case in process $proc$src/register_file.sv:0$219 in module register_file.
Marked 1 switch rules as full_case in process $proc$src/register_file.sv:43$149 in module register_file.
Marked 11 switch rules as full_case in process $proc$src/alu.sv:0$119 in module alu.
Marked 4 switch rules as full_case in process $proc$src/signExtender.sv:0$94 in module signExtender.
Removed 1 dead cases from process $proc$src/ssdec.sv:0$91 in module ssdec.
Marked 1 switch rules as full_case in process $proc$src/ssdec.sv:0$91 in module ssdec.
Marked 1 switch rules as full_case in process $proc$src/keysync.sv:15$85 in module keysync.
Marked 4 switch rules as full_case in process $proc$src/fpgaModule.sv:0$44 in module fpgaModule.
Marked 3 switch rules as full_case in process $proc$src/fpgaModule.sv:0$34 in module fpgaModule.
Marked 1 switch rules as full_case in process $proc$src/fpgaModule.sv:44$32 in module fpgaModule.
Marked 1 switch rules as full_case in process $proc$src/fpgaModule.sv:35$29 in module fpgaModule.
Marked 1 switch rules as full_case in process $proc$src/mux.sv:0$28 in module mux.
Marked 5 switch rules as full_case in process $proc$ice40/ice40hx8k.sv:131$16 in module reset_on_start.
Marked 1 switch rules as full_case in process $proc$ice40/ice40hx8k.sv:104$9 in module ice40hx8k.
Marked 1 switch rules as full_case in process $proc$ice40/ice40hx8k.sv:98$7 in module ice40hx8k.
Marked 1 switch rules as full_case in process $proc$ice40/ice40hx8k.sv:14$1 in module ice40hx8k.
Removed a total of 6 dead cases.

22.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 55 redundant assignments.
Promoted 169 assignments to connections.

22.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$611'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$607'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$600'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$596'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$589'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$586'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$583'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$580'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$577'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$575'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$573'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$569'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$562'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$558'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$551'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$548'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$545'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$542'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$539'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$537'.
  Set init value: \Q = 1'0
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:71$795'.
  Set init value: \bit_cnt = 4'0000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:70$794'.
  Set init value: \prescale_reg = 19'0000000000000000000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:69$793'.
  Set init value: \data_reg = 9'000000000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:67$792'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:65$791'.
  Set init value: \txd_reg = 1'1
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:63$790'.
  Set init value: \input_axis_tready_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:77$775'.
  Set init value: \bit_cnt = 4'0000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:76$774'.
  Set init value: \prescale_reg = 19'0000000000000000000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:75$773'.
  Set init value: \data_reg = 8'00000000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:73$772'.
  Set init value: \frame_error_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:72$771'.
  Set init value: \overrun_error_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:71$770'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:69$769'.
  Set init value: \rxd_reg = 1'1
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:67$768'.
  Set init value: \output_axis_tvalid_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:66$767'.
  Set init value: \output_axis_tdata_reg = 8'00000000
Found init rule in `\reset_on_start.$proc$ice40/ice40hx8k.sv:129$23'.
  Set init value: \startup = 3'000
Found init rule in `\ice40hx8k.$proc$ice40/ice40hx8k.sv:13$14'.
  Set init value: \hz100 = 1'0
Found init rule in `\ice40hx8k.$proc$ice40/ice40hx8k.sv:12$13'.
  Set init value: \ctr = 16'0000000000000000

22.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$608'.
Found async reset \R in `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$597'.
Found async reset \S in `\SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1138$587'.
Found async reset \R in `\SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1017$581'.
Found async reset \S in `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$570'.
Found async reset \R in `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$559'.
Found async reset \S in `\SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:527$549'.
Found async reset \R in `\SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:406$543'.
Found async reset \nRST in `\request_unit.$proc$src/request_unit.sv:20$303'.
Found async reset \nRst_i in `\edgeDetector.$proc$src/edgeDetector.sv:9$287'.
Found async reset \nRST in `\pc.$proc$src/pc.sv:32$246'.
Found async reset \nRST in `\memory_control.$proc$src/memory_control.sv:11$233'.
Found async reset \nRST in `\register_file.$proc$src/register_file.sv:43$149'.
Found async reset \rst in `\keysync.$proc$src/keysync.sv:15$85'.
Found async reset \nrst in `\fpgaModule.$proc$src/fpgaModule.sv:44$32'.
Found async reset \nrst in `\fpgaModule.$proc$src/fpgaModule.sv:35$29'.
Found async reset \manual in `\reset_on_start.$proc$ice40/ice40hx8k.sv:131$16'.
Found async reset \rxready in `\ice40hx8k.$proc$ice40/ice40hx8k.sv:104$9'.
Found async reset \txready in `\ice40hx8k.$proc$ice40/ice40hx8k.sv:98$7'.

22.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~90 debug messages>

22.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$611'.
Creating decoders for process `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$608'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$607'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1353$601'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$600'.
Creating decoders for process `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$597'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$596'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1212$590'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$589'.
Creating decoders for process `\SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1138$587'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$586'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1088$584'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$583'.
Creating decoders for process `\SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1017$581'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$580'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:967$578'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$577'.
Creating decoders for process `\SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:922$576'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$575'.
Creating decoders for process `\SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:882$574'.
Creating decoders for process `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$573'.
Creating decoders for process `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$570'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$569'.
Creating decoders for process `\SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:742$563'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$562'.
Creating decoders for process `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$559'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$558'.
Creating decoders for process `\SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:601$552'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$551'.
Creating decoders for process `\SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:527$549'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$548'.
Creating decoders for process `\SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:477$546'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$545'.
Creating decoders for process `\SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:406$543'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$542'.
Creating decoders for process `\SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:356$540'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$539'.
Creating decoders for process `\SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:311$538'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$537'.
Creating decoders for process `\SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:271$536'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:71$795'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:70$794'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:69$793'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:67$792'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:65$791'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:63$790'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$776'.
     1/6: $0\data_reg[8:0]
     2/6: $0\prescale_reg[18:0]
     3/6: $0\txd_reg[0:0]
     4/6: $0\busy_reg[0:0]
     5/6: $0\bit_cnt[3:0]
     6/6: $0\input_axis_tready_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:77$775'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:76$774'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:75$773'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:73$772'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:72$771'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:71$770'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:69$769'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:67$768'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:66$767'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$748'.
     1/9: $0\frame_error_reg[0:0]
     2/9: $0\overrun_error_reg[0:0]
     3/9: $0\rxd_reg[0:0]
     4/9: $0\output_axis_tvalid_reg[0:0]
     5/9: $0\output_axis_tdata_reg[7:0]
     6/9: $0\bit_cnt[3:0]
     7/9: $0\prescale_reg[18:0]
     8/9: $0\data_reg[7:0]
     9/9: $0\busy_reg[0:0]
Creating decoders for process `\request_unit.$proc$src/request_unit.sv:0$305'.
     1/8: $4\nxt_dmmWen[0:0]
     2/8: $4\nxt_dmmRen[0:0]
     3/8: $3\nxt_dmmWen[0:0]
     4/8: $3\nxt_dmmRen[0:0]
     5/8: $2\nxt_dmmWen[0:0]
     6/8: $2\nxt_dmmRen[0:0]
     7/8: $1\nxt_dmmWen[0:0]
     8/8: $1\nxt_dmmRen[0:0]
Creating decoders for process `\request_unit.$proc$src/request_unit.sv:20$303'.
     1/2: $0\dmmWen[0:0]
     2/2: $0\dmmRen[0:0]
Creating decoders for process `\ram.$proc$src/ram.sv:75$293'.
     1/3: $1$memwr$\mem$src/ram.sv:77$292_EN[31:0]$299
     2/3: $1$memwr$\mem$src/ram.sv:77$292_DATA[31:0]$298
     3/3: $1$memwr$\mem$src/ram.sv:77$292_ADDR[11:0]$297
Creating decoders for process `\edgeDetector.$proc$src/edgeDetector.sv:0$289'.
Creating decoders for process `\edgeDetector.$proc$src/edgeDetector.sv:9$287'.
     1/2: $0\flip1[0:0]
     2/2: $0\flip2[0:0]
Creating decoders for process `\writeToReg.$proc$src/writeToReg.sv:0$283'.
     1/1: $1\writeData[31:0]
Creating decoders for process `\pc.$proc$src/pc.sv:0$248'.
     1/2: $2\next_pc[31:0]
     2/2: $1\next_pc[31:0]
Creating decoders for process `\pc.$proc$src/pc.sv:32$246'.
     1/1: $0\PC[31:0]
Creating decoders for process `\control.$proc$src/control.sv:0$241'.
     1/23: $9\cuOP[5:0]
     2/23: $6\aluOP[3:0]
     3/23: $8\cuOP[5:0]
     4/23: $5\aluOP[3:0]
     5/23: $7\cuOP[5:0]
     6/23: $4\aluOP[3:0]
     7/23: $6\cuOP[5:0]
     8/23: $3\aluOP[3:0]
     9/23: $5\cuOP[5:0]
    10/23: $2\aluOP[3:0]
    11/23: $4\cuOP[5:0]
    12/23: $3\cuOP[5:0]
    13/23: $2\cuOP[5:0]
    14/23: $1\regWrite[0:0]
    15/23: $1\rd[4:0]
    16/23: $1\imm[19:0]
    17/23: $1\cuOP[5:0]
    18/23: $1\reg_2[4:0]
    19/23: $1\reg_1[4:0]
    20/23: $1\aluOP[3:0]
    21/23: $1\memRead[0:0]
    22/23: $1\memWrite[0:0]
    23/23: $1\aluSrc[0:0]
Creating decoders for process `\memory_control.$proc$src/memory_control.sv:0$235'.
     1/20: $3\i_wait[0:0]
     2/20: $4\imemload[31:0]
     3/20: $3\Ren[0:0]
     4/20: $3\ramaddr[31:0]
     5/20: $3\Wen[0:0]
     6/20: $2\d_wait[0:0]
     7/20: $2\ramstore[31:0]
     8/20: $2\Wen[0:0]
     9/20: $2\ramaddr[31:0]
    10/20: $2\i_wait[0:0]
    11/20: $2\Ren[0:0]
    12/20: $3\imemload[31:0]
    13/20: $1\d_wait[0:0]
    14/20: $1\dmmload[31:0]
    15/20: $1\Ren[0:0]
    16/20: $1\ramaddr[31:0]
    17/20: $1\i_wait[0:0]
    18/20: $1\Wen[0:0]
    19/20: $1\ramstore[31:0]
    20/20: $2\imemload[31:0]
Creating decoders for process `\memory_control.$proc$src/memory_control.sv:11$233'.
     1/3: $0\prev_imemload[31:0]
     2/3: $0\prev_dmmstore[31:0]
     3/3: $0\prev_dmmaddr[31:0]
Creating decoders for process `\register_file.$proc$src/register_file.sv:0$230'.
     1/1: $1$mem2reg_rd$\register$src/register_file.sv:69$148_DATA[31:0]$232
Creating decoders for process `\register_file.$proc$src/register_file.sv:0$227'.
     1/1: $1$mem2reg_rd$\register$src/register_file.sv:68$147_DATA[31:0]$229
Creating decoders for process `\register_file.$proc$src/register_file.sv:0$219'.
     1/66: $2\nxt_register[0][31:0]
     2/66: $2\nxt_register[31][31:0]
     3/66: $2\nxt_register[30][31:0]
     4/66: $2\nxt_register[29][31:0]
     5/66: $2\nxt_register[28][31:0]
     6/66: $2\nxt_register[27][31:0]
     7/66: $2\nxt_register[26][31:0]
     8/66: $2\nxt_register[25][31:0]
     9/66: $2\nxt_register[24][31:0]
    10/66: $2\nxt_register[23][31:0]
    11/66: $2\nxt_register[22][31:0]
    12/66: $2\nxt_register[21][31:0]
    13/66: $2\nxt_register[20][31:0]
    14/66: $2\nxt_register[19][31:0]
    15/66: $2\nxt_register[18][31:0]
    16/66: $2\nxt_register[17][31:0]
    17/66: $2\nxt_register[16][31:0]
    18/66: $2\nxt_register[15][31:0]
    19/66: $2\nxt_register[14][31:0]
    20/66: $2\nxt_register[13][31:0]
    21/66: $2\nxt_register[12][31:0]
    22/66: $2\nxt_register[11][31:0]
    23/66: $2\nxt_register[10][31:0]
    24/66: $2\nxt_register[9][31:0]
    25/66: $2\nxt_register[8][31:0]
    26/66: $2\nxt_register[7][31:0]
    27/66: $2\nxt_register[6][31:0]
    28/66: $2\nxt_register[5][31:0]
    29/66: $2\nxt_register[4][31:0]
    30/66: $2\nxt_register[3][31:0]
    31/66: $2\nxt_register[2][31:0]
    32/66: $2\nxt_register[1][31:0]
    33/66: $1\nxt_register[31][31:0]
    34/66: $1\nxt_register[30][31:0]
    35/66: $1\nxt_register[29][31:0]
    36/66: $1\nxt_register[28][31:0]
    37/66: $1\nxt_register[27][31:0]
    38/66: $1\nxt_register[26][31:0]
    39/66: $1\nxt_register[25][31:0]
    40/66: $1\nxt_register[24][31:0]
    41/66: $1\nxt_register[23][31:0]
    42/66: $1\nxt_register[22][31:0]
    43/66: $1\nxt_register[21][31:0]
    44/66: $1\nxt_register[20][31:0]
    45/66: $1\nxt_register[19][31:0]
    46/66: $1\nxt_register[18][31:0]
    47/66: $1\nxt_register[17][31:0]
    48/66: $1\nxt_register[16][31:0]
    49/66: $1\nxt_register[15][31:0]
    50/66: $1\nxt_register[14][31:0]
    51/66: $1\nxt_register[13][31:0]
    52/66: $1\nxt_register[12][31:0]
    53/66: $1\nxt_register[11][31:0]
    54/66: $1\nxt_register[10][31:0]
    55/66: $1\nxt_register[9][31:0]
    56/66: $1\nxt_register[8][31:0]
    57/66: $1\nxt_register[7][31:0]
    58/66: $1\nxt_register[6][31:0]
    59/66: $1\nxt_register[5][31:0]
    60/66: $1\nxt_register[4][31:0]
    61/66: $1\nxt_register[3][31:0]
    62/66: $1\nxt_register[2][31:0]
    63/66: $1\nxt_register[1][31:0]
    64/66: $1\nxt_register[0][31:0]
    65/66: $1$mem2reg_wr$\nxt_register$src/register_file.sv:64$146_ADDR[4:0]$225
    66/66: $1$mem2reg_wr$\nxt_register$src/register_file.sv:64$146_DATA[31:0]$226
Creating decoders for process `\register_file.$proc$src/register_file.sv:43$149'.
     1/66: $1$fordecl_block$142.i[31:0]$218
     2/66: $0\register[31][31:0]
     3/66: $0\register[30][31:0]
     4/66: $0\register[29][31:0]
     5/66: $0\register[28][31:0]
     6/66: $0\register[27][31:0]
     7/66: $0\register[26][31:0]
     8/66: $0\register[25][31:0]
     9/66: $0\register[24][31:0]
    10/66: $0\register[23][31:0]
    11/66: $0\register[22][31:0]
    12/66: $0\register[21][31:0]
    13/66: $0\register[20][31:0]
    14/66: $0\register[19][31:0]
    15/66: $0\register[18][31:0]
    16/66: $0\register[17][31:0]
    17/66: $0\register[16][31:0]
    18/66: $0\register[15][31:0]
    19/66: $0\register[14][31:0]
    20/66: $0\register[13][31:0]
    21/66: $0\register[12][31:0]
    22/66: $0\register[11][31:0]
    23/66: $0\register[10][31:0]
    24/66: $0\register[9][31:0]
    25/66: $0\register[8][31:0]
    26/66: $0\register[7][31:0]
    27/66: $0\register[6][31:0]
    28/66: $0\register[5][31:0]
    29/66: $0\register[4][31:0]
    30/66: $0\register[3][31:0]
    31/66: $0\register[2][31:0]
    32/66: $0\register[1][31:0]
    33/66: $1$fordecl_block$138.$for_loop$139[31].$fordecl_block$140.j[31:0]$217
    34/66: $1$fordecl_block$138.$for_loop$139[30].$fordecl_block$140.j[31:0]$216
    35/66: $1$fordecl_block$138.$for_loop$139[29].$fordecl_block$140.j[31:0]$215
    36/66: $1$fordecl_block$138.$for_loop$139[28].$fordecl_block$140.j[31:0]$214
    37/66: $1$fordecl_block$138.$for_loop$139[27].$fordecl_block$140.j[31:0]$213
    38/66: $1$fordecl_block$138.$for_loop$139[26].$fordecl_block$140.j[31:0]$212
    39/66: $1$fordecl_block$138.$for_loop$139[25].$fordecl_block$140.j[31:0]$211
    40/66: $1$fordecl_block$138.$for_loop$139[24].$fordecl_block$140.j[31:0]$210
    41/66: $1$fordecl_block$138.$for_loop$139[23].$fordecl_block$140.j[31:0]$209
    42/66: $1$fordecl_block$138.$for_loop$139[22].$fordecl_block$140.j[31:0]$208
    43/66: $1$fordecl_block$138.$for_loop$139[21].$fordecl_block$140.j[31:0]$207
    44/66: $1$fordecl_block$138.$for_loop$139[20].$fordecl_block$140.j[31:0]$206
    45/66: $1$fordecl_block$138.$for_loop$139[19].$fordecl_block$140.j[31:0]$205
    46/66: $1$fordecl_block$138.$for_loop$139[18].$fordecl_block$140.j[31:0]$204
    47/66: $1$fordecl_block$138.$for_loop$139[17].$fordecl_block$140.j[31:0]$203
    48/66: $1$fordecl_block$138.$for_loop$139[16].$fordecl_block$140.j[31:0]$202
    49/66: $1$fordecl_block$138.$for_loop$139[15].$fordecl_block$140.j[31:0]$201
    50/66: $1$fordecl_block$138.$for_loop$139[14].$fordecl_block$140.j[31:0]$200
    51/66: $1$fordecl_block$138.$for_loop$139[13].$fordecl_block$140.j[31:0]$199
    52/66: $1$fordecl_block$138.$for_loop$139[12].$fordecl_block$140.j[31:0]$198
    53/66: $1$fordecl_block$138.$for_loop$139[11].$fordecl_block$140.j[31:0]$197
    54/66: $1$fordecl_block$138.$for_loop$139[10].$fordecl_block$140.j[31:0]$196
    55/66: $1$fordecl_block$138.$for_loop$139[9].$fordecl_block$140.j[31:0]$195
    56/66: $1$fordecl_block$138.$for_loop$139[8].$fordecl_block$140.j[31:0]$194
    57/66: $1$fordecl_block$138.$for_loop$139[7].$fordecl_block$140.j[31:0]$193
    58/66: $1$fordecl_block$138.$for_loop$139[6].$fordecl_block$140.j[31:0]$192
    59/66: $1$fordecl_block$138.$for_loop$139[5].$fordecl_block$140.j[31:0]$191
    60/66: $1$fordecl_block$138.$for_loop$139[4].$fordecl_block$140.j[31:0]$190
    61/66: $1$fordecl_block$138.$for_loop$139[3].$fordecl_block$140.j[31:0]$189
    62/66: $1$fordecl_block$138.$for_loop$139[2].$fordecl_block$140.j[31:0]$188
    63/66: $1$fordecl_block$138.$for_loop$139[1].$fordecl_block$140.j[31:0]$187
    64/66: $1$fordecl_block$138.$for_loop$139[0].$fordecl_block$140.j[31:0]$186
    65/66: $1$fordecl_block$138.i[31:0]$185
    66/66: $0\register[0][31:0]
Creating decoders for process `\alu.$proc$src/alu.sv:0$119'.
     1/13: $3\ALUResult[31:0]
     2/13: $2\ALUResult[31:0]
     3/13: $9\zero[0:0]
     4/13: $8\zero[0:0]
     5/13: $7\zero[0:0]
     6/13: $6\zero[0:0]
     7/13: $5\zero[0:0]
     8/13: $4\zero[0:0]
     9/13: $3\zero[0:0]
    10/13: $2\zero[0:0]
    11/13: $1\zero[0:0]
    12/13: $1\negative[0:0]
    13/13: $1\ALUResult[31:0]
Creating decoders for process `\signExtender.$proc$src/signExtender.sv:0$94'.
     1/4: $4\immOut[31:0]
     2/4: $3\immOut[31:0]
     3/4: $2\immOut[31:0]
     4/4: $1\immOut[31:0]
Creating decoders for process `\ssdec.$proc$src/ssdec.sv:0$91'.
     1/1: $1$mem2reg_rd$\seg7$src/ssdec.sv:26$88_DATA[6:0]$93
Creating decoders for process `\ssdec.$proc$src/ssdec.sv:0$90'.
Creating decoders for process `\keysync.$proc$src/keysync.sv:15$85'.
     1/2: $0\delay[0:0]
     2/2: $0\keyclk[0:0]
Creating decoders for process `\fpgaModule.$proc$src/fpgaModule.sv:0$44'.
     1/12: $4\address[31:0]
     2/12: $4\nextData[7:0]
     3/12: $3\address[31:0]
     4/12: $3\nextData[7:0]
     5/12: $2\address[31:0]
     6/12: $2\nextData[7:0]
     7/12: $1\nextData[7:0]
     8/12: $1\address[31:0]
     9/12: $1\currFPGAWrite[0:0]
    10/12: $1\currFPGAEnable[0:0]
    11/12: $1\currCPUEnable[0:0]
    12/12: $1\nrstFPGA[0:0]
Creating decoders for process `\fpgaModule.$proc$src/fpgaModule.sv:0$34'.
     1/3: $2\nextState[2:0]
     2/3: $1\nextState[2:0]
     3/3: $1\instructionTrue[0:0]
Creating decoders for process `\fpgaModule.$proc$src/fpgaModule.sv:44$32'.
     1/1: $0\data[7:0]
Creating decoders for process `\fpgaModule.$proc$src/fpgaModule.sv:35$29'.
     1/1: $0\state[2:0]
Creating decoders for process `\mux.$proc$src/mux.sv:0$28'.
     1/1: $1\out[31:0]
Creating decoders for process `\reset_on_start.$proc$ice40/ice40hx8k.sv:129$23'.
Creating decoders for process `\reset_on_start.$proc$ice40/ice40hx8k.sv:131$16'.
     1/1: $0\startup[2:0]
Creating decoders for process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:13$14'.
Creating decoders for process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:12$13'.
Creating decoders for process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:104$9'.
     1/1: $0\recv[0:0]
Creating decoders for process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:98$7'.
     1/1: $0\xmit[0:0]
Creating decoders for process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:14$1'.
     1/2: $0\ctr[15:0]
     2/2: $0\hz100[0:0]

22.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\request_unit.\nxt_dmmRen' from process `\request_unit.$proc$src/request_unit.sv:0$305'.
No latch inferred for signal `\request_unit.\nxt_dmmWen' from process `\request_unit.$proc$src/request_unit.sv:0$305'.
No latch inferred for signal `\edgeDetector.\button_p' from process `\edgeDetector.$proc$src/edgeDetector.sv:0$289'.
No latch inferred for signal `\writeToReg.\writeData' from process `\writeToReg.$proc$src/writeToReg.sv:0$283'.
No latch inferred for signal `\pc.\next_pc' from process `\pc.$proc$src/pc.sv:0$248'.
No latch inferred for signal `\control.\regWrite' from process `\control.$proc$src/control.sv:0$241'.
No latch inferred for signal `\control.\aluSrc' from process `\control.$proc$src/control.sv:0$241'.
No latch inferred for signal `\control.\memWrite' from process `\control.$proc$src/control.sv:0$241'.
No latch inferred for signal `\control.\memRead' from process `\control.$proc$src/control.sv:0$241'.
No latch inferred for signal `\control.\aluOP' from process `\control.$proc$src/control.sv:0$241'.
No latch inferred for signal `\control.\cuOP' from process `\control.$proc$src/control.sv:0$241'.
No latch inferred for signal `\control.\imm' from process `\control.$proc$src/control.sv:0$241'.
No latch inferred for signal `\control.\reg_1' from process `\control.$proc$src/control.sv:0$241'.
No latch inferred for signal `\control.\reg_2' from process `\control.$proc$src/control.sv:0$241'.
No latch inferred for signal `\control.\rd' from process `\control.$proc$src/control.sv:0$241'.
No latch inferred for signal `\memory_control.\imemload' from process `\memory_control.$proc$src/memory_control.sv:0$235'.
No latch inferred for signal `\memory_control.\ramaddr' from process `\memory_control.$proc$src/memory_control.sv:0$235'.
No latch inferred for signal `\memory_control.\ramstore' from process `\memory_control.$proc$src/memory_control.sv:0$235'.
No latch inferred for signal `\memory_control.\Wen' from process `\memory_control.$proc$src/memory_control.sv:0$235'.
No latch inferred for signal `\memory_control.\dmmload' from process `\memory_control.$proc$src/memory_control.sv:0$235'.
No latch inferred for signal `\memory_control.\Ren' from process `\memory_control.$proc$src/memory_control.sv:0$235'.
No latch inferred for signal `\memory_control.\d_wait' from process `\memory_control.$proc$src/memory_control.sv:0$235'.
No latch inferred for signal `\memory_control.\i_wait' from process `\memory_control.$proc$src/memory_control.sv:0$235'.
No latch inferred for signal `\register_file.$mem2reg_rd$\register$src/register_file.sv:69$148_DATA' from process `\register_file.$proc$src/register_file.sv:0$230'.
No latch inferred for signal `\register_file.$mem2reg_rd$\register$src/register_file.sv:68$147_DATA' from process `\register_file.$proc$src/register_file.sv:0$227'.
No latch inferred for signal `\register_file.$fordecl_block$144.i' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[0]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[1]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[2]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[3]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[4]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[5]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[6]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[7]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[8]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[9]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[10]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[11]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[12]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[13]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[14]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[15]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[16]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[17]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[18]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[19]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[20]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[21]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[22]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[23]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[24]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[25]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[26]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[27]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[28]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[29]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[30]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.\nxt_register[31]' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.$mem2reg_wr$\nxt_register$src/register_file.sv:64$146_ADDR' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\register_file.$mem2reg_wr$\nxt_register$src/register_file.sv:64$146_DATA' from process `\register_file.$proc$src/register_file.sv:0$219'.
No latch inferred for signal `\alu.\zero' from process `\alu.$proc$src/alu.sv:0$119'.
No latch inferred for signal `\alu.\negative' from process `\alu.$proc$src/alu.sv:0$119'.
No latch inferred for signal `\alu.\ALUResult' from process `\alu.$proc$src/alu.sv:0$119'.
No latch inferred for signal `\signExtender.\immOut' from process `\signExtender.$proc$src/signExtender.sv:0$94'.
No latch inferred for signal `\ssdec.$mem2reg_rd$\seg7$src/ssdec.sv:26$88_DATA' from process `\ssdec.$proc$src/ssdec.sv:0$91'.
No latch inferred for signal `\ssdec.\seg7[0]' from process `\ssdec.$proc$src/ssdec.sv:0$90'.
No latch inferred for signal `\ssdec.\seg7[1]' from process `\ssdec.$proc$src/ssdec.sv:0$90'.
No latch inferred for signal `\ssdec.\seg7[2]' from process `\ssdec.$proc$src/ssdec.sv:0$90'.
No latch inferred for signal `\ssdec.\seg7[3]' from process `\ssdec.$proc$src/ssdec.sv:0$90'.
No latch inferred for signal `\ssdec.\seg7[4]' from process `\ssdec.$proc$src/ssdec.sv:0$90'.
No latch inferred for signal `\ssdec.\seg7[5]' from process `\ssdec.$proc$src/ssdec.sv:0$90'.
No latch inferred for signal `\ssdec.\seg7[6]' from process `\ssdec.$proc$src/ssdec.sv:0$90'.
No latch inferred for signal `\ssdec.\seg7[7]' from process `\ssdec.$proc$src/ssdec.sv:0$90'.
No latch inferred for signal `\ssdec.\seg7[8]' from process `\ssdec.$proc$src/ssdec.sv:0$90'.
No latch inferred for signal `\ssdec.\seg7[9]' from process `\ssdec.$proc$src/ssdec.sv:0$90'.
No latch inferred for signal `\ssdec.\seg7[10]' from process `\ssdec.$proc$src/ssdec.sv:0$90'.
No latch inferred for signal `\ssdec.\seg7[11]' from process `\ssdec.$proc$src/ssdec.sv:0$90'.
No latch inferred for signal `\ssdec.\seg7[12]' from process `\ssdec.$proc$src/ssdec.sv:0$90'.
No latch inferred for signal `\ssdec.\seg7[13]' from process `\ssdec.$proc$src/ssdec.sv:0$90'.
No latch inferred for signal `\ssdec.\seg7[14]' from process `\ssdec.$proc$src/ssdec.sv:0$90'.
No latch inferred for signal `\ssdec.\seg7[15]' from process `\ssdec.$proc$src/ssdec.sv:0$90'.
No latch inferred for signal `\fpgaModule.\nrstFPGA' from process `\fpgaModule.$proc$src/fpgaModule.sv:0$44'.
No latch inferred for signal `\fpgaModule.\address' from process `\fpgaModule.$proc$src/fpgaModule.sv:0$44'.
No latch inferred for signal `\fpgaModule.\currCPUEnable' from process `\fpgaModule.$proc$src/fpgaModule.sv:0$44'.
No latch inferred for signal `\fpgaModule.\currFPGAEnable' from process `\fpgaModule.$proc$src/fpgaModule.sv:0$44'.
No latch inferred for signal `\fpgaModule.\currFPGAWrite' from process `\fpgaModule.$proc$src/fpgaModule.sv:0$44'.
No latch inferred for signal `\fpgaModule.\nextData' from process `\fpgaModule.$proc$src/fpgaModule.sv:0$44'.
No latch inferred for signal `\fpgaModule.\nextState' from process `\fpgaModule.$proc$src/fpgaModule.sv:0$34'.
No latch inferred for signal `\fpgaModule.\instructionTrue' from process `\fpgaModule.$proc$src/fpgaModule.sv:0$34'.
No latch inferred for signal `\mux.\out' from process `\mux.$proc$src/mux.sv:0$28'.

22.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$608'.
  created $adff cell `$procdff$3131' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1353$601'.
  created $dff cell `$procdff$3132' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$597'.
  created $adff cell `$procdff$3133' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1212$590'.
  created $dff cell `$procdff$3134' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1138$587'.
  created $adff cell `$procdff$3135' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1088$584'.
  created $dff cell `$procdff$3136' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1017$581'.
  created $adff cell `$procdff$3137' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:967$578'.
  created $dff cell `$procdff$3138' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:922$576'.
  created $dff cell `$procdff$3139' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:882$574'.
  created $dff cell `$procdff$3140' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$570'.
  created $adff cell `$procdff$3141' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:742$563'.
  created $dff cell `$procdff$3142' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$559'.
  created $adff cell `$procdff$3143' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:601$552'.
  created $dff cell `$procdff$3144' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:527$549'.
  created $adff cell `$procdff$3145' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:477$546'.
  created $dff cell `$procdff$3146' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:406$543'.
  created $adff cell `$procdff$3147' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:356$540'.
  created $dff cell `$procdff$3148' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:311$538'.
  created $dff cell `$procdff$3149' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:271$536'.
  created $dff cell `$procdff$3150' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\input_axis_tready_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$776'.
  created $dff cell `$procdff$3151' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\txd_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$776'.
  created $dff cell `$procdff$3152' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\busy_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$776'.
  created $dff cell `$procdff$3153' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\data_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$776'.
  created $dff cell `$procdff$3154' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\prescale_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$776'.
  created $dff cell `$procdff$3155' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\bit_cnt' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$776'.
  created $dff cell `$procdff$3156' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\busy_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$748'.
  created $dff cell `$procdff$3157' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\data_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$748'.
  created $dff cell `$procdff$3158' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\prescale_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$748'.
  created $dff cell `$procdff$3159' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\bit_cnt' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$748'.
  created $dff cell `$procdff$3160' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\output_axis_tdata_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$748'.
  created $dff cell `$procdff$3161' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\output_axis_tvalid_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$748'.
  created $dff cell `$procdff$3162' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\rxd_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$748'.
  created $dff cell `$procdff$3163' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\overrun_error_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$748'.
  created $dff cell `$procdff$3164' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\frame_error_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$748'.
  created $dff cell `$procdff$3165' with positive edge clock.
Creating register for signal `\request_unit.\dmmRen' using process `\request_unit.$proc$src/request_unit.sv:20$303'.
  created $adff cell `$procdff$3166' with positive edge clock and negative level reset.
Creating register for signal `\request_unit.\dmmWen' using process `\request_unit.$proc$src/request_unit.sv:20$303'.
  created $adff cell `$procdff$3167' with positive edge clock and negative level reset.
Creating register for signal `\ram.\dout' using process `\ram.$proc$src/ram.sv:75$293'.
  created $dff cell `$procdff$3168' with positive edge clock.
Creating register for signal `\ram.$memwr$\mem$src/ram.sv:77$292_ADDR' using process `\ram.$proc$src/ram.sv:75$293'.
  created $dff cell `$procdff$3169' with positive edge clock.
Creating register for signal `\ram.$memwr$\mem$src/ram.sv:77$292_DATA' using process `\ram.$proc$src/ram.sv:75$293'.
  created $dff cell `$procdff$3170' with positive edge clock.
Creating register for signal `\ram.$memwr$\mem$src/ram.sv:77$292_EN' using process `\ram.$proc$src/ram.sv:75$293'.
  created $dff cell `$procdff$3171' with positive edge clock.
Creating register for signal `\edgeDetector.\flip1' using process `\edgeDetector.$proc$src/edgeDetector.sv:9$287'.
  created $adff cell `$procdff$3172' with positive edge clock and negative level reset.
Creating register for signal `\edgeDetector.\flip2' using process `\edgeDetector.$proc$src/edgeDetector.sv:9$287'.
  created $adff cell `$procdff$3173' with positive edge clock and negative level reset.
Creating register for signal `\pc.\PC' using process `\pc.$proc$src/pc.sv:32$246'.
  created $adff cell `$procdff$3174' with positive edge clock and negative level reset.
Creating register for signal `\memory_control.\prev_dmmaddr' using process `\memory_control.$proc$src/memory_control.sv:11$233'.
  created $adff cell `$procdff$3175' with positive edge clock and negative level reset.
Creating register for signal `\memory_control.\prev_dmmstore' using process `\memory_control.$proc$src/memory_control.sv:11$233'.
  created $adff cell `$procdff$3176' with positive edge clock and negative level reset.
Creating register for signal `\memory_control.\prev_imemload' using process `\memory_control.$proc$src/memory_control.sv:11$233'.
  created $adff cell `$procdff$3177' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.i' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3178' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[0].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3179' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[1].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3180' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[2].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3181' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[3].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3182' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[4].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3183' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[5].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3184' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[6].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3185' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[7].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3186' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[8].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3187' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[9].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3188' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[10].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3189' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[11].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3190' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[12].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3191' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[13].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3192' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[14].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3193' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[15].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3194' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[16].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3195' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[17].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3196' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[18].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3197' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[19].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3198' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[20].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3199' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[21].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3200' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[22].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3201' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[23].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3202' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[24].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3203' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[25].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3204' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[26].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3205' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[27].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3206' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[28].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3207' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[29].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3208' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[30].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3209' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$138.$for_loop$139[31].$fordecl_block$140.j' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3210' with positive edge clock and negative level reset.
Creating register for signal `\register_file.$fordecl_block$142.i' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $dff cell `$procdff$3213' with positive edge clock.
Creating register for signal `\register_file.\register[0]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3214' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[1]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3215' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[2]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3216' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[3]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3217' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[4]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3218' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[5]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3219' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[6]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3220' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[7]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3221' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[8]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3222' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[9]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3223' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[10]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3224' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[11]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3225' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[12]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3226' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[13]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3227' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[14]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3228' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[15]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3229' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[16]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3230' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[17]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3231' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[18]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3232' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[19]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3233' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[20]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3234' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[21]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3235' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[22]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3236' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[23]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3237' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[24]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3238' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[25]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3239' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[26]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3240' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[27]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3241' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[28]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3242' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[29]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3243' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[30]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3244' with positive edge clock and negative level reset.
Creating register for signal `\register_file.\register[31]' using process `\register_file.$proc$src/register_file.sv:43$149'.
  created $adff cell `$procdff$3245' with positive edge clock and negative level reset.
Creating register for signal `\keysync.\keyclk' using process `\keysync.$proc$src/keysync.sv:15$85'.
  created $adff cell `$procdff$3246' with positive edge clock and negative level reset.
Creating register for signal `\keysync.\delay' using process `\keysync.$proc$src/keysync.sv:15$85'.
  created $adff cell `$procdff$3247' with positive edge clock and negative level reset.
Creating register for signal `\fpgaModule.\data' using process `\fpgaModule.$proc$src/fpgaModule.sv:44$32'.
  created $adff cell `$procdff$3248' with positive edge clock and negative level reset.
Creating register for signal `\fpgaModule.\state' using process `\fpgaModule.$proc$src/fpgaModule.sv:35$29'.
  created $adff cell `$procdff$3249' with positive edge clock and negative level reset.
Creating register for signal `\reset_on_start.\startup' using process `\reset_on_start.$proc$ice40/ice40hx8k.sv:131$16'.
  created $adff cell `$procdff$3250' with positive edge clock and positive level reset.
Creating register for signal `\ice40hx8k.\recv' using process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:104$9'.
  created $adff cell `$procdff$3251' with positive edge clock and negative level reset.
Creating register for signal `\ice40hx8k.\xmit' using process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:98$7'.
  created $adff cell `$procdff$3252' with positive edge clock and negative level reset.
Creating register for signal `\ice40hx8k.\ctr' using process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:14$1'.
  created $dff cell `$procdff$3253' with positive edge clock.
Creating register for signal `\ice40hx8k.\hz100' using process `\ice40hx8k.$proc$ice40/ice40hx8k.sv:14$1'.
  created $dff cell `$procdff$3254' with positive edge clock.

22.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

22.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$611'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$608'.
Removing empty process `SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$608'.
Removing empty process `SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$607'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1353$601'.
Removing empty process `SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1353$601'.
Removing empty process `SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$600'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$597'.
Removing empty process `SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$597'.
Removing empty process `SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$596'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1212$590'.
Removing empty process `SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1212$590'.
Removing empty process `SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$589'.
Removing empty process `SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1138$587'.
Removing empty process `SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$586'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1088$584'.
Removing empty process `SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1088$584'.
Removing empty process `SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$583'.
Removing empty process `SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1017$581'.
Removing empty process `SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$580'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:967$578'.
Removing empty process `SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:967$578'.
Removing empty process `SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$577'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:922$576'.
Removing empty process `SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:922$576'.
Removing empty process `SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$575'.
Removing empty process `SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:882$574'.
Removing empty process `SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$573'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$570'.
Removing empty process `SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$570'.
Removing empty process `SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$569'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:742$563'.
Removing empty process `SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:742$563'.
Removing empty process `SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$562'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$559'.
Removing empty process `SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$559'.
Removing empty process `SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$558'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:601$552'.
Removing empty process `SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:601$552'.
Removing empty process `SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$551'.
Removing empty process `SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:527$549'.
Removing empty process `SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$548'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:477$546'.
Removing empty process `SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:477$546'.
Removing empty process `SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$545'.
Removing empty process `SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:406$543'.
Removing empty process `SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$542'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:356$540'.
Removing empty process `SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:356$540'.
Removing empty process `SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$539'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:311$538'.
Removing empty process `SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:311$538'.
Removing empty process `SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$537'.
Removing empty process `SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:271$536'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:71$795'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:70$794'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:69$793'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:67$792'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:65$791'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:63$790'.
Found and cleaned up 6 empty switches in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$776'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_tx.v:78$776'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:77$775'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:76$774'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:75$773'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:73$772'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:72$771'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:71$770'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:69$769'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:67$768'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:66$767'.
Found and cleaned up 10 empty switches in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$748'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$ice40/uart/uart_rx.v:86$748'.
Found and cleaned up 4 empty switches in `\request_unit.$proc$src/request_unit.sv:0$305'.
Removing empty process `request_unit.$proc$src/request_unit.sv:0$305'.
Removing empty process `request_unit.$proc$src/request_unit.sv:20$303'.
Found and cleaned up 1 empty switch in `\ram.$proc$src/ram.sv:75$293'.
Removing empty process `ram.$proc$src/ram.sv:75$293'.
Removing empty process `edgeDetector.$proc$src/edgeDetector.sv:0$289'.
Removing empty process `edgeDetector.$proc$src/edgeDetector.sv:9$287'.
Found and cleaned up 1 empty switch in `\writeToReg.$proc$src/writeToReg.sv:0$283'.
Removing empty process `writeToReg.$proc$src/writeToReg.sv:0$283'.
Found and cleaned up 2 empty switches in `\pc.$proc$src/pc.sv:0$248'.
Removing empty process `pc.$proc$src/pc.sv:0$248'.
Removing empty process `pc.$proc$src/pc.sv:32$246'.
Found and cleaned up 9 empty switches in `\control.$proc$src/control.sv:0$241'.
Removing empty process `control.$proc$src/control.sv:0$241'.
Found and cleaned up 3 empty switches in `\memory_control.$proc$src/memory_control.sv:0$235'.
Removing empty process `memory_control.$proc$src/memory_control.sv:0$235'.
Removing empty process `memory_control.$proc$src/memory_control.sv:11$233'.
Found and cleaned up 1 empty switch in `\register_file.$proc$src/register_file.sv:0$230'.
Removing empty process `register_file.$proc$src/register_file.sv:0$230'.
Found and cleaned up 1 empty switch in `\register_file.$proc$src/register_file.sv:0$227'.
Removing empty process `register_file.$proc$src/register_file.sv:0$227'.
Found and cleaned up 2 empty switches in `\register_file.$proc$src/register_file.sv:0$219'.
Removing empty process `register_file.$proc$src/register_file.sv:0$219'.
Removing empty process `register_file.$proc$src/register_file.sv:43$149'.
Found and cleaned up 11 empty switches in `\alu.$proc$src/alu.sv:0$119'.
Removing empty process `alu.$proc$src/alu.sv:0$119'.
Found and cleaned up 4 empty switches in `\signExtender.$proc$src/signExtender.sv:0$94'.
Removing empty process `signExtender.$proc$src/signExtender.sv:0$94'.
Found and cleaned up 1 empty switch in `\ssdec.$proc$src/ssdec.sv:0$91'.
Removing empty process `ssdec.$proc$src/ssdec.sv:0$91'.
Removing empty process `ssdec.$proc$src/ssdec.sv:0$90'.
Removing empty process `keysync.$proc$src/keysync.sv:15$85'.
Found and cleaned up 4 empty switches in `\fpgaModule.$proc$src/fpgaModule.sv:0$44'.
Removing empty process `fpgaModule.$proc$src/fpgaModule.sv:0$44'.
Found and cleaned up 3 empty switches in `\fpgaModule.$proc$src/fpgaModule.sv:0$34'.
Removing empty process `fpgaModule.$proc$src/fpgaModule.sv:0$34'.
Found and cleaned up 1 empty switch in `\fpgaModule.$proc$src/fpgaModule.sv:44$32'.
Removing empty process `fpgaModule.$proc$src/fpgaModule.sv:44$32'.
Found and cleaned up 1 empty switch in `\fpgaModule.$proc$src/fpgaModule.sv:35$29'.
Removing empty process `fpgaModule.$proc$src/fpgaModule.sv:35$29'.
Found and cleaned up 1 empty switch in `\mux.$proc$src/mux.sv:0$28'.
Removing empty process `mux.$proc$src/mux.sv:0$28'.
Removing empty process `reset_on_start.$proc$ice40/ice40hx8k.sv:129$23'.
Found and cleaned up 5 empty switches in `\reset_on_start.$proc$ice40/ice40hx8k.sv:131$16'.
Removing empty process `reset_on_start.$proc$ice40/ice40hx8k.sv:131$16'.
Removing empty process `ice40hx8k.$proc$ice40/ice40hx8k.sv:13$14'.
Removing empty process `ice40hx8k.$proc$ice40/ice40hx8k.sv:12$13'.
Removing empty process `ice40hx8k.$proc$ice40/ice40hx8k.sv:104$9'.
Removing empty process `ice40hx8k.$proc$ice40/ice40hx8k.sv:98$7'.
Found and cleaned up 1 empty switch in `\ice40hx8k.$proc$ice40/ice40hx8k.sv:14$1'.
Removing empty process `ice40hx8k.$proc$ice40/ice40hx8k.sv:14$1'.
Cleaned up 90 empty switches.

22.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.
<suppressed ~4 debug messages>
Optimizing module $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.
<suppressed ~9 debug messages>
Optimizing module uart.
Optimizing module request_unit.
Optimizing module ram.
Optimizing module request.
Optimizing module edgeDetector.
<suppressed ~1 debug messages>
Optimizing module writeToReg.
<suppressed ~1 debug messages>
Optimizing module pc.
<suppressed ~8 debug messages>
Optimizing module control.
<suppressed ~11 debug messages>
Optimizing module memory_control.
Optimizing module register_file.
<suppressed ~35 debug messages>
Optimizing module alu.
<suppressed ~12 debug messages>
Optimizing module signExtender.
<suppressed ~1 debug messages>
Optimizing module ssdec.
<suppressed ~1 debug messages>
Optimizing module keysync.
Optimizing module bcd.
Optimizing module fpgaModule.
<suppressed ~6 debug messages>
Optimizing module mux.
Optimizing module top1.
<suppressed ~1 debug messages>
Optimizing module top.
Optimizing module reset_on_start.
<suppressed ~2 debug messages>
Optimizing module ice40hx8k.

22.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.
Deleting now unused module $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.
Deleting now unused module uart.
Deleting now unused module request_unit.
Deleting now unused module ram.
Deleting now unused module request.
Deleting now unused module edgeDetector.
Deleting now unused module writeToReg.
Deleting now unused module pc.
Deleting now unused module control.
Deleting now unused module memory_control.
Deleting now unused module register_file.
Deleting now unused module alu.
Deleting now unused module signExtender.
Deleting now unused module ssdec.
Deleting now unused module keysync.
Deleting now unused module bcd.
Deleting now unused module fpgaModule.
Deleting now unused module mux.
Deleting now unused module top1.
Deleting now unused module top.
Deleting now unused module reset_on_start.
<suppressed ~32 debug messages>

22.5. Executing TRIBUF pass.

22.6. Executing DEMINOUT pass (demote inout ports to input or output).

22.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~55 debug messages>

22.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 187 unused cells and 1162 unused wires.
<suppressed ~221 debug messages>

22.9. Executing CHECK pass (checking for obvious problems).
Checking module ice40hx8k...
Warning: multiple conflicting drivers for ice40hx8k.\top_inst.f1.enableWrite.out [0]:
    port Y[0] of cell $flatten\top_inst.\f1.\enableWrite.$procmux$3109 ($mux)
    port Y[0] of cell $flatten\top_inst.\f1.\ru.\m1.$procmux$1490 ($mux)
Warning: Wire ice40hx8k.\ss7 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss6 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss5 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss4 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss3 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss2 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss1 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss0 [7] is used but has no driver.
Warning: Wire ice40hx8k.\red is used but has no driver.
Warning: Wire ice40hx8k.\left [7] is used but has no driver.
Warning: Wire ice40hx8k.\left [6] is used but has no driver.
Warning: Wire ice40hx8k.\left [5] is used but has no driver.
Warning: Wire ice40hx8k.\left [3] is used but has no driver.
Warning: Wire ice40hx8k.\green is used but has no driver.
Warning: Wire ice40hx8k.\blue is used but has no driver.
Warning: Wire ice40hx8k.\txclk is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [7] is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [6] is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [5] is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [4] is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [3] is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [2] is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [1] is used but has no driver.
Warning: Wire ice40hx8k.\uart_inst.uart_tx_inst.input_axis_tdata [0] is used but has no driver.
Found and reported 25 problems.

22.10. Executing OPT pass (performing simple optimizations).

22.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~3609 debug messages>
Removed a total of 1203 cells.

22.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\top_inst.\f1.\ru.\m1.$procmux$1445: \top_inst.f1.ru.r1.dmmWen -> 1'1
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\a1.$procmux$3020.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\a1.$procmux$3038.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2498.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\a1.$procmux$3058.
    dead port 2/3 on $pmux $flatten\top_inst.\f1.\a1.$procmux$3073.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\a1.$procmux$3092.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2102.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1742.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1922.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2318.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2534.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2138.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1778.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1958.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2354.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2570.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\arith.$procmux$2822.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\arith.$procmux$2829.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\arith.$procmux$2837.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\arith.$procmux$2846.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\arith.$procmux$2856.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\arith.$procmux$2867.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\arith.$procmux$2879.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\arith.$procmux$2892.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\arith.$procmux$2906.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\arith.$procmux$2921.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1634.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2174.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1814.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1994.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2390.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2606.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1164.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1166.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1172.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1174.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1187.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1189.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1202.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1204.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1216.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1228.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1235.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1237.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1244.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1246.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2210.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1670.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1259.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2642.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2426.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2030.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1272.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1850.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1282.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1295.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\controller.$procmux$1310.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2246.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2678.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2462.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1706.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2066.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$1886.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2282.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\ru.\m1.$procmux$1391.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\ru.\m1.$procmux$1394.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\ru.\m1.$procmux$1400.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\ru.\m1.$procmux$1403.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\ru.\m1.$procmux$1418.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\ru.\m1.$procmux$1421.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\ru.\m1.$procmux$1427.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\ru.\m1.$procmux$1430.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\ru.\m1.$procmux$1442.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\ru.\m1.$procmux$1448.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\ru.\m1.$procmux$1454.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\ru.\m1.$procmux$1460.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\ru.\m1.$procmux$1472.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\ru.\r1.$procmux$1082.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\ru.\r1.$procmux$1087.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\ru.\r1.$procmux$1094.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\ru.\r1.$procmux$1096.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\ru.\r1.$procmux$1102.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\ru.\r1.$procmux$1104.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\ru.\r1.$procmux$1110.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\ru.\r1.$procmux$1116.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\signex.$procmux$2963.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\signex.$procmux$2966.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\signex.$procmux$2969.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\signex.$procmux$2975.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\signex.$procmux$2978.
    dead port 1/2 on $mux $flatten\top_inst.\f1.\signex.$procmux$2984.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\DUT.$procmux$2714.
    dead port 2/2 on $mux $flatten\top_inst.\f1.\testpc.$procmux$1155.
Removed 93 multiplexer ports.
<suppressed ~81 debug messages>

22.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1745: { $flatten\top_inst.\f1.\DUT.$procmux$1606_CMP $auto$opt_reduce.cc:134:opt_pmux$3289 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1925: { $flatten\top_inst.\f1.\DUT.$procmux$1611_CMP $auto$opt_reduce.cc:134:opt_pmux$3291 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2321: { $flatten\top_inst.\f1.\DUT.$procmux$1622_CMP $auto$opt_reduce.cc:134:opt_pmux$3293 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2537: { $flatten\top_inst.\f1.\DUT.$procmux$1628_CMP $auto$opt_reduce.cc:134:opt_pmux$3295 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1601: { $auto$opt_reduce.cc:134:opt_pmux$3297 $flatten\top_inst.\f1.\DUT.$procmux$1602_CMP }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2141: { $flatten\top_inst.\f1.\DUT.$procmux$1617_CMP $auto$opt_reduce.cc:134:opt_pmux$3299 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1781: { $flatten\top_inst.\f1.\DUT.$procmux$1607_CMP $auto$opt_reduce.cc:134:opt_pmux$3301 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1961: { $flatten\top_inst.\f1.\DUT.$procmux$1612_CMP $auto$opt_reduce.cc:134:opt_pmux$3303 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2357: { $flatten\top_inst.\f1.\DUT.$procmux$1623_CMP $auto$opt_reduce.cc:134:opt_pmux$3305 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2573: { $flatten\top_inst.\f1.\DUT.$procmux$1629_CMP $auto$opt_reduce.cc:134:opt_pmux$3307 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2501: { $flatten\top_inst.\f1.\DUT.$procmux$1627_CMP $auto$opt_reduce.cc:134:opt_pmux$3309 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1637: { $flatten\top_inst.\f1.\DUT.$procmux$1603_CMP $auto$opt_reduce.cc:134:opt_pmux$3311 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2177: { $flatten\top_inst.\f1.\DUT.$procmux$1618_CMP $auto$opt_reduce.cc:134:opt_pmux$3313 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1997: { $flatten\top_inst.\f1.\DUT.$procmux$1613_CMP $auto$opt_reduce.cc:134:opt_pmux$3315 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2609: { $flatten\top_inst.\f1.\DUT.$procmux$1630_CMP $auto$opt_reduce.cc:134:opt_pmux$3317 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2393: { $flatten\top_inst.\f1.\DUT.$procmux$1624_CMP $auto$opt_reduce.cc:134:opt_pmux$3319 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1817: { $flatten\top_inst.\f1.\DUT.$procmux$1608_CMP $auto$opt_reduce.cc:134:opt_pmux$3321 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2213: { $flatten\top_inst.\f1.\DUT.$procmux$1619_CMP $auto$opt_reduce.cc:134:opt_pmux$3323 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1673: { $flatten\top_inst.\f1.\DUT.$procmux$1604_CMP $auto$opt_reduce.cc:134:opt_pmux$3325 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2645: { $flatten\top_inst.\f1.\DUT.$procmux$1631_CMP $auto$opt_reduce.cc:134:opt_pmux$3327 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2429: { $flatten\top_inst.\f1.\DUT.$procmux$1625_CMP $auto$opt_reduce.cc:134:opt_pmux$3329 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2033: { $flatten\top_inst.\f1.\DUT.$procmux$1614_CMP $auto$opt_reduce.cc:134:opt_pmux$3331 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1853: { $flatten\top_inst.\f1.\DUT.$procmux$1609_CMP $auto$opt_reduce.cc:134:opt_pmux$3333 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1313: $auto$opt_reduce.cc:134:opt_pmux$3335
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1322: $auto$opt_reduce.cc:134:opt_pmux$3337
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2249: { $flatten\top_inst.\f1.\DUT.$procmux$1620_CMP $auto$opt_reduce.cc:134:opt_pmux$3339 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1332: { $auto$opt_reduce.cc:134:opt_pmux$3345 $auto$opt_reduce.cc:134:opt_pmux$3343 $auto$opt_reduce.cc:134:opt_pmux$3341 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2681: { $flatten\top_inst.\f1.\DUT.$procmux$1632_CMP $auto$opt_reduce.cc:134:opt_pmux$3347 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2105: { $flatten\top_inst.\f1.\DUT.$procmux$1616_CMP $auto$opt_reduce.cc:134:opt_pmux$3349 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2465: { $flatten\top_inst.\f1.\DUT.$procmux$1626_CMP $auto$opt_reduce.cc:134:opt_pmux$3351 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1709: { $flatten\top_inst.\f1.\DUT.$procmux$1605_CMP $auto$opt_reduce.cc:134:opt_pmux$3353 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2069: { $flatten\top_inst.\f1.\DUT.$procmux$1615_CMP $auto$opt_reduce.cc:134:opt_pmux$3355 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1353: $auto$opt_reduce.cc:134:opt_pmux$3357
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1358: $auto$opt_reduce.cc:134:opt_pmux$3359
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1889: { $flatten\top_inst.\f1.\DUT.$procmux$1610_CMP $auto$opt_reduce.cc:134:opt_pmux$3361 }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1383: $auto$opt_reduce.cc:134:opt_pmux$3363
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2285: { $flatten\top_inst.\f1.\DUT.$procmux$1621_CMP $auto$opt_reduce.cc:134:opt_pmux$3365 }
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\rram.$procmux$1125:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296
      New ports: A=1'0, B=1'1, Y=$flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0]
      New connections: $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [31:1] = { $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0] $flatten\top_inst.\f1.\rram.$0$memwr$\mem$src/ram.sv:77$292_EN[31:0]$296 [0] }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\write.$procmux$1134: { $flatten\top_inst.\f1.\ru.\r1.$eq$src/request_unit.sv:32$306_Y $flatten\top_inst.\f1.\ru.\r1.$eq$src/request_unit.sv:32$307_Y $flatten\top_inst.\f1.\ru.\r1.$eq$src/request_unit.sv:32$309_Y $flatten\top_inst.\f1.\ru.\r1.$eq$src/request_unit.sv:32$311_Y $flatten\top_inst.\f1.\ru.\r1.$eq$src/request_unit.sv:32$313_Y $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:30$117_Y $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:30$116_Y $auto$opt_reduce.cc:134:opt_pmux$3367 }
  Optimizing cells in module \ice40hx8k.
Performed a total of 39 changes.

22.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

22.10.6. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($adff) from module ice40hx8k (removing D path).
Setting constant 0-bit at position 0 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 1 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 2 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 3 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 4 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 5 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 6 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 7 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 8 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 9 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 10 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 11 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 12 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 13 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 14 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 15 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 16 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 17 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 18 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 19 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 20 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 21 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 22 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 23 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 24 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 25 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 26 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 27 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 28 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 29 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 30 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.
Setting constant 0-bit at position 31 on $flatten\top_inst.\f1.\DUT.$procdff$3214 ($dlatch) from module ice40hx8k.

22.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 1334 unused wires.
<suppressed ~35 debug messages>

22.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.10.9. Rerunning OPT passes. (Maybe there is more to do..)

22.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~85 debug messages>

22.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\a1.$procmux$3061: { \top_inst.f1.a1.f5.enable $auto$opt_reduce.cc:134:opt_pmux$3369 \top_inst.f1.a1.f10.enable }
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\testpc.$procmux$1146: { $flatten\top_inst.\f1.\testpc.$procmux$1154_CMP $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:20$95_Y $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$96_Y $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$97_Y $auto$opt_reduce.cc:134:opt_pmux$3373 $auto$opt_reduce.cc:134:opt_pmux$3371 }
  Optimizing cells in module \ice40hx8k.
Performed a total of 2 changes.

22.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.10.13. Executing OPT_DFF pass (perform DFF optimizations).

22.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

22.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.10.16. Rerunning OPT passes. (Maybe there is more to do..)

22.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~85 debug messages>

22.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

22.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.10.20. Executing OPT_DFF pass (perform DFF optimizations).

22.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

22.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.10.23. Finished OPT passes. (There is nothing left to do.)

22.11. Executing FSM pass (extract and optimize FSM).

22.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking ice40hx8k.ros.startup as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking ice40hx8k.top_inst.f1.a1.state as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.

22.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

22.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

22.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

22.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

22.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

22.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

22.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

22.12. Executing OPT pass (performing simple optimizations).

22.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~85 debug messages>

22.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

22.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$3254 ($dff) from module ice40hx8k (D = $not$ice40/ice40hx8k.sv:18$3_Y, Q = \hz100).
Adding SRST signal on $procdff$3253 ($dff) from module ice40hx8k (D = $add$ice40/ice40hx8k.sv:21$4_Y [15:0], Q = \ctr, rval = 16'0000000000000000).
Adding EN signal on $flatten\uart_inst.\uart_tx_inst.$procdff$3156 ($dff) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$905_Y, Q = \uart_inst.uart_tx_inst.bit_cnt).
Adding EN signal on $flatten\uart_inst.\uart_tx_inst.$procdff$3155 ($dff) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$0\prescale_reg[18:0], Q = \uart_inst.uart_tx_inst.prescale_reg).
Adding EN signal on $flatten\uart_inst.\uart_tx_inst.$procdff$3154 ($dff) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$846_Y, Q = \uart_inst.uart_tx_inst.data_reg).
Adding EN signal on $flatten\uart_inst.\uart_tx_inst.$procdff$3152 ($dff) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$878_Y, Q = \uart_inst.uart_tx_inst.txd_reg).
Adding SRST signal on $flatten\uart_inst.\uart_tx_inst.$procdff$3151 ($dff) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$916_Y, Q = \uart_inst.uart_tx_inst.input_axis_tready_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3410 ($sdff) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$914_Y, Q = \uart_inst.uart_tx_inst.input_axis_tready_reg).
Adding EN signal on $flatten\top_inst.\f1.\testpc.$procdff$3174 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\testpc.$2\next_pc[31:0], Q = \top_inst.f1.testpc.PC).
Adding EN signal on $flatten\top_inst.\f1.\a1.$procdff$3249 ($adff) from module ice40hx8k (D = \top_inst.f1.a1.nextState, Q = \top_inst.f1.a1.state).
Adding EN signal on $flatten\top_inst.\f1.\a1.$procdff$3248 ($adff) from module ice40hx8k (D = \top_inst.f1.a1.nextData, Q = \top_inst.f1.a1.data).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3245 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[31][31:0], Q = \top_inst.f1.DUT.register[31]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3244 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[30][31:0], Q = \top_inst.f1.DUT.register[30]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3243 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[29][31:0], Q = \top_inst.f1.DUT.register[29]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3242 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[28][31:0], Q = \top_inst.f1.DUT.register[28]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3241 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[27][31:0], Q = \top_inst.f1.DUT.register[27]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3240 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[26][31:0], Q = \top_inst.f1.DUT.register[26]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3239 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[25][31:0], Q = \top_inst.f1.DUT.register[25]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3238 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[24][31:0], Q = \top_inst.f1.DUT.register[24]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3237 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[23][31:0], Q = \top_inst.f1.DUT.register[23]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3236 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[22][31:0], Q = \top_inst.f1.DUT.register[22]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3235 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[21][31:0], Q = \top_inst.f1.DUT.register[21]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3234 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[20][31:0], Q = \top_inst.f1.DUT.register[20]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3233 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[19][31:0], Q = \top_inst.f1.DUT.register[19]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3232 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[18][31:0], Q = \top_inst.f1.DUT.register[18]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3231 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[17][31:0], Q = \top_inst.f1.DUT.register[17]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3230 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[16][31:0], Q = \top_inst.f1.DUT.register[16]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3229 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[15][31:0], Q = \top_inst.f1.DUT.register[15]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3228 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[14][31:0], Q = \top_inst.f1.DUT.register[14]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3227 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[13][31:0], Q = \top_inst.f1.DUT.register[13]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3226 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[12][31:0], Q = \top_inst.f1.DUT.register[12]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3225 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[11][31:0], Q = \top_inst.f1.DUT.register[11]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3224 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[10][31:0], Q = \top_inst.f1.DUT.register[10]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3223 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[9][31:0], Q = \top_inst.f1.DUT.register[9]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3222 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[8][31:0], Q = \top_inst.f1.DUT.register[8]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3221 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[7][31:0], Q = \top_inst.f1.DUT.register[7]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3220 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[6][31:0], Q = \top_inst.f1.DUT.register[6]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3219 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[5][31:0], Q = \top_inst.f1.DUT.register[5]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3218 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[4][31:0], Q = \top_inst.f1.DUT.register[4]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3217 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[3][31:0], Q = \top_inst.f1.DUT.register[3]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3216 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[2][31:0], Q = \top_inst.f1.DUT.register[2]).
Adding EN signal on $flatten\top_inst.\f1.\DUT.$procdff$3215 ($adff) from module ice40hx8k (D = $flatten\top_inst.\f1.\DUT.$2\nxt_register[1][31:0], Q = \top_inst.f1.DUT.register[1]).
Adding EN signal on $flatten\ros.$procdff$3250 ($adff) from module ice40hx8k (D = $flatten\ros.$0\startup[2:0], Q = \ros.startup).

22.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 41 unused cells and 41 unused wires.
<suppressed ~74 debug messages>

22.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~38 debug messages>

22.12.9. Rerunning OPT passes. (Maybe there is more to do..)

22.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~83 debug messages>

22.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1601: $flatten\top_inst.\f1.\DUT.$procmux$1602_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1637: $flatten\top_inst.\f1.\DUT.$procmux$1603_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1673: $flatten\top_inst.\f1.\DUT.$procmux$1604_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1709: $flatten\top_inst.\f1.\DUT.$procmux$1605_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1745: $flatten\top_inst.\f1.\DUT.$procmux$1606_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1781: $flatten\top_inst.\f1.\DUT.$procmux$1607_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1817: $flatten\top_inst.\f1.\DUT.$procmux$1608_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1853: $flatten\top_inst.\f1.\DUT.$procmux$1609_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1889: $flatten\top_inst.\f1.\DUT.$procmux$1610_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1925: $flatten\top_inst.\f1.\DUT.$procmux$1611_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1961: $flatten\top_inst.\f1.\DUT.$procmux$1612_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$1997: $flatten\top_inst.\f1.\DUT.$procmux$1613_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2033: $flatten\top_inst.\f1.\DUT.$procmux$1614_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2069: $flatten\top_inst.\f1.\DUT.$procmux$1615_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2105: $flatten\top_inst.\f1.\DUT.$procmux$1616_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2141: $flatten\top_inst.\f1.\DUT.$procmux$1617_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2177: $flatten\top_inst.\f1.\DUT.$procmux$1618_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2213: $flatten\top_inst.\f1.\DUT.$procmux$1619_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2249: $flatten\top_inst.\f1.\DUT.$procmux$1620_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2285: $flatten\top_inst.\f1.\DUT.$procmux$1621_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2321: $flatten\top_inst.\f1.\DUT.$procmux$1622_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2357: $flatten\top_inst.\f1.\DUT.$procmux$1623_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2393: $flatten\top_inst.\f1.\DUT.$procmux$1624_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2429: $flatten\top_inst.\f1.\DUT.$procmux$1625_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2465: $flatten\top_inst.\f1.\DUT.$procmux$1626_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2501: $flatten\top_inst.\f1.\DUT.$procmux$1627_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2537: $flatten\top_inst.\f1.\DUT.$procmux$1628_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2573: $flatten\top_inst.\f1.\DUT.$procmux$1629_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2609: $flatten\top_inst.\f1.\DUT.$procmux$1630_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2645: $flatten\top_inst.\f1.\DUT.$procmux$1631_CMP
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\DUT.$procmux$2681: $flatten\top_inst.\f1.\DUT.$procmux$1632_CMP
  Optimizing cells in module \ice40hx8k.
Performed a total of 31 changes.

22.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

22.12.13. Executing OPT_DFF pass (perform DFF optimizations).

22.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

22.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.12.16. Rerunning OPT passes. (Maybe there is more to do..)

22.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~83 debug messages>

22.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

22.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.12.20. Executing OPT_DFF pass (perform DFF optimizations).

22.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

22.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.12.23. Finished OPT passes. (There is nothing left to do.)

22.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 20 address bits (of 32) from memory init port ice40hx8k.$flatten\top_inst.\f1.\rram.$meminit$\mem$src/ram.sv:0$301 (top_inst.f1.rram.mem).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$add$ice40/ice40hx8k.sv:21$4 ($add).
Removed top 16 bits (of 32) from port Y of cell ice40hx8k.$add$ice40/ice40hx8k.sv:21$4 ($add).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:88$778 ($sub).
Removed top 13 bits (of 32) from port Y of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:88$778 ($sub).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$gt$ice40/uart/uart_tx.v:102$783 ($gt).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:103$784 ($sub).
Removed top 28 bits (of 32) from port Y of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:103$784 ($sub).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$eq$ice40/uart/uart_tx.v:106$787 ($eq).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$gt$ice40/uart/uart_tx.v:86$777 ($gt).
Removed top 1 bits (of 2) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$3422 ($ne).
Removed top 31 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\f1.\enableWrite.$procmux$3109 ($mux).
Removed top 4 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:20$95 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f10.$procmux$2998_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f10.$procmux$2999_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f10.$procmux$3000_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f10.$procmux$3001_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f10.$procmux$3002_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f10.$procmux$3003_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f10.$procmux$3004_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f9.$procmux$2998_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f9.$procmux$2999_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f9.$procmux$3000_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f9.$procmux$3001_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f9.$procmux$3002_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f9.$procmux$3003_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f9.$procmux$3004_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f4.$procmux$2998_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f4.$procmux$2999_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f4.$procmux$3000_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f4.$procmux$3001_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f4.$procmux$3002_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f4.$procmux$3003_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f4.$procmux$3004_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f3.$procmux$2998_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f3.$procmux$2999_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f3.$procmux$3000_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f3.$procmux$3001_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f3.$procmux$3002_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f3.$procmux$3003_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.\f3.$procmux$3004_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$3100_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$3099_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$3098_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$3093_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$procmux$3075_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$eq$src/fpgaModule.sv:86$38 ($eq).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\a1.$eq$src/fpgaModule.sv:84$36 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\arith.$procmux$2922_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\arith.$procmux$2907_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\arith.$procmux$2868_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\arith.$procmux$2857_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\arith.$procmux$2847_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\arith.$procmux$2838_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\f1.\arith.$procmux$2827 ($mux).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\arith.$procmux$2823_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\f1.\arith.$procmux$2820 ($mux).
Removed top 4 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1632_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1631_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1630_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1629_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1628_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1627_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1626_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1625_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1624_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1623_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1622_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1621_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1620_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1619_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1618_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1562_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1561_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1560_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1559_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1558_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1557_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1556_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1555_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1554_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1553_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1552_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1551_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1550_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1549_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1548_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1529_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1528_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1527_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1526_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1525_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1524_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1523_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1522_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1521_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1520_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1519_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1518_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1517_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1516_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\DUT.$procmux$1515_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1320_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1319_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1296_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1283_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1238_CMP0 ($eq).
Removed top 5 bits (of 6) from mux cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1233 ($mux).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1214_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1213_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1209_CMP0 ($eq).
Removed top 3 bits (of 4) from mux cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1200 ($mux).
Removed top 5 bits (of 6) from mux cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1185 ($mux).
Removed top 1 bits (of 7) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1167_CMP0 ($eq).
Removed top 5 bits (of 6) from mux cell ice40hx8k.$flatten\top_inst.\f1.\controller.$procmux$1162 ($mux).
Removed top 4 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\testpc.$procmux$1154_CMP0 ($eq).
Removed top 29 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$255 ($add).
Removed top 5 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:30$117 ($eq).
Removed top 1 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:27$114 ($eq).
Removed top 1 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:27$112 ($eq).
Removed top 1 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:27$110 ($eq).
Removed top 1 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:27$108 ($eq).
Removed top 1 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:27$107 ($eq).
Removed top 2 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$105 ($eq).
Removed top 2 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$103 ($eq).
Removed top 3 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$101 ($eq).
Removed top 3 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$99 ($eq).
Removed top 3 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$97 ($eq).
Removed top 3 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$96 ($eq).
Removed top 18 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\f1.\ru.\m1.$procmux$1484 ($mux).
Removed top 2 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\ru.\r1.$eq$src/request_unit.sv:32$306 ($eq).
Removed top 2 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\ru.\r1.$eq$src/request_unit.sv:32$307 ($eq).
Removed top 2 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\ru.\r1.$eq$src/request_unit.sv:32$309 ($eq).
Removed top 2 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\ru.\r1.$eq$src/request_unit.sv:32$311 ($eq).
Removed top 2 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\ru.\r1.$eq$src/request_unit.sv:32$313 ($eq).
Removed top 2 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\ru.\r1.$eq$src/request_unit.sv:35$315 ($eq).
Removed top 1 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\ru.\r1.$eq$src/request_unit.sv:35$316 ($eq).
Removed top 1 bits (of 6) from port B of cell ice40hx8k.$flatten\top_inst.\f1.\ru.\r1.$eq$src/request_unit.sv:35$318 ($eq).
Removed top 18 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\f1.\ru.\m1.$procmux$1451 ($mux).
Removed top 18 bits (of 32) from FF cell ice40hx8k.$flatten\top_inst.\f1.\ru.\m1.$procdff$3175 ($adff).
Removed top 16 bits (of 32) from wire ice40hx8k.$add$ice40/ice40hx8k.sv:21$4_Y.
Removed top 31 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\f1.\arith.$2\ALUResult[31:0].
Removed top 31 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\f1.\arith.$3\ALUResult[31:0].
Removed top 3 bits (of 4) from wire ice40hx8k.$flatten\top_inst.\f1.\controller.$5\aluOP[3:0].
Removed top 5 bits (of 6) from wire ice40hx8k.$flatten\top_inst.\f1.\controller.$6\cuOP[5:0].
Removed top 5 bits (of 6) from wire ice40hx8k.$flatten\top_inst.\f1.\controller.$8\cuOP[5:0].
Removed top 5 bits (of 6) from wire ice40hx8k.$flatten\top_inst.\f1.\controller.$9\cuOP[5:0].
Removed top 18 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\f1.\ru.\m1.$2\ramaddr[31:0].
Removed top 6 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\f1.\ru.\m1.$3\imemload[31:0].
Removed top 28 bits (of 32) from wire ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:103$784_Y.
Removed top 13 bits (of 32) from wire ice40hx8k.$flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:88$778_Y.

22.14. Executing PEEPOPT pass (run peephole optimizers).

22.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

22.16. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module ice40hx8k that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\top_inst.\f1.\arith.$sshr$src/alu.sv:37$122 ($sshr):
    Found 5 activation_patterns using ctrl signal { $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$96_Y $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$97_Y $flatten\top_inst.\f1.\arith.$procmux$2907_CMP $auto$opt_reduce.cc:134:opt_pmux$3373 $auto$opt_reduce.cc:134:opt_pmux$3371 }.
    No candidates found.
  Analyzing resource sharing options for $flatten\top_inst.\f1.\arith.$shr$src/alu.sv:45$124 ($shr):
    Found 5 activation_patterns using ctrl signal { $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$96_Y $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$97_Y $flatten\top_inst.\f1.\arith.$procmux$2893_CMP $auto$opt_reduce.cc:134:opt_pmux$3373 $auto$opt_reduce.cc:134:opt_pmux$3371 }.
    No candidates found.
  Analyzing resource sharing options for $flatten\top_inst.\f1.\arith.$shl$src/alu.sv:29$120 ($shl):
    Found 5 activation_patterns using ctrl signal { $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$96_Y $flatten\top_inst.\f1.\signex.$eq$src/signExtender.sv:23$97_Y $flatten\top_inst.\f1.\arith.$procmux$2922_CMP $auto$opt_reduce.cc:134:opt_pmux$3373 $auto$opt_reduce.cc:134:opt_pmux$3371 }.
    No candidates found.

22.17. Executing TECHMAP pass (map to technology primitives).

22.17.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

22.17.2. Continuing TECHMAP pass.
Using template $paramod$106e7676feb63f00b8f79ebab3ff16b0f4c109cb\_90_lut_cmp_ for cells of type $gt.
No more expansions possible.
<suppressed ~118 debug messages>

22.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

22.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ice40hx8k:
  creating $macc model for $add$ice40/ice40hx8k.sv:21$4 ($add).
  creating $macc model for $flatten\top_inst.\f1.\arith.$add$src/alu.sv:53$126 ($add).
  creating $macc model for $flatten\top_inst.\f1.\arith.$sub$src/alu.sv:61$128 ($sub).
  creating $macc model for $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:42$250 ($add).
  creating $macc model for $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$252 ($add).
  creating $macc model for $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$255 ($add).
  creating $macc model for $flatten\top_inst.\f1.\write.$add$src/writeToReg.sv:24$284 ($add).
  creating $macc model for $flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:103$784 ($sub).
  creating $macc model for $flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:88$778 ($sub).
  creating $alu model for $macc $flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:88$778.
  creating $alu model for $macc $flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:103$784.
  creating $alu model for $macc $flatten\top_inst.\f1.\write.$add$src/writeToReg.sv:24$284.
  creating $alu model for $macc $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$255.
  creating $alu model for $macc $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$252.
  creating $alu model for $macc $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:42$250.
  creating $alu model for $macc $flatten\top_inst.\f1.\arith.$sub$src/alu.sv:61$128.
  creating $alu model for $macc $flatten\top_inst.\f1.\arith.$add$src/alu.sv:53$126.
  creating $alu model for $macc $add$ice40/ice40hx8k.sv:21$4.
  creating $alu model for $flatten\top_inst.\f1.\arith.$lt$src/alu.sv:100$137 ($lt): new $alu
  creating $alu model for $flatten\top_inst.\f1.\arith.$lt$src/alu.sv:93$136 ($lt): merged with $flatten\top_inst.\f1.\arith.$sub$src/alu.sv:61$128.
  creating $alu model for $flatten\uart_inst.\uart_tx_inst.$gt$ice40/uart/uart_tx.v:86$777 ($gt): new $alu
  creating $alu cell for $flatten\uart_inst.\uart_tx_inst.$gt$ice40/uart/uart_tx.v:86$777: $auto$alumacc.cc:485:replace_alu$3601
  creating $alu cell for $add$ice40/ice40hx8k.sv:21$4: $auto$alumacc.cc:485:replace_alu$3606
  creating $alu cell for $flatten\top_inst.\f1.\arith.$lt$src/alu.sv:100$137: $auto$alumacc.cc:485:replace_alu$3609
  creating $alu cell for $flatten\top_inst.\f1.\arith.$add$src/alu.sv:53$126: $auto$alumacc.cc:485:replace_alu$3614
  creating $alu cell for $flatten\top_inst.\f1.\arith.$sub$src/alu.sv:61$128, $flatten\top_inst.\f1.\arith.$lt$src/alu.sv:93$136: $auto$alumacc.cc:485:replace_alu$3617
  creating $alu cell for $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:42$250: $auto$alumacc.cc:485:replace_alu$3624
  creating $alu cell for $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$252: $auto$alumacc.cc:485:replace_alu$3627
  creating $alu cell for $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$255: $auto$alumacc.cc:485:replace_alu$3630
  creating $alu cell for $flatten\top_inst.\f1.\write.$add$src/writeToReg.sv:24$284: $auto$alumacc.cc:485:replace_alu$3633
  creating $alu cell for $flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:103$784: $auto$alumacc.cc:485:replace_alu$3636
  creating $alu cell for $flatten\uart_inst.\uart_tx_inst.$sub$ice40/uart/uart_tx.v:88$778: $auto$alumacc.cc:485:replace_alu$3639
  created 11 $alu and 0 $macc cells.

22.21. Executing OPT pass (performing simple optimizations).

22.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~4 debug messages>

22.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~81 debug messages>

22.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
    New ctrl vector for $pmux cell $flatten\top_inst.\f1.\arith.$procmux$2936: { $flatten\top_inst.\f1.\arith.$procmux$2922_CMP $flatten\top_inst.\f1.\arith.$procmux$2907_CMP $flatten\top_inst.\f1.\arith.$procmux$2893_CMP $flatten\top_inst.\f1.\arith.$procmux$2880_CMP $flatten\top_inst.\f1.\arith.$procmux$2868_CMP $flatten\top_inst.\f1.\arith.$procmux$2857_CMP $flatten\top_inst.\f1.\arith.$procmux$2847_CMP $flatten\top_inst.\f1.\arith.$procmux$2838_CMP }
  Optimizing cells in module \ice40hx8k.
Performed a total of 1 changes.

22.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

22.21.6. Executing OPT_DFF pass (perform DFF optimizations).

22.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 1 unused cells and 7 unused wires.
<suppressed ~2 debug messages>

22.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.21.9. Rerunning OPT passes. (Maybe there is more to do..)

22.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~83 debug messages>

22.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

22.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.21.13. Executing OPT_DFF pass (perform DFF optimizations).

22.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

22.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.21.16. Finished OPT passes. (There is nothing left to do.)

22.22. Executing MEMORY pass.

22.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

22.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

22.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing ice40hx8k.top_inst.f1.rram.mem write port 0.

22.22.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

22.22.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\top_inst.f1.rram.mem'[0] in module `\ice40hx8k': merging output FF to cell.
    Write port 0: non-transparent.

22.22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 1 unused cells and 33 unused wires.
<suppressed ~2 debug messages>

22.22.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

22.22.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

22.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

22.22.10. Executing MEMORY_COLLECT pass (generating $mem cells).

22.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

22.24. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory ice40hx8k.top_inst.f1.rram.mem via $__ICE40_RAM4K_
<suppressed ~68 debug messages>

22.25. Executing TECHMAP pass (map to technology primitives).

22.25.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

22.25.2. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

22.25.3. Continuing TECHMAP pass.
Using template $paramod$14f3ae77ff1994b59f02d085858f48b2e81447f9\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$d1ad474bdbad425a2e413a0f260a7ab545c9893f\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$80e2d6cc2f85e913a6b7c3625d5434422e6eeb66\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$9595f7fbdbb98527e184912455b61fb91ac8d595\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$40073210ca196b0dba1c7df3d21da6ce461e85ca\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$ee0493b25102f8f190a6330933492fbe333bf0ca\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$2b221e8a73a5e4aed486c69297fe2eb3a1b17908\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$3791bd1189b9e8383a6a9494eb9fa3f64c6f83c5\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$ca8ee6c3986d0621462a8ef9f46c57b663061af5\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$42533d4700cf179edc6be582e8a87dce81bec7d1\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$c220026cbb9aacc126d128573308f18e0d580bf8\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$e85c32f134f629e4c4645b380b737f90b56a989d\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$a9558e50429266f478eab5f67b9bf4988b9cb6e5\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$cb55f122799f3dd821988ee6a45477472a302bc5\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$c653a2945de25f714487774de7fe3e1f576696ea\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$2250e11a7d8a67edc8305c788061aa01878007b3\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$b8a79878c59e99c049c6088185489005aef60e2b\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
No more expansions possible.
<suppressed ~393 debug messages>

22.26. Executing ICE40_BRAMINIT pass.

22.27. Executing OPT pass (performing simple optimizations).

22.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~250 debug messages>

22.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.27.3. Executing OPT_DFF pass (perform DFF optimizations).
Handling const CLK on $procdff$3252 ($adff) from module ice40hx8k (removing D path).
Adding SRST signal on $auto$ff.cc:266:slice$3376 ($dffe) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$900_Y, Q = \uart_inst.uart_tx_inst.bit_cnt, rval = 4'1001).
Adding SRST signal on $auto$ff.cc:266:slice$3392 ($dffe) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$841_Y [8], Q = \uart_inst.uart_tx_inst.data_reg [8], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$3401 ($dffe) from module ice40hx8k (D = $flatten\uart_inst.\uart_tx_inst.$procmux$873_Y, Q = \uart_inst.uart_tx_inst.txd_reg, rval = 1'0).
Removing always-active EN on $auto$memory_libmap.cc:1668:generate_mux$3694 ($dffe) from module ice40hx8k.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$3682 ($dffe) from module ice40hx8k.
Adding EN signal on $auto$ff.cc:266:slice$3412 ($adffe) from module ice40hx8k (D = $flatten\top_inst.\f1.\testpc.$2\next_pc[31:0] [0], Q = \top_inst.f1.testpc.PC [0]).
Adding EN signal on $auto$ff.cc:266:slice$3412 ($adffe) from module ice40hx8k (D = $flatten\top_inst.\f1.\testpc.$2\next_pc[31:0] [1], Q = \top_inst.f1.testpc.PC [1]).
Setting constant 0-bit at position 0 on $procdff$3252 ($dlatch) from module ice40hx8k.

22.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 11 unused cells and 526 unused wires.
<suppressed ~17 debug messages>

22.27.5. Rerunning OPT passes. (Removed registers in this run.)

22.27.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~4 debug messages>

22.27.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

22.27.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$mem.cc:1625:emulate_read_first$3680 ($dff) from module ice40hx8k (D = \top_inst.f1.ru.r1.dmmWen, Q = $auto$mem.cc:1622:emulate_read_first$3677, rval = 1'0).
Adding SRST signal on $auto$mem.cc:1623:emulate_read_first$3678 ($dff) from module ice40hx8k (D = \top_inst.f1.ru.m1.prev_dmmstore, Q = $auto$mem.cc:1619:emulate_read_first$3675, rval = 0).

22.27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 4 unused cells and 10 unused wires.
<suppressed ~9 debug messages>

22.27.10. Rerunning OPT passes. (Removed registers in this run.)

22.27.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~1 debug messages>

22.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.27.13. Executing OPT_DFF pass (perform DFF optimizations).

22.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

22.27.15. Finished fast OPT passes.

22.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

22.29. Executing OPT pass (performing simple optimizations).

22.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~41 debug messages>

22.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
    Consolidated identical input bits for $mux cell $flatten\ros.$procmux$3114:
      Old ports: A=3'001, B=3'111, Y=$flatten\ros.$procmux$3114_Y
      New ports: A=1'0, B=1'1, Y=$flatten\ros.$procmux$3114_Y [1]
      New connections: { $flatten\ros.$procmux$3114_Y [2] $flatten\ros.$procmux$3114_Y [0] } = { $flatten\ros.$procmux$3114_Y [1] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\a1.$procmux$3090:
      Old ports: A=3'011, B=3'100, Y=$flatten\top_inst.\f1.\a1.$2\nextState[2:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\top_inst.\f1.\a1.$2\nextState[2:0] [2] $flatten\top_inst.\f1.\a1.$2\nextState[2:0] [0] }
      New connections: $flatten\top_inst.\f1.\a1.$2\nextState[2:0] [1] = $flatten\top_inst.\f1.\a1.$2\nextState[2:0] [0]
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\controller.$procmux$1170:
      Old ports: A=4'0110, B=4'1001, Y=$flatten\top_inst.\f1.\controller.$3\aluOP[3:0]
      New ports: A=2'10, B=2'01, Y=$flatten\top_inst.\f1.\controller.$3\aluOP[3:0] [1:0]
      New connections: $flatten\top_inst.\f1.\controller.$3\aluOP[3:0] [3:2] = { $flatten\top_inst.\f1.\controller.$3\aluOP[3:0] [0] $flatten\top_inst.\f1.\controller.$3\aluOP[3:0] [1] }
    Consolidated identical input bits for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1207:
      Old ports: A={ 5'01110 $auto$wreduce.cc:461:run$3588 [0] }, B={ 41'01111110000010000110010010010101111010001 $auto$wreduce.cc:461:run$3589 [0] }, Y=$flatten\top_inst.\f1.\controller.$7\cuOP[5:0]
      New ports: A={ 4'0110 $auto$wreduce.cc:461:run$3588 [0] }, B={ 34'0111110000100011010010101011101001 $auto$wreduce.cc:461:run$3589 [0] }, Y={ $flatten\top_inst.\f1.\controller.$7\cuOP[5:0] [5] $flatten\top_inst.\f1.\controller.$7\cuOP[5:0] [3:0] }
      New connections: $flatten\top_inst.\f1.\controller.$7\cuOP[5:0] [4] = $flatten\top_inst.\f1.\controller.$7\cuOP[5:0] [3]
    Consolidated identical input bits for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1250:
      Old ports: A=6'010010, B={ 41'01001101010001011001011101100001100101101 $auto$wreduce.cc:461:run$3589 [0] }, Y=$flatten\top_inst.\f1.\controller.$5\cuOP[5:0]
      New ports: A=4'0010, B={ 27'001101000110011110001001101 $auto$wreduce.cc:461:run$3589 [0] }, Y=$flatten\top_inst.\f1.\controller.$5\cuOP[5:0] [3:0]
      New connections: $flatten\top_inst.\f1.\controller.$5\cuOP[5:0] [5:4] = 2'01
    Consolidated identical input bits for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1278:
      Old ports: A=6'100110, B=18'001111010000010001, Y=$flatten\top_inst.\f1.\controller.$4\cuOP[5:0]
      New ports: A=5'10010, B=15'001110100001001, Y={ $flatten\top_inst.\f1.\controller.$4\cuOP[5:0] [5:3] $flatten\top_inst.\f1.\controller.$4\cuOP[5:0] [1:0] }
      New connections: $flatten\top_inst.\f1.\controller.$4\cuOP[5:0] [2] = $flatten\top_inst.\f1.\controller.$4\cuOP[5:0] [1]
    Consolidated identical input bits for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1289:
      Old ports: A=6'100110, B=30'001010001011001100001101001110, Y=$flatten\top_inst.\f1.\controller.$3\cuOP[5:0]
      New ports: A=5'10110, B=25'0101001011011000110101110, Y={ $flatten\top_inst.\f1.\controller.$3\cuOP[5:0] [5] $flatten\top_inst.\f1.\controller.$3\cuOP[5:0] [3:0] }
      New connections: $flatten\top_inst.\f1.\controller.$3\cuOP[5:0] [4] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\top_inst.\f1.\controller.$procmux$1303:
      Old ports: A=6'100110, B=36'000100000101000110000111001000001001, Y=$flatten\top_inst.\f1.\controller.$2\cuOP[5:0]
      New ports: A=5'10110, B=30'001000010100110001110100001001, Y={ $flatten\top_inst.\f1.\controller.$2\cuOP[5:0] [5] $flatten\top_inst.\f1.\controller.$2\cuOP[5:0] [3:0] }
      New connections: $flatten\top_inst.\f1.\controller.$2\cuOP[5:0] [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\signex.$procmux$2960:
      Old ports: A={ \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11:0] }, B={ \top_inst.f1.signex.imm 12'000000000000 }, Y=$flatten\top_inst.\f1.\signex.$4\immOut[31:0]
      New ports: A={ \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11:0] }, B={ \top_inst.f1.signex.imm [19:12] \top_inst.f1.signex.imm [10:0] 12'000000000000 }, Y={ $flatten\top_inst.\f1.\signex.$4\immOut[31:0] [31:24] $flatten\top_inst.\f1.\signex.$4\immOut[31:0] [22:0] }
      New connections: $flatten\top_inst.\f1.\signex.$4\immOut[31:0] [23] = \top_inst.f1.signex.imm [11]
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:44$256:
      Old ports: A={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$255_Y [31:2] 2'x }, B={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$252_Y [31:1] 1'x }, Y=$flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:44$256_Y
      New ports: A={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$255_Y [31:2] 1'x }, B=$flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$252_Y [31:1], Y=$flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:44$256_Y [31:1]
      New connections: $flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:44$256_Y [0] = 1'x
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:45$261:
      Old ports: A={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$252_Y [31:1] 1'x }, B={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$255_Y [31:2] 2'x }, Y=$flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:45$261_Y
      New ports: A=$flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$252_Y [31:1], B={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$255_Y [31:2] 1'x }, Y=$flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:45$261_Y [31:1]
      New connections: $flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:45$261_Y [0] = 1'x
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:46$265:
      Old ports: A={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$255_Y [31:2] 2'x }, B={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$252_Y [31:1] 1'x }, Y=$flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:46$265_Y
      New ports: A={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$255_Y [31:2] 1'x }, B=$flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$252_Y [31:1], Y=$flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:46$265_Y [31:1]
      New connections: $flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:46$265_Y [0] = 1'x
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:47$271:
      Old ports: A={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$255_Y [31:2] 2'x }, B={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$252_Y [31:1] 1'x }, Y=$flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:47$271_Y
      New ports: A={ $flatten\top_inst.\f1.\testpc.$add$src/pc.sv:44$255_Y [31:2] 1'x }, B=$flatten\top_inst.\f1.\testpc.$add$src/pc.sv:43$252_Y [31:1], Y=$flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:47$271_Y [31:1]
      New connections: $flatten\top_inst.\f1.\testpc.$ternary$src/pc.sv:47$271_Y [0] = 1'x
    Consolidated identical input bits for $mux cell $flatten\uart_inst.\uart_tx_inst.$procmux$857:
      Old ports: A=19'0000000000000100000, B=19'0000000000000011111, Y=$flatten\uart_inst.\uart_tx_inst.$procmux$857_Y
      New ports: A=2'10, B=2'01, Y={ $flatten\uart_inst.\uart_tx_inst.$procmux$857_Y [5] $flatten\uart_inst.\uart_tx_inst.$procmux$857_Y [0] }
      New connections: { $flatten\uart_inst.\uart_tx_inst.$procmux$857_Y [18:6] $flatten\uart_inst.\uart_tx_inst.$procmux$857_Y [4:1] } = { 13'0000000000000 $flatten\uart_inst.\uart_tx_inst.$procmux$857_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$857_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$857_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$857_Y [0] }
  Optimizing cells in module \ice40hx8k.
    Consolidated identical input bits for $mux cell $flatten\ros.$procmux$3117:
      Old ports: A=$flatten\ros.$procmux$3114_Y, B=3'110, Y=$flatten\ros.$procmux$3117_Y
      New ports: A={ $flatten\ros.$procmux$3114_Y [1] 1'1 }, B=2'10, Y=$flatten\ros.$procmux$3117_Y [1:0]
      New connections: $flatten\ros.$procmux$3117_Y [2] = $flatten\ros.$procmux$3117_Y [1]
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\signex.$procmux$2972:
      Old ports: A=$flatten\top_inst.\f1.\signex.$4\immOut[31:0], B={ \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11:0] }, Y=$flatten\top_inst.\f1.\signex.$3\immOut[31:0]
      New ports: A={ $flatten\top_inst.\f1.\signex.$4\immOut[31:0] [31:24] $flatten\top_inst.\f1.\signex.$4\immOut[31:0] [22:0] }, B={ \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11:0] }, Y={ $flatten\top_inst.\f1.\signex.$3\immOut[31:0] [31:24] $flatten\top_inst.\f1.\signex.$3\immOut[31:0] [22:0] }
      New connections: $flatten\top_inst.\f1.\signex.$3\immOut[31:0] [23] = \top_inst.f1.signex.imm [11]
    Consolidated identical input bits for $mux cell $flatten\uart_inst.\uart_tx_inst.$procmux$862:
      Old ports: A=$flatten\uart_inst.\uart_tx_inst.$procmux$857_Y, B=19'0000000000000011111, Y=$flatten\uart_inst.\uart_tx_inst.$procmux$862_Y
      New ports: A={ $flatten\uart_inst.\uart_tx_inst.$procmux$857_Y [5] $flatten\uart_inst.\uart_tx_inst.$procmux$857_Y [0] }, B=2'01, Y={ $flatten\uart_inst.\uart_tx_inst.$procmux$862_Y [5] $flatten\uart_inst.\uart_tx_inst.$procmux$862_Y [0] }
      New connections: { $flatten\uart_inst.\uart_tx_inst.$procmux$862_Y [18:6] $flatten\uart_inst.\uart_tx_inst.$procmux$862_Y [4:1] } = { 13'0000000000000 $flatten\uart_inst.\uart_tx_inst.$procmux$862_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$862_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$862_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$862_Y [0] }
  Optimizing cells in module \ice40hx8k.
    Consolidated identical input bits for $mux cell $flatten\top_inst.\f1.\signex.$procmux$2981:
      Old ports: A=$flatten\top_inst.\f1.\signex.$3\immOut[31:0], B={ \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [0] \top_inst.f1.signex.imm [10:1] }, Y=$flatten\top_inst.\f1.\signex.$2\immOut[31:0]
      New ports: A={ $flatten\top_inst.\f1.\signex.$3\immOut[31:0] [31:24] $flatten\top_inst.\f1.\signex.$3\immOut[31:0] [22:0] }, B={ \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [11] \top_inst.f1.signex.imm [0] \top_inst.f1.signex.imm [10:1] }, Y={ $flatten\top_inst.\f1.\signex.$2\immOut[31:0] [31:24] $flatten\top_inst.\f1.\signex.$2\immOut[31:0] [22:0] }
      New connections: $flatten\top_inst.\f1.\signex.$2\immOut[31:0] [23] = \top_inst.f1.signex.imm [11]
  Optimizing cells in module \ice40hx8k.
Performed a total of 19 changes.

22.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.29.6. Executing OPT_DFF pass (perform DFF optimizations).

22.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

22.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.29.9. Rerunning OPT passes. (Maybe there is more to do..)

22.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~41 debug messages>

22.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

22.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.29.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$3385 ($dffe) from module ice40hx8k (D = $auto$wreduce.cc:461:run$3595 [18:6], Q = \uart_inst.uart_tx_inst.prescale_reg [18:6], rval = 13'0000000000000).

22.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

22.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.29.16. Rerunning OPT passes. (Maybe there is more to do..)

22.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~41 debug messages>

22.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

22.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.29.20. Executing OPT_DFF pass (perform DFF optimizations).

22.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

22.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.29.23. Finished OPT passes. (There is nothing left to do.)

22.30. Executing ICE40_WRAPCARRY pass (wrap carries).

22.31. Executing TECHMAP pass (map to technology primitives).

22.31.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

22.31.2. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

22.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $not.
Using template $paramod$c83925f608704c3fa34790ddcfce9302bdcd7533\_90_pmux for cells of type $pmux.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$20b1d0597707d55efcb9664e40f63985956d7680\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$3826c06832e910ed7e3a5e37dc9a6adea7917f5a\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $and.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$ccbcf9cf459c8d68b04688a9a5245ee9d295a0be\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_80_ice40_alu for cells of type $alu.
Using template $paramod$bf9a6aad4c9603c218b6b0be41de41e6ed43614c\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$b8fb36dbb218c8f6b30171c756a8f8357614d906\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$e765c459d3029c22a22a27989e94858fd9ebfa9c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$104d3d1e82b09b030a785dad8a5e608a6d4401f7\_90_pmux for cells of type $pmux.
Using template $paramod$aa21a8cfcdb2d038c61c16c25c37cdf209d597be\_90_pmux for cells of type $pmux.
Using template $paramod$824a2ca00d29d886599434cf8ea60471635f2955\_90_demux for cells of type $demux.
Using template $paramod$33afdd83bf3811dac2de7a968d39eea5718691bc\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$8e2cd9e836d46c40867c8d0d57053a4e1c3bcdbc\_90_pmux for cells of type $pmux.
Using template $paramod$77db613179eb70c5e4e5c5aca72d602a7c6017b6\_90_pmux for cells of type $pmux.
Using template $paramod$fedb90247e1daaa8b0af86a595f377181f141d27\_90_pmux for cells of type $pmux.
Using template $paramod$ae63dc3b50d8e8327f3f28c91126b1f0b8c3a12c\_90_pmux for cells of type $pmux.
Using template $paramod$a2dfbfccaf255934df30ecabbf39af44cb16e7a1\_90_pmux for cells of type $pmux.
Using template $paramod$d7d291546b4dfc9bc743ff469017e2c721a2385d\_90_pmux for cells of type $pmux.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ice40_alu for cells of type $alu.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_80_ice40_alu for cells of type $alu.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$6fc37af1c109ae54e8aed83fcd995c12d378ce93\_80_ice40_alu for cells of type $alu.
Using template $paramod$bf8e268f26361094a16ad6650df0ad1ca719658a\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~2855 debug messages>

22.32. Executing OPT pass (performing simple optimizations).

22.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~2820 debug messages>

22.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~6744 debug messages>
Removed a total of 2248 cells.

22.32.3. Executing OPT_DFF pass (perform DFF optimizations).

22.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 209 unused cells and 2924 unused wires.
<suppressed ~210 debug messages>

22.32.5. Finished fast OPT passes.

22.33. Executing ICE40_OPT pass (performing simple optimizations).

22.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$3601.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$3601.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$3606.slice[0].carry: CO=\ctr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$3630.slice[0].carry: CO=\top_inst.f1.testpc.PC [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$3636.slice[0].carry: CO=\uart_inst.uart_tx_inst.bit_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$3639.slice[0].carry: CO=\uart_inst.uart_tx_inst.prescale_reg [0]

22.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~18 debug messages>

22.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.33.4. Executing OPT_DFF pass (perform DFF optimizations).

22.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

22.33.6. Rerunning OPT passes. (Removed registers in this run.)

22.33.7. Running ICE40 specific optimizations.

22.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.33.10. Executing OPT_DFF pass (perform DFF optimizations).

22.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

22.33.12. Finished OPT passes. (There is nothing left to do.)

22.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

22.35. Executing TECHMAP pass (map to technology primitives).

22.35.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

22.35.2. Continuing TECHMAP pass.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~1270 debug messages>

22.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$3606.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$3630.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$3636.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$3639.slice[0].carry ($lut).

22.38. Executing ICE40_OPT pass (performing simple optimizations).

22.38.1. Running ICE40 specific optimizations.

22.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~260 debug messages>

22.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~3147 debug messages>
Removed a total of 1049 cells.

22.38.4. Executing OPT_DFF pass (perform DFF optimizations).

22.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 8314 unused wires.
<suppressed ~1 debug messages>

22.38.6. Rerunning OPT passes. (Removed registers in this run.)

22.38.7. Running ICE40 specific optimizations.

22.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.38.10. Executing OPT_DFF pass (perform DFF optimizations).

22.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

22.38.12. Finished OPT passes. (There is nothing left to do.)

22.39. Executing TECHMAP pass (map to technology primitives).

22.39.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

22.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

22.40. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

22.41. Executing ABC9 pass.

22.41.1. Executing ABC9_OPS pass (helper functions for ABC9).

22.41.2. Executing ABC9_OPS pass (helper functions for ABC9).

22.41.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module ice40hx8k.
Found 0 SCCs.

22.41.4. Executing ABC9_OPS pass (helper functions for ABC9).

22.41.5. Executing PROC pass (convert processes to netlists).

22.41.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

22.41.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

22.41.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

22.41.5.4. Executing PROC_INIT pass (extract init attributes).

22.41.5.5. Executing PROC_ARST pass (detect async resets in processes).

22.41.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

22.41.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

22.41.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

22.41.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

22.41.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

22.41.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

22.41.5.12. Executing OPT_EXPR pass (perform const folding).

22.41.6. Executing TECHMAP pass (map to technology primitives).

22.41.6.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

22.41.6.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~145 debug messages>

22.41.7. Executing OPT pass (performing simple optimizations).

22.41.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SB_DFFER.
Optimizing module SB_DFFR.

22.41.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SB_DFFER'.
Finding identical cells in module `\SB_DFFR'.
Removed a total of 0 cells.

22.41.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SB_DFFER..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFR..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

22.41.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SB_DFFER.
  Optimizing cells in module \SB_DFFR.
Performed a total of 0 changes.

22.41.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SB_DFFER'.
Finding identical cells in module `\SB_DFFR'.
Removed a total of 0 cells.

22.41.7.6. Executing OPT_DFF pass (perform DFF optimizations).

22.41.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SB_DFFER..
Finding unused cells or wires in module \SB_DFFR..

22.41.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SB_DFFER.
Optimizing module SB_DFFR.

22.41.7.9. Finished OPT passes. (There is nothing left to do.)

22.41.8. Executing TECHMAP pass (map to technology primitives).

22.41.8.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

22.41.8.2. Continuing TECHMAP pass.
Using template SB_DFFER for cells of type SB_DFFER.
Using template SB_DFFR for cells of type SB_DFFR.
No more expansions possible.
<suppressed ~1124 debug messages>

22.41.9. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

22.41.10. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2054 debug messages>

22.41.11. Executing ABC9_OPS pass (helper functions for ABC9).

22.41.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

22.41.13. Executing TECHMAP pass (map to technology primitives).

22.41.13.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

22.41.13.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template $paramod\SB_LUT4\LUT_INIT=16'0110100110010110 for cells of type SB_LUT4.
Using template SB_CARRY for cells of type SB_CARRY.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
No more expansions possible.
<suppressed ~172 debug messages>

22.41.14. Executing OPT pass (performing simple optimizations).

22.41.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
<suppressed ~4 debug messages>

22.41.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~29 debug messages>
Removed a total of 12 cells.

22.41.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

22.41.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

22.41.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.41.14.6. Executing OPT_DFF pass (perform DFF optimizations).

22.41.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

22.41.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.41.14.9. Rerunning OPT passes. (Maybe there is more to do..)

22.41.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

22.41.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

22.41.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

22.41.14.13. Executing OPT_DFF pass (perform DFF optimizations).

22.41.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

22.41.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.

22.41.14.16. Finished OPT passes. (There is nothing left to do.)

22.41.15. Executing AIGMAP pass (map logic to AIG).
Module ice40hx8k: replaced 7 cells with 43 new cells, skipped 11 cells.
  replaced 2 cell types:
       2 $_OR_
       5 $_MUX_
  not replaced 3 cell types:
       8 $specify2
       1 $_NOT_
       2 $_AND_

22.41.16. Executing AIGMAP pass (map logic to AIG).
Module ice40hx8k: replaced 4885 cells with 22612 new cells, skipped 8142 cells.
  replaced 3 cell types:
    3861 $_OR_
      46 $_XOR_
     978 $_MUX_
  not replaced 39 cell types:
      32 $scopeinfo
     403 $_NOT_
    2992 $_AND_
       1 SB_PLL40_CORE
      45 SB_DFF
      15 SB_DFFE
      49 SB_DFFSR
      82 SB_DFFR
      15 SB_DFFESR
    1038 SB_DFFER
       4 SB_DFFESS
       1 $paramod$b9a773aba63ed183360c8b9128794d66937cbcdb\SB_RAM40_4K
     128 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000000010101
       1 $paramod$deb14d645ed42b76d201526deec46daf689836ef\SB_RAM40_4K
       1 $paramod$f16806fe7e81dab6df562bfc0da8703fe652a4f4\SB_RAM40_4K
       1 $paramod$ca39a5de7f74eaadd0c7f26ef580dc9bc47dcac3\SB_RAM40_4K
       1 $paramod$e75e420872f3ba2cb07da32557e7f775b99d96a3\SB_RAM40_4K
      16 $paramod$33541574c892189ea1415ceac45125d7d397c516\SB_RAM40_4K
      82 SB_DFFR_$abc9_byp
       1 $paramod$e9a8bc51e0c15172141bb5cc57590cab98182d92\SB_RAM40_4K
       1 $paramod$06d2d68844ff2b9adaf671850348180f41deab38\SB_RAM40_4K
       1 $paramod$ae64d935821c7488f53d00bab2a9e6e3f99978c3\SB_RAM40_4K
     352 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000011100000
      32 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000001100010
      64 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100001011
     512 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100010010
     420 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000011001011
     262 $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1
       1 $paramod$fa1e994e5a57a38123b54f59593e277c21baaca5\SB_RAM40_4K
    1038 SB_DFFER_$abc9_byp
       1 $paramod$4693e0cf7909b964d397f8b7051415a8bb558bc0\SB_RAM40_4K
       1 $paramod$237186f3312357cbc03c5648e82c1c34854aeda0\SB_RAM40_4K
       1 $paramod$18463fcf8d98b4e238cd50e3a9bd376126b3be8f\SB_RAM40_4K
       1 $paramod$a17c7778c45734dad110facafe1dc3f25a2234b0\SB_RAM40_4K
       1 $paramod$f2baa358d892e0ecf836a00ad27c3e0e03aa4415\SB_RAM40_4K
       1 $paramod$e0d09df45839e863ab78fe2bbb21b18a729d47f9\SB_RAM40_4K
     512 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000010100001
      32 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000010000101
       1 $paramod$7032195478135b0f26b5d260d1a6995532ae6d8a\SB_RAM40_4K

22.41.16.1. Executing ABC9_OPS pass (helper functions for ABC9).

22.41.16.2. Executing ABC9_OPS pass (helper functions for ABC9).

22.41.16.3. Executing XAIGER backend.
<suppressed ~1771 debug messages>
Extracted 9925 AND gates and 31445 wires from module `ice40hx8k' to a netlist network with 1336 inputs and 2344 outputs.

22.41.16.4. Executing ABC9_EXE pass (technology mapping using ABC9).

22.41.16.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   1336/   2344  and =    9353  lev =   66 (2.87)  mem = 0.31 MB  box = 3434  bb = 3172
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 17 carries.
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   1336/   2344  and =   14620  lev =   49 (2.22)  mem = 0.37 MB  ch = 1029  box = 3433  bb = 3172
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 16 carries.
ABC: + &if -W 250 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
ABC: Node =   14620.  Ch =   857.  Total mem =    3.79 MB. Peak cut mem =    0.18 MB.
ABC: P:  Del = 16720.00.  Ar =    5378.0.  Edge =    20327.  Cut =    99712.  T =     0.02 sec
ABC: P:  Del = 16511.00.  Ar =    4576.0.  Edge =    17739.  Cut =    96112.  T =     0.02 sec
ABC: P:  Del = 16511.00.  Ar =    4087.0.  Edge =    13253.  Cut =   100214.  T =     0.02 sec
ABC: F:  Del = 16511.00.  Ar =    3349.0.  Edge =    11601.  Cut =    79567.  T =     0.01 sec
ABC: A:  Del = 16511.00.  Ar =    3179.0.  Edge =    11117.  Cut =    74849.  T =     0.02 sec
ABC: A:  Del = 16511.00.  Ar =    3152.0.  Edge =    11077.  Cut =    75445.  T =     0.02 sec
ABC: Total time =     0.11 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   1336/   2344  and =    8366  lev =   51 (2.29)  mem = 0.29 MB  box = 3433  bb = 3172
ABC: Mapping (K=4)  :  lut =   3104  edge =   10871  lev =   24 (1.27)  levB =   52  mem = 0.15 MB
ABC: LUT = 3104 : 2=428 13.8 %  3=689 22.2 %  4=1987 64.0 %  Ave = 3.50
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 16 carries.
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 4.18 seconds, total: 4.18 seconds

22.41.16.6. Executing AIGER frontend.
<suppressed ~7373 debug messages>
Removed 10131 unused cells and 23249 unused wires.

22.41.16.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     3127
ABC RESULTS:   \SB_DFFR_$abc9_byp cells:       82
ABC RESULTS:   $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 cells:      261
ABC RESULTS:   \SB_DFFER_$abc9_byp cells:     1038
ABC RESULTS:           input signals:     1138
ABC RESULTS:          output signals:     2129
Removing temp directory.

22.41.17. Executing TECHMAP pass (map to technology primitives).

22.41.17.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

22.41.17.2. Continuing TECHMAP pass.
Using template SB_DFFER_$abc9_byp for cells of type SB_DFFER_$abc9_byp.
Using template SB_DFFR_$abc9_byp for cells of type SB_DFFR_$abc9_byp.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template $paramod$33541574c892189ea1415ceac45125d7d397c516\SB_RAM40_4K for cells of type $paramod$33541574c892189ea1415ceac45125d7d397c516\SB_RAM40_4K.
Using template $paramod$e9a8bc51e0c15172141bb5cc57590cab98182d92\SB_RAM40_4K for cells of type $paramod$e9a8bc51e0c15172141bb5cc57590cab98182d92\SB_RAM40_4K.
Using template $paramod$4693e0cf7909b964d397f8b7051415a8bb558bc0\SB_RAM40_4K for cells of type $paramod$4693e0cf7909b964d397f8b7051415a8bb558bc0\SB_RAM40_4K.
Using template $paramod$237186f3312357cbc03c5648e82c1c34854aeda0\SB_RAM40_4K for cells of type $paramod$237186f3312357cbc03c5648e82c1c34854aeda0\SB_RAM40_4K.
Using template $paramod$f2baa358d892e0ecf836a00ad27c3e0e03aa4415\SB_RAM40_4K for cells of type $paramod$f2baa358d892e0ecf836a00ad27c3e0e03aa4415\SB_RAM40_4K.
Using template $paramod$ae64d935821c7488f53d00bab2a9e6e3f99978c3\SB_RAM40_4K for cells of type $paramod$ae64d935821c7488f53d00bab2a9e6e3f99978c3\SB_RAM40_4K.
Using template $paramod$18463fcf8d98b4e238cd50e3a9bd376126b3be8f\SB_RAM40_4K for cells of type $paramod$18463fcf8d98b4e238cd50e3a9bd376126b3be8f\SB_RAM40_4K.
Using template $paramod$f16806fe7e81dab6df562bfc0da8703fe652a4f4\SB_RAM40_4K for cells of type $paramod$f16806fe7e81dab6df562bfc0da8703fe652a4f4\SB_RAM40_4K.
Using template $paramod$a17c7778c45734dad110facafe1dc3f25a2234b0\SB_RAM40_4K for cells of type $paramod$a17c7778c45734dad110facafe1dc3f25a2234b0\SB_RAM40_4K.
Using template $paramod$b9a773aba63ed183360c8b9128794d66937cbcdb\SB_RAM40_4K for cells of type $paramod$b9a773aba63ed183360c8b9128794d66937cbcdb\SB_RAM40_4K.
Using template $paramod$fa1e994e5a57a38123b54f59593e277c21baaca5\SB_RAM40_4K for cells of type $paramod$fa1e994e5a57a38123b54f59593e277c21baaca5\SB_RAM40_4K.
Using template $paramod$deb14d645ed42b76d201526deec46daf689836ef\SB_RAM40_4K for cells of type $paramod$deb14d645ed42b76d201526deec46daf689836ef\SB_RAM40_4K.
Using template $paramod$e0d09df45839e863ab78fe2bbb21b18a729d47f9\SB_RAM40_4K for cells of type $paramod$e0d09df45839e863ab78fe2bbb21b18a729d47f9\SB_RAM40_4K.
Using template $paramod$e75e420872f3ba2cb07da32557e7f775b99d96a3\SB_RAM40_4K for cells of type $paramod$e75e420872f3ba2cb07da32557e7f775b99d96a3\SB_RAM40_4K.
Using template $paramod$ca39a5de7f74eaadd0c7f26ef580dc9bc47dcac3\SB_RAM40_4K for cells of type $paramod$ca39a5de7f74eaadd0c7f26ef580dc9bc47dcac3\SB_RAM40_4K.
Using template $paramod$06d2d68844ff2b9adaf671850348180f41deab38\SB_RAM40_4K for cells of type $paramod$06d2d68844ff2b9adaf671850348180f41deab38\SB_RAM40_4K.
Using template $paramod$7032195478135b0f26b5d260d1a6995532ae6d8a\SB_RAM40_4K for cells of type $paramod$7032195478135b0f26b5d260d1a6995532ae6d8a\SB_RAM40_4K.
No more expansions possible.
<suppressed ~1438 debug messages>

22.42. Executing ICE40_WRAPCARRY pass (wrap carries).

22.43. Executing TECHMAP pass (map to technology primitives).

22.43.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

22.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 238 unused cells and 45585 unused wires.

22.44. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     3417
  1-LUT               23
  2-LUT              434
  3-LUT              950
  4-LUT             2010
  with \SB_CARRY    (#0)  204
  with \SB_CARRY    (#1)  205

Eliminating LUTs.
Number of LUTs:     3417
  1-LUT               23
  2-LUT              434
  3-LUT              950
  4-LUT             2010
  with \SB_CARRY    (#0)  204
  with \SB_CARRY    (#1)  205

Combining LUTs.
Number of LUTs:     3415
  1-LUT               23
  2-LUT              432
  3-LUT              948
  4-LUT             2012
  with \SB_CARRY    (#0)  204
  with \SB_CARRY    (#1)  205

Eliminated 0 LUTs.
Combined 2 LUTs.
<suppressed ~23097 debug messages>

22.45. Executing TECHMAP pass (map to technology primitives).

22.45.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

22.45.2. Continuing TECHMAP pass.
Using template $paramod$2ec6422db00d358fc7469efce6208bffbc8521cd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$756861dd4dfe0a5b9de37af2241117b1958e2ffe\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$03da3dcc7c75ea9c9148a6fc634f76a9d0cbefef\$lut for cells of type $lut.
Using template $paramod$728e616c918eb05878d70b2bb240e381ea2847b9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$6e8a2a1050709f95709a6a533d141821ee17513d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod$91d6743ceb0f093b57d242b538f7f23d2346d4c9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$b287726797d0722f64e731f1134f7c05af8f1578\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001010 for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$ac0fa5d7a90a8bbe2427a08d007dd31ff56eaf3f\$lut for cells of type $lut.
Using template $paramod$c97e738df958f490eb8461efe944668c310ecac5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$6e424bd4a747f8421ac946af3d9bb3a47fd0b233\$lut for cells of type $lut.
Using template $paramod$f87bcf1791971b4eaa30f3f28437044fef878a04\$lut for cells of type $lut.
Using template $paramod$20798777255c214e32de3304ce8faa1fdfa2f474\$lut for cells of type $lut.
Using template $paramod$52953750219effadf43093a566baf492fdd6b6c8\$lut for cells of type $lut.
Using template $paramod$d6a246575d0ba3dcbbccd768ad41b602f82ff057\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod$7ccb46ee9b56c39e0a7d82a185b08cb026e04fbc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$219b71aec9a19e7a27754ed85a7d6cdad9e5ec96\$lut for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$cad45b6c9da81941161a13849773fe2ed4bc1c6f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010010 for cells of type $lut.
Using template $paramod$c7754eeb17b54dfe53ea4a973db3714d78ced2f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$daac9b1e7bb2ac018f7132a3fbe0026ddd7b1a71\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$8dd42bf81ffad3d97e207e1565310c97cc60f1a7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod$253532b742d151c01e8e51f153c24d934b8f6185\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$be48d952fcad8a16b8d84daa4c48a3065f343e5e\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$1bb2fc47b457abe7e28b98cfa3441b6432237f90\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$e01a027fedb28671a20c130493a89c7afd4e87d3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110010 for cells of type $lut.
Using template $paramod$2f35f125a78690286f0cd2faecbaee9c64828b65\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010001 for cells of type $lut.
Using template $paramod$9225a1e7171a31391d3103e59bac04fd4b7aa6c1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011110 for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$66658cbed86a8310f9b7ba1190d35eff90ee749b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001110 for cells of type $lut.
Using template $paramod$097592bb16245531f0716c5ddb18d7090f9c7d9d\$lut for cells of type $lut.
Using template $paramod$865395c0228487a64a8e4011cecafc2c64b79f2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$0d071d27f3877011b8f57bb192a0c9818b7c9cac\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$8b81775fb73b10ccf3a57c39fc26126ef8a47ddb\$lut for cells of type $lut.
Using template $paramod$1be3a10aca64bc8b3d140a9dcfb9bac7a6744be9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011011 for cells of type $lut.
Using template $paramod$24cfe82403c4a8a80c1d5f8f477b917af59e1bce\$lut for cells of type $lut.
Using template $paramod$4385b611926e5c0509dba4de58311d325da0ff0d\$lut for cells of type $lut.
Using template $paramod$af01034afe1bdbc87587d263805971d96e724ed7\$lut for cells of type $lut.
Using template $paramod$a7c07944e10969b2e1fd563a5b72f89493cb3705\$lut for cells of type $lut.
Using template $paramod$db08fd84fb3c4d6a41eaec6adfffe445fb7eb17f\$lut for cells of type $lut.
Using template $paramod$068092ddede495d8462ffe530e6d91711913edbc\$lut for cells of type $lut.
Using template $paramod$9e394303e290a474880b56f98766417009256d93\$lut for cells of type $lut.
Using template $paramod$6d937d8a77a6356f2f9cc89d5646fb948bb8225e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod$baa9d2fb2d21010939721b85aa9f11effe0b53c4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$a1d323730045824cfc84bb9f4ee8031f1c4dcc9e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$5502a85110dbca29ac631107f0b0635e7fade476\$lut for cells of type $lut.
Using template $paramod$d546db88fc169832512e499a9cdf9a41b89ab74e\$lut for cells of type $lut.
Using template $paramod$018d71a0fe325d6362687fe53ac13dd6340e400d\$lut for cells of type $lut.
Using template $paramod$c685a6e5e211287be351ac5f1078c1501564ce89\$lut for cells of type $lut.
Using template $paramod$4a8554d0a765102353ca9705f6a3cc329f4379e7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001000 for cells of type $lut.
Using template $paramod$a7d9b4ab0321c8125e5b895183ee6b84cdb4a31b\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$cf93df6a751c015d454aef52e32716809f254f3e\$lut for cells of type $lut.
Using template $paramod$3331a91b4e24483a258fc0d47474cffbd93ab577\$lut for cells of type $lut.
Using template $paramod$af0c0e3aea5daa768aac0697b02a2a49301800b1\$lut for cells of type $lut.
Using template $paramod$20ba583962918fa0136fc97b1558cc45cc91cc29\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110010 for cells of type $lut.
Using template $paramod$f452822cad0895193e92c906a2d6170cb3736d1d\$lut for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod$82a00bf0f959a345aaec45c197de61b70ee9c703\$lut for cells of type $lut.
Using template $paramod$a1cfe99817bd6d57a83efd5e1c3fc26a743b692f\$lut for cells of type $lut.
Using template $paramod$bf9d12be9e757c28b1374b63e168615e76b4b315\$lut for cells of type $lut.
Using template $paramod$5321e04f7ce32c091123c3570ab562efb1c81402\$lut for cells of type $lut.
Using template $paramod$4133fe00eb18442862a284ccc67a95f8194d041c\$lut for cells of type $lut.
Using template $paramod$9eaa8ec8337ef7465839ecf5d97b8fe2d459c423\$lut for cells of type $lut.
Using template $paramod$085ac6daadd555b0f8cf8f603c7849f876be6cbc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$d646cd5cb36fb1f9dd2b06f584b3b88b2dec1d24\$lut for cells of type $lut.
Using template $paramod$8d08395e9a4e4cded27c9198dd6b7fb30a5dc6be\$lut for cells of type $lut.
Using template $paramod$7c3833e617307006af30409ed68b65a011a1121e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod$250e9ed6c15020113b6b30a5ef7c8f11f208ca8e\$lut for cells of type $lut.
Using template $paramod$e56ed438824ef045f2f10081792331cde7187198\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod$ea5280fce2698f0f291737e66fca69a1d9d058e1\$lut for cells of type $lut.
Using template $paramod$92c3899764cd8074859d6a5a5b733cffe8a391b3\$lut for cells of type $lut.
Using template $paramod$70a6f8b5e7c26d543ee5df54b2e21d28a007a4bc\$lut for cells of type $lut.
Using template $paramod$28c616faf5f033f157ae11b466e19ab28d454f1e\$lut for cells of type $lut.
Using template $paramod$32abbd1d449a67fb913b4733374e345d4c17175b\$lut for cells of type $lut.
Using template $paramod$52fa1b2073b9054923f466bbb768e0ea7c69c9e3\$lut for cells of type $lut.
Using template $paramod$4fd3428c4b8b1accf8f8fb4bb88555a2b5fa688d\$lut for cells of type $lut.
Using template $paramod$e134ec2a47a2462a591072e65d34fb15b81c90e0\$lut for cells of type $lut.
Using template $paramod$02750f8d568bd99efbda01449a05e084a3143ca8\$lut for cells of type $lut.
Using template $paramod$84abafac600770dbecbd08e858f90b0a8d019d50\$lut for cells of type $lut.
Using template $paramod$18c0af0ab239136c12d03cf9ac659374dfbe1fe6\$lut for cells of type $lut.
Using template $paramod$4bb876346cbc5d13aef9f873277f12d388c5d51a\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$3751cff910103888107374559f35d9f1f2f94946\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$f32f031cd41e8fc4d17d6c639c75e2995131c759\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod$413d040dcd860cd74ca61a70644516a95d328ae7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$23b135911b7c14b5b19b5329e5903bcf58b44188\$lut for cells of type $lut.
Using template $paramod$4431dfc0c8329d0b10b217bec6bac4914112edb1\$lut for cells of type $lut.
Using template $paramod$0e7ce19e5da99c6675c7a5220f7cc55270b24ac0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$feac1814a13647ff95d85e23385825c648d6c2ee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$79432275bae6ba3c8cd1f392a278d15c8c6d8c77\$lut for cells of type $lut.
Using template $paramod$59f2a3e232df3029c8bc36978b9bbe72a71dfb5a\$lut for cells of type $lut.
Using template $paramod$cc2c73b4a486d6847dcd620841ed542a241d8998\$lut for cells of type $lut.
Using template $paramod$fda6887b37f599177ed9cb69271d882b63df7e66\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod$b68f9800cc1bf69afcfbc0567a25e43ebb01456c\$lut for cells of type $lut.
Using template $paramod$a63014c5e66a56dc5e61848489c809a59ebe7c34\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$070ad9d1ddbf89389161ba7e9ac58b9c0e081923\$lut for cells of type $lut.
Using template $paramod$efc60783c939ae41b2f3555af407b17c007b27f8\$lut for cells of type $lut.
Using template $paramod$f078e8795264523c05d440d1d8badd2b4b54294c\$lut for cells of type $lut.
Using template $paramod$859bbf20189511d5622298a363e8f136876f0d6c\$lut for cells of type $lut.
Using template $paramod$f85f1073c412d406200a6a72283f918c8b751314\$lut for cells of type $lut.
Using template $paramod$fc2be7cf2aa1cfc8ebe963e124f1c70016e3f0fb\$lut for cells of type $lut.
Using template $paramod$694c95659b447cef99dd4cdbd49b87dfd5f6c806\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$153c6cdaaddbc43e6ef3facd06aa851de33910ae\$lut for cells of type $lut.
Using template $paramod$d3ef1e4c51780d0a5425e32110ea022c31c1404f\$lut for cells of type $lut.
Using template $paramod$809e4f306da46522039076103556a5f81b7e0928\$lut for cells of type $lut.
Using template $paramod$0771f43be39b9c54ef7c24c6f1e9f5c46fb320f7\$lut for cells of type $lut.
Using template $paramod$e2ad375dd3349ce9179d4a7f0523cdf60b12cefd\$lut for cells of type $lut.
Using template $paramod$8505085f155bd6c188b05e36b7ab496c27f32cbb\$lut for cells of type $lut.
Using template $paramod$1d029b00755c736bd0aecd6780e981248e8fafe8\$lut for cells of type $lut.
Using template $paramod$bf07b45df98deb85b9934d5e9f1f7e2bcd3411d6\$lut for cells of type $lut.
Using template $paramod$2a6814f63525c562c4d2a8064801a4b4ca555ab4\$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod$6375ab94b303a3f3c8d7ca6946328cb3c0b443a7\$lut for cells of type $lut.
Using template $paramod$8512f4fb47fa9596f76cdbe5b407a5b54df368e7\$lut for cells of type $lut.
Using template $paramod$5183b4454493323aca6310872659274580528fcf\$lut for cells of type $lut.
Using template $paramod$234fd643079033ba0cbc98ff572df9b7b7a0dc86\$lut for cells of type $lut.
Using template $paramod$86d1a43c2f1d620ff2cef866448dd1258c868fad\$lut for cells of type $lut.
Using template $paramod$1241d759e3df4cac11dc7c99c36b0d1b07f7a673\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010111 for cells of type $lut.
Using template $paramod$436f5b2a701f46b4f2c40432561ff700e1d0a2c0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$e0286d7bdebdb6346cb367bb1962e01892ba2e32\$lut for cells of type $lut.
Using template $paramod$eaea85d27cc0950ed001348e061727a194f5cf9c\$lut for cells of type $lut.
Using template $paramod$1f9991b7d220a1444c81118371531284fe6401b3\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$18df3812bc12364e5ebcb6c3ed05c0294e4c26fc\$lut for cells of type $lut.
Using template $paramod$39825c5ed3d135e502be79829033166f1762d78b\$lut for cells of type $lut.
Using template $paramod$ea474c71a7a9bb027676021008daefb4ecbb4eb1\$lut for cells of type $lut.
Using template $paramod$72043e0aa7fa64cb454e3c2ca3dbe1636171896a\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$5c36a508e8885449eeca65fa0c02b7154f6a3130\$lut for cells of type $lut.
Using template $paramod$286ed3273cbe066b6afe10d043ec3b66405aa78e\$lut for cells of type $lut.
Using template $paramod$afdefd64f115cbb578c1cd4bf8426ecfef85ae91\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$fdcae86fcfd036c1880a04306ae771a9d7579c31\$lut for cells of type $lut.
Using template $paramod$3cd7ba4e37ac845a21f7d679f20c35087949289b\$lut for cells of type $lut.
Using template $paramod$ea79e410ad0f4fc3326666c891e1f3992816d636\$lut for cells of type $lut.
Using template $paramod$338ce46cf7ff44b9974887dd2adee6c4e0530bed\$lut for cells of type $lut.
Using template $paramod$a81cf453a316218febe7a33c0cf3157f69dfa7dc\$lut for cells of type $lut.
Using template $paramod$9dd298ae76fb41ac94779a83c068607fbc09ce4f\$lut for cells of type $lut.
Using template $paramod$aab54572d5ffecd31253b36e73e9cb718d05be34\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001100 for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8\$lut for cells of type $lut.
Using template $paramod$f65af1b660a013aeaba9a5dc41e6bdede642e3c3\$lut for cells of type $lut.
Using template $paramod$141a27db70908563661c214cd4c18e52b307bdbc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101111 for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$34b1f7b459d102c0882dcbac0fbb3f7b1a5a2df4\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$849d013d096d73269ca4beb768f8e399745d37f2\$lut for cells of type $lut.
Using template $paramod$5f496f7a17b34803c6c54860f8e4d6216cf793ef\$lut for cells of type $lut.
Using template $paramod$a36debbcfde9e32a01ea5076ccf3d75225452c4d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001011 for cells of type $lut.
Using template $paramod$1816ab9d89d34338423e92baed3cee854d70815a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110011 for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$ee82f1504b2c48e70160208feb4e1f2a1b612b8d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$0de052767abdccc3aefc818722bdc3c7850d25d6\$lut for cells of type $lut.
Using template $paramod$1644affdabe7f65febd25ca1c4d1e050be54e54f\$lut for cells of type $lut.
Using template $paramod$cdfb4ce36e9b97ab980954e4bd7262833a7086a8\$lut for cells of type $lut.
Using template $paramod$440c55e9b86a4d19d2d9af4513ac1f3c626292af\$lut for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod$e277a522d8a930c8c8c8cdb56d33d42914aefec4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111110 for cells of type $lut.
Using template $paramod$5d91ae8bf13f169f64fe2e993cae12295d19d8d3\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$95454eff2b0bb0c7425b41d029b34bbd8fbe521a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111011 for cells of type $lut.
Using template $paramod$23c406d3302544ed79a645df17e697e360ff2a8d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101100 for cells of type $lut.
No more expansions possible.
<suppressed ~6863 debug messages>
Removed 0 unused cells and 9069 unused wires.

22.46. Executing AUTONAME pass.
Renamed 293092 objects in module ice40hx8k (261 iterations).
<suppressed ~7331 debug messages>

22.47. Executing HIERARCHY pass (managing design hierarchy).

22.47.1. Analyzing design hierarchy..
Top module:  \ice40hx8k

22.47.2. Analyzing design hierarchy..
Top module:  \ice40hx8k
Removed 0 unused modules.

22.48. Printing statistics.

=== ice40hx8k ===

   Number of wires:               2716
   Number of wire bits:          11077
   Number of public wires:        2716
   Number of public wire bits:   11077
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4981
     $scopeinfo                     32
     SB_CARRY                      253
     SB_DFF                         45
     SB_DFFE                        15
     SB_DFFER                     1038
     SB_DFFESR                      15
     SB_DFFESS                       4
     SB_DFFR                        82
     SB_DFFSR                       49
     SB_LUT4                      3415
     SB_PLL40_CORE                   1
     SB_RAM40_4K                    32

22.49. Executing CHECK pass (checking for obvious problems).
Checking module ice40hx8k...
Found and reported 0 problems.

22.50. Executing JSON backend.

Warnings: 30 unique messages, 30 total
End of script. Logfile hash: 5e4079768b, CPU: user 8.99s system 0.04s, MEM: 142.10 MB peak
Yosys 0.39 (git sha1 00338082b, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 31% 1x abc9_exe (4 sec), 27% 11x techmap (3 sec), ...
