Analysis & Synthesis report for Test_divide_IP
Wed Oct 18 10:09:17 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Source assignments for divide_digit_3:lpm_digit_3|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider
 14. Source assignments for divide_digit_2:lpm_digit_2|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider
 15. Source assignments for divide_digit_1_0:lpm_digit_1_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider
 16. Parameter Settings for User Entity Instance: divide_digit_3:lpm_digit_3|lpm_divide:LPM_DIVIDE_component
 17. Parameter Settings for User Entity Instance: divide_digit_2:lpm_digit_2|lpm_divide:LPM_DIVIDE_component
 18. Parameter Settings for User Entity Instance: divide_digit_1_0:lpm_digit_1_0|lpm_divide:LPM_DIVIDE_component
 19. Port Connectivity Checks: "divide_digit_1_0:lpm_digit_1_0"
 20. Port Connectivity Checks: "divide_digit_2:lpm_digit_2"
 21. Port Connectivity Checks: "divide_digit_3:lpm_digit_3"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Oct 18 10:09:17 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; Test_divide_IP                              ;
; Top-level Entity Name              ; Test_divide_IP                              ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 397                                         ;
;     Total combinational functions  ; 372                                         ;
;     Dedicated logic registers      ; 124                                         ;
; Total registers                    ; 124                                         ;
; Total pins                         ; 99                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DCF484C7G     ;                    ;
; Top-level entity name                                            ; Test_divide_IP     ; Test_divide_IP     ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                               ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; BDC_to_7_segmen.vhd              ; yes             ; User VHDL File               ; D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/BDC_to_7_segmen.vhd        ;         ;
; divide_digit_3.vhd               ; yes             ; User Wizard-Generated File   ; D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/divide_digit_3.vhd         ;         ;
; Test_divide_IP.vhd               ; yes             ; User VHDL File               ; D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/Test_divide_IP.vhd         ;         ;
; divide_digit_2.vhd               ; yes             ; User Wizard-Generated File   ; D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/divide_digit_2.vhd         ;         ;
; divide_digit_1_0.vhd             ; yes             ; User Wizard-Generated File   ; D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/divide_digit_1_0.vhd       ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                 ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                      ;         ;
; db/lpm_divide_cpr.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/db/lpm_divide_cpr.tdf      ;         ;
; db/sign_div_unsign_kmi.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/db/sign_div_unsign_kmi.tdf ;         ;
; db/alt_u_div_3kf.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/db/alt_u_div_3kf.tdf       ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/db/add_sub_t3c.tdf         ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/db/add_sub_u3c.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                                                    ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                                            ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 397                                                                                                                                                              ;
;                                             ;                                                                                                                                                                  ;
; Total combinational functions               ; 372                                                                                                                                                              ;
; Logic element usage by number of LUT inputs ;                                                                                                                                                                  ;
;     -- 4 input functions                    ; 126                                                                                                                                                              ;
;     -- 3 input functions                    ; 154                                                                                                                                                              ;
;     -- <=2 input functions                  ; 92                                                                                                                                                               ;
;                                             ;                                                                                                                                                                  ;
; Logic elements by mode                      ;                                                                                                                                                                  ;
;     -- normal mode                          ; 209                                                                                                                                                              ;
;     -- arithmetic mode                      ; 163                                                                                                                                                              ;
;                                             ;                                                                                                                                                                  ;
; Total registers                             ; 124                                                                                                                                                              ;
;     -- Dedicated logic registers            ; 124                                                                                                                                                              ;
;     -- I/O registers                        ; 0                                                                                                                                                                ;
;                                             ;                                                                                                                                                                  ;
; I/O pins                                    ; 99                                                                                                                                                               ;
;                                             ;                                                                                                                                                                  ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                                                                ;
;                                             ;                                                                                                                                                                  ;
; Maximum fan-out node                        ; divide_digit_1_0:lpm_digit_1_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|DFFDenominator[0] ;
; Maximum fan-out                             ; 206                                                                                                                                                              ;
; Total fan-out                               ; 1673                                                                                                                                                             ;
; Average fan-out                             ; 2.41                                                                                                                                                             ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                            ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |Test_divide_IP                           ; 372 (35)            ; 124 (56)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 99   ; 0            ; 0          ; |Test_divide_IP                                                                                                                                                ; Test_divide_IP      ; work         ;
;    |BDC_to_7_segmen:BCD_to_7_seg_Digit_0| ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Test_divide_IP|BDC_to_7_segmen:BCD_to_7_seg_Digit_0                                                                                                           ; BDC_to_7_segmen     ; work         ;
;    |BDC_to_7_segmen:BCD_to_7_seg_Digit_1| ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Test_divide_IP|BDC_to_7_segmen:BCD_to_7_seg_Digit_1                                                                                                           ; BDC_to_7_segmen     ; work         ;
;    |BDC_to_7_segmen:BCD_to_7_seg_Digit_2| ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Test_divide_IP|BDC_to_7_segmen:BCD_to_7_seg_Digit_2                                                                                                           ; BDC_to_7_segmen     ; work         ;
;    |BDC_to_7_segmen:BCD_to_7_seg_Digit_3| ; 8 (8)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Test_divide_IP|BDC_to_7_segmen:BCD_to_7_seg_Digit_3                                                                                                           ; BDC_to_7_segmen     ; work         ;
;    |divide_digit_1_0:lpm_digit_1_0|       ; 136 (0)             ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Test_divide_IP|divide_digit_1_0:lpm_digit_1_0                                                                                                                 ; divide_digit_1_0    ; work         ;
;       |lpm_divide:LPM_DIVIDE_component|   ; 136 (0)             ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Test_divide_IP|divide_digit_1_0:lpm_digit_1_0|lpm_divide:LPM_DIVIDE_component                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_cpr:auto_generated|  ; 136 (0)             ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Test_divide_IP|divide_digit_1_0:lpm_digit_1_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated                                                   ; lpm_divide_cpr      ; work         ;
;             |sign_div_unsign_kmi:divider| ; 136 (0)             ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Test_divide_IP|divide_digit_1_0:lpm_digit_1_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider                       ; sign_div_unsign_kmi ; work         ;
;                |alt_u_div_3kf:divider|    ; 136 (136)           ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Test_divide_IP|divide_digit_1_0:lpm_digit_1_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider ; alt_u_div_3kf       ; work         ;
;    |divide_digit_2:lpm_digit_2|           ; 124 (0)             ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Test_divide_IP|divide_digit_2:lpm_digit_2                                                                                                                     ; divide_digit_2      ; work         ;
;       |lpm_divide:LPM_DIVIDE_component|   ; 124 (0)             ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Test_divide_IP|divide_digit_2:lpm_digit_2|lpm_divide:LPM_DIVIDE_component                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_cpr:auto_generated|  ; 124 (0)             ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Test_divide_IP|divide_digit_2:lpm_digit_2|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated                                                       ; lpm_divide_cpr      ; work         ;
;             |sign_div_unsign_kmi:divider| ; 124 (0)             ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Test_divide_IP|divide_digit_2:lpm_digit_2|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider                           ; sign_div_unsign_kmi ; work         ;
;                |alt_u_div_3kf:divider|    ; 124 (124)           ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Test_divide_IP|divide_digit_2:lpm_digit_2|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider     ; alt_u_div_3kf       ; work         ;
;    |divide_digit_3:lpm_digit_3|           ; 48 (0)              ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Test_divide_IP|divide_digit_3:lpm_digit_3                                                                                                                     ; divide_digit_3      ; work         ;
;       |lpm_divide:LPM_DIVIDE_component|   ; 48 (0)              ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Test_divide_IP|divide_digit_3:lpm_digit_3|lpm_divide:LPM_DIVIDE_component                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_cpr:auto_generated|  ; 48 (0)              ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Test_divide_IP|divide_digit_3:lpm_digit_3|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated                                                       ; lpm_divide_cpr      ; work         ;
;             |sign_div_unsign_kmi:divider| ; 48 (0)              ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Test_divide_IP|divide_digit_3:lpm_digit_3|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider                           ; sign_div_unsign_kmi ; work         ;
;                |alt_u_div_3kf:divider|    ; 48 (48)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Test_divide_IP|divide_digit_3:lpm_digit_3|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider     ; alt_u_div_3kf       ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------+----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                ; IP Include File      ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------+----------------------+
; Altera ; LPM_DIVIDE   ; 20.1    ; N/A          ; N/A          ; |Test_divide_IP|divide_digit_1_0:lpm_digit_1_0 ; divide_digit_1_0.vhd ;
; Altera ; LPM_DIVIDE   ; 20.1    ; N/A          ; N/A          ; |Test_divide_IP|divide_digit_2:lpm_digit_2     ; divide_digit_2.vhd   ;
; Altera ; LPM_DIVIDE   ; 20.1    ; N/A          ; N/A          ; |Test_divide_IP|divide_digit_3:lpm_digit_3     ; divide_digit_3.vhd   ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                            ; Reason for Removal                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; divide_digit_1_0:lpm_digit_1_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|DFFDenominator[1,3]       ; Stuck at VCC due to stuck port data_in                                                                                                                                       ;
; divide_digit_1_0:lpm_digit_1_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|DFFQuotient[9..11]        ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; divide_digit_2:lpm_digit_2|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|DFFDenominator[2,5,6]         ; Stuck at VCC due to stuck port data_in                                                                                                                                       ;
; divide_digit_2:lpm_digit_2|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|DFFQuotient[6..11]            ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; divide_digit_3:lpm_digit_3|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|DFFDenominator[3,5..9]        ; Stuck at VCC due to stuck port data_in                                                                                                                                       ;
; divide_digit_3:lpm_digit_3|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|DFFQuotient[6..11]            ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; binary_digit_1[9]~reg0                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; binary_digit_1[10]~reg0                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; binary_digit_1[11]~reg0                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; binary_digit_2[6]~reg0                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; binary_digit_2[7]~reg0                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; binary_digit_2[8]~reg0                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; binary_digit_2[9]~reg0                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; binary_digit_2[10]~reg0                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; binary_digit_2[11]~reg0                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; binary_digit_3[3]~reg0                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; binary_digit_3[4]~reg0                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; binary_digit_3[5]~reg0                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; binary_digit_3[6]~reg0                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; binary_digit_3[7]~reg0                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; binary_digit_3[8]~reg0                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; binary_digit_3[9]~reg0                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; binary_digit_3[10]~reg0                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; binary_digit_3[11]~reg0                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; data_ascii_sign_digit[1..7]                                                                                                                                              ; Merged with data_ascii_sign_digit[0]                                                                                                                                         ;
; divide_digit_1_0:lpm_digit_1_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|DFFDenominator[2,4..11]   ; Merged with divide_digit_1_0:lpm_digit_1_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|DFFDenominator[0] ;
; divide_digit_2:lpm_digit_2|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|DFFDenominator[0,1,3,4,7..11] ; Merged with divide_digit_1_0:lpm_digit_1_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|DFFDenominator[0] ;
; divide_digit_3:lpm_digit_3|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|DFFDenominator[0..2,4,10,11]  ; Merged with divide_digit_1_0:lpm_digit_1_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|DFFDenominator[0] ;
; Total Number of Removed Registers = 75                                                                                                                                   ;                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------+
; Register name                                                                                                                                                  ; Reason for Removal        ; Registers Removed due to This Register ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------+
; divide_digit_1_0:lpm_digit_1_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|DFFQuotient[11] ; Stuck at GND              ; binary_digit_1[11]~reg0                ;
;                                                                                                                                                                ; due to stuck port data_in ;                                        ;
; divide_digit_1_0:lpm_digit_1_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|DFFQuotient[10] ; Stuck at GND              ; binary_digit_1[10]~reg0                ;
;                                                                                                                                                                ; due to stuck port data_in ;                                        ;
; divide_digit_1_0:lpm_digit_1_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|DFFQuotient[9]  ; Stuck at GND              ; binary_digit_1[9]~reg0                 ;
;                                                                                                                                                                ; due to stuck port data_in ;                                        ;
; divide_digit_2:lpm_digit_2|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|DFFQuotient[11]     ; Stuck at GND              ; binary_digit_2[11]~reg0                ;
;                                                                                                                                                                ; due to stuck port data_in ;                                        ;
; divide_digit_2:lpm_digit_2|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|DFFQuotient[10]     ; Stuck at GND              ; binary_digit_2[10]~reg0                ;
;                                                                                                                                                                ; due to stuck port data_in ;                                        ;
; divide_digit_2:lpm_digit_2|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|DFFQuotient[9]      ; Stuck at GND              ; binary_digit_2[9]~reg0                 ;
;                                                                                                                                                                ; due to stuck port data_in ;                                        ;
; divide_digit_2:lpm_digit_2|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|DFFQuotient[8]      ; Stuck at GND              ; binary_digit_2[8]~reg0                 ;
;                                                                                                                                                                ; due to stuck port data_in ;                                        ;
; divide_digit_2:lpm_digit_2|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|DFFQuotient[7]      ; Stuck at GND              ; binary_digit_2[7]~reg0                 ;
;                                                                                                                                                                ; due to stuck port data_in ;                                        ;
; divide_digit_2:lpm_digit_2|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|DFFQuotient[6]      ; Stuck at GND              ; binary_digit_2[6]~reg0                 ;
;                                                                                                                                                                ; due to stuck port data_in ;                                        ;
; divide_digit_3:lpm_digit_3|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|DFFDenominator[9]   ; Stuck at VCC              ; binary_digit_3[5]~reg0                 ;
;                                                                                                                                                                ; due to stuck port data_in ;                                        ;
; divide_digit_3:lpm_digit_3|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|DFFQuotient[11]     ; Stuck at GND              ; binary_digit_3[11]~reg0                ;
;                                                                                                                                                                ; due to stuck port data_in ;                                        ;
; divide_digit_3:lpm_digit_3|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|DFFQuotient[10]     ; Stuck at GND              ; binary_digit_3[10]~reg0                ;
;                                                                                                                                                                ; due to stuck port data_in ;                                        ;
; divide_digit_3:lpm_digit_3|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|DFFQuotient[9]      ; Stuck at GND              ; binary_digit_3[9]~reg0                 ;
;                                                                                                                                                                ; due to stuck port data_in ;                                        ;
; divide_digit_3:lpm_digit_3|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|DFFQuotient[8]      ; Stuck at GND              ; binary_digit_3[8]~reg0                 ;
;                                                                                                                                                                ; due to stuck port data_in ;                                        ;
; divide_digit_3:lpm_digit_3|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|DFFQuotient[7]      ; Stuck at GND              ; binary_digit_3[7]~reg0                 ;
;                                                                                                                                                                ; due to stuck port data_in ;                                        ;
; divide_digit_3:lpm_digit_3|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|DFFQuotient[6]      ; Stuck at GND              ; binary_digit_3[6]~reg0                 ;
;                                                                                                                                                                ; due to stuck port data_in ;                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 124   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 29    ;
; Number of registers using Asynchronous Clear ; 40    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 53    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; divide_digit_1_0:lpm_digit_1_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|DFFDenominator[0] ; 206     ;
; Total number of inverted registers = 1                                                                                                                           ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for divide_digit_3:lpm_digit_3|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[6]                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[7]                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[8]                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[9]                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[10]                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[11]                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for divide_digit_2:lpm_digit_2|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[6]                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[7]                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[8]                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[9]                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[10]                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[11]                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for divide_digit_1_0:lpm_digit_1_0|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[6]                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[7]                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[8]                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[9]                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[10]                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[11]                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divide_digit_3:lpm_digit_3|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+---------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                          ;
+------------------------+----------------+---------------------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Signed Integer                                                ;
; LPM_WIDTHD             ; 12             ; Signed Integer                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_PIPELINE           ; 1              ; Signed Integer                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                       ;
; CBXI_PARAMETER         ; lpm_divide_cpr ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                ;
+------------------------+----------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divide_digit_2:lpm_digit_2|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+---------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                          ;
+------------------------+----------------+---------------------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Signed Integer                                                ;
; LPM_WIDTHD             ; 12             ; Signed Integer                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_PIPELINE           ; 1              ; Signed Integer                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                       ;
; CBXI_PARAMETER         ; lpm_divide_cpr ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                ;
+------------------------+----------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divide_digit_1_0:lpm_digit_1_0|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Signed Integer                                                    ;
; LPM_WIDTHD             ; 12             ; Signed Integer                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 1              ; Signed Integer                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_cpr ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Port Connectivity Checks: "divide_digit_1_0:lpm_digit_1_0" ;
+--------------+-------+----------+--------------------------+
; Port         ; Type  ; Severity ; Details                  ;
+--------------+-------+----------+--------------------------+
; denom[11..4] ; Input ; Info     ; Stuck at GND             ;
; denom[3]     ; Input ; Info     ; Stuck at VCC             ;
; denom[2]     ; Input ; Info     ; Stuck at GND             ;
; denom[1]     ; Input ; Info     ; Stuck at VCC             ;
; denom[0]     ; Input ; Info     ; Stuck at GND             ;
+--------------+-------+----------+--------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "divide_digit_2:lpm_digit_2" ;
+--------------+-------+----------+----------------------+
; Port         ; Type  ; Severity ; Details              ;
+--------------+-------+----------+----------------------+
; denom[6..5]  ; Input ; Info     ; Stuck at VCC         ;
; denom[11..7] ; Input ; Info     ; Stuck at GND         ;
; denom[4..3]  ; Input ; Info     ; Stuck at GND         ;
; denom[1..0]  ; Input ; Info     ; Stuck at GND         ;
; denom[2]     ; Input ; Info     ; Stuck at VCC         ;
+--------------+-------+----------+----------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "divide_digit_3:lpm_digit_3" ;
+---------------+-------+----------+---------------------+
; Port          ; Type  ; Severity ; Details             ;
+---------------+-------+----------+---------------------+
; denom[9..5]   ; Input ; Info     ; Stuck at VCC        ;
; denom[11..10] ; Input ; Info     ; Stuck at GND        ;
; denom[2..0]   ; Input ; Info     ; Stuck at GND        ;
; denom[4]      ; Input ; Info     ; Stuck at GND        ;
; denom[3]      ; Input ; Info     ; Stuck at VCC        ;
+---------------+-------+----------+---------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 99                          ;
; cycloneiii_ff         ; 124                         ;
;     CLR               ; 20                          ;
;     CLR SLD           ; 20                          ;
;     ENA               ; 45                          ;
;     ENA SLD           ; 8                           ;
;     SLD               ; 1                           ;
;     plain             ; 30                          ;
; cycloneiii_lcell_comb ; 373                         ;
;     arith             ; 163                         ;
;         2 data inputs ; 52                          ;
;         3 data inputs ; 111                         ;
;     normal            ; 210                         ;
;         0 data inputs ; 17                          ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 17                          ;
;         3 data inputs ; 43                          ;
;         4 data inputs ; 126                         ;
;                       ;                             ;
; Max LUT depth         ; 22.30                       ;
; Average LUT depth     ; 13.79                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Oct 18 10:09:07 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Test_divide_IP -c Test_divide_IP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file bdc_to_7_segmen.vhd
    Info (12022): Found design unit 1: BDC_to_7_segmen-data_process File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/BDC_to_7_segmen.vhd Line: 13
    Info (12023): Found entity 1: BDC_to_7_segmen File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/BDC_to_7_segmen.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file divide_digit_3.vhd
    Info (12022): Found design unit 1: divide_digit_3-SYN File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/divide_digit_3.vhd Line: 56
    Info (12023): Found entity 1: divide_digit_3 File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/divide_digit_3.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file test_divide_ip.vhd
    Info (12022): Found design unit 1: Test_divide_IP-Behavioral File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/Test_divide_IP.vhd Line: 23
    Info (12023): Found entity 1: Test_divide_IP File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/Test_divide_IP.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file divide_digit_2.vhd
    Info (12022): Found design unit 1: divide_digit_2-SYN File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/divide_digit_2.vhd Line: 56
    Info (12023): Found entity 1: divide_digit_2 File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/divide_digit_2.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file divide_digit_1_0.vhd
    Info (12022): Found design unit 1: divide_digit_1_0-SYN File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/divide_digit_1_0.vhd Line: 56
    Info (12023): Found entity 1: divide_digit_1_0 File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/divide_digit_1_0.vhd Line: 43
Info (12127): Elaborating entity "Test_divide_IP" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at Test_divide_IP.vhd(31): used explicit default value for signal "divide_digit_3_value" because signal was never assigned a value File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/Test_divide_IP.vhd Line: 31
Warning (10540): VHDL Signal Declaration warning at Test_divide_IP.vhd(32): used explicit default value for signal "divide_digit_2_value" because signal was never assigned a value File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/Test_divide_IP.vhd Line: 32
Warning (10540): VHDL Signal Declaration warning at Test_divide_IP.vhd(33): used explicit default value for signal "divide_digit_1_value" because signal was never assigned a value File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/Test_divide_IP.vhd Line: 33
Warning (10492): VHDL Process Statement warning at Test_divide_IP.vhd(45): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/Test_divide_IP.vhd Line: 45
Info (12128): Elaborating entity "divide_digit_3" for hierarchy "divide_digit_3:lpm_digit_3" File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/Test_divide_IP.vhd Line: 80
Info (12128): Elaborating entity "lpm_divide" for hierarchy "divide_digit_3:lpm_digit_3|lpm_divide:LPM_DIVIDE_component" File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/divide_digit_3.vhd Line: 87
Info (12130): Elaborated megafunction instantiation "divide_digit_3:lpm_digit_3|lpm_divide:LPM_DIVIDE_component" File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/divide_digit_3.vhd Line: 87
Info (12133): Instantiated megafunction "divide_digit_3:lpm_digit_3|lpm_divide:LPM_DIVIDE_component" with the following parameter: File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/divide_digit_3.vhd Line: 87
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "12"
    Info (12134): Parameter "lpm_widthn" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cpr.tdf
    Info (12023): Found entity 1: lpm_divide_cpr File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/db/lpm_divide_cpr.tdf Line: 25
Info (12128): Elaborating entity "lpm_divide_cpr" for hierarchy "divide_digit_3:lpm_digit_3|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf Line: 148
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_kmi.tdf
    Info (12023): Found entity 1: sign_div_unsign_kmi File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/db/sign_div_unsign_kmi.tdf Line: 25
Info (12128): Elaborating entity "sign_div_unsign_kmi" for hierarchy "divide_digit_3:lpm_digit_3|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider" File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/db/lpm_divide_cpr.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_3kf.tdf
    Info (12023): Found entity 1: alt_u_div_3kf File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/db/alt_u_div_3kf.tdf Line: 29
Info (12128): Elaborating entity "alt_u_div_3kf" for hierarchy "divide_digit_3:lpm_digit_3|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider" File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/db/sign_div_unsign_kmi.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/db/add_sub_t3c.tdf Line: 23
Info (12128): Elaborating entity "add_sub_t3c" for hierarchy "divide_digit_3:lpm_digit_3|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|add_sub_t3c:add_sub_0" File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/db/alt_u_div_3kf.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/db/add_sub_u3c.tdf Line: 23
Info (12128): Elaborating entity "add_sub_u3c" for hierarchy "divide_digit_3:lpm_digit_3|lpm_divide:LPM_DIVIDE_component|lpm_divide_cpr:auto_generated|sign_div_unsign_kmi:divider|alt_u_div_3kf:divider|add_sub_u3c:add_sub_1" File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/db/alt_u_div_3kf.tdf Line: 47
Info (12128): Elaborating entity "divide_digit_2" for hierarchy "divide_digit_2:lpm_digit_2" File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/Test_divide_IP.vhd Line: 89
Info (12128): Elaborating entity "divide_digit_1_0" for hierarchy "divide_digit_1_0:lpm_digit_1_0" File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/Test_divide_IP.vhd Line: 98
Info (12128): Elaborating entity "BDC_to_7_segmen" for hierarchy "BDC_to_7_segmen:BCD_to_7_seg_Digit_3" File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/Test_divide_IP.vhd Line: 107
Info (13000): Registers with preset signals will power-up high File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/db/alt_u_div_3kf.tdf Line: 39
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "binary_digit_3[3]" is stuck at GND File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/Test_divide_IP.vhd Line: 46
    Warning (13410): Pin "binary_digit_3[4]" is stuck at GND File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/Test_divide_IP.vhd Line: 46
    Warning (13410): Pin "binary_digit_3[5]" is stuck at GND File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/Test_divide_IP.vhd Line: 46
    Warning (13410): Pin "binary_digit_3[6]" is stuck at GND File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/Test_divide_IP.vhd Line: 46
    Warning (13410): Pin "binary_digit_3[7]" is stuck at GND File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/Test_divide_IP.vhd Line: 46
    Warning (13410): Pin "binary_digit_3[8]" is stuck at GND File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/Test_divide_IP.vhd Line: 46
    Warning (13410): Pin "binary_digit_3[9]" is stuck at GND File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/Test_divide_IP.vhd Line: 46
    Warning (13410): Pin "binary_digit_3[10]" is stuck at GND File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/Test_divide_IP.vhd Line: 46
    Warning (13410): Pin "binary_digit_3[11]" is stuck at GND File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/Test_divide_IP.vhd Line: 46
    Warning (13410): Pin "binary_digit_2[6]" is stuck at GND File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/Test_divide_IP.vhd Line: 46
    Warning (13410): Pin "binary_digit_2[7]" is stuck at GND File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/Test_divide_IP.vhd Line: 46
    Warning (13410): Pin "binary_digit_2[8]" is stuck at GND File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/Test_divide_IP.vhd Line: 46
    Warning (13410): Pin "binary_digit_2[9]" is stuck at GND File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/Test_divide_IP.vhd Line: 46
    Warning (13410): Pin "binary_digit_2[10]" is stuck at GND File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/Test_divide_IP.vhd Line: 46
    Warning (13410): Pin "binary_digit_2[11]" is stuck at GND File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/Test_divide_IP.vhd Line: 46
    Warning (13410): Pin "binary_digit_1[9]" is stuck at GND File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/Test_divide_IP.vhd Line: 46
    Warning (13410): Pin "binary_digit_1[10]" is stuck at GND File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/Test_divide_IP.vhd Line: 46
    Warning (13410): Pin "binary_digit_1[11]" is stuck at GND File: D:/all/3rdyear/term1/High level Design/VHDL_Code/Test_divide_IP/Test_divide_IP.vhd Line: 46
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 533 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 84 output pins
    Info (21061): Implemented 434 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 4808 megabytes
    Info: Processing ended: Wed Oct 18 10:09:17 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:12


