INFO: [VRFC 10-2263] Analyzing Verilog file "E:/semester 7/Digital system design/Lab_1/Lab_1.srcs/sources_1/new/Mux_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/semester 7/Digital system design/Lab_1/Lab_1.srcs/sources_1/new/Mux_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/semester 7/Digital system design/Lab_1/Lab_1.srcs/sim_1/new/Mux_16to1_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_16to1_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/semester 7/Digital system design/Lab_1/Lab_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
