ldc a
st 0
ldc 1
st 1
ld 0
ldc 1
add
st 2
isprime: ld 2
ldc 1
sub
st 2
step: ld 1
ldc 1
add
st 1
ld 2
ld 1
mod
br step
ld 2
ld 1
cmp
ldc 1
st 1
br isprime
ld 0
ld 2
mod
br isprime
ld 2
hlt