Model {
  Name			  "sampleModel107"
  System {
    Name		    "sampleModel107"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "40"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      DiscreteIntegrator
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [1, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      InitialConditionSetting "Auto"
      ICPrevOutput	      "DiscIntNeverNeededParam"
      ICPrevScaledInput	      "DiscIntNeverNeededParam"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk10"
      SID		      "39"
      Ports		      [1, 1]
      Position		      [1470, 30, 1530, 90]
      ZOrder		      10
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk11"
      SID		      "40"
      Ports		      [1, 1]
      Position		      [30, 180, 90, 240]
      ZOrder		      11
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      MinMax
      Name		      "cfblk2"
      SID		      "2"
      Ports		      [1, 1]
      Position		      [190, 30, 250, 90]
      ZOrder		      2
      Function		      "max"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk3"
      SID		      "3"
      Ports		      [2]
      Position		      [350, 30, 410, 90]
      ZOrder		      3
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sinks/XY Graph"
      SourceType	      "XY scope."
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      xmin		      "-1"
      xmax		      "1"
      ymin		      "-1"
      ymax		      "1"
      st		      "-1"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk4"
      SID		      "4"
      Ports		      [0, 1]
      Position		      [510, 30, 570, 90]
      ZOrder		      4
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sources/Repeating\nSequence\nInterpolated"
      SourceType	      "Repeating Sequence Interpolated"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      OutValues		      "[551094520.283182, 275841498.343579, 450119510.127946, 789295224.772511, 535974009.096264]"
      TimeValues	      "[0 0.1 0.5 0.6 1].'"
      LookUpMeth	      "Interpolation-Use End Values"
      tsamp		      "0.01"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "double"
      OutputDataTypeScalingMode	"double"
      OutDataType	      "fixdt(0,8)"
      OutScaling	      "2^-10"
      LockScale		      off
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk5"
      SID		      "5"
      Ports		      [0, 1]
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sources/Band-Limited\nWhite Noise"
      SourceType	      "Band-Limited White Noise."
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      Cov		      "[433041576.358985]"
      Ts		      "0.1"
      seed		      "[1535635569.000000]"
      VectorParams1D	      on
    }
    Block {
      BlockType		      DiscretePulseGenerator
      Name		      "cfblk6"
      SID		      "6"
      Ports		      [0, 1]
      Position		      [830, 30, 890, 90]
      ZOrder		      6
      PulseType		      "Time based"
      Amplitude		      "[436627128.241181]"
      Period		      "[12864351.460465]"
      PulseWidth	      "5"
      PhaseDelay	      "[2.000000]"
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk7"
      SID		      "7"
      Ports		      [2, 1]
      Position		      [990, 30, 1050, 90]
      ZOrder		      7
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk7"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "8"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk9"
	  SID			  "16"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  Port			  "2"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk10"
	  SID			  "17"
	  Ports			  [1, 1]
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  DiscreteFilter
	  Name			  "cfblk3"
	  SID			  "10"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk4"
	  SID			  "11"
	  Ports			  [1, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Transfer Fcn\nLead or Lag"
	  SourceType		  "Lead or Lag Compensator"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  PoleZ			  0.95
	  ZeroZ			  0.75
	  ICPrevOutput		  0.0
	  ICPrevInput		  0.0
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk5"
	  SID			  "12"
	  Ports			  [2, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  InputPortMap		  "u0,p1"
	  DelayLengthSource	  "Input port"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  UnaryMinus
	  Name			  "cfblk6"
	  SID			  "13"
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	}
	Block {
	  BlockType		  Gain
	  Name			  "cfblk7"
	  SID			  "14"
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  Gain			  "[347528663.759981]"
	}
	Block {
	  BlockType		  DotProduct
	  Name			  "cfblk8"
	  SID			  "15"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "9"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    2
	    Points		    [85, 0; 0, -35; 315, 0]
	    DstBlock		    "cfblk6"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    11
	    Points		    [75, 0; 0, 35; 165, 0]
	    DstBlock		    "cfblk5"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [70, 0; 0, 35; 330, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [0, 35; -400, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [80, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  2
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [75, 0; 0, -35; 325, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, 45; -720, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  12
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [90, 0; 0, -35; 150, 0]
	  DstBlock		  "cfblk10"
	  DstPort		  1
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, -35; -1200, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk8"
      SID		      "18"
      Ports		      [3, 2]
      Position		      [1150, 30, 1210, 90]
      ZOrder		      8
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk8"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "19"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk7"
	  SID			  "25"
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  7
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk8"
	  SID			  "26"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  8
	  Port			  "3"
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "cfblk3"
	  SID			  "21"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  InitialConditionSetting "Auto"
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk4"
	  SID			  "22"
	  Ports			  [2, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  4
	  InputPortMap		  "u0,e6"
	  ShowEnablePort	  on
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Sum
	  Name			  "cfblk5"
	  SID			  "23"
	  Ports			  [2, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  5
	  IconShape		  "rectangular"
	  Inputs		  "+-"
	}
	Block {
	  BlockType		  Constant
	  Name			  "cfblk6"
	  SID			  "24"
	  Position		  [830, 30, 890, 90]
	  ZOrder		  6
	  Value			  "[646402122.149856]"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "20"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk9"
	  SID			  "27"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  9
	  Port			  "2"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, -35; -720, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, 35; -560, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  2
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [75, 0; 0, -35; 165, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, -35; -560, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [90, 0; 0, -35; 310, 0]
	  DstBlock		  "cfblk9"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [70, 0; 0, 35; 170, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [40, 0; 0, 15]
	  DstBlock		  "cfblk5"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk9"
      SID		      "28"
      Ports		      [3, 3]
      Position		      [1310, 30, 1370, 90]
      ZOrder		      9
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk9"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "29"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk7"
	  SID			  "35"
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk8"
	  SID			  "36"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  Port			  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk3"
	  SID			  "31"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Tapped Delay"
	  SourceType		  "Tapped Delay Line"
	  SourceProductBaseCode	  "SL"
	  MultiThreadCoSim	  auto
	  vinit			  0.0
	  samptime		  -1
	  NumDelays		  1
	  DelayOrder		  Oldest
	  includeCurrent	  off
	}
	Block {
	  BlockType		  Sum
	  Name			  "cfblk4"
	  SID			  "32"
	  Ports			  [2, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  ShowName		  off
	  Inputs		  "|++"
	}
	Block {
	  BlockType		  Math
	  Name			  "cfblk5"
	  SID			  "33"
	  Ports			  [1, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  Operator		  "10^u"
	  SignedPower		  on
	}
	Block {
	  BlockType		  Constant
	  Name			  "cfblk6"
	  SID			  "34"
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  Value			  "[-67221406.613713]"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "30"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk9"
	  SID			  "37"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  Port			  "2"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk10"
	  SID			  "38"
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  Port			  "3"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, -35; -720, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [85, 0; 0, 35; 795, 0]
	  DstBlock		  "cfblk10"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, -35; -400, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [70, 0; 0, 35; 330, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, 45]
	  DstBlock		  "cfblk4"
	  DstPort		  2
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [75, 0; 0, -35; 805, 0]
	  DstBlock		  "cfblk9"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, -35; -560, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
      }
    }
    Line {
      ZOrder		      12
      SrcBlock		      "cfblk5"
      SrcPort		      1
      Points		      [0, 0]
      Branch {
	ZOrder			1
	Points			[90, 0; 0, -35; 470, 0]
	DstBlock		"cfblk9"
	DstPort			1
      }
      Branch {
	ZOrder			13
	Points			[0, 35; -400, 0]
	DstBlock		"cfblk3"
	DstPort			2
      }
    }
    Line {
      ZOrder		      2
      SrcBlock		      "cfblk8"
      SrcPort		      1
      Points		      [5, 0; 0, 50; -245, 0]
      DstBlock		      "cfblk7"
      DstPort		      1
    }
    Line {
      ZOrder		      3
      SrcBlock		      "cfblk8"
      SrcPort		      2
      Points		      [0, 20; -240, 0]
      DstBlock		      "cfblk7"
      DstPort		      2
    }
    Line {
      ZOrder		      5
      SrcBlock		      "cfblk6"
      SrcPort		      1
      Points		      [75, 0; 0, -35; 165, 0]
      DstBlock		      "cfblk8"
      DstPort		      1
    }
    Line {
      ZOrder		      6
      SrcBlock		      "cfblk1"
      SrcPort		      1
      Points		      [85, 0; 0, -35; 950, 0; 0, 35]
      DstBlock		      "cfblk8"
      DstPort		      2
    }
    Line {
      ZOrder		      7
      SrcBlock		      "cfblk4"
      SrcPort		      1
      Points		      [90, 0; 0, 35; 470, 0]
      DstBlock		      "cfblk8"
      DstPort		      3
    }
    Line {
      ZOrder		      9
      SrcBlock		      "cfblk7"
      SrcPort		      1
      Points		      [75, 0; 0, 35; 165, 0]
      DstBlock		      "cfblk9"
      DstPort		      3
    }
    Line {
      ZOrder		      10
      SrcBlock		      "cfblk9"
      SrcPort		      2
      Points		      [5, 0; 0, 55; -1205, 0]
      DstBlock		      "cfblk2"
      DstPort		      1
    }
    Line {
      ZOrder		      11
      SrcBlock		      "cfblk9"
      SrcPort		      3
      Points		      [0, 15; -1040, 0]
      DstBlock		      "cfblk3"
      DstPort		      1
    }
    Line {
      ZOrder		      14
      SrcBlock		      "cfblk9"
      SrcPort		      1
      Points		      [40, 0; 0, 20]
      DstBlock		      "cfblk10"
      DstPort		      1
    }
    Line {
      ZOrder		      15
      SrcBlock		      "cfblk10"
      SrcPort		      1
      Points		      [0, -45; -1520, 0]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
    Line {
      ZOrder		      16
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [0, 115; -240, 0]
      DstBlock		      "cfblk11"
      DstPort		      1
    }
    Line {
      ZOrder		      17
      SrcBlock		      "cfblk11"
      SrcPort		      1
      Points		      [1195, 0; 0, -150]
      DstBlock		      "cfblk9"
      DstPort		      2
    }
  }
}
