
#ifndef MT6582_H
#define MT6582_H

/*=======================================================================*/
/* Constant Definitions                                                  */
/*=======================================================================*/

#define IO_PHYS             (0x10000000)
#define IO_SIZE             (0x02000000)

#define VER_BASE            (0x08000000)

/*=======================================================================*/
/* Register Bases                                                        */
/*=======================================================================*/
/* FIXME, these registers are defined for mt6589, not sure the corresponding register in mt6582*/
#define CONFIG_BASE         (IO_PHYS + 0x1000)   /* FIXME */
#define DRAMC0_BASE         (IO_PHYS + 0x4000)
#define DDRPHY_BASE         (IO_PHYS + 0xF000)
#define DRAMC_NAO_BASE      (IO_PHYS + 0x20E000)
#define PLL_BASE            (IO_PHYS + 0x7000)   /* FIXME */

#define INFRACFG_A0_BASE    (IO_PHYS + 0x1000)
#define PERICFG_BASE        (IO_PHYS + 0x3000)
#define GPIO_BASE           (IO_PHYS + 0x5000)
#define SPM_BASE            (IO_PHYS + 0x6000)
#define RGU_BASE            (IO_PHYS + 0x7000)
#define GPT_BASE            (IO_PHYS + 0x8000)
#define PWRAP_BASE          (IO_PHYS + 0xD000)

#define SRAMROM_BASE        (IO_PHYS + 0x202000)
#define MCUSYS_CFGREG_BASE  (IO_PHYS + 0x200000)

#define DEM_BASE            (IO_PHYS + 0x0011A000)
#define EMI_BASE            (IO_PHYS + 0x00203000)

#define PERI_CON_BASE       (IO_PHYS + 0x01003000)  /* CHECKME & FIXME */

//#define RTC_BASE            (IO_PHYS + 0x01003000)  /* CHECKME & FIXME (new design) */
#define RTC_BASE            0x8000

#define UART0_BASE          (IO_PHYS + 0x01002000)
#define UART1_BASE          (IO_PHYS + 0x01003000)
#define UART2_BASE          (IO_PHYS + 0x01004000)
#define UART3_BASE          (IO_PHYS + 0x01005000)
#define I2C0_BASE           (IO_PHYS + 0x01007000)
#define I2C1_BASE           (IO_PHYS + 0x01008000)
#define I2C2_BASE           (IO_PHYS + 0x01009000)
#define NFI_BASE            (IO_PHYS + 0x0100D000)
#define NFIECC_BASE         (IO_PHYS + 0x0100E000)

#define KPD_BASE            (IO_PHYS + 0x00011000)

#define SPI_BASE            (IO_PHYS + 0x01016000)  /* FIXME */

#define USB0_BASE           (IO_PHYS + 0x01200000)
#define USB1_BASE           (IO_PHYS + 0x01200000)  /* FIXME */
#define USBSIF_BASE         (IO_PHYS + 0x01210000)
#define USB_BASE            (USB0_BASE)

#define MSDC0_BASE          (IO_PHYS + 0x01230000)
#define MSDC1_BASE          (IO_PHYS + 0x01240000)
#define MSDC2_BASE          (IO_PHYS + 0x01250000)
#define MSDC3_BASE          (IO_PHYS + 0x01260000)

#define APHW_CODE           (VER_BASE)
#define APHW_SUBCODE        (VER_BASE + 0x04)
#define APHW_VER            (VER_BASE + 0x08)
#define APSW_VER            (VER_BASE + 0x0C)

#define AMCONFG_BASE        (0xFFFFFFFF)            /* CHECKME & FIXME */

/*=======================================================================*/
/* USB download control                                                  */
/*=======================================================================*/
#define SRAMROM_USBDL       (SRAMROM_BASE + 0x0050)

#define USBDL_BIT_EN        (0x00000001) /* 1: download bit enabled */
#define USBDL_BROM          (0x00000002) /* 0: usbdl by brom; 1: usbdl by bootloader */
#define USBDL_TIMEOUT_MASK  (0x0000FFFC) /* 14-bit timeout: 0x0000~0x3FFE: second; 0x3FFFF: no timeout */
#define USBDL_TIMEOUT_MAX   (USBDL_TIMEOUT_MASK >> 2) /* maximum timeout indicates no timeout */
#define USBDL_MAGIC         (0x444C0000) /* Brom will check this magic number */


#define SRAMROM_USBDL_TO_DIS (SRAMROM_BASE + 0x0054)
#define USBDL_TO_DIS         (0x00000001)

/*=======================================================================*/
/* NAND Control                                                          */
/*=======================================================================*/
#define NAND_PAGE_SIZE                  (2048)  // (Bytes)
#define NAND_BLOCK_BLKS                 (64)    // 64 nand pages = 128KB
#define NAND_PAGE_SHIFT                 (9)
#define NAND_LARGE_PAGE                 (11)    // large page
#define NAND_SMALL_PAGE                 (9)     // small page
#define NAND_BUS_WIDTH_8                (8)
#define NAND_BUS_WIDTH_16               (16)
#define NAND_FDM_SIZE                   (8)
#define NAND_ECC_SW                     (0)
#define NAND_ECC_HW                     (1)

#define NFI_MAX_FDM_SIZE                (8)
#define NFI_MAX_FDM_SEC_NUM             (8)
#define NFI_MAX_LOCK_CHANNEL            (16)

#define ECC_MAX_CORRECTABLE_BITS        (12)
#define ECC_MAX_PARITY_SIZE             (20)    /* in bytes */

#define ECC_ERR_LOCATION_MASK           (0x1FFF)
#define ECC_ERR_LOCATION_SHIFT          (16)

#define NAND_FFBUF_SIZE                 (2048+64)

#endif


