
---------- Begin Simulation Statistics ----------
final_tick                                22348474375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     24                       # Simulator instruction rate (inst/s)
host_mem_usage                                6894924                       # Number of bytes of host memory used
host_op_rate                                       26                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11558.01                       # Real time elapsed on the host
host_tick_rate                                1897904                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      272936                       # Number of instructions simulated
sim_ops                                        299640                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021936                       # Number of seconds simulated
sim_ticks                                 21935995000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             55.089261                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    5894                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                10699                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                108                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1330                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              7585                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1073                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1512                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              439                       # Number of indirect misses.
system.cpu.branchPred.lookups                   14632                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2449                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          374                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       70833                       # Number of instructions committed
system.cpu.committedOps                         80126                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.551198                       # CPI: cycles per instruction
system.cpu.discardedOps                          3741                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              44479                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             21190                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             9954                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          210986                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.219722                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      108                       # number of quiesce instructions executed
system.cpu.numCycles                           322375                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       108                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   44901     56.04%     56.04% # Class of committed instruction
system.cpu.op_class_0::IntMult                    265      0.33%     56.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::MemRead                  20622     25.74%     82.11% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 14338     17.89%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    80126                       # Class of committed instruction
system.cpu.quiesceCycles                     34775217                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          111389                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           78                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           357                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               15024                       # Transaction distribution
system.membus.trans_dist::ReadResp              15279                       # Transaction distribution
system.membus.trans_dist::WriteReq              21866                       # Transaction distribution
system.membus.trans_dist::WriteResp             21866                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            7                       # Transaction distribution
system.membus.trans_dist::CleanEvict               52                       # Transaction distribution
system.membus.trans_dist::ReadExReq                35                       # Transaction distribution
system.membus.trans_dist::ReadExResp               35                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            227                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            28                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port           92                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         2002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         2656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        71262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        71262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  74419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         1032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         2885                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         8397                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2279784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      2279784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2302709                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             37303                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000617                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024824                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   37280     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                      23      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               37303                       # Request fanout histogram
system.membus.reqLayer6.occupancy           126092215                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             2539750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              467843                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              504250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            1738070                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          109011130                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1138750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2987601                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       746900                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3734501                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       746900                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2987601                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3734501                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3734501                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3734501                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7469002                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       114176                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       114176                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       103492                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       103492                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          476                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          658                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         2002                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        77936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       127088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       188418                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       274434                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       435336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          748                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1034                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         2885                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1246556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2032988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      3014660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      4390916                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      6935725                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          583079625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.7                       # Network utilization (%)
system.acctest.local_bus.numRequests           497408                       # Number of requests
system.acctest.local_bus.averageQueuingDelay         1087                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         8000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.02                       # Average queue length
system.acctest.local_bus.maxQueueLength             5                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy    521560344                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    447556000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8962803                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14938005                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4481401                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5975202                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34357411                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5975202                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4481401                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10456603                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8962803                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14938005                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10456603                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10456603                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44814015                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4481401                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10456603                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14938005                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4481401                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1540846                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6022248                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4481401                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14938005                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1540846                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20960253                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        14895                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        14895                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        20736                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        20736                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14392                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        51202                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total        71262                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       460124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1638404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      2279784                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        45566                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        45566    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        45566                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    135807840                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     95187000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45448928                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11075512                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2012136126                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11950404                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     47801616                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2071888145                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44814015                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44876560                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89690575                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2056950141                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     56826964                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     47801616                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2161578720                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293764                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       917504                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      3866628                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      1310720                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      2097156                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      3407876                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       573441                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       622593                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       327680                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        65537                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       393217                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     26888409                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    104566216                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     41826414                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2987601                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    176268640                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     59752019                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     95603413                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    155355433                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     26888409                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    164318236                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    137429827                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2987601                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    331624073                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14528                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15936                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14528                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14528                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          227                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          249                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       662290                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        64187                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         726477                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       662290                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       662290                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       662290                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        64187                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        726477                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       197980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       720900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           2624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             955304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       917504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1327552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        11265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              41                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               14936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            7                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        14336                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              20743                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      9025349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     32863793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1540846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            119621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              43549609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          20423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11950404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     41826414                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5975202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       746900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             60519343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          20423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     20975752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     74690207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5975202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       746900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1540846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           119621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            104068952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     25545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006368664250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          210                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          210                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               34150                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              21752                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       14936                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      20743                       # Number of write requests accepted
system.mem_ctrls.readBursts                     14936                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    20743                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     57                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1312                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.78                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    535922820                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   74395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               926496570                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36018.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62268.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       115                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    13835                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   19321                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 14933                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                20743                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   10993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    366                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    924.712952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   829.556432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.092634                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           98      3.98%      3.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           42      1.71%      5.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           42      1.71%      7.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           44      1.79%      9.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           64      2.60%     11.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           38      1.54%     13.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           24      0.97%     14.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           59      2.40%     16.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2052     83.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2463                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          210                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      71.109524                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    293.249265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            197     93.81%     93.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.48%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.48%     94.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.95%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            7      3.33%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            2      0.95%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           210                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          210                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      98.780952                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     32.682837                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    251.732503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            177     84.29%     84.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             9      4.29%     88.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      1.43%     90.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.48%     90.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.48%     90.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.95%     91.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.95%     92.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.48%     93.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      1.43%     94.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           11      5.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           210                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 952256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1327616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  955304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1327552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        43.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        60.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     43.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     60.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21936320250                       # Total gap between requests
system.mem_ctrls.avgGap                     614824.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       197980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       717316                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         2560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1600                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       916416                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 9025348.519636332989                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 32700408.620625596493                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1540846.448952965206                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 116703.162997621039                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 72939.476873513151                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11950403.890956394374                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 41776814.774073392153                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5975201.945478197187                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 746900.243184774648                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        11265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           41                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            7                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        14336                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    191269575                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    704211815                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     28690875                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      2324305                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5144742000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  27106313535                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 351278181000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  24510432750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  23933140250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     61699.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     62513.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     54133.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     56690.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 734963142.86                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6617752.33                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  24503221.33                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  11967984.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  93488829.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         1217279.475000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         848257.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        27061181.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           28828974                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     209974904.999983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     40155936.937499                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     387739370.700005                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       695825904.562515                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         31.720736                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20342232000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1186500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    408022375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 216                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           108                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     201245899.305556                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    493192876.929276                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          108    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       122625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545308500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             108                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       613917250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21734557125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        29623                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            29623                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        29623                       # number of overall hits
system.cpu.icache.overall_hits::total           29623                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          227                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            227                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          227                       # number of overall misses
system.cpu.icache.overall_misses::total           227                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9864375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9864375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9864375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9864375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        29850                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        29850                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        29850                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        29850                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007605                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007605                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007605                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007605                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43455.396476                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43455.396476                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43455.396476                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43455.396476                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          227                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          227                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          227                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          227                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9504500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9504500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9504500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9504500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007605                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007605                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007605                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007605                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41870.044053                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41870.044053                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41870.044053                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41870.044053                       # average overall mshr miss latency
system.cpu.icache.replacements                     47                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        29623                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           29623                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          227                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           227                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9864375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9864375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        29850                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        29850                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007605                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007605                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43455.396476                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43455.396476                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          227                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          227                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9504500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9504500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007605                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007605                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41870.044053                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41870.044053                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           368.834758                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               34286                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                47                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            729.489362                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   368.834758                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.720380                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.720380                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          364                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             59927                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            59927                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        34369                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            34369                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        34369                       # number of overall hits
system.cpu.dcache.overall_hits::total           34369                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           82                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             82                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           82                       # number of overall misses
system.cpu.dcache.overall_misses::total            82                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      6392875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      6392875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      6392875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      6392875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        34451                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        34451                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        34451                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        34451                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002380                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002380                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002380                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002380                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77961.890244                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77961.890244                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77961.890244                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77961.890244                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            7                       # number of writebacks
system.cpu.dcache.writebacks::total                 7                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           19                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           19                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           63                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           63                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           63                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           63                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1259                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1259                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      4613500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      4613500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      4613500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      4613500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      2803000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      2803000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001829                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001829                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001829                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001829                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73230.158730                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73230.158730                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73230.158730                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73230.158730                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2226.370135                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2226.370135                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     12                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        21256                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           21256                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           28                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1416250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1416250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        21284                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        21284                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001316                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001316                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50580.357143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50580.357143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          129                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          129                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1373750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1373750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      2803000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      2803000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001316                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001316                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 49062.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49062.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21728.682171                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21728.682171                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        13113                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13113                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           54                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           54                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4976625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4976625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        13167                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13167                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004101                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004101                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 92159.722222                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92159.722222                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           35                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           35                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1130                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1130                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3239750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3239750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002658                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002658                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92564.285714                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92564.285714                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           247.886630                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 173                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                12                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.416667                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   247.886630                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.484154                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.484154                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          246                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.498047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            137867                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           137867                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22348474375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                22348495625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     24                       # Simulator instruction rate (inst/s)
host_mem_usage                                6894924                       # Number of bytes of host memory used
host_op_rate                                       26                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11558.17                       # Real time elapsed on the host
host_tick_rate                                1897880                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      272945                       # Number of instructions simulated
sim_ops                                        299655                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021936                       # Number of seconds simulated
sim_ticks                                 21936016250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             55.083162                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    5895                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                10702                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                109                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1332                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              7585                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1073                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1512                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              439                       # Number of indirect misses.
system.cpu.branchPred.lookups                   14637                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2451                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          374                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       70842                       # Number of instructions committed
system.cpu.committedOps                         80141                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.551100                       # CPI: cycles per instruction
system.cpu.discardedOps                          3748                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              44494                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             21190                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             9955                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          210987                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.219727                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      108                       # number of quiesce instructions executed
system.cpu.numCycles                           322409                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       108                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   44909     56.04%     56.04% # Class of committed instruction
system.cpu.op_class_0::IntMult                    265      0.33%     56.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.37% # Class of committed instruction
system.cpu.op_class_0::MemRead                  20628     25.74%     82.11% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 14338     17.89%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    80141                       # Class of committed instruction
system.cpu.quiesceCycles                     34775217                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          111422                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           78                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           357                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               15024                       # Transaction distribution
system.membus.trans_dist::ReadResp              15279                       # Transaction distribution
system.membus.trans_dist::WriteReq              21866                       # Transaction distribution
system.membus.trans_dist::WriteResp             21866                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            7                       # Transaction distribution
system.membus.trans_dist::CleanEvict               52                       # Transaction distribution
system.membus.trans_dist::ReadExReq                35                       # Transaction distribution
system.membus.trans_dist::ReadExResp               35                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            227                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            28                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port           92                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         2002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         2656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        71262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        71262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  74419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         1032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         2885                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         8397                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2279784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      2279784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2302709                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             37303                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000617                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024824                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   37280     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                      23      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               37303                       # Request fanout histogram
system.membus.reqLayer6.occupancy           126092215                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             2539750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              467843                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              504250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            1738070                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          109011130                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1138750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2987598                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       746900                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3734498                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       746900                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2987598                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3734498                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3734498                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3734498                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7468995                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       114176                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       114176                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       103492                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       103492                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          476                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          658                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         2002                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        77936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       127088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       188418                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       274434                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       435336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          748                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1034                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         2885                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1246556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2032988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      3014660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      4390916                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      6935725                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          583079625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.7                       # Network utilization (%)
system.acctest.local_bus.numRequests           497408                       # Number of requests
system.acctest.local_bus.averageQueuingDelay         1087                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         8000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.02                       # Average queue length
system.acctest.local_bus.maxQueueLength             5                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy    521560344                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    447556000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8962794                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14937990                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4481397                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5975196                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34357378                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5975196                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4481397                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10456593                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8962794                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14937990                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10456593                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10456593                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44813971                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4481397                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10456593                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14937990                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4481397                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1540845                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6022242                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4481397                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14937990                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1540845                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20960232                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        14895                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        14895                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        20736                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        20736                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14392                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        51202                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total        71262                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       460124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1638404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      2279784                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        45566                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        45566    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        45566                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    135807840                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     95187000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45448928                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11075512                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2012134177                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11950392                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     47801569                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2071886138                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44813971                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44876517                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89690488                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2056948148                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     56826909                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     47801569                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2161576626                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293764                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       917504                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      3866628                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      1310720                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      2097156                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      3407876                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       573441                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       622593                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       327680                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        65537                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       393217                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     26888383                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    104566115                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     41826373                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2987598                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    176268469                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     59751962                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     95603321                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    155355282                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     26888383                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    164318077                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    137429694                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2987598                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    331623751                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14528                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15936                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14528                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14528                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          227                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          249                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       662290                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        64187                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         726476                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       662290                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       662290                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       662290                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        64187                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        726476                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       197980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       720900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           2624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             955304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       917504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1327552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        11265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              41                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               14936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            7                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        14336                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              20743                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      9025340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     32863761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1540845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            119621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              43549567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          20423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11950392                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     41826373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5975196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       746900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             60519284                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          20423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     20975732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     74690134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5975196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       746900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1540845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           119621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            104068851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     25545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006368664250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          210                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          210                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               34150                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              21752                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       14936                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      20743                       # Number of write requests accepted
system.mem_ctrls.readBursts                     14936                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    20743                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     57                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1312                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.78                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    535922820                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   74395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               926496570                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36018.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62268.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       115                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    13835                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   19321                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 14933                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                20743                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   10993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    366                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    924.712952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   829.556432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.092634                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           98      3.98%      3.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           42      1.71%      5.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           42      1.71%      7.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           44      1.79%      9.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           64      2.60%     11.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           38      1.54%     13.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           24      0.97%     14.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           59      2.40%     16.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2052     83.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2463                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          210                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      71.109524                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    293.249265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            197     93.81%     93.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.48%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.48%     94.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.95%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            7      3.33%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            2      0.95%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           210                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          210                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      98.780952                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     32.682837                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    251.732503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            177     84.29%     84.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             9      4.29%     88.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      1.43%     90.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.48%     90.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.48%     90.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.95%     91.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.95%     92.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.48%     93.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      1.43%     94.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           11      5.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           210                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 952256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1327616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  955304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1327552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        43.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        60.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     43.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     60.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21936320250                       # Total gap between requests
system.mem_ctrls.avgGap                     614824.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       197980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       717316                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         2560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1600                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       916416                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 9025339.776542151347                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 32700376.942873574793                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1540844.956294195028                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 116703.049944175713                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 72939.406215109819                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11950392.314283592626                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 41776774.303766302764                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5975196.157141796313                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 746899.519642724539                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        11265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           41                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            7                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        14336                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    191269575                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    704211815                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     28690875                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      2324305                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5144742000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  27106313535                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 351278181000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  24510432750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  23933140250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     61699.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     62513.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     54133.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     56690.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 734963142.86                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6617752.33                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  24503221.33                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  11967984.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  93488829.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         1217279.475000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         848257.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        27061181.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           28828974                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     209974904.999983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     40156511.324999                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     387739370.700005                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       695826478.950015                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         31.720731                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20342232000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1186500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    408043625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 216                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           108                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     201245899.305556                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    493192876.929276                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          108    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       122625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545308500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             108                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       613938500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21734557125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        29634                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            29634                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        29634                       # number of overall hits
system.cpu.icache.overall_hits::total           29634                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          227                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            227                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          227                       # number of overall misses
system.cpu.icache.overall_misses::total           227                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9864375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9864375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9864375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9864375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        29861                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        29861                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        29861                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        29861                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007602                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007602                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007602                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007602                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43455.396476                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43455.396476                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43455.396476                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43455.396476                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          227                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          227                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          227                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          227                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9504500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9504500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9504500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9504500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007602                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007602                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007602                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007602                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41870.044053                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41870.044053                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41870.044053                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41870.044053                       # average overall mshr miss latency
system.cpu.icache.replacements                     47                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        29634                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           29634                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          227                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           227                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9864375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9864375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        29861                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        29861                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007602                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007602                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43455.396476                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43455.396476                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          227                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          227                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9504500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9504500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007602                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007602                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41870.044053                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41870.044053                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           368.834770                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              139628                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               428                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            326.233645                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   368.834770                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.720380                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.720380                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          364                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             59949                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            59949                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        34374                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            34374                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        34374                       # number of overall hits
system.cpu.dcache.overall_hits::total           34374                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           82                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             82                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           82                       # number of overall misses
system.cpu.dcache.overall_misses::total            82                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      6392875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      6392875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      6392875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      6392875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        34456                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        34456                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        34456                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        34456                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002380                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002380                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002380                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002380                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77961.890244                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77961.890244                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77961.890244                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77961.890244                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            7                       # number of writebacks
system.cpu.dcache.writebacks::total                 7                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           19                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           19                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           63                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           63                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           63                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           63                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1259                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1259                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      4613500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      4613500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      4613500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      4613500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      2803000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      2803000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001828                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001828                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001828                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001828                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73230.158730                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73230.158730                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73230.158730                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73230.158730                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2226.370135                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2226.370135                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     12                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        21261                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           21261                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           28                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1416250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1416250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        21289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        21289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001315                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001315                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50580.357143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50580.357143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          129                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          129                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1373750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1373750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      2803000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      2803000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001315                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001315                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 49062.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49062.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21728.682171                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21728.682171                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        13113                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13113                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           54                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           54                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4976625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4976625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        13167                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13167                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004101                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004101                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 92159.722222                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92159.722222                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           35                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           35                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1130                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1130                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3239750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3239750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002658                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002658                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92564.285714                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92564.285714                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           247.886637                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               37726                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               267                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            141.295880                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   247.886637                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.484154                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.484154                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          246                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.498047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            137887                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           137887                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22348495625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
