============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Apr 07 2023  05:55:26 pm
  Module:                 fifo1
  Operating conditions:   ss0p75v125c (best_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (1512 ps) Setup Check with Pin rptr_empty/rempty_reg/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rempty_reg/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-      68                  
     Required Time:=    2932                  
      Launch Clock:-       0                  
         Data Path:-    1420                  
             Slack:=    1512                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     28    -  (arrival)   rptr_empty/rempty_reg/CLK 
    175     175    37      1  0.7  DFFASX1_LVT rptr_empty/rempty_reg/Q   
    111     286    97      2 22.2  NBUFFX4_LVT rptr_empty/drc_bufs/Y     
    162     448   172      1  0.6  INVX0_HVT   rptr_empty/g310/Y         
    118     565    49      1  1.0  AND2X1_LVT  rptr_empty/g309__2346/Y   
     77     642    38      1  1.0  HADDX1_LVT  rptr_empty/g308__2883/C1  
     76     718    41      2  1.5  HADDX1_LVT  rptr_empty/g307__9945/C1  
     79     797    41      1  1.0  AND3X1_LVT  rptr_empty/g306__9315/Y   
     73     870    36      1  1.0  HADDX1_LVT  rptr_empty/g302__4733/C1  
     70     940    36      1  1.0  HADDX1_LVT  rptr_empty/g296__7482/C1  
    137    1077    54      4  2.7  HADDX1_LVT  rptr_empty/g322__5107/SO  
    124    1201    48      3  1.6  HADDX1_LVT  rptr_empty/g326__4319/SO  
     54    1255    48      1  0.5  NAND2X0_LVT rptr_empty/g313__7098/Y   
     70    1325    35      1  0.7  OA21X1_LVT  rptr_empty/g301__6783/Y   
     95    1420    28      1  0.5  NOR4X1_LVT  rptr_empty/g299__8428/Y   
      0    1420     -      1    -  DFFASX1_LVT rptr_empty/rempty_reg/D   
#------------------------------------------------------------------------



Path 2: MET (1726 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-      73                  
     Required Time:=    2927                  
      Launch Clock:-       0                  
         Data Path:-    1201                  
             Slack:=    1726                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     28    -  (arrival)   rptr_empty/rempty_reg/CLK 
    175     175    37      1  0.7  DFFASX1_LVT rptr_empty/rempty_reg/Q   
    111     286    97      2 22.2  NBUFFX4_LVT rptr_empty/drc_bufs/Y     
    162     448   172      1  0.6  INVX0_HVT   rptr_empty/g310/Y         
    118     565    49      1  1.0  AND2X1_LVT  rptr_empty/g309__2346/Y   
     77     642    38      1  1.0  HADDX1_LVT  rptr_empty/g308__2883/C1  
     76     718    41      2  1.5  HADDX1_LVT  rptr_empty/g307__9945/C1  
     79     797    41      1  1.0  AND3X1_LVT  rptr_empty/g306__9315/Y   
     73     870    36      1  1.0  HADDX1_LVT  rptr_empty/g302__4733/C1  
     70     940    36      1  1.0  HADDX1_LVT  rptr_empty/g296__7482/C1  
    137    1077    54      4  2.7  HADDX1_LVT  rptr_empty/g322__5107/SO  
    124    1201    48      3  1.6  HADDX1_LVT  rptr_empty/g326__4319/SO  
      0    1201     -      3    -  DFFARX1_LVT rptr_empty/rptr_reg_5_/D  
#------------------------------------------------------------------------



Path 3: MET (1799 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-      73                  
     Required Time:=    2927                  
      Launch Clock:-       0                  
         Data Path:-    1128                  
             Slack:=    1799                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     28    -  (arrival)   rptr_empty/rempty_reg/CLK 
    175     175    37      1  0.7  DFFASX1_LVT rptr_empty/rempty_reg/Q   
    111     286    97      2 22.2  NBUFFX4_LVT rptr_empty/drc_bufs/Y     
    162     448   172      1  0.6  INVX0_HVT   rptr_empty/g310/Y         
    118     565    49      1  1.0  AND2X1_LVT  rptr_empty/g309__2346/Y   
     77     642    38      1  1.0  HADDX1_LVT  rptr_empty/g308__2883/C1  
     76     718    41      2  1.5  HADDX1_LVT  rptr_empty/g307__9945/C1  
     79     797    41      1  1.0  AND3X1_LVT  rptr_empty/g306__9315/Y   
     73     870    36      1  1.0  HADDX1_LVT  rptr_empty/g302__4733/C1  
    135    1005    52      3  2.5  HADDX1_LVT  rptr_empty/g296__7482/SO  
    123    1128    48      3  1.6  HADDX1_LVT  rptr_empty/g324__6260/SO  
      0    1128     -      3    -  DFFARX1_LVT rptr_empty/rptr_reg_4_/D  
#------------------------------------------------------------------------



Path 4: MET (1855 ps) Setup Check with Pin rptr_empty/rbin_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-      68                  
     Required Time:=    2932                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=    1855                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     28    -  (arrival)   rptr_empty/rempty_reg/CLK 
    175     175    37      1  0.7  DFFASX1_LVT rptr_empty/rempty_reg/Q   
    111     286    97      2 22.2  NBUFFX4_LVT rptr_empty/drc_bufs/Y     
    162     448   172      1  0.6  INVX0_HVT   rptr_empty/g310/Y         
    118     565    49      1  1.0  AND2X1_LVT  rptr_empty/g309__2346/Y   
     77     642    38      1  1.0  HADDX1_LVT  rptr_empty/g308__2883/C1  
     76     718    41      2  1.5  HADDX1_LVT  rptr_empty/g307__9945/C1  
     79     797    41      1  1.0  AND3X1_LVT  rptr_empty/g306__9315/Y   
     73     870    36      1  1.0  HADDX1_LVT  rptr_empty/g302__4733/C1  
     70     940    36      1  1.0  HADDX1_LVT  rptr_empty/g296__7482/C1  
    137    1077    54      4  2.7  HADDX1_LVT  rptr_empty/g322__5107/SO  
      0    1077     -      4    -  DFFARX1_LVT rptr_empty/rbin_reg_6_/D  
#------------------------------------------------------------------------



Path 5: MET (1867 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-      74                  
     Required Time:=    2926                  
      Launch Clock:-       0                  
         Data Path:-    1059                  
             Slack:=    1867                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     28    -  (arrival)   rptr_empty/rempty_reg/CLK 
    175     175    37      1  0.7  DFFASX1_LVT rptr_empty/rempty_reg/Q   
    111     286    97      2 22.2  NBUFFX4_LVT rptr_empty/drc_bufs/Y     
    162     448   172      1  0.6  INVX0_HVT   rptr_empty/g310/Y         
    118     565    49      1  1.0  AND2X1_LVT  rptr_empty/g309__2346/Y   
     77     642    38      1  1.0  HADDX1_LVT  rptr_empty/g308__2883/C1  
     76     718    41      2  1.5  HADDX1_LVT  rptr_empty/g307__9945/C1  
     79     797    41      1  1.0  AND3X1_LVT  rptr_empty/g306__9315/Y   
    138     935    52      3  2.5  HADDX1_LVT  rptr_empty/g302__4733/SO  
    124    1059    49      2  1.7  HADDX1_LVT  rptr_empty/g314__7410/SO  
      0    1059     -      2    -  DFFARX1_LVT rptr_empty/rptr_reg_3_/D  
#------------------------------------------------------------------------



Path 6: MET (1876 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-      74                  
     Required Time:=    2926                  
      Launch Clock:-       0                  
         Data Path:-    1050                  
             Slack:=    1876                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     28    -  (arrival)   rptr_empty/rempty_reg/CLK 
    175     175    37      1  0.7  DFFASX1_LVT rptr_empty/rempty_reg/Q   
    111     286    97      2 22.2  NBUFFX4_LVT rptr_empty/drc_bufs/Y     
    162     448   172      1  0.6  INVX0_HVT   rptr_empty/g310/Y         
    118     565    49      1  1.0  AND2X1_LVT  rptr_empty/g309__2346/Y   
     77     642    38      1  1.0  HADDX1_LVT  rptr_empty/g308__2883/C1  
     76     718    41      2  1.5  HADDX1_LVT  rptr_empty/g307__9945/C1  
     72     790    36      1  1.0  HADDX1_LVT  rptr_empty/g303__6161/C1  
    136     926    52      3  2.5  HADDX1_LVT  rptr_empty/g316__6417/SO  
    124    1050    49      2  1.7  HADDX1_LVT  rptr_empty/g312__1666/SO  
      0    1050     -      2    -  DFFARX1_LVT rptr_empty/rptr_reg_2_/D  
#------------------------------------------------------------------------



Path 7: MET (1927 ps) Setup Check with Pin rptr_empty/rbin_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-      68                  
     Required Time:=    2932                  
      Launch Clock:-       0                  
         Data Path:-    1005                  
             Slack:=    1927                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     28    -  (arrival)   rptr_empty/rempty_reg/CLK 
    175     175    37      1  0.7  DFFASX1_LVT rptr_empty/rempty_reg/Q   
    111     286    97      2 22.2  NBUFFX4_LVT rptr_empty/drc_bufs/Y     
    162     448   172      1  0.6  INVX0_HVT   rptr_empty/g310/Y         
    118     565    49      1  1.0  AND2X1_LVT  rptr_empty/g309__2346/Y   
     77     642    38      1  1.0  HADDX1_LVT  rptr_empty/g308__2883/C1  
     76     718    41      2  1.5  HADDX1_LVT  rptr_empty/g307__9945/C1  
     79     797    41      1  1.0  AND3X1_LVT  rptr_empty/g306__9315/Y   
     73     870    36      1  1.0  HADDX1_LVT  rptr_empty/g302__4733/C1  
    135    1005    52      3  2.5  HADDX1_LVT  rptr_empty/g296__7482/SO  
      0    1005     -      3    -  DFFARX1_LVT rptr_empty/rbin_reg_5_/D  
#------------------------------------------------------------------------



Path 8: MET (1947 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-      74                  
     Required Time:=    2926                  
      Launch Clock:-       0                  
         Data Path:-     980                  
             Slack:=    1947                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     28    -  (arrival)   rptr_empty/rempty_reg/CLK 
    175     175    37      1  0.7  DFFASX1_LVT rptr_empty/rempty_reg/Q   
    111     286    97      2 22.2  NBUFFX4_LVT rptr_empty/drc_bufs/Y     
    162     448   172      1  0.6  INVX0_HVT   rptr_empty/g310/Y         
    118     565    49      1  1.0  AND2X1_LVT  rptr_empty/g309__2346/Y   
     77     642    38      1  1.0  HADDX1_LVT  rptr_empty/g308__2883/C1  
     76     718    41      2  1.5  HADDX1_LVT  rptr_empty/g307__9945/C1  
    138     855    52      3  2.5  HADDX1_LVT  rptr_empty/g303__6161/SO  
    124     980    49      2  1.7  HADDX1_LVT  rptr_empty/g318__5477/SO  
      0     980     -      2    -  DFFARX1_LVT rptr_empty/rptr_reg_1_/D  
#------------------------------------------------------------------------



Path 9: MET (1997 ps) Setup Check with Pin rptr_empty/rbin_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-      68                  
     Required Time:=    2932                  
      Launch Clock:-       0                  
         Data Path:-     935                  
             Slack:=    1997                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     28    -  (arrival)   rptr_empty/rempty_reg/CLK 
    175     175    37      1  0.7  DFFASX1_LVT rptr_empty/rempty_reg/Q   
    111     286    97      2 22.2  NBUFFX4_LVT rptr_empty/drc_bufs/Y     
    162     448   172      1  0.6  INVX0_HVT   rptr_empty/g310/Y         
    118     565    49      1  1.0  AND2X1_LVT  rptr_empty/g309__2346/Y   
     77     642    38      1  1.0  HADDX1_LVT  rptr_empty/g308__2883/C1  
     76     718    41      2  1.5  HADDX1_LVT  rptr_empty/g307__9945/C1  
     79     797    41      1  1.0  AND3X1_LVT  rptr_empty/g306__9315/Y   
    138     935    52      3  2.5  HADDX1_LVT  rptr_empty/g302__4733/SO  
      0     935     -      3    -  DFFARX1_LVT rptr_empty/rbin_reg_4_/D  
#------------------------------------------------------------------------



Path 10: MET (2006 ps) Setup Check with Pin rptr_empty/rbin_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-      68                  
     Required Time:=    2932                  
      Launch Clock:-       0                  
         Data Path:-     926                  
             Slack:=    2006                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     28    -  (arrival)   rptr_empty/rempty_reg/CLK 
    175     175    37      1  0.7  DFFASX1_LVT rptr_empty/rempty_reg/Q   
    111     286    97      2 22.2  NBUFFX4_LVT rptr_empty/drc_bufs/Y     
    162     448   172      1  0.6  INVX0_HVT   rptr_empty/g310/Y         
    118     565    49      1  1.0  AND2X1_LVT  rptr_empty/g309__2346/Y   
     77     642    38      1  1.0  HADDX1_LVT  rptr_empty/g308__2883/C1  
     76     718    41      2  1.5  HADDX1_LVT  rptr_empty/g307__9945/C1  
     72     790    36      1  1.0  HADDX1_LVT  rptr_empty/g303__6161/C1  
    136     926    52      3  2.5  HADDX1_LVT  rptr_empty/g316__6417/SO  
      0     926     -      3    -  DFFARX1_LVT rptr_empty/rbin_reg_3_/D  
#------------------------------------------------------------------------



Path 11: MET (2024 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-      74                  
     Required Time:=    2926                  
      Launch Clock:-       0                  
         Data Path:-     903                  
             Slack:=    2024                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     28    -  (arrival)   rptr_empty/rempty_reg/CLK 
    175     175    37      1  0.7  DFFASX1_LVT rptr_empty/rempty_reg/Q   
    111     286    97      2 22.2  NBUFFX4_LVT rptr_empty/drc_bufs/Y     
    162     448   172      1  0.6  INVX0_HVT   rptr_empty/g310/Y         
    118     565    49      1  1.0  AND2X1_LVT  rptr_empty/g309__2346/Y   
     77     642    38      1  1.0  HADDX1_LVT  rptr_empty/g308__2883/C1  
    136     779    53      3  2.5  HADDX1_LVT  rptr_empty/g307__9945/SO  
    124     903    49      2  1.7  HADDX1_LVT  rptr_empty/g320__2398/SO  
      0     903     -      2    -  DFFARX1_LVT rptr_empty/rptr_reg_0_/D  
#------------------------------------------------------------------------



Path 12: MET (2077 ps) Setup Check with Pin rptr_empty/rbin_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-      68                  
     Required Time:=    2932                  
      Launch Clock:-       0                  
         Data Path:-     855                  
             Slack:=    2077                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     28    -  (arrival)   rptr_empty/rempty_reg/CLK 
    175     175    37      1  0.7  DFFASX1_LVT rptr_empty/rempty_reg/Q   
    111     286    97      2 22.2  NBUFFX4_LVT rptr_empty/drc_bufs/Y     
    162     448   172      1  0.6  INVX0_HVT   rptr_empty/g310/Y         
    118     565    49      1  1.0  AND2X1_LVT  rptr_empty/g309__2346/Y   
     77     642    38      1  1.0  HADDX1_LVT  rptr_empty/g308__2883/C1  
     76     718    41      2  1.5  HADDX1_LVT  rptr_empty/g307__9945/C1  
    138     855    52      3  2.5  HADDX1_LVT  rptr_empty/g303__6161/SO  
      0     855     -      3    -  DFFARX1_LVT rptr_empty/rbin_reg_2_/D  
#------------------------------------------------------------------------



Path 13: MET (2154 ps) Setup Check with Pin rptr_empty/rbin_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-      68                  
     Required Time:=    2932                  
      Launch Clock:-       0                  
         Data Path:-     779                  
             Slack:=    2154                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     28    -  (arrival)   rptr_empty/rempty_reg/CLK 
    175     175    37      1  0.7  DFFASX1_LVT rptr_empty/rempty_reg/Q   
    111     286    97      2 22.2  NBUFFX4_LVT rptr_empty/drc_bufs/Y     
    162     448   172      1  0.6  INVX0_HVT   rptr_empty/g310/Y         
    118     565    49      1  1.0  AND2X1_LVT  rptr_empty/g309__2346/Y   
     77     642    38      1  1.0  HADDX1_LVT  rptr_empty/g308__2883/C1  
    136     779    53      3  2.5  HADDX1_LVT  rptr_empty/g307__9945/SO  
      0     779     -      3    -  DFFARX1_LVT rptr_empty/rbin_reg_1_/D  
#------------------------------------------------------------------------



Path 14: MET (2234 ps) Setup Check with Pin rptr_empty/rbin_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-      67                  
     Required Time:=    2933                  
      Launch Clock:-       0                  
         Data Path:-     698                  
             Slack:=    2234                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0     28    -  (arrival)   rptr_empty/rempty_reg/CLK 
    175     175    37      1  0.7  DFFASX1_LVT rptr_empty/rempty_reg/Q   
    111     286    97      2 22.2  NBUFFX4_LVT rptr_empty/drc_bufs/Y     
    162     448   172      1  0.6  INVX0_HVT   rptr_empty/g310/Y         
    118     565    49      1  1.0  AND2X1_LVT  rptr_empty/g309__2346/Y   
    133     698    44      2  1.5  HADDX1_LVT  rptr_empty/g308__2883/SO  
      0     698     -      2    -  DFFARX1_LVT rptr_empty/rbin_reg_0_/D  
#------------------------------------------------------------------------



Path 15: MET (2740 ps) Setup Check with Pin sync_w2r/rq1_wptr_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_w2r/rq1_wptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-      67                  
     Required Time:=    2933                  
      Launch Clock:-       0                  
         Data Path:-     192                  
             Slack:=    2740                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wbin_reg_6_/CLK  
    192     192    47      2  1.5  DFFARX1_LVT wptr_full/wbin_reg_6_/Q    
      0     192     -      2    -  DFFARX1_LVT sync_w2r/rq1_wptr_reg_6_/D 
#-------------------------------------------------------------------------



Path 16: MET (2740 ps) Setup Check with Pin sync_r2w/wq1_rptr_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_r2w/wq1_rptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000         3000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000         3000     
                                              
             Setup:-      67                  
     Required Time:=    5933                  
      Launch Clock:-    3000                  
         Data Path:-     192                  
             Slack:=    2740                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    3000     0     28    -  (arrival)   rptr_empty/rbin_reg_6_/CLK 
    192    3192    47      2  1.5  DFFARX1_LVT rptr_empty/rbin_reg_6_/Q   
      0    3192     -      2    -  DFFARX1_LVT sync_r2w/wq1_rptr_reg_6_/D 
#-------------------------------------------------------------------------



Path 17: MET (2752 ps) Setup Check with Pin sync_w2r/rq1_wptr_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) wptr_full/wptr_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_w2r/rq1_wptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-      66                  
     Required Time:=    2934                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    2752                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wptr_reg_2_/CLK  
    182     182    37      1  0.5  DFFARX1_LVT wptr_full/wptr_reg_2_/Q    
      0     182     -      1    -  DFFARX1_LVT sync_w2r/rq1_wptr_reg_2_/D 
#-------------------------------------------------------------------------



Path 18: MET (2752 ps) Setup Check with Pin sync_w2r/rq1_wptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) wptr_full/wptr_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_w2r/rq1_wptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-      66                  
     Required Time:=    2934                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    2752                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wptr_reg_4_/CLK  
    182     182    37      1  0.5  DFFARX1_LVT wptr_full/wptr_reg_4_/Q    
      0     182     -      1    -  DFFARX1_LVT sync_w2r/rq1_wptr_reg_4_/D 
#-------------------------------------------------------------------------



Path 19: MET (2752 ps) Setup Check with Pin sync_w2r/rq1_wptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) wptr_full/wptr_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_w2r/rq1_wptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-      66                  
     Required Time:=    2934                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    2752                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wptr_reg_3_/CLK  
    182     182    37      1  0.5  DFFARX1_LVT wptr_full/wptr_reg_3_/Q    
      0     182     -      1    -  DFFARX1_LVT sync_w2r/rq1_wptr_reg_3_/D 
#-------------------------------------------------------------------------



Path 20: MET (2752 ps) Setup Check with Pin sync_w2r/rq1_wptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) wptr_full/wptr_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_w2r/rq1_wptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-      66                  
     Required Time:=    2934                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    2752                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wptr_reg_5_/CLK  
    182     182    37      1  0.5  DFFARX1_LVT wptr_full/wptr_reg_5_/Q    
      0     182     -      1    -  DFFARX1_LVT sync_w2r/rq1_wptr_reg_5_/D 
#-------------------------------------------------------------------------



Path 21: MET (2752 ps) Setup Check with Pin sync_w2r/rq1_wptr_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) wptr_full/wptr_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_w2r/rq1_wptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-      66                  
     Required Time:=    2934                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    2752                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wptr_reg_1_/CLK  
    182     182    37      1  0.5  DFFARX1_LVT wptr_full/wptr_reg_1_/Q    
      0     182     -      1    -  DFFARX1_LVT sync_w2r/rq1_wptr_reg_1_/D 
#-------------------------------------------------------------------------



Path 22: MET (2752 ps) Setup Check with Pin sync_w2r/rq1_wptr_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) wptr_full/wptr_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_w2r/rq1_wptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-      66                  
     Required Time:=    2934                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    2752                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wptr_reg_0_/CLK  
    182     182    37      1  0.5  DFFARX1_LVT wptr_full/wptr_reg_0_/Q    
      0     182     -      1    -  DFFARX1_LVT sync_w2r/rq1_wptr_reg_0_/D 
#-------------------------------------------------------------------------



Path 23: MET (2752 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-      66                  
     Required Time:=    2934                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    2752                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -       0     0     28    -  (arrival)   sync_w2r/rq1_wptr_reg_0_/CLK 
    182     182    37      1  0.5  DFFARX1_LVT sync_w2r/rq1_wptr_reg_0_/Q   
      0     182     -      1    -  DFFARX1_LVT sync_w2r/rq2_wptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 24: MET (2752 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-      66                  
     Required Time:=    2934                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    2752                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -       0     0     28    -  (arrival)   sync_w2r/rq1_wptr_reg_2_/CLK 
    182     182    37      1  0.5  DFFARX1_LVT sync_w2r/rq1_wptr_reg_2_/Q   
      0     182     -      1    -  DFFARX1_LVT sync_w2r/rq2_wptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 25: MET (2752 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-      66                  
     Required Time:=    2934                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    2752                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -       0     0     28    -  (arrival)   sync_w2r/rq1_wptr_reg_4_/CLK 
    182     182    37      1  0.5  DFFARX1_LVT sync_w2r/rq1_wptr_reg_4_/Q   
      0     182     -      1    -  DFFARX1_LVT sync_w2r/rq2_wptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 26: MET (2752 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-      66                  
     Required Time:=    2934                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    2752                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -       0     0     28    -  (arrival)   sync_w2r/rq1_wptr_reg_1_/CLK 
    182     182    37      1  0.5  DFFARX1_LVT sync_w2r/rq1_wptr_reg_1_/Q   
      0     182     -      1    -  DFFARX1_LVT sync_w2r/rq2_wptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 27: MET (2752 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-      66                  
     Required Time:=    2934                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    2752                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -       0     0     28    -  (arrival)   sync_w2r/rq1_wptr_reg_3_/CLK 
    182     182    37      1  0.5  DFFARX1_LVT sync_w2r/rq1_wptr_reg_3_/Q   
      0     182     -      1    -  DFFARX1_LVT sync_w2r/rq2_wptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 28: MET (2752 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-      66                  
     Required Time:=    2934                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    2752                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -       0     0     28    -  (arrival)   sync_w2r/rq1_wptr_reg_5_/CLK 
    182     182    37      1  0.5  DFFARX1_LVT sync_w2r/rq1_wptr_reg_5_/Q   
      0     182     -      1    -  DFFARX1_LVT sync_w2r/rq2_wptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 29: MET (2752 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-      66                  
     Required Time:=    2934                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    2752                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -       0     0     28    -  (arrival)   sync_w2r/rq1_wptr_reg_6_/CLK 
    182     182    37      1  0.5  DFFARX1_LVT sync_w2r/rq1_wptr_reg_6_/Q   
      0     182     -      1    -  DFFARX1_LVT sync_w2r/rq2_wptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 30: MET (2752 ps) Setup Check with Pin sync_r2w/wq1_rptr_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) rptr_empty/rptr_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_r2w/wq1_rptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000         3000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000         3000     
                                              
             Setup:-      66                  
     Required Time:=    5934                  
      Launch Clock:-    3000                  
         Data Path:-     182                  
             Slack:=    2752                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    3000     0     28    -  (arrival)   rptr_empty/rptr_reg_2_/CLK 
    182    3182    37      1  0.5  DFFARX1_LVT rptr_empty/rptr_reg_2_/Q   
      0    3182     -      1    -  DFFARX1_LVT sync_r2w/wq1_rptr_reg_2_/D 
#-------------------------------------------------------------------------



Path 31: MET (2752 ps) Setup Check with Pin sync_r2w/wq1_rptr_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) rptr_empty/rptr_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_r2w/wq1_rptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000         3000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000         3000     
                                              
             Setup:-      66                  
     Required Time:=    5934                  
      Launch Clock:-    3000                  
         Data Path:-     182                  
             Slack:=    2752                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    3000     0     28    -  (arrival)   rptr_empty/rptr_reg_4_/CLK 
    182    3182    37      1  0.5  DFFARX1_LVT rptr_empty/rptr_reg_4_/Q   
      0    3182     -      1    -  DFFARX1_LVT sync_r2w/wq1_rptr_reg_4_/D 
#-------------------------------------------------------------------------



Path 32: MET (2752 ps) Setup Check with Pin sync_r2w/wq1_rptr_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) rptr_empty/rptr_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_r2w/wq1_rptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000         3000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000         3000     
                                              
             Setup:-      66                  
     Required Time:=    5934                  
      Launch Clock:-    3000                  
         Data Path:-     182                  
             Slack:=    2752                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    3000     0     28    -  (arrival)   rptr_empty/rptr_reg_3_/CLK 
    182    3182    37      1  0.5  DFFARX1_LVT rptr_empty/rptr_reg_3_/Q   
      0    3182     -      1    -  DFFARX1_LVT sync_r2w/wq1_rptr_reg_3_/D 
#-------------------------------------------------------------------------



Path 33: MET (2752 ps) Setup Check with Pin sync_r2w/wq1_rptr_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) rptr_empty/rptr_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_r2w/wq1_rptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000         3000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000         3000     
                                              
             Setup:-      66                  
     Required Time:=    5934                  
      Launch Clock:-    3000                  
         Data Path:-     182                  
             Slack:=    2752                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    3000     0     28    -  (arrival)   rptr_empty/rptr_reg_5_/CLK 
    182    3182    37      1  0.5  DFFARX1_LVT rptr_empty/rptr_reg_5_/Q   
      0    3182     -      1    -  DFFARX1_LVT sync_r2w/wq1_rptr_reg_5_/D 
#-------------------------------------------------------------------------



Path 34: MET (2752 ps) Setup Check with Pin sync_r2w/wq1_rptr_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) rptr_empty/rptr_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_r2w/wq1_rptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000         3000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000         3000     
                                              
             Setup:-      66                  
     Required Time:=    5934                  
      Launch Clock:-    3000                  
         Data Path:-     182                  
             Slack:=    2752                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    3000     0     28    -  (arrival)   rptr_empty/rptr_reg_1_/CLK 
    182    3182    37      1  0.5  DFFARX1_LVT rptr_empty/rptr_reg_1_/Q   
      0    3182     -      1    -  DFFARX1_LVT sync_r2w/wq1_rptr_reg_1_/D 
#-------------------------------------------------------------------------



Path 35: MET (2752 ps) Setup Check with Pin sync_r2w/wq1_rptr_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) rptr_empty/rptr_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_r2w/wq1_rptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000         3000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000         3000     
                                              
             Setup:-      66                  
     Required Time:=    5934                  
      Launch Clock:-    3000                  
         Data Path:-     182                  
             Slack:=    2752                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    3000     0     28    -  (arrival)   rptr_empty/rptr_reg_0_/CLK 
    182    3182    37      1  0.5  DFFARX1_LVT rptr_empty/rptr_reg_0_/Q   
      0    3182     -      1    -  DFFARX1_LVT sync_r2w/wq1_rptr_reg_0_/D 
#-------------------------------------------------------------------------



Path 36: MET (4476 ps) Setup Check with Pin wptr_full/wfull_reg/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wfull_reg/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-      64                  
     Required Time:=    5936                  
      Launch Clock:-       0                  
         Data Path:-    1460                  
             Slack:=    4476                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK 
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q   
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y    
    163     460   172      1  0.6  INVX0_HVT   wptr_full/g312/Y        
    118     578    49      1  1.0  AND2X1_LVT  wptr_full/g311__2883/Y  
     80     658    36      1  1.0  HADDX1_LVT  wptr_full/g310__9945/C1 
     77     735    38      2  1.4  HADDX1_LVT  wptr_full/g309__9315/C1 
     90     826    41      1  1.0  AND3X1_LVT  wptr_full/g308__6161/Y  
     76     902    35      1  1.0  HADDX1_LVT  wptr_full/g304__7482/C1 
     74     976    35      1  1.0  HADDX1_LVT  wptr_full/g298__5115/C1 
    137    1112    54      3  2.7  HADDX1_LVT  wptr_full/g324__2398/SO 
    124    1237    49      2  1.7  HADDX1_LVT  wptr_full/g328__6260/SO 
    126    1362    44      1  0.7  XNOR2X1_LVT wptr_full/g330__6783/Y  
     98    1460    28      1  0.5  NOR4X1_LVT  wptr_full/g329__4319/Y  
      0    1460     -      1    -  DFFARX1_LVT wptr_full/wfull_reg/D   
#----------------------------------------------------------------------



Path 37: MET (4690 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-      74                  
     Required Time:=    5926                  
      Launch Clock:-       0                  
         Data Path:-    1237                  
             Slack:=    4690                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK 
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q   
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y    
    163     460   172      1  0.6  INVX0_HVT   wptr_full/g312/Y        
    118     578    49      1  1.0  AND2X1_LVT  wptr_full/g311__2883/Y  
     80     658    36      1  1.0  HADDX1_LVT  wptr_full/g310__9945/C1 
     77     735    38      2  1.4  HADDX1_LVT  wptr_full/g309__9315/C1 
     90     826    41      1  1.0  AND3X1_LVT  wptr_full/g308__6161/Y  
     76     902    35      1  1.0  HADDX1_LVT  wptr_full/g304__7482/C1 
     74     976    35      1  1.0  HADDX1_LVT  wptr_full/g298__5115/C1 
    137    1112    54      3  2.7  HADDX1_LVT  wptr_full/g324__2398/SO 
    124    1237    49      2  1.7  HADDX1_LVT  wptr_full/g328__6260/SO 
      0    1237     -      2    -  DFFARX1_LVT wptr_full/wptr_reg_5_/D 
#----------------------------------------------------------------------



Path 38: MET (4766 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-      73                  
     Required Time:=    5927                  
      Launch Clock:-       0                  
         Data Path:-    1160                  
             Slack:=    4766                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK 
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q   
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y    
    163     460   172      1  0.6  INVX0_HVT   wptr_full/g312/Y        
    118     578    49      1  1.0  AND2X1_LVT  wptr_full/g311__2883/Y  
     80     658    36      1  1.0  HADDX1_LVT  wptr_full/g310__9945/C1 
     77     735    38      2  1.4  HADDX1_LVT  wptr_full/g309__9315/C1 
     90     826    41      1  1.0  AND3X1_LVT  wptr_full/g308__6161/Y  
     76     902    35      1  1.0  HADDX1_LVT  wptr_full/g304__7482/C1 
    135    1037    52      3  2.5  HADDX1_LVT  wptr_full/g298__5115/SO 
    123    1160    48      3  1.6  HADDX1_LVT  wptr_full/g326__5107/SO 
      0    1160     -      3    -  DFFARX1_LVT wptr_full/wptr_reg_4_/D 
#----------------------------------------------------------------------



Path 39: MET (4820 ps) Setup Check with Pin wptr_full/wbin_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-      68                  
     Required Time:=    5932                  
      Launch Clock:-       0                  
         Data Path:-    1112                  
             Slack:=    4820                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK 
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q   
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y    
    163     460   172      1  0.6  INVX0_HVT   wptr_full/g312/Y        
    118     578    49      1  1.0  AND2X1_LVT  wptr_full/g311__2883/Y  
     80     658    36      1  1.0  HADDX1_LVT  wptr_full/g310__9945/C1 
     77     735    38      2  1.4  HADDX1_LVT  wptr_full/g309__9315/C1 
     90     826    41      1  1.0  AND3X1_LVT  wptr_full/g308__6161/Y  
     76     902    35      1  1.0  HADDX1_LVT  wptr_full/g304__7482/C1 
     74     976    35      1  1.0  HADDX1_LVT  wptr_full/g298__5115/C1 
    137    1112    54      3  2.7  HADDX1_LVT  wptr_full/g324__2398/SO 
      0    1112     -      3    -  DFFARX1_LVT wptr_full/wbin_reg_6_/D 
#----------------------------------------------------------------------



Path 40: MET (4838 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-      74                  
     Required Time:=    5926                  
      Launch Clock:-       0                  
         Data Path:-    1088                  
             Slack:=    4838                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK 
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q   
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y    
    163     460   172      1  0.6  INVX0_HVT   wptr_full/g312/Y        
    118     578    49      1  1.0  AND2X1_LVT  wptr_full/g311__2883/Y  
     80     658    36      1  1.0  HADDX1_LVT  wptr_full/g310__9945/C1 
     77     735    38      2  1.4  HADDX1_LVT  wptr_full/g309__9315/C1 
     90     826    41      1  1.0  AND3X1_LVT  wptr_full/g308__6161/Y  
    138     964    52      3  2.5  HADDX1_LVT  wptr_full/g304__7482/SO 
    124    1088    49      2  1.7  HADDX1_LVT  wptr_full/g316__1666/SO 
      0    1088     -      2    -  DFFARX1_LVT wptr_full/wptr_reg_3_/D 
#----------------------------------------------------------------------



Path 41: MET (4857 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-      74                  
     Required Time:=    5926                  
      Launch Clock:-       0                  
         Data Path:-    1070                  
             Slack:=    4857                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK 
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q   
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y    
    163     460   172      1  0.6  INVX0_HVT   wptr_full/g312/Y        
    118     578    49      1  1.0  AND2X1_LVT  wptr_full/g311__2883/Y  
     80     658    36      1  1.0  HADDX1_LVT  wptr_full/g310__9945/C1 
     77     735    38      2  1.4  HADDX1_LVT  wptr_full/g309__9315/C1 
     75     810    35      1  1.0  HADDX1_LVT  wptr_full/g305__4733/C1 
    135     945    52      3  2.5  HADDX1_LVT  wptr_full/g318__7410/SO 
    124    1070    49      2  1.7  HADDX1_LVT  wptr_full/g314__2346/SO 
      0    1070     -      2    -  DFFARX1_LVT wptr_full/wptr_reg_2_/D 
#----------------------------------------------------------------------



Path 42: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_63__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_63__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6441__7482/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_63__7_/SE 
#------------------------------------------------------------------------



Path 43: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_63__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_63__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6441__7482/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_63__6_/SE 
#------------------------------------------------------------------------



Path 44: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_63__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_63__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6441__7482/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_63__5_/SE 
#------------------------------------------------------------------------



Path 45: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_63__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_63__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6441__7482/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_63__4_/SE 
#------------------------------------------------------------------------



Path 46: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_63__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_63__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6441__7482/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_63__3_/SE 
#------------------------------------------------------------------------



Path 47: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_63__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_63__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6441__7482/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_63__2_/SE 
#------------------------------------------------------------------------



Path 48: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_63__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_63__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6441__7482/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_63__1_/SE 
#------------------------------------------------------------------------



Path 49: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_63__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_63__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6441__7482/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_63__0_/SE 
#------------------------------------------------------------------------



Path 50: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_59__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_59__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6462__1705/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_59__7_/SE 
#------------------------------------------------------------------------



Path 51: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_59__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_59__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6462__1705/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_59__6_/SE 
#------------------------------------------------------------------------



Path 52: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_59__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_59__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6462__1705/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_59__5_/SE 
#------------------------------------------------------------------------



Path 53: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_59__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_59__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6462__1705/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_59__4_/SE 
#------------------------------------------------------------------------



Path 54: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_59__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_59__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6462__1705/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_59__3_/SE 
#------------------------------------------------------------------------



Path 55: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_59__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_59__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6462__1705/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_59__2_/SE 
#------------------------------------------------------------------------



Path 56: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_59__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_59__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6462__1705/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_59__1_/SE 
#------------------------------------------------------------------------



Path 57: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_59__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_59__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6462__1705/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_59__0_/SE 
#------------------------------------------------------------------------



Path 58: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_55__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_55__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6475__2346/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_55__7_/SE 
#------------------------------------------------------------------------



Path 59: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_55__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_55__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6475__2346/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_55__6_/SE 
#------------------------------------------------------------------------



Path 60: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_55__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_55__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6475__2346/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_55__5_/SE 
#------------------------------------------------------------------------



Path 61: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_55__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_55__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6475__2346/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_55__4_/SE 
#------------------------------------------------------------------------



Path 62: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_55__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_55__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6475__2346/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_55__3_/SE 
#------------------------------------------------------------------------



Path 63: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_55__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_55__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6475__2346/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_55__2_/SE 
#------------------------------------------------------------------------



Path 64: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_55__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_55__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6475__2346/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_55__1_/SE 
#------------------------------------------------------------------------



Path 65: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_55__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_55__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6475__2346/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_55__0_/SE 
#------------------------------------------------------------------------



Path 66: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_51__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_51__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6445__9945/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_51__7_/SE 
#------------------------------------------------------------------------



Path 67: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_51__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_51__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6445__9945/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_51__6_/SE 
#------------------------------------------------------------------------



Path 68: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_51__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_51__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6445__9945/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_51__5_/SE 
#------------------------------------------------------------------------



Path 69: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_51__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_51__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6445__9945/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_51__4_/SE 
#------------------------------------------------------------------------



Path 70: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_51__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_51__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6445__9945/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_51__3_/SE 
#------------------------------------------------------------------------



Path 71: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_51__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_51__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6445__9945/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_51__2_/SE 
#------------------------------------------------------------------------



Path 72: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_51__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_51__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6445__9945/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_51__1_/SE 
#------------------------------------------------------------------------



Path 73: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_51__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_51__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6445__9945/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_51__0_/SE 
#------------------------------------------------------------------------



Path 74: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_47__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_47__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6438__6131/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_47__7_/SE 
#------------------------------------------------------------------------



Path 75: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_47__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_47__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6438__6131/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_47__6_/SE 
#------------------------------------------------------------------------



Path 76: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_47__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_47__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6438__6131/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_47__5_/SE 
#------------------------------------------------------------------------



Path 77: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_47__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_47__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6438__6131/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_47__4_/SE 
#------------------------------------------------------------------------



Path 78: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_47__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_47__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6438__6131/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_47__3_/SE 
#------------------------------------------------------------------------



Path 79: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_47__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_47__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6438__6131/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_47__2_/SE 
#------------------------------------------------------------------------



Path 80: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_47__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_47__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6438__6131/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_47__1_/SE 
#------------------------------------------------------------------------



Path 81: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_47__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_47__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6438__6131/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_47__0_/SE 
#------------------------------------------------------------------------



Path 82: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_43__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_43__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6486__6783/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_43__7_/SE 
#------------------------------------------------------------------------



Path 83: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_43__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_43__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6486__6783/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_43__6_/SE 
#------------------------------------------------------------------------



Path 84: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_43__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_43__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6486__6783/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_43__5_/SE 
#------------------------------------------------------------------------



Path 85: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_43__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_43__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6486__6783/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_43__4_/SE 
#------------------------------------------------------------------------



Path 86: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_43__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_43__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6486__6783/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_43__3_/SE 
#------------------------------------------------------------------------



Path 87: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_43__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_43__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6486__6783/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_43__2_/SE 
#------------------------------------------------------------------------



Path 88: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_43__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_43__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6486__6783/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_43__1_/SE 
#------------------------------------------------------------------------



Path 89: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_43__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_43__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6486__6783/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_43__0_/SE 
#------------------------------------------------------------------------



Path 90: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_39__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_39__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6447__2346/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_39__7_/SE 
#------------------------------------------------------------------------



Path 91: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_39__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_39__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6447__2346/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_39__6_/SE 
#------------------------------------------------------------------------



Path 92: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_39__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_39__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6447__2346/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_39__5_/SE 
#------------------------------------------------------------------------



Path 93: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_39__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_39__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6447__2346/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_39__4_/SE 
#------------------------------------------------------------------------



Path 94: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_39__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_39__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6447__2346/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_39__3_/SE 
#------------------------------------------------------------------------



Path 95: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_39__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_39__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6447__2346/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_39__2_/SE 
#------------------------------------------------------------------------



Path 96: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_39__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_39__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6447__2346/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_39__1_/SE 
#------------------------------------------------------------------------



Path 97: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_39__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_39__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6447__2346/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_39__0_/SE 
#------------------------------------------------------------------------



Path 98: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_35__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_35__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6485__5526/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_35__7_/SE 
#------------------------------------------------------------------------



Path 99: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_35__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_35__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6485__5526/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_35__6_/SE 
#------------------------------------------------------------------------



Path 100: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_35__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_35__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6485__5526/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_35__5_/SE 
#------------------------------------------------------------------------



Path 101: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_35__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_35__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6485__5526/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_35__4_/SE 
#------------------------------------------------------------------------



Path 102: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_35__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_35__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6485__5526/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_35__3_/SE 
#------------------------------------------------------------------------



Path 103: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_35__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_35__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6485__5526/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_35__2_/SE 
#------------------------------------------------------------------------



Path 104: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_35__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_35__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6485__5526/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_35__1_/SE 
#------------------------------------------------------------------------



Path 105: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_35__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_35__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6485__5526/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_35__0_/SE 
#------------------------------------------------------------------------



Path 106: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_31__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_31__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6479__5477/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_31__7_/SE 
#------------------------------------------------------------------------



Path 107: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_31__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_31__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6479__5477/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_31__6_/SE 
#------------------------------------------------------------------------



Path 108: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_31__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_31__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6479__5477/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_31__5_/SE 
#------------------------------------------------------------------------



Path 109: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_31__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_31__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6479__5477/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_31__4_/SE 
#------------------------------------------------------------------------



Path 110: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_31__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_31__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6479__5477/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_31__3_/SE 
#------------------------------------------------------------------------



Path 111: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_31__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_31__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6479__5477/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_31__2_/SE 
#------------------------------------------------------------------------



Path 112: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_31__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_31__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6479__5477/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_31__1_/SE 
#------------------------------------------------------------------------



Path 113: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_31__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_31__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6479__5477/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_31__0_/SE 
#------------------------------------------------------------------------



Path 114: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_27__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_27__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6456__8428/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_27__7_/SE 
#------------------------------------------------------------------------



Path 115: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_27__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_27__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6456__8428/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_27__6_/SE 
#------------------------------------------------------------------------



Path 116: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_27__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_27__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6456__8428/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_27__5_/SE 
#------------------------------------------------------------------------



Path 117: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_27__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_27__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6456__8428/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_27__4_/SE 
#------------------------------------------------------------------------



Path 118: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_27__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_27__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6456__8428/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_27__3_/SE 
#------------------------------------------------------------------------



Path 119: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_27__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_27__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6456__8428/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_27__2_/SE 
#------------------------------------------------------------------------



Path 120: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_27__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_27__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6456__8428/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_27__1_/SE 
#------------------------------------------------------------------------



Path 121: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_27__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_27__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6456__8428/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_27__0_/SE 
#------------------------------------------------------------------------



Path 122: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_23__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_23__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6455__4319/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_23__7_/SE 
#------------------------------------------------------------------------



Path 123: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_23__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_23__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6455__4319/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_23__6_/SE 
#------------------------------------------------------------------------



Path 124: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_23__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_23__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6455__4319/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_23__5_/SE 
#------------------------------------------------------------------------



Path 125: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_23__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_23__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6455__4319/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_23__4_/SE 
#------------------------------------------------------------------------



Path 126: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_23__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_23__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6455__4319/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_23__3_/SE 
#------------------------------------------------------------------------



Path 127: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_23__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_23__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6455__4319/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_23__2_/SE 
#------------------------------------------------------------------------



Path 128: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_23__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_23__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6455__4319/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_23__1_/SE 
#------------------------------------------------------------------------



Path 129: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_23__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_23__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6455__4319/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_23__0_/SE 
#------------------------------------------------------------------------



Path 130: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_19__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_19__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6476__1666/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_19__7_/SE 
#------------------------------------------------------------------------



Path 131: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_19__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_19__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6476__1666/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_19__6_/SE 
#------------------------------------------------------------------------



Path 132: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_19__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_19__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6476__1666/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_19__5_/SE 
#------------------------------------------------------------------------



Path 133: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_19__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_19__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6476__1666/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_19__4_/SE 
#------------------------------------------------------------------------



Path 134: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_19__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_19__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6476__1666/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_19__3_/SE 
#------------------------------------------------------------------------



Path 135: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_19__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_19__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6476__1666/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_19__2_/SE 
#------------------------------------------------------------------------



Path 136: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_19__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_19__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6476__1666/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_19__1_/SE 
#------------------------------------------------------------------------



Path 137: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_19__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_19__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6476__1666/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_19__0_/SE 
#------------------------------------------------------------------------



Path 138: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_15__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_15__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6443__6161/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_15__7_/SE 
#------------------------------------------------------------------------



Path 139: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_15__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_15__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6443__6161/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_15__6_/SE 
#------------------------------------------------------------------------



Path 140: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_15__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_15__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6443__6161/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_15__5_/SE 
#------------------------------------------------------------------------



Path 141: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_15__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_15__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6443__6161/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_15__4_/SE 
#------------------------------------------------------------------------



Path 142: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_15__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_15__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6443__6161/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_15__3_/SE 
#------------------------------------------------------------------------



Path 143: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_15__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_15__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6443__6161/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_15__2_/SE 
#------------------------------------------------------------------------



Path 144: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_15__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_15__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6443__6161/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_15__1_/SE 
#------------------------------------------------------------------------



Path 145: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_15__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_15__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6443__6161/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_15__0_/SE 
#------------------------------------------------------------------------



Path 146: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_11__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_11__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6481__5107/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_11__7_/SE 
#------------------------------------------------------------------------



Path 147: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_11__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_11__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6481__5107/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_11__6_/SE 
#------------------------------------------------------------------------



Path 148: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_11__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_11__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6481__5107/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_11__5_/SE 
#------------------------------------------------------------------------



Path 149: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_11__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_11__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6481__5107/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_11__4_/SE 
#------------------------------------------------------------------------



Path 150: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_11__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_11__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6481__5107/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_11__3_/SE 
#------------------------------------------------------------------------



Path 151: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_11__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_11__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6481__5107/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_11__2_/SE 
#------------------------------------------------------------------------



Path 152: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_11__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_11__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6481__5107/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_11__1_/SE 
#------------------------------------------------------------------------



Path 153: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_11__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_11__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y           
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y     
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6481__5107/Y     
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_11__0_/SE 
#------------------------------------------------------------------------



Path 154: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_7__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_7__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y          
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y    
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6446__2883/Y    
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_7__7_/SE 
#-----------------------------------------------------------------------



Path 155: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_7__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_7__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y          
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y    
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6446__2883/Y    
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_7__6_/SE 
#-----------------------------------------------------------------------



Path 156: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_7__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_7__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y          
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y    
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6446__2883/Y    
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_7__5_/SE 
#-----------------------------------------------------------------------



Path 157: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_7__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_7__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y          
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y    
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6446__2883/Y    
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_7__4_/SE 
#-----------------------------------------------------------------------



Path 158: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_7__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_7__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y          
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y    
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6446__2883/Y    
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_7__3_/SE 
#-----------------------------------------------------------------------



Path 159: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_7__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_7__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y          
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y    
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6446__2883/Y    
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_7__2_/SE 
#-----------------------------------------------------------------------



Path 160: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_7__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_7__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y          
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y    
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6446__2883/Y    
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_7__1_/SE 
#-----------------------------------------------------------------------



Path 161: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_7__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_7__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y          
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y    
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6446__2883/Y    
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_7__0_/SE 
#-----------------------------------------------------------------------



Path 162: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_3__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_3__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y          
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y    
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6436__8246/Y    
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_3__7_/SE 
#-----------------------------------------------------------------------



Path 163: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_3__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_3__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y          
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y    
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6436__8246/Y    
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_3__6_/SE 
#-----------------------------------------------------------------------



Path 164: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_3__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_3__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y          
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y    
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6436__8246/Y    
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_3__5_/SE 
#-----------------------------------------------------------------------



Path 165: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_3__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_3__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y          
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y    
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6436__8246/Y    
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_3__4_/SE 
#-----------------------------------------------------------------------



Path 166: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_3__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_3__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y          
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y    
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6436__8246/Y    
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_3__3_/SE 
#-----------------------------------------------------------------------



Path 167: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_3__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_3__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y          
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y    
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6436__8246/Y    
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_3__2_/SE 
#-----------------------------------------------------------------------



Path 168: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_3__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_3__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y          
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y    
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6436__8246/Y    
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_3__1_/SE 
#-----------------------------------------------------------------------



Path 169: MET (4860 ps) Setup Check with Pin fifomem/mem_reg_3__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_3__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=    4860                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
     16     627    58      1  0.5  INVX0_LVT   fifomem/g6520/Y          
    165     792    83     16 11.2  NAND3X2_LVT fifomem/g6515__3680/Y    
    119     911   103      8  7.2  OR2X1_LVT   fifomem/g6436__8246/Y    
      0     911     -      8    -  SDFFX1_LVT  fifomem/mem_reg_3__0_/SE 
#-----------------------------------------------------------------------



Path 170: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_62__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_62__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6488__1617/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_62__7_/SE 
#------------------------------------------------------------------------



Path 171: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_62__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_62__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6488__1617/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_62__6_/SE 
#------------------------------------------------------------------------



Path 172: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_62__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_62__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6488__1617/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_62__5_/SE 
#------------------------------------------------------------------------



Path 173: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_62__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_62__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6488__1617/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_62__4_/SE 
#------------------------------------------------------------------------



Path 174: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_62__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_62__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6488__1617/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_62__3_/SE 
#------------------------------------------------------------------------



Path 175: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_62__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_62__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6488__1617/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_62__2_/SE 
#------------------------------------------------------------------------



Path 176: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_62__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_62__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6488__1617/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_62__1_/SE 
#------------------------------------------------------------------------



Path 177: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_62__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_62__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6488__1617/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_62__0_/SE 
#------------------------------------------------------------------------



Path 178: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_61__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_61__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6432__1617/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_61__7_/SE 
#------------------------------------------------------------------------



Path 179: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_61__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_61__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6432__1617/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_61__6_/SE 
#------------------------------------------------------------------------



Path 180: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_61__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_61__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6432__1617/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_61__5_/SE 
#------------------------------------------------------------------------



Path 181: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_61__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_61__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6432__1617/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_61__4_/SE 
#------------------------------------------------------------------------



Path 182: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_61__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_61__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6432__1617/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_61__3_/SE 
#------------------------------------------------------------------------



Path 183: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_61__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_61__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6432__1617/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_61__2_/SE 
#------------------------------------------------------------------------



Path 184: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_61__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_61__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6432__1617/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_61__1_/SE 
#------------------------------------------------------------------------



Path 185: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_61__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_61__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6432__1617/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_61__0_/SE 
#------------------------------------------------------------------------



Path 186: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_60__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_60__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6480__2398/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_60__7_/SE 
#------------------------------------------------------------------------



Path 187: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_60__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_60__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6480__2398/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_60__6_/SE 
#------------------------------------------------------------------------



Path 188: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_60__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_60__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6480__2398/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_60__5_/SE 
#------------------------------------------------------------------------



Path 189: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_60__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_60__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6480__2398/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_60__4_/SE 
#------------------------------------------------------------------------



Path 190: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_60__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_60__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6480__2398/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_60__3_/SE 
#------------------------------------------------------------------------



Path 191: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_60__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_60__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6480__2398/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_60__2_/SE 
#------------------------------------------------------------------------



Path 192: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_60__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_60__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6480__2398/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_60__1_/SE 
#------------------------------------------------------------------------



Path 193: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_60__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_60__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6480__2398/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_60__0_/SE 
#------------------------------------------------------------------------



Path 194: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_58__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_58__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6457__5526/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_58__7_/SE 
#------------------------------------------------------------------------



Path 195: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_58__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_58__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6457__5526/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_58__6_/SE 
#------------------------------------------------------------------------



Path 196: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_58__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_58__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6457__5526/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_58__5_/SE 
#------------------------------------------------------------------------



Path 197: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_58__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_58__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6457__5526/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_58__4_/SE 
#------------------------------------------------------------------------



Path 198: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_58__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_58__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6457__5526/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_58__3_/SE 
#------------------------------------------------------------------------



Path 199: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_58__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_58__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6457__5526/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_58__2_/SE 
#------------------------------------------------------------------------



Path 200: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_58__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_58__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6457__5526/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_58__1_/SE 
#------------------------------------------------------------------------



Path 201: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_58__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_58__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6457__5526/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_58__0_/SE 
#------------------------------------------------------------------------



Path 202: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_57__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_57__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6460__1617/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_57__7_/SE 
#------------------------------------------------------------------------



Path 203: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_57__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_57__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6460__1617/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_57__6_/SE 
#------------------------------------------------------------------------



Path 204: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_57__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_57__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6460__1617/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_57__5_/SE 
#------------------------------------------------------------------------



Path 205: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_57__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_57__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6460__1617/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_57__4_/SE 
#------------------------------------------------------------------------



Path 206: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_57__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_57__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6460__1617/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_57__3_/SE 
#------------------------------------------------------------------------



Path 207: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_57__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_57__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6460__1617/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_57__2_/SE 
#------------------------------------------------------------------------



Path 208: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_57__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_57__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6460__1617/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_57__1_/SE 
#------------------------------------------------------------------------



Path 209: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_57__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_57__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6460__1617/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_57__0_/SE 
#------------------------------------------------------------------------



Path 210: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_56__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_56__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6468__5115/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_56__7_/SE 
#------------------------------------------------------------------------



Path 211: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_56__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_56__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6468__5115/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_56__6_/SE 
#------------------------------------------------------------------------



Path 212: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_56__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_56__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6468__5115/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_56__5_/SE 
#------------------------------------------------------------------------



Path 213: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_56__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_56__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6468__5115/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_56__4_/SE 
#------------------------------------------------------------------------



Path 214: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_56__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_56__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6468__5115/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_56__3_/SE 
#------------------------------------------------------------------------



Path 215: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_56__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_56__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6468__5115/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_56__2_/SE 
#------------------------------------------------------------------------



Path 216: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_56__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_56__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6468__5115/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_56__1_/SE 
#------------------------------------------------------------------------



Path 217: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_56__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_56__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6468__5115/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_56__0_/SE 
#------------------------------------------------------------------------



Path 218: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_54__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_54__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6448__1666/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_54__7_/SE 
#------------------------------------------------------------------------



Path 219: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_54__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_54__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6448__1666/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_54__6_/SE 
#------------------------------------------------------------------------



Path 220: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_54__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_54__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6448__1666/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_54__5_/SE 
#------------------------------------------------------------------------



Path 221: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_54__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_54__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6448__1666/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_54__4_/SE 
#------------------------------------------------------------------------



Path 222: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_54__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_54__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6448__1666/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_54__3_/SE 
#------------------------------------------------------------------------



Path 223: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_54__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_54__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6448__1666/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_54__2_/SE 
#------------------------------------------------------------------------



Path 224: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_54__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_54__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6448__1666/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_54__1_/SE 
#------------------------------------------------------------------------



Path 225: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_54__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_54__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6448__1666/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_54__0_/SE 
#------------------------------------------------------------------------



Path 226: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_53__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_53__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6469__7482/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_53__7_/SE 
#------------------------------------------------------------------------



Path 227: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_53__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_53__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6469__7482/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_53__6_/SE 
#------------------------------------------------------------------------



Path 228: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_53__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_53__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6469__7482/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_53__5_/SE 
#------------------------------------------------------------------------



Path 229: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_53__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_53__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6469__7482/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_53__4_/SE 
#------------------------------------------------------------------------



Path 230: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_53__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_53__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6469__7482/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_53__3_/SE 
#------------------------------------------------------------------------



Path 231: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_53__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_53__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6469__7482/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_53__2_/SE 
#------------------------------------------------------------------------



Path 232: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_53__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_53__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6469__7482/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_53__1_/SE 
#------------------------------------------------------------------------



Path 233: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_53__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_53__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6469__7482/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_53__0_/SE 
#------------------------------------------------------------------------



Path 234: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_52__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_52__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6458__6783/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_52__7_/SE 
#------------------------------------------------------------------------



Path 235: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_52__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_52__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6458__6783/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_52__6_/SE 
#------------------------------------------------------------------------



Path 236: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_52__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_52__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6458__6783/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_52__5_/SE 
#------------------------------------------------------------------------



Path 237: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_52__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_52__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6458__6783/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_52__4_/SE 
#------------------------------------------------------------------------



Path 238: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_52__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_52__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6458__6783/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_52__3_/SE 
#------------------------------------------------------------------------



Path 239: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_52__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_52__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6458__6783/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_52__2_/SE 
#------------------------------------------------------------------------



Path 240: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_52__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_52__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6458__6783/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_52__1_/SE 
#------------------------------------------------------------------------



Path 241: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_52__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_52__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6458__6783/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_52__0_/SE 
#------------------------------------------------------------------------



Path 242: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_50__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_50__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6483__4319/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_50__7_/SE 
#------------------------------------------------------------------------



Path 243: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_50__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_50__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6483__4319/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_50__6_/SE 
#------------------------------------------------------------------------



Path 244: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_50__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_50__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6483__4319/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_50__5_/SE 
#------------------------------------------------------------------------



Path 245: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_50__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_50__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6483__4319/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_50__4_/SE 
#------------------------------------------------------------------------



Path 246: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_50__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_50__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6483__4319/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_50__3_/SE 
#------------------------------------------------------------------------



Path 247: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_50__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_50__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6483__4319/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_50__2_/SE 
#------------------------------------------------------------------------



Path 248: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_50__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_50__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6483__4319/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_50__1_/SE 
#------------------------------------------------------------------------



Path 249: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_50__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_50__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6483__4319/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_50__0_/SE 
#------------------------------------------------------------------------



Path 250: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_49__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_49__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6494__6131/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_49__7_/SE 
#------------------------------------------------------------------------



Path 251: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_49__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_49__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6494__6131/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_49__6_/SE 
#------------------------------------------------------------------------



Path 252: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_49__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_49__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6494__6131/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_49__5_/SE 
#------------------------------------------------------------------------



Path 253: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_49__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_49__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6494__6131/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_49__4_/SE 
#------------------------------------------------------------------------



Path 254: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_49__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_49__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6494__6131/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_49__3_/SE 
#------------------------------------------------------------------------



Path 255: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_49__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_49__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6494__6131/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_49__2_/SE 
#------------------------------------------------------------------------



Path 256: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_49__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_49__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6494__6131/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_49__1_/SE 
#------------------------------------------------------------------------



Path 257: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_49__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_49__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6494__6131/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_49__0_/SE 
#------------------------------------------------------------------------



Path 258: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_48__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_48__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6442__4733/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_48__7_/SE 
#------------------------------------------------------------------------



Path 259: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_48__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_48__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6442__4733/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_48__6_/SE 
#------------------------------------------------------------------------



Path 260: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_48__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_48__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6442__4733/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_48__5_/SE 
#------------------------------------------------------------------------



Path 261: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_48__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_48__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6442__4733/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_48__4_/SE 
#------------------------------------------------------------------------



Path 262: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_48__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_48__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6442__4733/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_48__3_/SE 
#------------------------------------------------------------------------



Path 263: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_48__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_48__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6442__4733/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_48__2_/SE 
#------------------------------------------------------------------------



Path 264: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_48__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_48__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6442__4733/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_48__1_/SE 
#------------------------------------------------------------------------



Path 265: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_48__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_48__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6442__4733/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_48__0_/SE 
#------------------------------------------------------------------------



Path 266: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_46__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_46__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6444__9315/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_46__7_/SE 
#------------------------------------------------------------------------



Path 267: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_46__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_46__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6444__9315/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_46__6_/SE 
#------------------------------------------------------------------------



Path 268: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_46__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_46__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6444__9315/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_46__5_/SE 
#------------------------------------------------------------------------



Path 269: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_46__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_46__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6444__9315/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_46__4_/SE 
#------------------------------------------------------------------------



Path 270: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_46__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_46__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6444__9315/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_46__3_/SE 
#------------------------------------------------------------------------



Path 271: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_46__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_46__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6444__9315/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_46__2_/SE 
#------------------------------------------------------------------------



Path 272: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_46__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_46__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6444__9315/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_46__1_/SE 
#------------------------------------------------------------------------



Path 273: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_46__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_46__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6444__9315/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_46__0_/SE 
#------------------------------------------------------------------------



Path 274: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_45__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_45__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6449__7410/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_45__7_/SE 
#------------------------------------------------------------------------



Path 275: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_45__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_45__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6449__7410/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_45__6_/SE 
#------------------------------------------------------------------------



Path 276: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_45__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_45__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6449__7410/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_45__5_/SE 
#------------------------------------------------------------------------



Path 277: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_45__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_45__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6449__7410/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_45__4_/SE 
#------------------------------------------------------------------------



Path 278: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_45__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_45__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6449__7410/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_45__3_/SE 
#------------------------------------------------------------------------



Path 279: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_45__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_45__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6449__7410/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_45__2_/SE 
#------------------------------------------------------------------------



Path 280: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_45__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_45__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6449__7410/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_45__1_/SE 
#------------------------------------------------------------------------



Path 281: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_45__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_45__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6449__7410/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_45__0_/SE 
#------------------------------------------------------------------------



Path 282: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_44__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_44__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6495__1881/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_44__7_/SE 
#------------------------------------------------------------------------



Path 283: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_44__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_44__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6495__1881/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_44__6_/SE 
#------------------------------------------------------------------------



Path 284: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_44__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_44__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6495__1881/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_44__5_/SE 
#------------------------------------------------------------------------



Path 285: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_44__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_44__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6495__1881/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_44__4_/SE 
#------------------------------------------------------------------------



Path 286: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_44__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_44__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6495__1881/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_44__3_/SE 
#------------------------------------------------------------------------



Path 287: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_44__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_44__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6495__1881/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_44__2_/SE 
#------------------------------------------------------------------------



Path 288: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_44__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_44__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6495__1881/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_44__1_/SE 
#------------------------------------------------------------------------



Path 289: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_44__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_44__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6495__1881/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_44__0_/SE 
#------------------------------------------------------------------------



Path 290: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_42__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_42__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6461__2802/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_42__7_/SE 
#------------------------------------------------------------------------



Path 291: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_42__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_42__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6461__2802/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_42__6_/SE 
#------------------------------------------------------------------------



Path 292: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_42__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_42__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6461__2802/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_42__5_/SE 
#------------------------------------------------------------------------



Path 293: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_42__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_42__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6461__2802/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_42__4_/SE 
#------------------------------------------------------------------------



Path 294: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_42__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_42__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6461__2802/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_42__3_/SE 
#------------------------------------------------------------------------



Path 295: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_42__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_42__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6461__2802/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_42__2_/SE 
#------------------------------------------------------------------------



Path 296: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_42__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_42__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6461__2802/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_42__1_/SE 
#------------------------------------------------------------------------



Path 297: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_42__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_42__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6461__2802/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_42__0_/SE 
#------------------------------------------------------------------------



Path 298: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_41__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_41__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6463__5122/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_41__7_/SE 
#------------------------------------------------------------------------



Path 299: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_41__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_41__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6463__5122/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_41__6_/SE 
#------------------------------------------------------------------------



Path 300: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_41__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_41__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6463__5122/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_41__5_/SE 
#------------------------------------------------------------------------



Path 301: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_41__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_41__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6463__5122/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_41__4_/SE 
#------------------------------------------------------------------------



Path 302: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_41__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_41__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6463__5122/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_41__3_/SE 
#------------------------------------------------------------------------



Path 303: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_41__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_41__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6463__5122/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_41__2_/SE 
#------------------------------------------------------------------------



Path 304: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_41__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_41__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6463__5122/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_41__1_/SE 
#------------------------------------------------------------------------



Path 305: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_41__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_41__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6463__5122/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_41__0_/SE 
#------------------------------------------------------------------------



Path 306: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_40__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_40__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6459__3680/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_40__7_/SE 
#------------------------------------------------------------------------



Path 307: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_40__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_40__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6459__3680/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_40__6_/SE 
#------------------------------------------------------------------------



Path 308: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_40__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_40__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6459__3680/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_40__5_/SE 
#------------------------------------------------------------------------



Path 309: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_40__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_40__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6459__3680/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_40__4_/SE 
#------------------------------------------------------------------------



Path 310: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_40__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_40__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6459__3680/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_40__3_/SE 
#------------------------------------------------------------------------



Path 311: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_40__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_40__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6459__3680/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_40__2_/SE 
#------------------------------------------------------------------------



Path 312: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_40__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_40__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6459__3680/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_40__1_/SE 
#------------------------------------------------------------------------



Path 313: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_40__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_40__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6459__3680/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_40__0_/SE 
#------------------------------------------------------------------------



Path 314: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_38__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_38__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6439__1881/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_38__7_/SE 
#------------------------------------------------------------------------



Path 315: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_38__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_38__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6439__1881/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_38__6_/SE 
#------------------------------------------------------------------------



Path 316: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_38__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_38__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6439__1881/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_38__5_/SE 
#------------------------------------------------------------------------



Path 317: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_38__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_38__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6439__1881/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_38__4_/SE 
#------------------------------------------------------------------------



Path 318: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_38__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_38__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6439__1881/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_38__3_/SE 
#------------------------------------------------------------------------



Path 319: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_38__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_38__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6439__1881/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_38__2_/SE 
#------------------------------------------------------------------------



Path 320: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_38__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_38__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6439__1881/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_38__1_/SE 
#------------------------------------------------------------------------



Path 321: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_38__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_38__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6439__1881/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_38__0_/SE 
#------------------------------------------------------------------------



Path 322: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_37__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_37__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6490__1705/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_37__7_/SE 
#------------------------------------------------------------------------



Path 323: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_37__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_37__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6490__1705/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_37__6_/SE 
#------------------------------------------------------------------------



Path 324: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_37__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_37__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6490__1705/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_37__5_/SE 
#------------------------------------------------------------------------



Path 325: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_37__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_37__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6490__1705/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_37__4_/SE 
#------------------------------------------------------------------------



Path 326: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_37__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_37__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6490__1705/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_37__3_/SE 
#------------------------------------------------------------------------



Path 327: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_37__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_37__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6490__1705/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_37__2_/SE 
#------------------------------------------------------------------------



Path 328: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_37__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_37__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6490__1705/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_37__1_/SE 
#------------------------------------------------------------------------



Path 329: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_37__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_37__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6490__1705/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_37__0_/SE 
#------------------------------------------------------------------------



Path 330: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_36__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_36__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6472__9315/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_36__7_/SE 
#------------------------------------------------------------------------



Path 331: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_36__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_36__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6472__9315/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_36__6_/SE 
#------------------------------------------------------------------------



Path 332: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_36__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_36__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6472__9315/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_36__5_/SE 
#------------------------------------------------------------------------



Path 333: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_36__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_36__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6472__9315/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_36__4_/SE 
#------------------------------------------------------------------------



Path 334: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_36__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_36__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6472__9315/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_36__3_/SE 
#------------------------------------------------------------------------



Path 335: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_36__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_36__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6472__9315/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_36__2_/SE 
#------------------------------------------------------------------------



Path 336: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_36__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_36__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6472__9315/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_36__1_/SE 
#------------------------------------------------------------------------



Path 337: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_36__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_36__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6472__9315/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_36__0_/SE 
#------------------------------------------------------------------------



Path 338: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_34__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_34__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6484__8428/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_34__7_/SE 
#------------------------------------------------------------------------



Path 339: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_34__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_34__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6484__8428/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_34__6_/SE 
#------------------------------------------------------------------------



Path 340: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_34__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_34__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6484__8428/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_34__5_/SE 
#------------------------------------------------------------------------



Path 341: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_34__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_34__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6484__8428/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_34__4_/SE 
#------------------------------------------------------------------------



Path 342: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_34__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_34__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6484__8428/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_34__3_/SE 
#------------------------------------------------------------------------



Path 343: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_34__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_34__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6484__8428/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_34__2_/SE 
#------------------------------------------------------------------------



Path 344: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_34__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_34__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6484__8428/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_34__1_/SE 
#------------------------------------------------------------------------



Path 345: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_34__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_34__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6484__8428/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_34__0_/SE 
#------------------------------------------------------------------------



Path 346: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_33__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_33__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6435__5122/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_33__7_/SE 
#------------------------------------------------------------------------



Path 347: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_33__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_33__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6435__5122/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_33__6_/SE 
#------------------------------------------------------------------------



Path 348: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_33__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_33__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6435__5122/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_33__5_/SE 
#------------------------------------------------------------------------



Path 349: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_33__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_33__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6435__5122/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_33__4_/SE 
#------------------------------------------------------------------------



Path 350: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_33__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_33__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6435__5122/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_33__3_/SE 
#------------------------------------------------------------------------



Path 351: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_33__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_33__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6435__5122/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_33__2_/SE 
#------------------------------------------------------------------------



Path 352: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_33__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_33__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6435__5122/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_33__1_/SE 
#------------------------------------------------------------------------



Path 353: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_33__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_33__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6435__5122/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_33__0_/SE 
#------------------------------------------------------------------------



Path 354: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_32__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_32__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6482__6260/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_32__7_/SE 
#------------------------------------------------------------------------



Path 355: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_32__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_32__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6482__6260/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_32__6_/SE 
#------------------------------------------------------------------------



Path 356: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_32__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_32__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6482__6260/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_32__5_/SE 
#------------------------------------------------------------------------



Path 357: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_32__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_32__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6482__6260/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_32__4_/SE 
#------------------------------------------------------------------------



Path 358: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_32__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_32__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6482__6260/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_32__3_/SE 
#------------------------------------------------------------------------



Path 359: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_32__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_32__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6482__6260/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_32__2_/SE 
#------------------------------------------------------------------------



Path 360: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_32__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_32__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6482__6260/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_32__1_/SE 
#------------------------------------------------------------------------



Path 361: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_32__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_32__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6482__6260/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_32__0_/SE 
#------------------------------------------------------------------------



Path 362: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_30__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_30__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6452__2398/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_30__7_/SE 
#------------------------------------------------------------------------



Path 363: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_30__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_30__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6452__2398/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_30__6_/SE 
#------------------------------------------------------------------------



Path 364: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_30__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_30__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6452__2398/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_30__5_/SE 
#------------------------------------------------------------------------



Path 365: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_30__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_30__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6452__2398/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_30__4_/SE 
#------------------------------------------------------------------------



Path 366: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_30__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_30__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6452__2398/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_30__3_/SE 
#------------------------------------------------------------------------



Path 367: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_30__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_30__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6452__2398/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_30__2_/SE 
#------------------------------------------------------------------------



Path 368: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_30__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_30__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6452__2398/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_30__1_/SE 
#------------------------------------------------------------------------



Path 369: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_30__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_30__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6452__2398/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_30__0_/SE 
#------------------------------------------------------------------------



Path 370: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_29__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_29__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6478__6417/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_29__7_/SE 
#------------------------------------------------------------------------



Path 371: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_29__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_29__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6478__6417/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_29__6_/SE 
#------------------------------------------------------------------------



Path 372: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_29__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_29__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6478__6417/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_29__5_/SE 
#------------------------------------------------------------------------



Path 373: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_29__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_29__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6478__6417/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_29__4_/SE 
#------------------------------------------------------------------------



Path 374: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_29__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_29__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6478__6417/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_29__3_/SE 
#------------------------------------------------------------------------



Path 375: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_29__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_29__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6478__6417/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_29__2_/SE 
#------------------------------------------------------------------------



Path 376: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_29__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_29__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6478__6417/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_29__1_/SE 
#------------------------------------------------------------------------



Path 377: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_29__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_29__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6478__6417/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_29__0_/SE 
#------------------------------------------------------------------------



Path 378: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_28__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_28__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6453__5107/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_28__7_/SE 
#------------------------------------------------------------------------



Path 379: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_28__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_28__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6453__5107/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_28__6_/SE 
#------------------------------------------------------------------------



Path 380: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_28__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_28__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6453__5107/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_28__5_/SE 
#------------------------------------------------------------------------



Path 381: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_28__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_28__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6453__5107/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_28__4_/SE 
#------------------------------------------------------------------------



Path 382: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_28__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_28__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6453__5107/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_28__3_/SE 
#------------------------------------------------------------------------



Path 383: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_28__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_28__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6453__5107/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_28__2_/SE 
#------------------------------------------------------------------------



Path 384: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_28__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_28__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6453__5107/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_28__1_/SE 
#------------------------------------------------------------------------



Path 385: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_28__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_28__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6453__5107/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_28__0_/SE 
#------------------------------------------------------------------------



Path 386: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_26__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_26__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6471__6161/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_26__7_/SE 
#------------------------------------------------------------------------



Path 387: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_26__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_26__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6471__6161/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_26__6_/SE 
#------------------------------------------------------------------------



Path 388: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_26__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_26__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6471__6161/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_26__5_/SE 
#------------------------------------------------------------------------



Path 389: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_26__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_26__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6471__6161/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_26__4_/SE 
#------------------------------------------------------------------------



Path 390: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_26__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_26__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6471__6161/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_26__3_/SE 
#------------------------------------------------------------------------



Path 391: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_26__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_26__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6471__6161/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_26__2_/SE 
#------------------------------------------------------------------------



Path 392: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_26__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_26__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6471__6161/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_26__1_/SE 
#------------------------------------------------------------------------



Path 393: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_26__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_26__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6471__6161/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_26__0_/SE 
#------------------------------------------------------------------------



Path 394: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_25__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_25__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6470__4733/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_25__7_/SE 
#------------------------------------------------------------------------



Path 395: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_25__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_25__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6470__4733/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_25__6_/SE 
#------------------------------------------------------------------------



Path 396: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_25__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_25__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6470__4733/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_25__5_/SE 
#------------------------------------------------------------------------



Path 397: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_25__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_25__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6470__4733/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_25__4_/SE 
#------------------------------------------------------------------------



Path 398: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_25__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_25__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6470__4733/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_25__3_/SE 
#------------------------------------------------------------------------



Path 399: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_25__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_25__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6470__4733/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_25__2_/SE 
#------------------------------------------------------------------------



Path 400: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_25__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_25__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6470__4733/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_25__1_/SE 
#------------------------------------------------------------------------



Path 401: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_25__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_25__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6470__4733/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_25__0_/SE 
#------------------------------------------------------------------------



Path 402: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_24__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_24__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6465__7098/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_24__7_/SE 
#------------------------------------------------------------------------



Path 403: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_24__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_24__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6465__7098/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_24__6_/SE 
#------------------------------------------------------------------------



Path 404: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_24__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_24__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6465__7098/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_24__5_/SE 
#------------------------------------------------------------------------



Path 405: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_24__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_24__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6465__7098/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_24__4_/SE 
#------------------------------------------------------------------------



Path 406: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_24__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_24__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6465__7098/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_24__3_/SE 
#------------------------------------------------------------------------



Path 407: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_24__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_24__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6465__7098/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_24__2_/SE 
#------------------------------------------------------------------------



Path 408: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_24__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_24__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6465__7098/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_24__1_/SE 
#------------------------------------------------------------------------



Path 409: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_24__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_24__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6465__7098/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_24__0_/SE 
#------------------------------------------------------------------------



Path 410: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_22__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_22__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6464__8246/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_22__7_/SE 
#------------------------------------------------------------------------



Path 411: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_22__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_22__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6464__8246/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_22__6_/SE 
#------------------------------------------------------------------------



Path 412: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_22__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_22__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6464__8246/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_22__5_/SE 
#------------------------------------------------------------------------



Path 413: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_22__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_22__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6464__8246/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_22__4_/SE 
#------------------------------------------------------------------------



Path 414: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_22__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_22__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6464__8246/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_22__3_/SE 
#------------------------------------------------------------------------



Path 415: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_22__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_22__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6464__8246/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_22__2_/SE 
#------------------------------------------------------------------------



Path 416: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_22__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_22__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6464__8246/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_22__1_/SE 
#------------------------------------------------------------------------



Path 417: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_22__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_22__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6464__8246/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_22__0_/SE 
#------------------------------------------------------------------------



Path 418: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_21__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_21__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6454__6260/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_21__7_/SE 
#------------------------------------------------------------------------



Path 419: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_21__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_21__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6454__6260/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_21__6_/SE 
#------------------------------------------------------------------------



Path 420: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_21__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_21__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6454__6260/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_21__5_/SE 
#------------------------------------------------------------------------



Path 421: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_21__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_21__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6454__6260/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_21__4_/SE 
#------------------------------------------------------------------------



Path 422: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_21__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_21__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6454__6260/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_21__3_/SE 
#------------------------------------------------------------------------



Path 423: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_21__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_21__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6454__6260/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_21__2_/SE 
#------------------------------------------------------------------------



Path 424: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_21__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_21__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6454__6260/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_21__1_/SE 
#------------------------------------------------------------------------



Path 425: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_21__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_21__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6454__6260/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_21__0_/SE 
#------------------------------------------------------------------------



Path 426: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_20__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_20__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6477__7410/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_20__7_/SE 
#------------------------------------------------------------------------



Path 427: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_20__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_20__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6477__7410/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_20__6_/SE 
#------------------------------------------------------------------------



Path 428: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_20__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_20__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6477__7410/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_20__5_/SE 
#------------------------------------------------------------------------



Path 429: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_20__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_20__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6477__7410/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_20__4_/SE 
#------------------------------------------------------------------------



Path 430: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_20__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_20__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6477__7410/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_20__3_/SE 
#------------------------------------------------------------------------



Path 431: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_20__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_20__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6477__7410/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_20__2_/SE 
#------------------------------------------------------------------------



Path 432: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_20__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_20__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6477__7410/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_20__1_/SE 
#------------------------------------------------------------------------



Path 433: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_20__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_20__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6477__7410/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_20__0_/SE 
#------------------------------------------------------------------------



Path 434: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_18__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_18__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6491__5122/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_18__7_/SE 
#------------------------------------------------------------------------



Path 435: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_18__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_18__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6491__5122/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_18__6_/SE 
#------------------------------------------------------------------------



Path 436: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_18__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_18__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6491__5122/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_18__5_/SE 
#------------------------------------------------------------------------



Path 437: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_18__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_18__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6491__5122/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_18__4_/SE 
#------------------------------------------------------------------------



Path 438: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_18__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_18__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6491__5122/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_18__3_/SE 
#------------------------------------------------------------------------



Path 439: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_18__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_18__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6491__5122/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_18__2_/SE 
#------------------------------------------------------------------------



Path 440: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_18__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_18__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6491__5122/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_18__1_/SE 
#------------------------------------------------------------------------



Path 441: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_18__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_18__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6491__5122/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_18__0_/SE 
#------------------------------------------------------------------------



Path 442: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_17__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_17__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6489__2802/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_17__7_/SE 
#------------------------------------------------------------------------



Path 443: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_17__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_17__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6489__2802/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_17__6_/SE 
#------------------------------------------------------------------------



Path 444: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_17__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_17__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6489__2802/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_17__5_/SE 
#------------------------------------------------------------------------



Path 445: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_17__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_17__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6489__2802/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_17__4_/SE 
#------------------------------------------------------------------------



Path 446: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_17__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_17__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6489__2802/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_17__3_/SE 
#------------------------------------------------------------------------



Path 447: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_17__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_17__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6489__2802/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_17__2_/SE 
#------------------------------------------------------------------------



Path 448: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_17__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_17__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6489__2802/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_17__1_/SE 
#------------------------------------------------------------------------



Path 449: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_17__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_17__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6489__2802/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_17__0_/SE 
#------------------------------------------------------------------------



Path 450: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_16__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_16__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6433__2802/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_16__7_/SE 
#------------------------------------------------------------------------



Path 451: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_16__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_16__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6433__2802/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_16__6_/SE 
#------------------------------------------------------------------------



Path 452: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_16__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_16__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6433__2802/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_16__5_/SE 
#------------------------------------------------------------------------



Path 453: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_16__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_16__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6433__2802/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_16__4_/SE 
#------------------------------------------------------------------------



Path 454: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_16__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_16__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6433__2802/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_16__3_/SE 
#------------------------------------------------------------------------



Path 455: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_16__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_16__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6433__2802/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_16__2_/SE 
#------------------------------------------------------------------------



Path 456: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_16__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_16__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6433__2802/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_16__1_/SE 
#------------------------------------------------------------------------



Path 457: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_16__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_16__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6433__2802/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_16__0_/SE 
#------------------------------------------------------------------------



Path 458: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_14__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_14__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6451__5477/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_14__7_/SE 
#------------------------------------------------------------------------



Path 459: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_14__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_14__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6451__5477/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_14__6_/SE 
#------------------------------------------------------------------------



Path 460: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_14__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_14__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6451__5477/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_14__5_/SE 
#------------------------------------------------------------------------



Path 461: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_14__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_14__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6451__5477/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_14__4_/SE 
#------------------------------------------------------------------------



Path 462: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_14__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_14__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6451__5477/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_14__3_/SE 
#------------------------------------------------------------------------



Path 463: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_14__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_14__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6451__5477/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_14__2_/SE 
#------------------------------------------------------------------------



Path 464: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_14__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_14__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6451__5477/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_14__1_/SE 
#------------------------------------------------------------------------



Path 465: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_14__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_14__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6451__5477/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_14__0_/SE 
#------------------------------------------------------------------------



Path 466: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_13__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_13__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6493__7098/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_13__7_/SE 
#------------------------------------------------------------------------



Path 467: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_13__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_13__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6493__7098/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_13__6_/SE 
#------------------------------------------------------------------------



Path 468: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_13__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_13__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6493__7098/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_13__5_/SE 
#------------------------------------------------------------------------



Path 469: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_13__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_13__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6493__7098/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_13__4_/SE 
#------------------------------------------------------------------------



Path 470: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_13__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_13__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6493__7098/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_13__3_/SE 
#------------------------------------------------------------------------



Path 471: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_13__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_13__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6493__7098/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_13__2_/SE 
#------------------------------------------------------------------------



Path 472: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_13__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_13__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6493__7098/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_13__1_/SE 
#------------------------------------------------------------------------



Path 473: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_13__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_13__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6493__7098/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_13__0_/SE 
#------------------------------------------------------------------------



Path 474: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_12__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_12__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6466__6131/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_12__7_/SE 
#------------------------------------------------------------------------



Path 475: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_12__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_12__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6466__6131/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_12__6_/SE 
#------------------------------------------------------------------------



Path 476: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_12__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_12__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6466__6131/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_12__5_/SE 
#------------------------------------------------------------------------



Path 477: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_12__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_12__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6466__6131/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_12__4_/SE 
#------------------------------------------------------------------------



Path 478: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_12__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_12__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6466__6131/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_12__3_/SE 
#------------------------------------------------------------------------



Path 479: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_12__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_12__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6466__6131/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_12__2_/SE 
#------------------------------------------------------------------------



Path 480: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_12__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_12__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6466__6131/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_12__1_/SE 
#------------------------------------------------------------------------



Path 481: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_12__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_12__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6466__6131/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_12__0_/SE 
#------------------------------------------------------------------------



Path 482: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_10__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_10__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6487__3680/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_10__7_/SE 
#------------------------------------------------------------------------



Path 483: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_10__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_10__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6487__3680/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_10__6_/SE 
#------------------------------------------------------------------------



Path 484: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_10__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_10__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6487__3680/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_10__5_/SE 
#------------------------------------------------------------------------



Path 485: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_10__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_10__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6487__3680/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_10__4_/SE 
#------------------------------------------------------------------------



Path 486: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_10__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_10__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6487__3680/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_10__3_/SE 
#------------------------------------------------------------------------



Path 487: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_10__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_10__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6487__3680/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_10__2_/SE 
#------------------------------------------------------------------------



Path 488: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_10__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_10__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6487__3680/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_10__1_/SE 
#------------------------------------------------------------------------



Path 489: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_10__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_10__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK   
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q     
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y      
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y           
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y     
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y     
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6487__3680/Y     
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_10__0_/SE 
#------------------------------------------------------------------------



Path 490: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_9__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_9__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6492__8246/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_9__7_/SE 
#-----------------------------------------------------------------------



Path 491: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_9__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_9__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6492__8246/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_9__6_/SE 
#-----------------------------------------------------------------------



Path 492: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_9__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_9__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6492__8246/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_9__5_/SE 
#-----------------------------------------------------------------------



Path 493: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_9__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_9__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6492__8246/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_9__4_/SE 
#-----------------------------------------------------------------------



Path 494: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_9__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_9__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6492__8246/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_9__3_/SE 
#-----------------------------------------------------------------------



Path 495: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_9__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_9__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6492__8246/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_9__2_/SE 
#-----------------------------------------------------------------------



Path 496: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_9__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_9__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6492__8246/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_9__1_/SE 
#-----------------------------------------------------------------------



Path 497: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_9__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_9__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6492__8246/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_9__0_/SE 
#-----------------------------------------------------------------------



Path 498: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_8__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_8__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6440__5115/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_8__7_/SE 
#-----------------------------------------------------------------------



Path 499: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_8__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_8__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6440__5115/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_8__6_/SE 
#-----------------------------------------------------------------------



Path 500: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_8__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_8__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6440__5115/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_8__5_/SE 
#-----------------------------------------------------------------------



Path 501: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_8__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_8__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6440__5115/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_8__4_/SE 
#-----------------------------------------------------------------------



Path 502: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_8__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_8__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6440__5115/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_8__3_/SE 
#-----------------------------------------------------------------------



Path 503: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_8__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_8__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6440__5115/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_8__2_/SE 
#-----------------------------------------------------------------------



Path 504: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_8__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_8__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6440__5115/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_8__1_/SE 
#-----------------------------------------------------------------------



Path 505: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_8__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_8__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6440__5115/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_8__0_/SE 
#-----------------------------------------------------------------------



Path 506: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_6__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_6__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6450__6417/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_6__7_/SE 
#-----------------------------------------------------------------------



Path 507: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_6__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_6__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6450__6417/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_6__6_/SE 
#-----------------------------------------------------------------------



Path 508: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_6__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_6__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6450__6417/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_6__5_/SE 
#-----------------------------------------------------------------------



Path 509: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_6__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_6__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6450__6417/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_6__4_/SE 
#-----------------------------------------------------------------------



Path 510: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_6__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_6__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6450__6417/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_6__3_/SE 
#-----------------------------------------------------------------------



Path 511: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_6__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_6__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6450__6417/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_6__2_/SE 
#-----------------------------------------------------------------------



Path 512: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_6__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_6__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6450__6417/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_6__1_/SE 
#-----------------------------------------------------------------------



Path 513: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_6__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_6__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6450__6417/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_6__0_/SE 
#-----------------------------------------------------------------------



Path 514: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_5__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_5__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6473__9945/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_5__7_/SE 
#-----------------------------------------------------------------------



Path 515: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_5__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_5__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6473__9945/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_5__6_/SE 
#-----------------------------------------------------------------------



Path 516: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_5__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_5__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6473__9945/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_5__5_/SE 
#-----------------------------------------------------------------------



Path 517: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_5__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_5__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6473__9945/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_5__4_/SE 
#-----------------------------------------------------------------------



Path 518: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_5__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_5__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6473__9945/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_5__3_/SE 
#-----------------------------------------------------------------------



Path 519: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_5__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_5__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6473__9945/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_5__2_/SE 
#-----------------------------------------------------------------------



Path 520: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_5__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_5__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6473__9945/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_5__1_/SE 
#-----------------------------------------------------------------------



Path 521: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_5__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_5__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6473__9945/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_5__0_/SE 
#-----------------------------------------------------------------------



Path 522: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_4__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_4__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6467__1881/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_4__7_/SE 
#-----------------------------------------------------------------------



Path 523: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_4__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_4__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6467__1881/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_4__6_/SE 
#-----------------------------------------------------------------------



Path 524: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_4__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_4__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6467__1881/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_4__5_/SE 
#-----------------------------------------------------------------------



Path 525: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_4__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_4__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6467__1881/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_4__4_/SE 
#-----------------------------------------------------------------------



Path 526: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_4__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_4__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6467__1881/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_4__3_/SE 
#-----------------------------------------------------------------------



Path 527: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_4__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_4__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6467__1881/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_4__2_/SE 
#-----------------------------------------------------------------------



Path 528: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_4__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_4__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6467__1881/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_4__1_/SE 
#-----------------------------------------------------------------------



Path 529: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_4__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_4__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6467__1881/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_4__0_/SE 
#-----------------------------------------------------------------------



Path 530: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_2__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_2__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6434__1705/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_2__7_/SE 
#-----------------------------------------------------------------------



Path 531: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_2__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_2__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6434__1705/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_2__6_/SE 
#-----------------------------------------------------------------------



Path 532: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_2__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_2__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6434__1705/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_2__5_/SE 
#-----------------------------------------------------------------------



Path 533: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_2__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_2__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6434__1705/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_2__4_/SE 
#-----------------------------------------------------------------------



Path 534: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_2__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_2__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6434__1705/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_2__3_/SE 
#-----------------------------------------------------------------------



Path 535: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_2__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_2__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6434__1705/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_2__2_/SE 
#-----------------------------------------------------------------------



Path 536: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_2__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_2__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6434__1705/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_2__1_/SE 
#-----------------------------------------------------------------------



Path 537: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_2__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_2__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6514__6783/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6434__1705/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_2__0_/SE 
#-----------------------------------------------------------------------



Path 538: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_1__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_1__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6474__2883/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_1__7_/SE 
#-----------------------------------------------------------------------



Path 539: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_1__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_1__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6474__2883/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_1__6_/SE 
#-----------------------------------------------------------------------



Path 540: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_1__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_1__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6474__2883/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_1__5_/SE 
#-----------------------------------------------------------------------



Path 541: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_1__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_1__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6474__2883/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_1__4_/SE 
#-----------------------------------------------------------------------



Path 542: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_1__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_1__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6474__2883/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_1__3_/SE 
#-----------------------------------------------------------------------



Path 543: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_1__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_1__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6474__2883/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_1__2_/SE 
#-----------------------------------------------------------------------



Path 544: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_1__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_1__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6474__2883/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_1__1_/SE 
#-----------------------------------------------------------------------



Path 545: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_1__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_1__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6513__5526/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6474__2883/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_1__0_/SE 
#-----------------------------------------------------------------------



Path 546: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_0__7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_0__7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6437__7098/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_0__7_/SE 
#-----------------------------------------------------------------------



Path 547: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_0__6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_0__6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6437__7098/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_0__6_/SE 
#-----------------------------------------------------------------------



Path 548: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_0__5_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_0__5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6437__7098/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_0__5_/SE 
#-----------------------------------------------------------------------



Path 549: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_0__4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_0__4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6437__7098/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_0__4_/SE 
#-----------------------------------------------------------------------



Path 550: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_0__3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_0__3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6437__7098/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_0__3_/SE 
#-----------------------------------------------------------------------



Path 551: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_0__2_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_0__2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6437__7098/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_0__2_/SE 
#-----------------------------------------------------------------------



Path 552: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_0__1_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_0__1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6437__7098/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_0__1_/SE 
#-----------------------------------------------------------------------



Path 553: MET (4884 ps) Setup Check with Pin fifomem/mem_reg_0__0_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/mem_reg_0__0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     229                  
     Required Time:=    5771                  
      Launch Clock:-       0                  
         Data Path:-     887                  
             Slack:=    4884                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK  
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q    
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y     
    156     453   156      1  0.5  INVX0_HVT   fifomem/g6530/Y          
    158     611   143      4  2.7  NAND2X0_LVT fifomem/g6523__6131/Y    
    155     765    96     16 11.2  OR3X2_LVT   fifomem/g6512__8428/Y    
    121     887   103      8  7.2  OR2X1_LVT   fifomem/g6437__7098/Y    
      0     887     -      8    -  SDFFX1_LVT  fifomem/mem_reg_0__0_/SE 
#-----------------------------------------------------------------------



Path 554: MET (4895 ps) Setup Check with Pin wptr_full/wbin_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-      68                  
     Required Time:=    5932                  
      Launch Clock:-       0                  
         Data Path:-    1037                  
             Slack:=    4895                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK 
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q   
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y    
    163     460   172      1  0.6  INVX0_HVT   wptr_full/g312/Y        
    118     578    49      1  1.0  AND2X1_LVT  wptr_full/g311__2883/Y  
     80     658    36      1  1.0  HADDX1_LVT  wptr_full/g310__9945/C1 
     77     735    38      2  1.4  HADDX1_LVT  wptr_full/g309__9315/C1 
     90     826    41      1  1.0  AND3X1_LVT  wptr_full/g308__6161/Y  
     76     902    35      1  1.0  HADDX1_LVT  wptr_full/g304__7482/C1 
    135    1037    52      3  2.5  HADDX1_LVT  wptr_full/g298__5115/SO 
      0    1037     -      3    -  DFFARX1_LVT wptr_full/wbin_reg_5_/D 
#----------------------------------------------------------------------



Path 555: MET (4930 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-      74                  
     Required Time:=    5926                  
      Launch Clock:-       0                  
         Data Path:-     996                  
             Slack:=    4930                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK 
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q   
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y    
    163     460   172      1  0.6  INVX0_HVT   wptr_full/g312/Y        
    118     578    49      1  1.0  AND2X1_LVT  wptr_full/g311__2883/Y  
     80     658    36      1  1.0  HADDX1_LVT  wptr_full/g310__9945/C1 
     77     735    38      2  1.4  HADDX1_LVT  wptr_full/g309__9315/C1 
    137     872    52      3  2.5  HADDX1_LVT  wptr_full/g305__4733/SO 
    124     996    49      2  1.7  HADDX1_LVT  wptr_full/g320__6417/SO 
      0     996     -      2    -  DFFARX1_LVT wptr_full/wptr_reg_1_/D 
#----------------------------------------------------------------------



Path 556: MET (4968 ps) Setup Check with Pin wptr_full/wbin_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-      68                  
     Required Time:=    5932                  
      Launch Clock:-       0                  
         Data Path:-     964                  
             Slack:=    4968                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK 
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q   
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y    
    163     460   172      1  0.6  INVX0_HVT   wptr_full/g312/Y        
    118     578    49      1  1.0  AND2X1_LVT  wptr_full/g311__2883/Y  
     80     658    36      1  1.0  HADDX1_LVT  wptr_full/g310__9945/C1 
     77     735    38      2  1.4  HADDX1_LVT  wptr_full/g309__9315/C1 
     90     826    41      1  1.0  AND3X1_LVT  wptr_full/g308__6161/Y  
    138     964    52      3  2.5  HADDX1_LVT  wptr_full/g304__7482/SO 
      0     964     -      3    -  DFFARX1_LVT wptr_full/wbin_reg_4_/D 
#----------------------------------------------------------------------



Path 557: MET (4987 ps) Setup Check with Pin wptr_full/wbin_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-      68                  
     Required Time:=    5932                  
      Launch Clock:-       0                  
         Data Path:-     945                  
             Slack:=    4987                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK 
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q   
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y    
    163     460   172      1  0.6  INVX0_HVT   wptr_full/g312/Y        
    118     578    49      1  1.0  AND2X1_LVT  wptr_full/g311__2883/Y  
     80     658    36      1  1.0  HADDX1_LVT  wptr_full/g310__9945/C1 
     77     735    38      2  1.4  HADDX1_LVT  wptr_full/g309__9315/C1 
     75     810    35      1  1.0  HADDX1_LVT  wptr_full/g305__4733/C1 
    135     945    52      3  2.5  HADDX1_LVT  wptr_full/g318__7410/SO 
      0     945     -      3    -  DFFARX1_LVT wptr_full/wbin_reg_3_/D 
#----------------------------------------------------------------------



Path 558: MET (5009 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-      74                  
     Required Time:=    5926                  
      Launch Clock:-       0                  
         Data Path:-     918                  
             Slack:=    5009                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK 
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q   
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y    
    163     460   172      1  0.6  INVX0_HVT   wptr_full/g312/Y        
    118     578    49      1  1.0  AND2X1_LVT  wptr_full/g311__2883/Y  
     80     658    36      1  1.0  HADDX1_LVT  wptr_full/g310__9945/C1 
    136     794    52      3  2.5  HADDX1_LVT  wptr_full/g309__9315/SO 
    124     918    49      2  1.7  HADDX1_LVT  wptr_full/g322__5477/SO 
      0     918     -      2    -  DFFARX1_LVT wptr_full/wptr_reg_0_/D 
#----------------------------------------------------------------------



Path 559: MET (5060 ps) Setup Check with Pin wptr_full/wbin_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-      68                  
     Required Time:=    5932                  
      Launch Clock:-       0                  
         Data Path:-     872                  
             Slack:=    5060                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK 
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q   
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y    
    163     460   172      1  0.6  INVX0_HVT   wptr_full/g312/Y        
    118     578    49      1  1.0  AND2X1_LVT  wptr_full/g311__2883/Y  
     80     658    36      1  1.0  HADDX1_LVT  wptr_full/g310__9945/C1 
     77     735    38      2  1.4  HADDX1_LVT  wptr_full/g309__9315/C1 
    137     872    52      3  2.5  HADDX1_LVT  wptr_full/g305__4733/SO 
      0     872     -      3    -  DFFARX1_LVT wptr_full/wbin_reg_2_/D 
#----------------------------------------------------------------------



Path 560: MET (5139 ps) Setup Check with Pin wptr_full/wbin_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-      68                  
     Required Time:=    5932                  
      Launch Clock:-       0                  
         Data Path:-     794                  
             Slack:=    5139                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK 
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q   
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y    
    163     460   172      1  0.6  INVX0_HVT   wptr_full/g312/Y        
    118     578    49      1  1.0  AND2X1_LVT  wptr_full/g311__2883/Y  
     80     658    36      1  1.0  HADDX1_LVT  wptr_full/g310__9945/C1 
    136     794    52      3  2.5  HADDX1_LVT  wptr_full/g309__9315/SO 
      0     794     -      3    -  DFFARX1_LVT wptr_full/wbin_reg_1_/D 
#----------------------------------------------------------------------



Path 561: MET (5222 ps) Setup Check with Pin wptr_full/wbin_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-      67                  
     Required Time:=    5933                  
      Launch Clock:-       0                  
         Data Path:-     711                  
             Slack:=    5222                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -       0     0    540    -  (arrival)   wptr_full/wfull_reg/CLK 
    184     184    39      1  0.7  DFFARX1_LVT wptr_full/wfull_reg/Q   
    113     297    99      3 22.7  NBUFFX4_LVT wptr_full/drc_bufs/Y    
    163     460   172      1  0.6  INVX0_HVT   wptr_full/g312/Y        
    118     578    49      1  1.0  AND2X1_LVT  wptr_full/g311__2883/Y  
    134     711    41      2  1.5  HADDX1_LVT  wptr_full/g310__9945/SO 
      0     711     -      2    -  DFFARX1_LVT wptr_full/wbin_reg_0_/D 
#----------------------------------------------------------------------



Path 562: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_63__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_63__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_63__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_63__7_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_63__7_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_63__7_/SI  
#------------------------------------------------------------------------



Path 563: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_63__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_63__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_63__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_63__6_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_63__6_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_63__6_/SI  
#------------------------------------------------------------------------



Path 564: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_63__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_63__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_63__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_63__4_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_63__4_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_63__4_/SI  
#------------------------------------------------------------------------



Path 565: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_63__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_63__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_63__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_63__3_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_63__3_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_63__3_/SI  
#------------------------------------------------------------------------



Path 566: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_62__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_62__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_62__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_62__1_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_62__1_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_62__1_/SI  
#------------------------------------------------------------------------



Path 567: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_61__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_61__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_61__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_61__7_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_61__7_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_61__7_/SI  
#------------------------------------------------------------------------



Path 568: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_61__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_61__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_61__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_61__6_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_61__6_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_61__6_/SI  
#------------------------------------------------------------------------



Path 569: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_61__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_61__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_61__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_61__4_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_61__4_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_61__4_/SI  
#------------------------------------------------------------------------



Path 570: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_61__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_61__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_61__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_61__2_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_61__2_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_61__2_/SI  
#------------------------------------------------------------------------



Path 571: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_61__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_61__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_61__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_61__0_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_61__0_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_61__0_/SI  
#------------------------------------------------------------------------



Path 572: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_60__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_60__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_60__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_60__5_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_60__5_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_60__5_/SI  
#------------------------------------------------------------------------



Path 573: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_59__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_59__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_59__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_59__2_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_59__2_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_59__2_/SI  
#------------------------------------------------------------------------



Path 574: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_59__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_59__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_59__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_59__0_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_59__0_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_59__0_/SI  
#------------------------------------------------------------------------



Path 575: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_55__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_55__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_55__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_55__7_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_55__7_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_55__7_/SI  
#------------------------------------------------------------------------



Path 576: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_55__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_55__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_55__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_55__6_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_55__6_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_55__6_/SI  
#------------------------------------------------------------------------



Path 577: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_55__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_55__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_55__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_55__5_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_55__5_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_55__5_/SI  
#------------------------------------------------------------------------



Path 578: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_55__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_55__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_55__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_55__4_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_55__4_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_55__4_/SI  
#------------------------------------------------------------------------



Path 579: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_55__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_55__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_55__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_55__3_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_55__3_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_55__3_/SI  
#------------------------------------------------------------------------



Path 580: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_55__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_55__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_55__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_55__2_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_55__2_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_55__2_/SI  
#------------------------------------------------------------------------



Path 581: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_55__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_55__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_55__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_55__1_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_55__1_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_55__1_/SI  
#------------------------------------------------------------------------



Path 582: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_55__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_55__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_55__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_55__0_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_55__0_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_55__0_/SI  
#------------------------------------------------------------------------



Path 583: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_53__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_53__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_53__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_53__4_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_53__4_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_53__4_/SI  
#------------------------------------------------------------------------



Path 584: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_53__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_53__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_53__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_53__3_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_53__3_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_53__3_/SI  
#------------------------------------------------------------------------



Path 585: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_51__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_51__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_51__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_51__7_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_51__7_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_51__7_/SI  
#------------------------------------------------------------------------



Path 586: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_51__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_51__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_51__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_51__6_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_51__6_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_51__6_/SI  
#------------------------------------------------------------------------



Path 587: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_51__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_51__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_51__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_51__5_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_51__5_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_51__5_/SI  
#------------------------------------------------------------------------



Path 588: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_51__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_51__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_51__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_51__2_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_51__2_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_51__2_/SI  
#------------------------------------------------------------------------



Path 589: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_51__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_51__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_51__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_51__1_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_51__1_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_51__1_/SI  
#------------------------------------------------------------------------



Path 590: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_51__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_51__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_51__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_51__0_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_51__0_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_51__0_/SI  
#------------------------------------------------------------------------



Path 591: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_47__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_47__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_47__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_47__7_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_47__7_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_47__7_/SI  
#------------------------------------------------------------------------



Path 592: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_47__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_47__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_47__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_47__6_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_47__6_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_47__6_/SI  
#------------------------------------------------------------------------



Path 593: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_47__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_47__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_47__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_47__5_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_47__5_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_47__5_/SI  
#------------------------------------------------------------------------



Path 594: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_47__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_47__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_47__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_47__4_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_47__4_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_47__4_/SI  
#------------------------------------------------------------------------



Path 595: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_47__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_47__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_47__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_47__3_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_47__3_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_47__3_/SI  
#------------------------------------------------------------------------



Path 596: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_47__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_47__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_47__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_47__2_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_47__2_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_47__2_/SI  
#------------------------------------------------------------------------



Path 597: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_47__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_47__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_47__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_47__1_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_47__1_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_47__1_/SI  
#------------------------------------------------------------------------



Path 598: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_47__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_47__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_47__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_47__0_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_47__0_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_47__0_/SI  
#------------------------------------------------------------------------



Path 599: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_45__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_45__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_45__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_45__4_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_45__4_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_45__4_/SI  
#------------------------------------------------------------------------



Path 600: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_43__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_43__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_43__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_43__7_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_43__7_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_43__7_/SI  
#------------------------------------------------------------------------



Path 601: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_43__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_43__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_43__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_43__6_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_43__6_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_43__6_/SI  
#------------------------------------------------------------------------



Path 602: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_43__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_43__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_43__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_43__5_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_43__5_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_43__5_/SI  
#------------------------------------------------------------------------



Path 603: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_43__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_43__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_43__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_43__3_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_43__3_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_43__3_/SI  
#------------------------------------------------------------------------



Path 604: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_41__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_41__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_41__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_41__1_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_41__1_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_41__1_/SI  
#------------------------------------------------------------------------



Path 605: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_39__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_39__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_39__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_39__7_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_39__7_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_39__7_/SI  
#------------------------------------------------------------------------



Path 606: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_39__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_39__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_39__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_39__6_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_39__6_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_39__6_/SI  
#------------------------------------------------------------------------



Path 607: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_39__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_39__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_39__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_39__5_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_39__5_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_39__5_/SI  
#------------------------------------------------------------------------



Path 608: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_39__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_39__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_39__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_39__4_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_39__4_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_39__4_/SI  
#------------------------------------------------------------------------



Path 609: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_39__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_39__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_39__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_39__3_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_39__3_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_39__3_/SI  
#------------------------------------------------------------------------



Path 610: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_39__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_39__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_39__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_39__2_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_39__2_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_39__2_/SI  
#------------------------------------------------------------------------



Path 611: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_39__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_39__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_39__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_39__1_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_39__1_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_39__1_/SI  
#------------------------------------------------------------------------



Path 612: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_39__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_39__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_39__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_39__0_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_39__0_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_39__0_/SI  
#------------------------------------------------------------------------



Path 613: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_37__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_37__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_37__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_37__2_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_37__2_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_37__2_/SI  
#------------------------------------------------------------------------



Path 614: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_37__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_37__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_37__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_37__1_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_37__1_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_37__1_/SI  
#------------------------------------------------------------------------



Path 615: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_35__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_35__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_35__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_35__6_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_35__6_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_35__6_/SI  
#------------------------------------------------------------------------



Path 616: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_33__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_33__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_33__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_33__7_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_33__7_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_33__7_/SI  
#------------------------------------------------------------------------



Path 617: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_33__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_33__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_33__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_33__5_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_33__5_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_33__5_/SI  
#------------------------------------------------------------------------



Path 618: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_33__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_33__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_33__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_33__3_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_33__3_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_33__3_/SI  
#------------------------------------------------------------------------



Path 619: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_31__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_31__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_31__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_31__6_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_31__6_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_31__6_/SI  
#------------------------------------------------------------------------



Path 620: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_31__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_31__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_31__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_31__5_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_31__5_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_31__5_/SI  
#------------------------------------------------------------------------



Path 621: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_31__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_31__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_31__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_31__4_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_31__4_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_31__4_/SI  
#------------------------------------------------------------------------



Path 622: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_31__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_31__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_31__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_31__3_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_31__3_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_31__3_/SI  
#------------------------------------------------------------------------



Path 623: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_31__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_31__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_31__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_31__2_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_31__2_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_31__2_/SI  
#------------------------------------------------------------------------



Path 624: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_31__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_31__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_31__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_31__1_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_31__1_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_31__1_/SI  
#------------------------------------------------------------------------



Path 625: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_31__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_31__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_31__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_31__0_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_31__0_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_31__0_/SI  
#------------------------------------------------------------------------



Path 626: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_29__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_29__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_29__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_29__4_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_29__4_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_29__4_/SI  
#------------------------------------------------------------------------



Path 627: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_27__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_27__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_27__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_27__7_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_27__7_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_27__7_/SI  
#------------------------------------------------------------------------



Path 628: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_27__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_27__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_27__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_27__3_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_27__3_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_27__3_/SI  
#------------------------------------------------------------------------



Path 629: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_27__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_27__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_27__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_27__2_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_27__2_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_27__2_/SI  
#------------------------------------------------------------------------



Path 630: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_27__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_27__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_27__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_27__1_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_27__1_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_27__1_/SI  
#------------------------------------------------------------------------



Path 631: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_27__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_27__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_27__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_27__0_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_27__0_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_27__0_/SI  
#------------------------------------------------------------------------



Path 632: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_23__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_23__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_23__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_23__7_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_23__7_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_23__7_/SI  
#------------------------------------------------------------------------



Path 633: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_23__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_23__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_23__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_23__6_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_23__6_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_23__6_/SI  
#------------------------------------------------------------------------



Path 634: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_23__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_23__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_23__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_23__5_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_23__5_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_23__5_/SI  
#------------------------------------------------------------------------



Path 635: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_23__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_23__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_23__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_23__4_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_23__4_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_23__4_/SI  
#------------------------------------------------------------------------



Path 636: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_23__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_23__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_23__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_23__3_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_23__3_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_23__3_/SI  
#------------------------------------------------------------------------



Path 637: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_23__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_23__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_23__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_23__2_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_23__2_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_23__2_/SI  
#------------------------------------------------------------------------



Path 638: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_23__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_23__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_23__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_23__1_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_23__1_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_23__1_/SI  
#------------------------------------------------------------------------



Path 639: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_23__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_23__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_23__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_23__0_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_23__0_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_23__0_/SI  
#------------------------------------------------------------------------



Path 640: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_21__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_21__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_21__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_21__4_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_21__4_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_21__4_/SI  
#------------------------------------------------------------------------



Path 641: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_17__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_17__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_17__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_17__7_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_17__7_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_17__7_/SI  
#------------------------------------------------------------------------



Path 642: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_17__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_17__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_17__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_17__6_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_17__6_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_17__6_/SI  
#------------------------------------------------------------------------



Path 643: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_17__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_17__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_17__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_17__5_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_17__5_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_17__5_/SI  
#------------------------------------------------------------------------



Path 644: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_17__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_17__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_17__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_17__3_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_17__3_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_17__3_/SI  
#------------------------------------------------------------------------



Path 645: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_17__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_17__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_17__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_17__1_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_17__1_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_17__1_/SI  
#------------------------------------------------------------------------



Path 646: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_17__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_17__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_17__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_17__0_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_17__0_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_17__0_/SI  
#------------------------------------------------------------------------



Path 647: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_14__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_14__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_14__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_14__7_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_14__7_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_14__7_/SI  
#------------------------------------------------------------------------



Path 648: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_14__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_14__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_14__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_14__6_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_14__6_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_14__6_/SI  
#------------------------------------------------------------------------



Path 649: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_13__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_13__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_13__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_13__5_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_13__5_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_13__5_/SI  
#------------------------------------------------------------------------



Path 650: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_13__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_13__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_13__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_13__4_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_13__4_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_13__4_/SI  
#------------------------------------------------------------------------



Path 651: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_13__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_13__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_13__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_13__2_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_13__2_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_13__2_/SI  
#------------------------------------------------------------------------



Path 652: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_13__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_13__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_13__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_13__1_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_13__1_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_13__1_/SI  
#------------------------------------------------------------------------



Path 653: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_13__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_13__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_13__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_13__0_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_13__0_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_13__0_/SI  
#------------------------------------------------------------------------



Path 654: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_12__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_12__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_12__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_12__3_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_12__3_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_12__3_/SI  
#------------------------------------------------------------------------



Path 655: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_9__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_9__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_9__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_9__5_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_9__5_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_9__5_/SI  
#-----------------------------------------------------------------------



Path 656: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_9__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_9__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_9__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_9__2_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_9__2_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_9__2_/SI  
#-----------------------------------------------------------------------



Path 657: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_9__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_9__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_9__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_9__0_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_9__0_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_9__0_/SI  
#-----------------------------------------------------------------------



Path 658: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_7__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_7__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_7__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_7__7_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_7__7_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_7__7_/SI  
#-----------------------------------------------------------------------



Path 659: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_7__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_7__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_7__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_7__6_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_7__6_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_7__6_/SI  
#-----------------------------------------------------------------------



Path 660: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_7__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_7__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_7__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_7__5_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_7__5_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_7__5_/SI  
#-----------------------------------------------------------------------



Path 661: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_7__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_7__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_7__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_7__4_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_7__4_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_7__4_/SI  
#-----------------------------------------------------------------------



Path 662: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_7__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_7__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_7__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_7__3_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_7__3_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_7__3_/SI  
#-----------------------------------------------------------------------



Path 663: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_7__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_7__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_7__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_7__2_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_7__2_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_7__2_/SI  
#-----------------------------------------------------------------------



Path 664: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_7__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_7__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_7__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_7__1_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_7__1_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_7__1_/SI  
#-----------------------------------------------------------------------



Path 665: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_7__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_7__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_7__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_7__0_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_7__0_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_7__0_/SI  
#-----------------------------------------------------------------------



Path 666: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_5__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_5__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_5__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_5__5_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_5__5_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_5__5_/SI  
#-----------------------------------------------------------------------



Path 667: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_5__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_5__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_5__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_5__2_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_5__2_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_5__2_/SI  
#-----------------------------------------------------------------------



Path 668: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_3__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_3__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_3__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_3__7_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_3__7_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_3__7_/SI  
#-----------------------------------------------------------------------



Path 669: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_3__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_3__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_3__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_3__6_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_3__6_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_3__6_/SI  
#-----------------------------------------------------------------------



Path 670: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_3__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_3__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_3__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_3__4_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_3__4_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_3__4_/SI  
#-----------------------------------------------------------------------



Path 671: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_3__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_3__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_3__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_3__3_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_3__3_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_3__3_/SI  
#-----------------------------------------------------------------------



Path 672: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_3__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_3__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_3__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_3__1_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_3__1_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_3__1_/SI  
#-----------------------------------------------------------------------



Path 673: MET (5639 ps) Setup Check with Pin fifomem/mem_reg_3__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_3__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_3__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    5639                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_3__0_/CLK 
    184     184    37      2  1.1  SDFFX1_LVT fifomem/mem_reg_3__0_/Q   
      0     184     -      2    -  SDFFX1_LVT fifomem/mem_reg_3__0_/SI  
#-----------------------------------------------------------------------



Path 674: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_63__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_63__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_63__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_63__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_63__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_63__2_/SI  
#------------------------------------------------------------------------



Path 675: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_63__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_63__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_63__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_63__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_63__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_63__1_/SI  
#------------------------------------------------------------------------



Path 676: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_63__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_63__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_63__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_63__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_63__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_63__0_/SI  
#------------------------------------------------------------------------



Path 677: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_62__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_62__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_62__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_62__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_62__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_62__7_/SI  
#------------------------------------------------------------------------



Path 678: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_62__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_62__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_62__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_62__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_62__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_62__6_/SI  
#------------------------------------------------------------------------



Path 679: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_62__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_62__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_62__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_62__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_62__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_62__5_/SI  
#------------------------------------------------------------------------



Path 680: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_62__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_62__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_62__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_62__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_62__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_62__4_/SI  
#------------------------------------------------------------------------



Path 681: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_62__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_62__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_62__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_62__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_62__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_62__3_/SI  
#------------------------------------------------------------------------



Path 682: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_61__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_61__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_61__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_61__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_61__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_61__3_/SI  
#------------------------------------------------------------------------



Path 683: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_61__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_61__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_61__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_61__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_61__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_61__1_/SI  
#------------------------------------------------------------------------



Path 684: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_60__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_60__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_60__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_60__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_60__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_60__7_/SI  
#------------------------------------------------------------------------



Path 685: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_60__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_60__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_60__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_60__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_60__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_60__6_/SI  
#------------------------------------------------------------------------



Path 686: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_60__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_60__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_60__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_60__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_60__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_60__4_/SI  
#------------------------------------------------------------------------



Path 687: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_60__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_60__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_60__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_60__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_60__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_60__2_/SI  
#------------------------------------------------------------------------



Path 688: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_60__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_60__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_60__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_60__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_60__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_60__0_/SI  
#------------------------------------------------------------------------



Path 689: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_59__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_59__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_59__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_59__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_59__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_59__7_/SI  
#------------------------------------------------------------------------



Path 690: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_59__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_59__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_59__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_59__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_59__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_59__6_/SI  
#------------------------------------------------------------------------



Path 691: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_59__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_59__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_59__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_59__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_59__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_59__5_/SI  
#------------------------------------------------------------------------



Path 692: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_59__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_59__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_59__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_59__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_59__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_59__4_/SI  
#------------------------------------------------------------------------



Path 693: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_59__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_59__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_59__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_59__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_59__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_59__3_/SI  
#------------------------------------------------------------------------



Path 694: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_59__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_59__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_59__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_59__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_59__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_59__1_/SI  
#------------------------------------------------------------------------



Path 695: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_58__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_58__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_58__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_58__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_58__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_58__5_/SI  
#------------------------------------------------------------------------



Path 696: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_58__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_58__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_58__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_58__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_58__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_58__2_/SI  
#------------------------------------------------------------------------



Path 697: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_58__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_58__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_58__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_58__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_58__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_58__1_/SI  
#------------------------------------------------------------------------



Path 698: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_58__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_58__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_58__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_58__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_58__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_58__0_/SI  
#------------------------------------------------------------------------



Path 699: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_57__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_57__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_57__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_57__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_57__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_57__7_/SI  
#------------------------------------------------------------------------



Path 700: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_57__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_57__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_57__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_57__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_57__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_57__6_/SI  
#------------------------------------------------------------------------



Path 701: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_57__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_57__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_57__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_57__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_57__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_57__5_/SI  
#------------------------------------------------------------------------



Path 702: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_57__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_57__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_57__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_57__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_57__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_57__4_/SI  
#------------------------------------------------------------------------



Path 703: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_57__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_57__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_57__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_57__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_57__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_57__3_/SI  
#------------------------------------------------------------------------



Path 704: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_57__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_57__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_57__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_57__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_57__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_57__2_/SI  
#------------------------------------------------------------------------



Path 705: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_57__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_57__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_57__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_57__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_57__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_57__0_/SI  
#------------------------------------------------------------------------



Path 706: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_54__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_54__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_54__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_54__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_54__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_54__7_/SI  
#------------------------------------------------------------------------



Path 707: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_54__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_54__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_54__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_54__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_54__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_54__6_/SI  
#------------------------------------------------------------------------



Path 708: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_54__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_54__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_54__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_54__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_54__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_54__5_/SI  
#------------------------------------------------------------------------



Path 709: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_54__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_54__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_54__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_54__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_54__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_54__4_/SI  
#------------------------------------------------------------------------



Path 710: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_54__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_54__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_54__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_54__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_54__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_54__3_/SI  
#------------------------------------------------------------------------



Path 711: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_54__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_54__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_54__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_54__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_54__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_54__2_/SI  
#------------------------------------------------------------------------



Path 712: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_54__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_54__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_54__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_54__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_54__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_54__1_/SI  
#------------------------------------------------------------------------



Path 713: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_54__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_54__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_54__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_54__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_54__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_54__0_/SI  
#------------------------------------------------------------------------



Path 714: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_53__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_53__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_53__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_53__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_53__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_53__7_/SI  
#------------------------------------------------------------------------



Path 715: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_53__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_53__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_53__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_53__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_53__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_53__6_/SI  
#------------------------------------------------------------------------



Path 716: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_53__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_53__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_53__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_53__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_53__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_53__5_/SI  
#------------------------------------------------------------------------



Path 717: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_53__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_53__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_53__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_53__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_53__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_53__2_/SI  
#------------------------------------------------------------------------



Path 718: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_53__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_53__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_53__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_53__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_53__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_53__1_/SI  
#------------------------------------------------------------------------



Path 719: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_53__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_53__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_53__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_53__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_53__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_53__0_/SI  
#------------------------------------------------------------------------



Path 720: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_52__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_52__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_52__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_52__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_52__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_52__4_/SI  
#------------------------------------------------------------------------



Path 721: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_52__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_52__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_52__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_52__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_52__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_52__3_/SI  
#------------------------------------------------------------------------



Path 722: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_51__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_51__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_51__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_51__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_51__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_51__4_/SI  
#------------------------------------------------------------------------



Path 723: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_51__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_51__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_51__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_51__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_51__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_51__3_/SI  
#------------------------------------------------------------------------



Path 724: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_50__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_50__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_50__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_50__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_50__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_50__7_/SI  
#------------------------------------------------------------------------



Path 725: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_50__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_50__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_50__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_50__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_50__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_50__6_/SI  
#------------------------------------------------------------------------



Path 726: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_50__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_50__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_50__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_50__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_50__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_50__5_/SI  
#------------------------------------------------------------------------



Path 727: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_50__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_50__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_50__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_50__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_50__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_50__2_/SI  
#------------------------------------------------------------------------



Path 728: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_50__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_50__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_50__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_50__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_50__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_50__1_/SI  
#------------------------------------------------------------------------



Path 729: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_50__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_50__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_50__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_50__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_50__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_50__0_/SI  
#------------------------------------------------------------------------



Path 730: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_49__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_49__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_49__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_49__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_49__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_49__7_/SI  
#------------------------------------------------------------------------



Path 731: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_49__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_49__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_49__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_49__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_49__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_49__6_/SI  
#------------------------------------------------------------------------



Path 732: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_49__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_49__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_49__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_49__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_49__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_49__5_/SI  
#------------------------------------------------------------------------



Path 733: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_49__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_49__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_49__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_49__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_49__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_49__4_/SI  
#------------------------------------------------------------------------



Path 734: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_49__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_49__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_49__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_49__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_49__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_49__3_/SI  
#------------------------------------------------------------------------



Path 735: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_49__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_49__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_49__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_49__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_49__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_49__2_/SI  
#------------------------------------------------------------------------



Path 736: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_49__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_49__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_49__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_49__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_49__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_49__1_/SI  
#------------------------------------------------------------------------



Path 737: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_49__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_49__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_49__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_49__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_49__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_49__0_/SI  
#------------------------------------------------------------------------



Path 738: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_46__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_46__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_46__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_46__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_46__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_46__7_/SI  
#------------------------------------------------------------------------



Path 739: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_46__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_46__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_46__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_46__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_46__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_46__6_/SI  
#------------------------------------------------------------------------



Path 740: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_46__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_46__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_46__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_46__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_46__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_46__5_/SI  
#------------------------------------------------------------------------



Path 741: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_46__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_46__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_46__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_46__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_46__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_46__4_/SI  
#------------------------------------------------------------------------



Path 742: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_46__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_46__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_46__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_46__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_46__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_46__3_/SI  
#------------------------------------------------------------------------



Path 743: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_46__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_46__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_46__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_46__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_46__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_46__2_/SI  
#------------------------------------------------------------------------



Path 744: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_46__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_46__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_46__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_46__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_46__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_46__1_/SI  
#------------------------------------------------------------------------



Path 745: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_46__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_46__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_46__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_46__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_46__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_46__0_/SI  
#------------------------------------------------------------------------



Path 746: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_45__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_45__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_45__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_45__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_45__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_45__7_/SI  
#------------------------------------------------------------------------



Path 747: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_45__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_45__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_45__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_45__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_45__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_45__6_/SI  
#------------------------------------------------------------------------



Path 748: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_45__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_45__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_45__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_45__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_45__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_45__5_/SI  
#------------------------------------------------------------------------



Path 749: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_45__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_45__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_45__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_45__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_45__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_45__3_/SI  
#------------------------------------------------------------------------



Path 750: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_45__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_45__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_45__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_45__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_45__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_45__2_/SI  
#------------------------------------------------------------------------



Path 751: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_45__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_45__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_45__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_45__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_45__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_45__1_/SI  
#------------------------------------------------------------------------



Path 752: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_44__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_44__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_44__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_44__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_44__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_44__4_/SI  
#------------------------------------------------------------------------



Path 753: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_43__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_43__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_43__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_43__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_43__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_43__4_/SI  
#------------------------------------------------------------------------



Path 754: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_43__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_43__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_43__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_43__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_43__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_43__2_/SI  
#------------------------------------------------------------------------



Path 755: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_43__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_43__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_43__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_43__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_43__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_43__1_/SI  
#------------------------------------------------------------------------



Path 756: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_43__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_43__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_43__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_43__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_43__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_43__0_/SI  
#------------------------------------------------------------------------



Path 757: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_42__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_42__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_42__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_42__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_42__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_42__7_/SI  
#------------------------------------------------------------------------



Path 758: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_42__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_42__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_42__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_42__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_42__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_42__6_/SI  
#------------------------------------------------------------------------



Path 759: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_42__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_42__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_42__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_42__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_42__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_42__5_/SI  
#------------------------------------------------------------------------



Path 760: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_42__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_42__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_42__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_42__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_42__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_42__3_/SI  
#------------------------------------------------------------------------



Path 761: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_42__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_42__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_42__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_42__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_42__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_42__0_/SI  
#------------------------------------------------------------------------



Path 762: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_41__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_41__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_41__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_41__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_41__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_41__7_/SI  
#------------------------------------------------------------------------



Path 763: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_41__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_41__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_41__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_41__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_41__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_41__6_/SI  
#------------------------------------------------------------------------



Path 764: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_41__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_41__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_41__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_41__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_41__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_41__5_/SI  
#------------------------------------------------------------------------



Path 765: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_41__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_41__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_41__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_41__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_41__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_41__4_/SI  
#------------------------------------------------------------------------



Path 766: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_41__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_41__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_41__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_41__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_41__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_41__3_/SI  
#------------------------------------------------------------------------



Path 767: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_41__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_41__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_41__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_41__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_41__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_41__2_/SI  
#------------------------------------------------------------------------



Path 768: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_41__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_41__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_41__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_41__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_41__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_41__0_/SI  
#------------------------------------------------------------------------



Path 769: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_40__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_40__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_40__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_40__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_40__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_40__1_/SI  
#------------------------------------------------------------------------



Path 770: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_38__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_38__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_38__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_38__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_38__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_38__7_/SI  
#------------------------------------------------------------------------



Path 771: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_38__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_38__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_38__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_38__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_38__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_38__6_/SI  
#------------------------------------------------------------------------



Path 772: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_38__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_38__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_38__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_38__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_38__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_38__5_/SI  
#------------------------------------------------------------------------



Path 773: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_38__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_38__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_38__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_38__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_38__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_38__4_/SI  
#------------------------------------------------------------------------



Path 774: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_38__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_38__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_38__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_38__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_38__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_38__3_/SI  
#------------------------------------------------------------------------



Path 775: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_38__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_38__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_38__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_38__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_38__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_38__2_/SI  
#------------------------------------------------------------------------



Path 776: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_38__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_38__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_38__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_38__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_38__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_38__1_/SI  
#------------------------------------------------------------------------



Path 777: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_38__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_38__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_38__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_38__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_38__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_38__0_/SI  
#------------------------------------------------------------------------



Path 778: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_37__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_37__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_37__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_37__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_37__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_37__7_/SI  
#------------------------------------------------------------------------



Path 779: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_37__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_37__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_37__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_37__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_37__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_37__6_/SI  
#------------------------------------------------------------------------



Path 780: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_37__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_37__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_37__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_37__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_37__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_37__5_/SI  
#------------------------------------------------------------------------



Path 781: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_37__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_37__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_37__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_37__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_37__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_37__4_/SI  
#------------------------------------------------------------------------



Path 782: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_37__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_37__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_37__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_37__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_37__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_37__3_/SI  
#------------------------------------------------------------------------



Path 783: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_37__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_37__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_37__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_37__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_37__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_37__0_/SI  
#------------------------------------------------------------------------



Path 784: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_36__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_36__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_36__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_36__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_36__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_36__4_/SI  
#------------------------------------------------------------------------



Path 785: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_36__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_36__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_36__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_36__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_36__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_36__2_/SI  
#------------------------------------------------------------------------



Path 786: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_36__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_36__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_36__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_36__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_36__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_36__1_/SI  
#------------------------------------------------------------------------



Path 787: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_35__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_35__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_35__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_35__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_35__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_35__7_/SI  
#------------------------------------------------------------------------



Path 788: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_35__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_35__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_35__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_35__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_35__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_35__5_/SI  
#------------------------------------------------------------------------



Path 789: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_35__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_35__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_35__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_35__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_35__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_35__3_/SI  
#------------------------------------------------------------------------



Path 790: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_35__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_35__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_35__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_35__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_35__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_35__2_/SI  
#------------------------------------------------------------------------



Path 791: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_35__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_35__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_35__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_35__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_35__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_35__1_/SI  
#------------------------------------------------------------------------



Path 792: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_35__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_35__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_35__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_35__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_35__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_35__0_/SI  
#------------------------------------------------------------------------



Path 793: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_34__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_34__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_34__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_34__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_34__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_34__6_/SI  
#------------------------------------------------------------------------



Path 794: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_34__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_34__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_34__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_34__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_34__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_34__4_/SI  
#------------------------------------------------------------------------



Path 795: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_33__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_33__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_33__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_33__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_33__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_33__6_/SI  
#------------------------------------------------------------------------



Path 796: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_33__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_33__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_33__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_33__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_33__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_33__2_/SI  
#------------------------------------------------------------------------



Path 797: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_33__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_33__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_33__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_33__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_33__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_33__1_/SI  
#------------------------------------------------------------------------



Path 798: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_33__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_33__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_33__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_33__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_33__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_33__0_/SI  
#------------------------------------------------------------------------



Path 799: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_32__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_32__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_32__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_32__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_32__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_32__7_/SI  
#------------------------------------------------------------------------



Path 800: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_32__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_32__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_32__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_32__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_32__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_32__5_/SI  
#------------------------------------------------------------------------



Path 801: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_32__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_32__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_32__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_32__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_32__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_32__3_/SI  
#------------------------------------------------------------------------



Path 802: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_31__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_31__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_31__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_31__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_31__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_31__7_/SI  
#------------------------------------------------------------------------



Path 803: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_30__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_30__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_30__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_30__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_30__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_30__6_/SI  
#------------------------------------------------------------------------



Path 804: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_30__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_30__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_30__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_30__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_30__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_30__5_/SI  
#------------------------------------------------------------------------



Path 805: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_30__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_30__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_30__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_30__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_30__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_30__4_/SI  
#------------------------------------------------------------------------



Path 806: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_30__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_30__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_30__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_30__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_30__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_30__3_/SI  
#------------------------------------------------------------------------



Path 807: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_30__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_30__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_30__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_30__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_30__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_30__2_/SI  
#------------------------------------------------------------------------



Path 808: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_30__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_30__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_30__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_30__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_30__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_30__1_/SI  
#------------------------------------------------------------------------



Path 809: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_30__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_30__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_30__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_30__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_30__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_30__0_/SI  
#------------------------------------------------------------------------



Path 810: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_29__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_29__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_29__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_29__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_29__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_29__7_/SI  
#------------------------------------------------------------------------



Path 811: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_29__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_29__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_29__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_29__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_29__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_29__6_/SI  
#------------------------------------------------------------------------



Path 812: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_29__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_29__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_29__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_29__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_29__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_29__5_/SI  
#------------------------------------------------------------------------



Path 813: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_29__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_29__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_29__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_29__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_29__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_29__3_/SI  
#------------------------------------------------------------------------



Path 814: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_29__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_29__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_29__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_29__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_29__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_29__2_/SI  
#------------------------------------------------------------------------



Path 815: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_29__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_29__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_29__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_29__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_29__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_29__1_/SI  
#------------------------------------------------------------------------



Path 816: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_29__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_29__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_29__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_29__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_29__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_29__0_/SI  
#------------------------------------------------------------------------



Path 817: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_28__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_28__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_28__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_28__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_28__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_28__4_/SI  
#------------------------------------------------------------------------



Path 818: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_27__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_27__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_27__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_27__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_27__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_27__6_/SI  
#------------------------------------------------------------------------



Path 819: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_27__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_27__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_27__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_27__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_27__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_27__5_/SI  
#------------------------------------------------------------------------



Path 820: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_27__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_27__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_27__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_27__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_27__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_27__4_/SI  
#------------------------------------------------------------------------



Path 821: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_26__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_26__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_26__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_26__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_26__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_26__7_/SI  
#------------------------------------------------------------------------



Path 822: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_26__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_26__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_26__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_26__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_26__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_26__3_/SI  
#------------------------------------------------------------------------



Path 823: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_26__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_26__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_26__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_26__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_26__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_26__2_/SI  
#------------------------------------------------------------------------



Path 824: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_26__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_26__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_26__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_26__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_26__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_26__1_/SI  
#------------------------------------------------------------------------



Path 825: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_26__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_26__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_26__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_26__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_26__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_26__0_/SI  
#------------------------------------------------------------------------



Path 826: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_25__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_25__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_25__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_25__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_25__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_25__7_/SI  
#------------------------------------------------------------------------



Path 827: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_25__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_25__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_25__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_25__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_25__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_25__6_/SI  
#------------------------------------------------------------------------



Path 828: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_25__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_25__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_25__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_25__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_25__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_25__5_/SI  
#------------------------------------------------------------------------



Path 829: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_25__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_25__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_25__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_25__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_25__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_25__4_/SI  
#------------------------------------------------------------------------



Path 830: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_25__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_25__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_25__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_25__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_25__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_25__3_/SI  
#------------------------------------------------------------------------



Path 831: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_25__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_25__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_25__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_25__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_25__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_25__2_/SI  
#------------------------------------------------------------------------



Path 832: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_25__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_25__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_25__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_25__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_25__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_25__1_/SI  
#------------------------------------------------------------------------



Path 833: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_25__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_25__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_25__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_25__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_25__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_25__0_/SI  
#------------------------------------------------------------------------



Path 834: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_22__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_22__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_22__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_22__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_22__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_22__7_/SI  
#------------------------------------------------------------------------



Path 835: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_22__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_22__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_22__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_22__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_22__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_22__6_/SI  
#------------------------------------------------------------------------



Path 836: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_22__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_22__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_22__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_22__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_22__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_22__5_/SI  
#------------------------------------------------------------------------



Path 837: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_22__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_22__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_22__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_22__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_22__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_22__4_/SI  
#------------------------------------------------------------------------



Path 838: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_22__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_22__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_22__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_22__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_22__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_22__3_/SI  
#------------------------------------------------------------------------



Path 839: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_22__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_22__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_22__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_22__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_22__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_22__1_/SI  
#------------------------------------------------------------------------



Path 840: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_22__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_22__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_22__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_22__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_22__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_22__0_/SI  
#------------------------------------------------------------------------



Path 841: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_21__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_21__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_21__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_21__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_21__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_21__7_/SI  
#------------------------------------------------------------------------



Path 842: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_21__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_21__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_21__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_21__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_21__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_21__6_/SI  
#------------------------------------------------------------------------



Path 843: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_21__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_21__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_21__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_21__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_21__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_21__5_/SI  
#------------------------------------------------------------------------



Path 844: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_21__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_21__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_21__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_21__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_21__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_21__3_/SI  
#------------------------------------------------------------------------



Path 845: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_21__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_21__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_21__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_21__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_21__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_21__2_/SI  
#------------------------------------------------------------------------



Path 846: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_21__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_21__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_21__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_21__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_21__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_21__1_/SI  
#------------------------------------------------------------------------



Path 847: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_21__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_21__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_21__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_21__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_21__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_21__0_/SI  
#------------------------------------------------------------------------



Path 848: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_20__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_20__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_20__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_20__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_20__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_20__4_/SI  
#------------------------------------------------------------------------



Path 849: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_19__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_19__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_19__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_19__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_19__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_19__7_/SI  
#------------------------------------------------------------------------



Path 850: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_19__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_19__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_19__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_19__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_19__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_19__6_/SI  
#------------------------------------------------------------------------



Path 851: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_19__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_19__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_19__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_19__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_19__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_19__5_/SI  
#------------------------------------------------------------------------



Path 852: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_19__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_19__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_19__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_19__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_19__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_19__4_/SI  
#------------------------------------------------------------------------



Path 853: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_19__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_19__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_19__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_19__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_19__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_19__3_/SI  
#------------------------------------------------------------------------



Path 854: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_19__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_19__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_19__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_19__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_19__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_19__2_/SI  
#------------------------------------------------------------------------



Path 855: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_19__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_19__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_19__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_19__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_19__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_19__1_/SI  
#------------------------------------------------------------------------



Path 856: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_19__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_19__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_19__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_19__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_19__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_19__0_/SI  
#------------------------------------------------------------------------



Path 857: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_17__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_17__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_17__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_17__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_17__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_17__4_/SI  
#------------------------------------------------------------------------



Path 858: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_17__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_17__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_17__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_17__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_17__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_17__2_/SI  
#------------------------------------------------------------------------



Path 859: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_16__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_16__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_16__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_16__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_16__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_16__7_/SI  
#------------------------------------------------------------------------



Path 860: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_16__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_16__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_16__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_16__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_16__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_16__6_/SI  
#------------------------------------------------------------------------



Path 861: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_16__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_16__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_16__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_16__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_16__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_16__5_/SI  
#------------------------------------------------------------------------



Path 862: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_16__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_16__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_16__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_16__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_16__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_16__3_/SI  
#------------------------------------------------------------------------



Path 863: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_16__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_16__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_16__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_16__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_16__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_16__2_/SI  
#------------------------------------------------------------------------



Path 864: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_16__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_16__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_16__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_16__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_16__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_16__1_/SI  
#------------------------------------------------------------------------



Path 865: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_16__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_16__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_16__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_16__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_16__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_16__0_/SI  
#------------------------------------------------------------------------



Path 866: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_15__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_15__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_15__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_15__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_15__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_15__7_/SI  
#------------------------------------------------------------------------



Path 867: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_15__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_15__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_15__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_15__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_15__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_15__6_/SI  
#------------------------------------------------------------------------



Path 868: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_15__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_15__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_15__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_15__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_15__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_15__5_/SI  
#------------------------------------------------------------------------



Path 869: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_15__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_15__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_15__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_15__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_15__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_15__4_/SI  
#------------------------------------------------------------------------



Path 870: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_15__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_15__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_15__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_15__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_15__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_15__2_/SI  
#------------------------------------------------------------------------



Path 871: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_15__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_15__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_15__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_15__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_15__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_15__1_/SI  
#------------------------------------------------------------------------



Path 872: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_15__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_15__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_15__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_15__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_15__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_15__0_/SI  
#------------------------------------------------------------------------



Path 873: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_14__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_14__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_14__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_14__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_14__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_14__3_/SI  
#------------------------------------------------------------------------



Path 874: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_13__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_13__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_13__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_13__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_13__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_13__7_/SI  
#------------------------------------------------------------------------



Path 875: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_13__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_13__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_13__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_13__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_13__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_13__6_/SI  
#------------------------------------------------------------------------



Path 876: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_12__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_12__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_12__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_12__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_12__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_12__7_/SI  
#------------------------------------------------------------------------



Path 877: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_12__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_12__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_12__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_12__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_12__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_12__6_/SI  
#------------------------------------------------------------------------



Path 878: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_12__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_12__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_12__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_12__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_12__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_12__5_/SI  
#------------------------------------------------------------------------



Path 879: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_12__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_12__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_12__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_12__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_12__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_12__4_/SI  
#------------------------------------------------------------------------



Path 880: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_12__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_12__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_12__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_12__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_12__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_12__2_/SI  
#------------------------------------------------------------------------



Path 881: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_12__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_12__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_12__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_12__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_12__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_12__1_/SI  
#------------------------------------------------------------------------



Path 882: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_12__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_12__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_12__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_12__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_12__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_12__0_/SI  
#------------------------------------------------------------------------



Path 883: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_11__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_11__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_11__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_11__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_11__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_11__5_/SI  
#------------------------------------------------------------------------



Path 884: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_11__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_11__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_11__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_11__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_11__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_11__4_/SI  
#------------------------------------------------------------------------



Path 885: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_11__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_11__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_11__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_11__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_11__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_11__3_/SI  
#------------------------------------------------------------------------



Path 886: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_11__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_11__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_11__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_11__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_11__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_11__2_/SI  
#------------------------------------------------------------------------



Path 887: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_11__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_11__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_11__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_11__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_11__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_11__1_/SI  
#------------------------------------------------------------------------



Path 888: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_11__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_11__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_11__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_11__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_11__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_11__0_/SI  
#------------------------------------------------------------------------



Path 889: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_10__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_10__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_10__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_10__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_10__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_10__7_/SI  
#------------------------------------------------------------------------



Path 890: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_10__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_10__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_10__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_10__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_10__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_10__6_/SI  
#------------------------------------------------------------------------



Path 891: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_10__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_10__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_10__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_10__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_10__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_10__3_/SI  
#------------------------------------------------------------------------



Path 892: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_9__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_9__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_9__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_9__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_9__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_9__4_/SI  
#-----------------------------------------------------------------------



Path 893: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_9__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_9__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_9__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_9__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_9__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_9__3_/SI  
#-----------------------------------------------------------------------



Path 894: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_9__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_9__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_9__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_9__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_9__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_9__1_/SI  
#-----------------------------------------------------------------------



Path 895: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_8__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_8__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_8__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_8__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_8__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_8__5_/SI  
#-----------------------------------------------------------------------



Path 896: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_8__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_8__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_8__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_8__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_8__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_8__2_/SI  
#-----------------------------------------------------------------------



Path 897: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_8__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_8__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_8__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_8__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_8__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_8__0_/SI  
#-----------------------------------------------------------------------



Path 898: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_6__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_6__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_6__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_6__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_6__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_6__7_/SI  
#-----------------------------------------------------------------------



Path 899: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_6__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_6__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_6__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_6__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_6__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_6__6_/SI  
#-----------------------------------------------------------------------



Path 900: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_6__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_6__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_6__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_6__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_6__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_6__5_/SI  
#-----------------------------------------------------------------------



Path 901: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_6__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_6__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_6__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_6__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_6__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_6__4_/SI  
#-----------------------------------------------------------------------



Path 902: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_6__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_6__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_6__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_6__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_6__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_6__3_/SI  
#-----------------------------------------------------------------------



Path 903: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_6__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_6__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_6__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_6__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_6__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_6__2_/SI  
#-----------------------------------------------------------------------



Path 904: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_6__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_6__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_6__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_6__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_6__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_6__1_/SI  
#-----------------------------------------------------------------------



Path 905: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_6__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_6__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_6__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_6__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_6__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_6__0_/SI  
#-----------------------------------------------------------------------



Path 906: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_5__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_5__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_5__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_5__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_5__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_5__7_/SI  
#-----------------------------------------------------------------------



Path 907: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_5__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_5__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_5__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_5__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_5__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_5__6_/SI  
#-----------------------------------------------------------------------



Path 908: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_5__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_5__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_5__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_5__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_5__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_5__4_/SI  
#-----------------------------------------------------------------------



Path 909: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_5__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_5__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_5__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_5__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_5__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_5__3_/SI  
#-----------------------------------------------------------------------



Path 910: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_5__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_5__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_5__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_5__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_5__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_5__1_/SI  
#-----------------------------------------------------------------------



Path 911: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_5__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_5__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_5__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_5__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_5__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_5__0_/SI  
#-----------------------------------------------------------------------



Path 912: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_4__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_4__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_4__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_4__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_4__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_4__5_/SI  
#-----------------------------------------------------------------------



Path 913: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_4__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_4__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_4__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_4__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_4__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_4__2_/SI  
#-----------------------------------------------------------------------



Path 914: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_3__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_3__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_3__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_3__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_3__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_3__5_/SI  
#-----------------------------------------------------------------------



Path 915: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_3__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_3__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_3__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_3__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_3__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_3__2_/SI  
#-----------------------------------------------------------------------



Path 916: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_2__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_2__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_2__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_2__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_2__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_2__7_/SI  
#-----------------------------------------------------------------------



Path 917: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_2__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_2__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_2__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_2__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_2__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_2__6_/SI  
#-----------------------------------------------------------------------



Path 918: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_2__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_2__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_2__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_2__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_2__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_2__4_/SI  
#-----------------------------------------------------------------------



Path 919: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_2__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_2__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_2__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_2__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_2__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_2__3_/SI  
#-----------------------------------------------------------------------



Path 920: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_2__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_2__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_2__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_2__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_2__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_2__1_/SI  
#-----------------------------------------------------------------------



Path 921: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_2__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_2__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_2__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_2__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_2__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_2__0_/SI  
#-----------------------------------------------------------------------



Path 922: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_1__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_1__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_1__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_1__7_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_1__7_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_1__7_/SI  
#-----------------------------------------------------------------------



Path 923: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_1__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_1__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_1__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_1__6_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_1__6_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_1__6_/SI  
#-----------------------------------------------------------------------



Path 924: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_1__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_1__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_1__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_1__5_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_1__5_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_1__5_/SI  
#-----------------------------------------------------------------------



Path 925: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_1__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_1__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_1__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_1__4_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_1__4_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_1__4_/SI  
#-----------------------------------------------------------------------



Path 926: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_1__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_1__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_1__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_1__3_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_1__3_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_1__3_/SI  
#-----------------------------------------------------------------------



Path 927: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_1__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_1__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_1__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_1__2_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_1__2_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_1__2_/SI  
#-----------------------------------------------------------------------



Path 928: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_1__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_1__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_1__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_1__1_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_1__1_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_1__1_/SI  
#-----------------------------------------------------------------------



Path 929: MET (5640 ps) Setup Check with Pin fifomem/mem_reg_1__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_1__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_1__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     177                  
     Required Time:=    5823                  
      Launch Clock:-       0                  
         Data Path:-     183                  
             Slack:=    5640                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_1__0_/CLK 
    183     183    37      2  1.0  SDFFX1_LVT fifomem/mem_reg_1__0_/Q   
      0     183     -      2    -  SDFFX1_LVT fifomem/mem_reg_1__0_/SI  
#-----------------------------------------------------------------------



Path 930: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_63__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_63__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_63__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_63__5_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_63__5_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_63__5_/SI  
#------------------------------------------------------------------------



Path 931: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_62__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_62__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_62__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_62__2_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_62__2_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_62__2_/SI  
#------------------------------------------------------------------------



Path 932: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_62__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_62__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_62__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_62__0_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_62__0_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_62__0_/SI  
#------------------------------------------------------------------------



Path 933: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_61__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_61__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_61__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_61__5_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_61__5_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_61__5_/SI  
#------------------------------------------------------------------------



Path 934: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_60__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_60__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_60__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_60__3_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_60__3_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_60__3_/SI  
#------------------------------------------------------------------------



Path 935: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_60__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_60__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_60__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_60__1_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_60__1_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_60__1_/SI  
#------------------------------------------------------------------------



Path 936: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_58__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_58__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_58__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_58__7_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_58__7_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_58__7_/SI  
#------------------------------------------------------------------------



Path 937: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_58__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_58__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_58__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_58__6_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_58__6_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_58__6_/SI  
#------------------------------------------------------------------------



Path 938: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_58__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_58__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_58__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_58__4_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_58__4_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_58__4_/SI  
#------------------------------------------------------------------------



Path 939: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_58__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_58__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_58__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_58__3_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_58__3_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_58__3_/SI  
#------------------------------------------------------------------------



Path 940: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_57__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_57__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_57__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_57__1_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_57__1_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_57__1_/SI  
#------------------------------------------------------------------------



Path 941: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_56__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_56__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_56__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_56__7_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_56__7_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_56__7_/SI  
#------------------------------------------------------------------------



Path 942: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_56__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_56__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_56__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_56__6_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_56__6_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_56__6_/SI  
#------------------------------------------------------------------------



Path 943: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_56__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_56__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_56__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_56__5_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_56__5_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_56__5_/SI  
#------------------------------------------------------------------------



Path 944: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_56__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_56__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_56__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_56__4_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_56__4_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_56__4_/SI  
#------------------------------------------------------------------------



Path 945: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_56__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_56__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_56__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_56__3_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_56__3_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_56__3_/SI  
#------------------------------------------------------------------------



Path 946: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_56__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_56__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_56__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_56__2_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_56__2_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_56__2_/SI  
#------------------------------------------------------------------------



Path 947: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_56__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_56__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_56__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_56__1_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_56__1_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_56__1_/SI  
#------------------------------------------------------------------------



Path 948: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_56__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_56__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_56__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_56__0_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_56__0_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_56__0_/SI  
#------------------------------------------------------------------------



Path 949: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_52__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_52__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_52__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_52__7_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_52__7_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_52__7_/SI  
#------------------------------------------------------------------------



Path 950: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_52__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_52__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_52__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_52__6_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_52__6_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_52__6_/SI  
#------------------------------------------------------------------------



Path 951: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_52__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_52__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_52__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_52__5_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_52__5_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_52__5_/SI  
#------------------------------------------------------------------------



Path 952: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_52__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_52__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_52__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_52__2_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_52__2_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_52__2_/SI  
#------------------------------------------------------------------------



Path 953: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_52__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_52__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_52__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_52__1_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_52__1_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_52__1_/SI  
#------------------------------------------------------------------------



Path 954: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_52__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_52__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_52__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_52__0_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_52__0_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_52__0_/SI  
#------------------------------------------------------------------------



Path 955: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_50__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_50__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_50__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_50__4_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_50__4_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_50__4_/SI  
#------------------------------------------------------------------------



Path 956: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_50__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_50__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_50__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_50__3_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_50__3_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_50__3_/SI  
#------------------------------------------------------------------------



Path 957: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_48__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_48__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_48__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_48__7_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_48__7_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_48__7_/SI  
#------------------------------------------------------------------------



Path 958: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_48__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_48__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_48__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_48__6_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_48__6_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_48__6_/SI  
#------------------------------------------------------------------------



Path 959: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_48__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_48__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_48__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_48__5_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_48__5_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_48__5_/SI  
#------------------------------------------------------------------------



Path 960: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_48__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_48__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_48__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_48__4_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_48__4_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_48__4_/SI  
#------------------------------------------------------------------------



Path 961: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_48__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_48__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_48__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_48__3_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_48__3_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_48__3_/SI  
#------------------------------------------------------------------------



Path 962: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_48__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_48__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_48__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_48__2_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_48__2_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_48__2_/SI  
#------------------------------------------------------------------------



Path 963: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_48__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_48__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_48__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_48__1_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_48__1_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_48__1_/SI  
#------------------------------------------------------------------------



Path 964: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_48__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_48__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_48__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_48__0_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_48__0_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_48__0_/SI  
#------------------------------------------------------------------------



Path 965: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_45__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_45__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_45__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_45__0_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_45__0_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_45__0_/SI  
#------------------------------------------------------------------------



Path 966: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_44__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_44__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_44__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_44__7_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_44__7_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_44__7_/SI  
#------------------------------------------------------------------------



Path 967: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_44__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_44__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_44__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_44__6_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_44__6_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_44__6_/SI  
#------------------------------------------------------------------------



Path 968: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_44__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_44__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_44__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_44__5_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_44__5_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_44__5_/SI  
#------------------------------------------------------------------------



Path 969: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_44__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_44__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_44__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_44__3_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_44__3_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_44__3_/SI  
#------------------------------------------------------------------------



Path 970: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_44__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_44__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_44__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_44__2_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_44__2_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_44__2_/SI  
#------------------------------------------------------------------------



Path 971: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_44__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_44__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_44__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_44__1_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_44__1_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_44__1_/SI  
#------------------------------------------------------------------------



Path 972: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_44__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_44__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_44__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_44__0_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_44__0_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_44__0_/SI  
#------------------------------------------------------------------------



Path 973: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_42__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_42__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_42__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_42__4_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_42__4_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_42__4_/SI  
#------------------------------------------------------------------------



Path 974: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_42__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_42__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_42__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_42__2_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_42__2_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_42__2_/SI  
#------------------------------------------------------------------------



Path 975: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_42__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_42__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_42__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_42__1_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_42__1_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_42__1_/SI  
#------------------------------------------------------------------------



Path 976: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_40__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_40__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_40__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_40__7_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_40__7_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_40__7_/SI  
#------------------------------------------------------------------------



Path 977: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_40__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_40__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_40__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_40__6_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_40__6_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_40__6_/SI  
#------------------------------------------------------------------------



Path 978: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_40__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_40__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_40__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_40__5_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_40__5_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_40__5_/SI  
#------------------------------------------------------------------------



Path 979: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_40__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_40__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_40__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_40__4_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_40__4_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_40__4_/SI  
#------------------------------------------------------------------------



Path 980: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_40__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_40__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_40__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_40__3_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_40__3_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_40__3_/SI  
#------------------------------------------------------------------------



Path 981: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_40__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_40__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_40__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_40__2_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_40__2_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_40__2_/SI  
#------------------------------------------------------------------------



Path 982: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_40__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_40__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_40__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_40__0_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_40__0_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_40__0_/SI  
#------------------------------------------------------------------------



Path 983: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_36__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_36__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_36__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_36__7_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_36__7_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_36__7_/SI  
#------------------------------------------------------------------------



Path 984: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_36__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_36__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_36__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_36__6_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_36__6_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_36__6_/SI  
#------------------------------------------------------------------------



Path 985: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_36__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_36__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_36__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_36__5_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_36__5_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_36__5_/SI  
#------------------------------------------------------------------------



Path 986: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_36__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_36__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_36__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_36__3_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_36__3_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_36__3_/SI  
#------------------------------------------------------------------------



Path 987: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_36__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_36__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_36__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_36__0_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_36__0_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_36__0_/SI  
#------------------------------------------------------------------------



Path 988: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_35__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_35__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_35__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_35__4_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_35__4_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_35__4_/SI  
#------------------------------------------------------------------------



Path 989: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_34__7_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_34__7_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_34__7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_34__7_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_34__7_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_34__7_/SI  
#------------------------------------------------------------------------



Path 990: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_34__5_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_34__5_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_34__5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_34__5_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_34__5_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_34__5_/SI  
#------------------------------------------------------------------------



Path 991: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_34__3_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_34__3_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_34__3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_34__3_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_34__3_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_34__3_/SI  
#------------------------------------------------------------------------



Path 992: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_34__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_34__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_34__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_34__2_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_34__2_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_34__2_/SI  
#------------------------------------------------------------------------



Path 993: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_34__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_34__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_34__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_34__1_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_34__1_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_34__1_/SI  
#------------------------------------------------------------------------



Path 994: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_34__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_34__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_34__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_34__0_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_34__0_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_34__0_/SI  
#------------------------------------------------------------------------



Path 995: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_33__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_33__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_33__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_33__4_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_33__4_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_33__4_/SI  
#------------------------------------------------------------------------



Path 996: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_32__6_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_32__6_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_32__6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_32__6_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_32__6_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_32__6_/SI  
#------------------------------------------------------------------------



Path 997: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_32__4_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_32__4_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_32__4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_32__4_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_32__4_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_32__4_/SI  
#------------------------------------------------------------------------



Path 998: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_32__2_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_32__2_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_32__2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_32__2_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_32__2_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_32__2_/SI  
#------------------------------------------------------------------------



Path 999: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_32__1_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_32__1_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_32__1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_32__1_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_32__1_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_32__1_/SI  
#------------------------------------------------------------------------



Path 1000: MET (5641 ps) Setup Check with Pin fifomem/mem_reg_32__0_/CLK->SI
          Group: wclk
     Startpoint: (R) fifomem/mem_reg_32__0_/CLK
          Clock: (R) wclk
       Endpoint: (F) fifomem/mem_reg_32__0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-     176                  
     Required Time:=    5824                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=    5641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -       0     0    540    -  (arrival)  fifomem/mem_reg_32__0_/CLK 
    182     182    36      2  0.9  SDFFX1_LVT fifomem/mem_reg_32__0_/Q   
      0     182     -      2    -  SDFFX1_LVT fifomem/mem_reg_32__0_/SI  
#------------------------------------------------------------------------

