<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>filter_kernel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_138_7>
                <Slack>7.30</Slack>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_138_7>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>filter.cpp:138</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_138_7>
                    <Name>VITIS_LOOP_138_7</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>filter.cpp:138</SourceLocation>
                </VITIS_LOOP_138_7>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>27</BRAM_18K>
            <DSP>135</DSP>
            <FF>17745</FF>
            <LUT>24262</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>filter_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>filter_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>filter_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_stream_TDATA</name>
            <Object>input_stream_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_stream_TVALID</name>
            <Object>input_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_stream_TREADY</name>
            <Object>input_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_stream_TLAST</name>
            <Object>input_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_stream_TKEEP</name>
            <Object>input_stream_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_stream_TSTRB</name>
            <Object>input_stream_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_TDATA</name>
            <Object>output_stream_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_TVALID</name>
            <Object>output_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_TREADY</name>
            <Object>output_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_TLAST</name>
            <Object>output_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_TKEEP</name>
            <Object>output_stream_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_TSTRB</name>
            <Object>output_stream_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>filter_kernel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_filter_kernel_Pipeline_VITIS_LOOP_119_2_fu_272</InstName>
                    <ModuleName>filter_kernel_Pipeline_VITIS_LOOP_119_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>272</ID>
                    <BindInstances>icmp_ln119_fu_88_p2 add_ln119_fu_94_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_filter_kernel_Pipeline_VITIS_LOOP_119_21_fu_282</InstName>
                    <ModuleName>filter_kernel_Pipeline_VITIS_LOOP_119_21</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>282</ID>
                    <BindInstances>icmp_ln119_fu_88_p2 add_ln119_fu_94_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_filter_kernel_Pipeline_VITIS_LOOP_119_22_fu_292</InstName>
                    <ModuleName>filter_kernel_Pipeline_VITIS_LOOP_119_22</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>292</ID>
                    <BindInstances>icmp_ln119_fu_88_p2 add_ln119_fu_94_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302</InstName>
                    <ModuleName>filter_kernel_Pipeline_VITIS_LOOP_139_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>302</ID>
                    <BindInstances>icmp_ln139_fu_1141_p2 add_ln139_fu_1147_p2 empty_26_fu_1153_p2 src_col_fu_1171_p3 slt_fu_1264_p2 rev59_fu_1269_p2 src_col_4_fu_1278_p3 sparsemux_7_2_8_1_1_U124 sparsemux_7_2_8_1_1_U125 sparsemux_7_2_8_1_1_U126 sparsemux_7_2_8_1_1_U127 sparsemux_7_2_8_1_1_U128 sparsemux_7_2_8_1_1_U129 sparsemux_7_2_8_1_1_U130 sparsemux_7_2_8_1_1_U131 sparsemux_7_2_8_1_1_U132 sparsemux_7_2_8_1_1_U133 sparsemux_7_2_8_1_1_U134 sparsemux_7_2_8_1_1_U135 sparsemux_7_2_8_1_1_U136 sparsemux_7_2_8_1_1_U137 sparsemux_7_2_8_1_1_U138 sparsemux_7_2_8_1_1_U139 sparsemux_7_2_8_1_1_U140 sparsemux_7_2_8_1_1_U141 sparsemux_7_2_8_1_1_U142 sparsemux_7_2_8_1_1_U143 sparsemux_7_2_8_1_1_U144 sparsemux_7_2_8_1_1_U145 sparsemux_7_2_8_1_1_U146 sparsemux_7_2_8_1_1_U147 uitofp_32ns_32_6_no_dsp_1_U91 fmul_32ns_32ns_32_4_max_dsp_1_U37 fdiv_32ns_32ns_32_16_no_dsp_1_U64 fadd_32ns_32ns_32_5_full_dsp_1_U10 uitofp_32ns_32_6_no_dsp_1_U92 fmul_32ns_32ns_32_4_max_dsp_1_U38 fdiv_32ns_32ns_32_16_no_dsp_1_U65 fadd_32ns_32ns_32_5_full_dsp_1_U11 uitofp_32ns_32_6_no_dsp_1_U93 fmul_32ns_32ns_32_4_max_dsp_1_U39 fdiv_32ns_32ns_32_16_no_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U12 uitofp_32ns_32_6_no_dsp_1_U94 fmul_32ns_32ns_32_4_max_dsp_1_U40 fdiv_32ns_32ns_32_16_no_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U13 uitofp_32ns_32_6_no_dsp_1_U95 fmul_32ns_32ns_32_4_max_dsp_1_U41 fdiv_32ns_32ns_32_16_no_dsp_1_U68 fadd_32ns_32ns_32_5_full_dsp_1_U14 uitofp_32ns_32_6_no_dsp_1_U96 fmul_32ns_32ns_32_4_max_dsp_1_U42 fdiv_32ns_32ns_32_16_no_dsp_1_U69 fadd_32ns_32ns_32_5_full_dsp_1_U15 uitofp_32ns_32_6_no_dsp_1_U97 fmul_32ns_32ns_32_4_max_dsp_1_U43 fdiv_32ns_32ns_32_16_no_dsp_1_U70 fadd_32ns_32ns_32_5_full_dsp_1_U16 uitofp_32ns_32_6_no_dsp_1_U98 fmul_32ns_32ns_32_4_max_dsp_1_U44 fdiv_32ns_32ns_32_16_no_dsp_1_U71 fadd_32ns_32ns_32_5_full_dsp_1_U17 uitofp_32ns_32_6_no_dsp_1_U99 fmul_32ns_32ns_32_4_max_dsp_1_U45 fdiv_32ns_32ns_32_16_no_dsp_1_U72 fadd_32ns_32ns_32_5_full_dsp_1_U18 uitofp_32ns_32_6_no_dsp_1_U100 fmul_32ns_32ns_32_4_max_dsp_1_U46 fdiv_32ns_32ns_32_16_no_dsp_1_U73 fadd_32ns_32ns_32_5_full_dsp_1_U19 uitofp_32ns_32_6_no_dsp_1_U101 fmul_32ns_32ns_32_4_max_dsp_1_U47 fdiv_32ns_32ns_32_16_no_dsp_1_U74 fadd_32ns_32ns_32_5_full_dsp_1_U20 uitofp_32ns_32_6_no_dsp_1_U102 fmul_32ns_32ns_32_4_max_dsp_1_U48 fdiv_32ns_32ns_32_16_no_dsp_1_U75 fadd_32ns_32ns_32_5_full_dsp_1_U21 uitofp_32ns_32_6_no_dsp_1_U103 fmul_32ns_32ns_32_4_max_dsp_1_U49 fdiv_32ns_32ns_32_16_no_dsp_1_U76 fadd_32ns_32ns_32_5_full_dsp_1_U22 uitofp_32ns_32_6_no_dsp_1_U104 fmul_32ns_32ns_32_4_max_dsp_1_U50 fdiv_32ns_32ns_32_16_no_dsp_1_U77 fadd_32ns_32ns_32_5_full_dsp_1_U23 uitofp_32ns_32_6_no_dsp_1_U105 fmul_32ns_32ns_32_4_max_dsp_1_U51 fdiv_32ns_32ns_32_16_no_dsp_1_U78 fadd_32ns_32ns_32_5_full_dsp_1_U24 uitofp_32ns_32_6_no_dsp_1_U106 fmul_32ns_32ns_32_4_max_dsp_1_U52 fdiv_32ns_32ns_32_16_no_dsp_1_U79 fadd_32ns_32ns_32_5_full_dsp_1_U25 uitofp_32ns_32_6_no_dsp_1_U107 fmul_32ns_32ns_32_4_max_dsp_1_U53 fdiv_32ns_32ns_32_16_no_dsp_1_U80 fadd_32ns_32ns_32_5_full_dsp_1_U26 uitofp_32ns_32_6_no_dsp_1_U108 fmul_32ns_32ns_32_4_max_dsp_1_U54 fdiv_32ns_32ns_32_16_no_dsp_1_U81 fadd_32ns_32ns_32_5_full_dsp_1_U27 uitofp_32ns_32_6_no_dsp_1_U109 fmul_32ns_32ns_32_4_max_dsp_1_U55 fdiv_32ns_32ns_32_16_no_dsp_1_U82 fadd_32ns_32ns_32_5_full_dsp_1_U28 uitofp_32ns_32_6_no_dsp_1_U110 fmul_32ns_32ns_32_4_max_dsp_1_U56 fdiv_32ns_32ns_32_16_no_dsp_1_U83 fadd_32ns_32ns_32_5_full_dsp_1_U29 uitofp_32ns_32_6_no_dsp_1_U111 fmul_32ns_32ns_32_4_max_dsp_1_U57 fdiv_32ns_32ns_32_16_no_dsp_1_U84 fadd_32ns_32ns_32_5_full_dsp_1_U30 uitofp_32ns_32_6_no_dsp_1_U112 fmul_32ns_32ns_32_4_max_dsp_1_U58 fdiv_32ns_32ns_32_16_no_dsp_1_U85 fadd_32ns_32ns_32_5_full_dsp_1_U31 uitofp_32ns_32_6_no_dsp_1_U113 fmul_32ns_32ns_32_4_max_dsp_1_U59 fdiv_32ns_32ns_32_16_no_dsp_1_U86 fadd_32ns_32ns_32_5_full_dsp_1_U32 uitofp_32ns_32_6_no_dsp_1_U114 fmul_32ns_32ns_32_4_max_dsp_1_U60 fdiv_32ns_32ns_32_16_no_dsp_1_U87 fadd_32ns_32ns_32_5_full_dsp_1_U33 uitofp_32ns_32_6_no_dsp_1_U115 fmul_32ns_32ns_32_4_max_dsp_1_U61 fdiv_32ns_32ns_32_16_no_dsp_1_U88 fadd_32ns_32ns_32_5_full_dsp_1_U34 uitofp_32ns_32_6_no_dsp_1_U116 fmul_32ns_32ns_32_4_max_dsp_1_U62 fdiv_32ns_32ns_32_16_no_dsp_1_U89 fadd_32ns_32ns_32_5_full_dsp_1_U35 uitofp_32ns_32_6_no_dsp_1_U117 fmul_32ns_32ns_32_4_max_dsp_1_U63 fdiv_32ns_32ns_32_16_no_dsp_1_U90 fadd_32ns_32ns_32_5_full_dsp_1_U36 icmp_ln73_fu_1879_p2 icmp_ln73_1_fu_1885_p2 or_ln73_fu_1891_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U118 and_ln73_fu_1897_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U119 and_ln73_1_fu_1985_p2 select_ln725_fu_1989_p3 or_ln725_fu_1996_p2 select_ln725_1_fu_2001_p3 icmp_ln299_fu_2048_p2 sub_ln299_fu_2054_p2 icmp_ln299_1_fu_2064_p2 icmp_ln299_2_fu_2070_p2 icmp_ln299_3_fu_2076_p2 lshr_ln299_fu_2086_p2 tmp_36_fu_2459_p6 sub_ln299_1_fu_2096_p2 icmp_ln299_4_fu_2116_p2 shl_ln299_fu_2414_p2 tmp_36_fu_2459_p8 xor_ln299_fu_2425_p2 and_ln299_fu_2430_p2 or_ln299_fu_2435_p2 xor_ln299_1_fu_2439_p2 and_ln299_1_fu_2445_p2 sparsemux_9_3_8_1_1_U148 sub_ln299_2_fu_2630_p2 r_fu_2635_p3 icmp_ln74_fu_1920_p2 icmp_ln74_1_fu_1926_p2 or_ln74_fu_1932_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U120 and_ln74_fu_1938_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U121 and_ln74_1_fu_2126_p2 select_ln725_2_fu_2130_p3 or_ln725_1_fu_2137_p2 select_ln725_3_fu_2142_p3 icmp_ln299_5_fu_2189_p2 sub_ln299_3_fu_2195_p2 icmp_ln299_6_fu_2205_p2 icmp_ln299_7_fu_2211_p2 icmp_ln299_8_fu_2217_p2 lshr_ln299_1_fu_2227_p2 tmp_42_fu_2533_p6 sub_ln299_4_fu_2237_p2 icmp_ln299_9_fu_2257_p2 shl_ln299_1_fu_2488_p2 tmp_42_fu_2533_p8 xor_ln299_2_fu_2499_p2 and_ln299_2_fu_2504_p2 or_ln299_1_fu_2509_p2 xor_ln299_3_fu_2513_p2 and_ln299_3_fu_2519_p2 sparsemux_9_3_8_1_1_U149 sub_ln299_5_fu_2641_p2 g_fu_2646_p3 icmp_ln75_fu_1961_p2 icmp_ln75_1_fu_1967_p2 or_ln75_fu_1973_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U122 and_ln75_fu_1979_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U123 and_ln75_1_fu_2267_p2 select_ln725_4_fu_2271_p3 or_ln725_2_fu_2278_p2 select_ln725_5_fu_2283_p3 icmp_ln299_10_fu_2330_p2 sub_ln299_6_fu_2336_p2 icmp_ln299_11_fu_2346_p2 icmp_ln299_12_fu_2352_p2 icmp_ln299_13_fu_2358_p2 lshr_ln299_2_fu_2368_p2 tmp_46_fu_2607_p6 sub_ln299_7_fu_2378_p2 icmp_ln299_14_fu_2398_p2 shl_ln299_2_fu_2562_p2 tmp_46_fu_2607_p8 xor_ln299_4_fu_2573_p2 and_ln299_4_fu_2578_p2 or_ln299_2_fu_2583_p2 xor_ln299_5_fu_2587_p2 and_ln299_5_fu_2593_p2 sparsemux_9_3_8_1_1_U150 sub_ln299_8_fu_2652_p2 b_fu_2657_p3 icmp_ln154_fu_1179_p2 pixel_last_fu_1185_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>line_buffer_U line_buffer_1_U line_buffer_2_U line_buffer_3_U line_buffer_4_U line_buffer_5_U line_buffer_6_U line_buffer_7_U line_buffer_8_U sub14_i_fu_388_p2 sub23_i_fu_397_p2 sitofp_32ns_32_6_no_dsp_1_U192 sitofp_32ns_32_6_no_dsp_1_U193 sitofp_32ns_32_6_no_dsp_1_U194 sitofp_32ns_32_6_no_dsp_1_U195 sitofp_32ns_32_6_no_dsp_1_U196 sitofp_32ns_32_6_no_dsp_1_U197 sitofp_32ns_32_6_no_dsp_1_U198 sitofp_32ns_32_6_no_dsp_1_U199 sitofp_32ns_32_6_no_dsp_1_U200 sitofp_32ns_32_6_no_dsp_1_U201 icmp_ln138_fu_413_p2 row_2_fu_418_p2 cmp62_fu_424_p2 src_row_fu_433_p2 urem_32ns_3ns_2_36_seq_1_U202 empty_29_fu_485_p3 slt_fu_453_p2 rev_fu_458_p2 src_row_3_fu_464_p3 urem_31ns_3ns_2_35_seq_1_U203 add_ln138_1_fu_504_p2 icmp_ln138_1_fu_510_p2 select_ln138_fu_516_p3 control_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>filter_kernel_Pipeline_VITIS_LOOP_119_2</Name>
            <Loops>
                <VITIS_LOOP_119_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1922</Best-caseLatency>
                    <Average-caseLatency>1922</Average-caseLatency>
                    <Worst-caseLatency>1922</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1921</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_119_2>
                        <Name>VITIS_LOOP_119_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1920</TripCount>
                        <Latency>1920</Latency>
                        <AbsoluteTimeLatency>19.200 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_119_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>filter.cpp:119</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_119_2>
                            <Name>VITIS_LOOP_119_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>filter.cpp:119</SourceLocation>
                        </VITIS_LOOP_119_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_119_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln119_fu_88_p2" SOURCE="filter.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_94_p2" SOURCE="filter.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln119" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>filter_kernel_Pipeline_VITIS_LOOP_119_21</Name>
            <Loops>
                <VITIS_LOOP_119_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1922</Best-caseLatency>
                    <Average-caseLatency>1922</Average-caseLatency>
                    <Worst-caseLatency>1922</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1921</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_119_2>
                        <Name>VITIS_LOOP_119_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1920</TripCount>
                        <Latency>1920</Latency>
                        <AbsoluteTimeLatency>19.200 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_119_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>filter.cpp:119</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_119_2>
                            <Name>VITIS_LOOP_119_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>filter.cpp:119</SourceLocation>
                        </VITIS_LOOP_119_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_119_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln119_fu_88_p2" SOURCE="filter.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_94_p2" SOURCE="filter.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln119" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>filter_kernel_Pipeline_VITIS_LOOP_119_22</Name>
            <Loops>
                <VITIS_LOOP_119_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1922</Best-caseLatency>
                    <Average-caseLatency>1922</Average-caseLatency>
                    <Worst-caseLatency>1922</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1921</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_119_2>
                        <Name>VITIS_LOOP_119_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1920</TripCount>
                        <Latency>1920</Latency>
                        <AbsoluteTimeLatency>19.200 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_119_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>filter.cpp:119</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_119_2>
                            <Name>VITIS_LOOP_119_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>filter.cpp:119</SourceLocation>
                        </VITIS_LOOP_119_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_119_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln119_fu_88_p2" SOURCE="filter.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_94_p2" SOURCE="filter.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln119" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>filter_kernel_Pipeline_VITIS_LOOP_139_8</Name>
            <Loops>
                <VITIS_LOOP_139_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_139_8>
                        <Name>VITIS_LOOP_139_8</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>80</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_139_8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>filter.cpp:40~filter.cpp:151</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_139_8>
                            <Name>VITIS_LOOP_139_8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>filter.cpp:139</SourceLocation>
                        </VITIS_LOOP_139_8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>135</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>61</UTIL_DSP>
                    <FF>15527</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>14</UTIL_FF>
                    <LUT>21814</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>41</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln139_fu_1141_p2" SOURCE="filter.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln139" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_fu_1147_p2" SOURCE="filter.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_26_fu_1153_p2" SOURCE="filter.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="select" PRAGMA="" RTLNAME="src_col_fu_1171_p3" SOURCE="filter.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="src_col" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="setlt" PRAGMA="" RTLNAME="slt_fu_1264_p2" SOURCE="filter.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="slt" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="xor" PRAGMA="" RTLNAME="rev59_fu_1269_p2" SOURCE="filter.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="rev59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="select" PRAGMA="" RTLNAME="src_col_4_fu_1278_p3" SOURCE="filter.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="src_col_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U124" SOURCE="filter.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U125" SOURCE="filter.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U126" SOURCE="filter.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U127" SOURCE="filter.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U128" SOURCE="filter.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U129" SOURCE="filter.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U130" SOURCE="filter.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U131" SOURCE="filter.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U132" SOURCE="filter.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U133" SOURCE="filter.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U134" SOURCE="filter.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U135" SOURCE="filter.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U136" SOURCE="filter.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U137" SOURCE="filter.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U138" SOURCE="filter.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U139" SOURCE="filter.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U140" SOURCE="filter.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U141" SOURCE="filter.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U142" SOURCE="filter.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U143" SOURCE="filter.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U144" SOURCE="filter.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U145" SOURCE="filter.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U146" SOURCE="filter.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U147" SOURCE="filter.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="VITIS_LOOP_139_8" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_6_no_dsp_1_U91" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_139_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U37" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="VITIS_LOOP_139_8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U64" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_139_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U10" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="VITIS_LOOP_139_8" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_6_no_dsp_1_U92" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_139_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U38" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="VITIS_LOOP_139_8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U65" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_139_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U11" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="VITIS_LOOP_139_8" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_6_no_dsp_1_U93" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_139_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U39" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="VITIS_LOOP_139_8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U66" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_139_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U12" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="VITIS_LOOP_139_8" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_6_no_dsp_1_U94" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_139_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U40" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="VITIS_LOOP_139_8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U67" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_139_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U13" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="VITIS_LOOP_139_8" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_6_no_dsp_1_U95" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i_1434_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_139_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U41" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_1435_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="VITIS_LOOP_139_8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U68" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i_1436_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_139_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U14" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="VITIS_LOOP_139_8" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_6_no_dsp_1_U96" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i_1434_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_139_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U42" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_1435_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="VITIS_LOOP_139_8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U69" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i_1436_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_139_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U15" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="VITIS_LOOP_139_8" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_6_no_dsp_1_U97" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_139_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U43" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="VITIS_LOOP_139_8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U70" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_139_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U16" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="VITIS_LOOP_139_8" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_6_no_dsp_1_U98" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i_2445_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_139_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U44" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_2446_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="VITIS_LOOP_139_8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U71" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i_2447_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_139_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="VITIS_LOOP_139_8" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_6_no_dsp_1_U99" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i_2445_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_139_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U45" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_2446_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="VITIS_LOOP_139_8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U72" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i_2447_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_139_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U18" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="VITIS_LOOP_139_8" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_6_no_dsp_1_U100" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_139_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U46" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="VITIS_LOOP_139_8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U73" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_139_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U19" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="VITIS_LOOP_139_8" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_6_no_dsp_1_U101" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i_1_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_139_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U47" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_1_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="VITIS_LOOP_139_8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U74" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i_1_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_139_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U20" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="VITIS_LOOP_139_8" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_6_no_dsp_1_U102" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i_1_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_139_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U48" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_1_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="VITIS_LOOP_139_8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U75" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i_1_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_139_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U21" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="VITIS_LOOP_139_8" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_6_no_dsp_1_U103" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i_1_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_139_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U49" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="VITIS_LOOP_139_8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U76" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_139_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U22" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="VITIS_LOOP_139_8" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_6_no_dsp_1_U104" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i_1_1_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_139_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U50" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_1_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="VITIS_LOOP_139_8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U77" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i_1_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_139_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="VITIS_LOOP_139_8" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_6_no_dsp_1_U105" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i_1_1_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_139_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U51" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_1_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="VITIS_LOOP_139_8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U78" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i_1_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_139_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U24" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="VITIS_LOOP_139_8" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_6_no_dsp_1_U106" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i_1_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_139_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U52" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="VITIS_LOOP_139_8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U79" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_139_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U25" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="VITIS_LOOP_139_8" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_6_no_dsp_1_U107" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i_1_2_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_139_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U53" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_1_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="VITIS_LOOP_139_8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U80" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i_1_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_139_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U26" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="VITIS_LOOP_139_8" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_6_no_dsp_1_U108" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i_1_2_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_139_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U54" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_1_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="VITIS_LOOP_139_8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U81" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i_1_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_139_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U27" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="VITIS_LOOP_139_8" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_6_no_dsp_1_U109" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_139_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U55" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="VITIS_LOOP_139_8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U82" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_139_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U28" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="VITIS_LOOP_139_8" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_6_no_dsp_1_U110" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i_2_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_139_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U56" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_2_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="VITIS_LOOP_139_8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U83" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i_2_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_139_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U29" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="VITIS_LOOP_139_8" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_6_no_dsp_1_U111" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i_2_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_139_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U57" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_2_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="VITIS_LOOP_139_8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U84" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i_2_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_139_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U30" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="VITIS_LOOP_139_8" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_6_no_dsp_1_U112" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i_2_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_139_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U58" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="VITIS_LOOP_139_8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U85" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_139_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U31" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="VITIS_LOOP_139_8" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_6_no_dsp_1_U113" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i_2_1_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_139_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U59" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_2_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="VITIS_LOOP_139_8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U86" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i_2_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_139_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U32" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="VITIS_LOOP_139_8" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_6_no_dsp_1_U114" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i_2_1_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_139_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U60" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_2_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="VITIS_LOOP_139_8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U87" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i_2_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_139_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U33" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="VITIS_LOOP_139_8" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_6_no_dsp_1_U115" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i_2_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_139_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U61" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="VITIS_LOOP_139_8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U88" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_139_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U34" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="VITIS_LOOP_139_8" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_6_no_dsp_1_U116" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i_2_2_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_139_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U62" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_2_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="VITIS_LOOP_139_8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U89" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i_2_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_139_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U35" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="VITIS_LOOP_139_8" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_6_no_dsp_1_U117" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i_2_2_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_139_8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U63" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_2_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="VITIS_LOOP_139_8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U90" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i_2_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_139_8" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U36" SOURCE="filter.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln73_fu_1879_p2" SOURCE="filter.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln73_1_fu_1885_p2" SOURCE="filter.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_fu_1891_p2" SOURCE="filter.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_139_8" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U118" SOURCE="filter.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_fu_1897_p2" SOURCE="filter.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_139_8" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U119" SOURCE="filter.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_1_fu_1985_p2" SOURCE="filter.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln725_fu_1989_p3" SOURCE="filter.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln725" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln725_fu_1996_p2" SOURCE="filter.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln725" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln725_1_fu_2001_p3" SOURCE="filter.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln725_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln299_fu_2048_p2" SOURCE="filter.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln299" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln299_fu_2054_p2" SOURCE="filter.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln299" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln299_1_fu_2064_p2" SOURCE="filter.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln299_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln299_2_fu_2070_p2" SOURCE="filter.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln299_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln299_3_fu_2076_p2" SOURCE="filter.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln299_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln299_fu_2086_p2" SOURCE="filter.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln299" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="select" PRAGMA="" RTLNAME="tmp_36_fu_2459_p6" SOURCE="filter.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln299" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln299_1_fu_2096_p2" SOURCE="filter.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln299_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln299_4_fu_2116_p2" SOURCE="filter.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln299_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln299_fu_2414_p2" SOURCE="filter.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln299" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="select" PRAGMA="" RTLNAME="tmp_36_fu_2459_p8" SOURCE="filter.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln299_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln299_fu_2425_p2" SOURCE="filter.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln299" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln299_fu_2430_p2" SOURCE="filter.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln299" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln299_fu_2435_p2" SOURCE="filter.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln299" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln299_1_fu_2439_p2" SOURCE="filter.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln299_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln299_1_fu_2445_p2" SOURCE="filter.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln299_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_8_1_1_U148" SOURCE="filter.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln299_2_fu_2630_p2" SOURCE="filter.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln299_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="select" PRAGMA="" RTLNAME="r_fu_2635_p3" SOURCE="filter.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="r" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln74_fu_1920_p2" SOURCE="filter.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_1_fu_1926_p2" SOURCE="filter.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln74_fu_1932_p2" SOURCE="filter.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_139_8" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U120" SOURCE="filter.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_fu_1938_p2" SOURCE="filter.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_139_8" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U121" SOURCE="filter.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_1_fu_2126_p2" SOURCE="filter.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln74_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln725_2_fu_2130_p3" SOURCE="filter.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln725_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln725_1_fu_2137_p2" SOURCE="filter.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln725_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln725_3_fu_2142_p3" SOURCE="filter.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln725_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln299_5_fu_2189_p2" SOURCE="filter.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln299_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln299_3_fu_2195_p2" SOURCE="filter.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln299_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln299_6_fu_2205_p2" SOURCE="filter.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln299_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln299_7_fu_2211_p2" SOURCE="filter.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln299_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln299_8_fu_2217_p2" SOURCE="filter.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln299_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln299_1_fu_2227_p2" SOURCE="filter.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln299_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="select" PRAGMA="" RTLNAME="tmp_42_fu_2533_p6" SOURCE="filter.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln299_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln299_4_fu_2237_p2" SOURCE="filter.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln299_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln299_9_fu_2257_p2" SOURCE="filter.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln299_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln299_1_fu_2488_p2" SOURCE="filter.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln299_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="select" PRAGMA="" RTLNAME="tmp_42_fu_2533_p8" SOURCE="filter.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln299_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln299_2_fu_2499_p2" SOURCE="filter.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln299_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln299_2_fu_2504_p2" SOURCE="filter.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln299_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln299_1_fu_2509_p2" SOURCE="filter.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln299_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln299_3_fu_2513_p2" SOURCE="filter.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln299_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln299_3_fu_2519_p2" SOURCE="filter.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln299_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_8_1_1_U149" SOURCE="filter.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln299_5_fu_2641_p2" SOURCE="filter.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln299_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="select" PRAGMA="" RTLNAME="g_fu_2646_p3" SOURCE="filter.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="g" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln75_fu_1961_p2" SOURCE="filter.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln75_1_fu_1967_p2" SOURCE="filter.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln75_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln75_fu_1973_p2" SOURCE="filter.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_139_8" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U122" SOURCE="filter.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln75_fu_1979_p2" SOURCE="filter.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_139_8" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U123" SOURCE="filter.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln75_1_fu_2267_p2" SOURCE="filter.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln75_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln725_4_fu_2271_p3" SOURCE="filter.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln725_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln725_2_fu_2278_p2" SOURCE="filter.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln725_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln725_5_fu_2283_p3" SOURCE="filter.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln725_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln299_10_fu_2330_p2" SOURCE="filter.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln299_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln299_6_fu_2336_p2" SOURCE="filter.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln299_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln299_11_fu_2346_p2" SOURCE="filter.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln299_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln299_12_fu_2352_p2" SOURCE="filter.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln299_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln299_13_fu_2358_p2" SOURCE="filter.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln299_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln299_2_fu_2368_p2" SOURCE="filter.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln299_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="select" PRAGMA="" RTLNAME="tmp_46_fu_2607_p6" SOURCE="filter.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln299_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln299_7_fu_2378_p2" SOURCE="filter.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln299_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln299_14_fu_2398_p2" SOURCE="filter.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln299_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln299_2_fu_2562_p2" SOURCE="filter.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln299_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="select" PRAGMA="" RTLNAME="tmp_46_fu_2607_p8" SOURCE="filter.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln299_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln299_4_fu_2573_p2" SOURCE="filter.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln299_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln299_4_fu_2578_p2" SOURCE="filter.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln299_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln299_2_fu_2583_p2" SOURCE="filter.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln299_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln299_5_fu_2587_p2" SOURCE="filter.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln299_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln299_5_fu_2593_p2" SOURCE="filter.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln299_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_8_1_1_U150" SOURCE="filter.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln299_8_fu_2652_p2" SOURCE="filter.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln299_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="select" PRAGMA="" RTLNAME="b_fu_2657_p3" SOURCE="filter.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="b" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln154_fu_1179_p2" SOURCE="filter.cpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln154" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_8" OPTYPE="and" PRAGMA="" RTLNAME="pixel_last_fu_1185_p2" SOURCE="filter.cpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_last" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>filter_kernel</Name>
            <Loops>
                <VITIS_LOOP_138_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_138_7>
                        <Name>VITIS_LOOP_138_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_filter_kernel_Pipeline_VITIS_LOOP_139_8_fu_302</Instance>
                        </InstanceList>
                    </VITIS_LOOP_138_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>filter.cpp:138</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_138_7>
                            <Name>VITIS_LOOP_138_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>filter.cpp:138</SourceLocation>
                        </VITIS_LOOP_138_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>27</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>9</UTIL_BRAM>
                    <DSP>135</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>61</UTIL_DSP>
                    <FF>17745</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>16</UTIL_FF>
                    <LUT>24264</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>45</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="line_buffer_U" SOURCE="filter.cpp:109" STORAGESIZE="8 1920 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="line_buffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="line_buffer_1_U" SOURCE="filter.cpp:109" STORAGESIZE="8 1920 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="line_buffer_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="line_buffer_2_U" SOURCE="filter.cpp:109" STORAGESIZE="8 1920 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="line_buffer_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="line_buffer_3_U" SOURCE="filter.cpp:109" STORAGESIZE="8 1920 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="line_buffer_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="line_buffer_4_U" SOURCE="filter.cpp:109" STORAGESIZE="8 1920 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="line_buffer_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="line_buffer_5_U" SOURCE="filter.cpp:109" STORAGESIZE="8 1920 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="line_buffer_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="line_buffer_6_U" SOURCE="filter.cpp:109" STORAGESIZE="8 1920 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="line_buffer_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="line_buffer_7_U" SOURCE="filter.cpp:109" STORAGESIZE="8 1920 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="line_buffer_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="line_buffer_8_U" SOURCE="filter.cpp:109" STORAGESIZE="8 1920 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="line_buffer_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub14_i_fu_388_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub14_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub23_i_fu_397_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub23_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32ns_32_6_no_dsp_1_U192" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="conv18_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32ns_32_6_no_dsp_1_U193" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="conv17_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32ns_32_6_no_dsp_1_U194" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="conv17_i_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32ns_32_6_no_dsp_1_U195" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="conv17_i_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32ns_32_6_no_dsp_1_U196" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="conv17_i_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32ns_32_6_no_dsp_1_U197" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="conv17_i_1_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32ns_32_6_no_dsp_1_U198" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="conv17_i_1_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32ns_32_6_no_dsp_1_U199" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="conv17_i_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32ns_32_6_no_dsp_1_U200" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="conv17_i_2_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32ns_32_6_no_dsp_1_U201" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="conv17_i_2_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_138_7" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln138_fu_413_p2" SOURCE="filter.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_7" OPTYPE="add" PRAGMA="" RTLNAME="row_2_fu_418_p2" SOURCE="filter.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="row_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_138_7" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp62_fu_424_p2" SOURCE="filter.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_7" OPTYPE="add" PRAGMA="" RTLNAME="src_row_fu_433_p2" SOURCE="filter.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="src_row" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="35" LOOP="VITIS_LOOP_138_7" OPTYPE="urem" PRAGMA="" RTLNAME="urem_32ns_3ns_2_36_seq_1_U202" SOURCE="filter.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i_op" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_138_7" OPTYPE="select" PRAGMA="" RTLNAME="empty_29_fu_485_p3" SOURCE="filter.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_138_7" OPTYPE="setlt" PRAGMA="" RTLNAME="slt_fu_453_p2" SOURCE="filter.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="slt" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_138_7" OPTYPE="xor" PRAGMA="" RTLNAME="rev_fu_458_p2" SOURCE="filter.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="rev" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_138_7" OPTYPE="select" PRAGMA="" RTLNAME="src_row_3_fu_464_p3" SOURCE="filter.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="src_row_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="34" LOOP="VITIS_LOOP_138_7" OPTYPE="urem" PRAGMA="" RTLNAME="urem_31ns_3ns_2_35_seq_1_U203" SOURCE="filter.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="buffer_row" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_1_fu_504_p2" SOURCE="filter.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln138_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_138_7" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln138_1_fu_510_p2" SOURCE="filter.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln138_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_138_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln138_fu_516_p3" SOURCE="filter.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln138" VISIBLE="false"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="image_width" index="0" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="image_width" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="image_height" index="1" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="image_height" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="kernel_factor" index="2" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="kernel_factor" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="kernel" index="3" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="kernel" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="input_stream" index="4" direction="in" srcType="stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="input_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_stream" index="5" direction="out" srcType="stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="output_stream" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <memories>
                <memorie memorieName="kernel" offset="64" range="64"/>
            </memories>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="image_width" access="W" description="Data signal of image_width" range="32">
                    <fields>
                        <field offset="0" width="32" name="image_width" access="W" description="Bit 31 to 0 of image_width"/>
                    </fields>
                </register>
                <register offset="0x18" name="image_height" access="W" description="Data signal of image_height" range="32">
                    <fields>
                        <field offset="0" width="32" name="image_height" access="W" description="Bit 31 to 0 of image_height"/>
                    </fields>
                </register>
                <register offset="0x20" name="kernel_factor" access="W" description="Data signal of kernel_factor" range="32">
                    <fields>
                        <field offset="0" width="32" name="kernel_factor" access="W" description="Bit 31 to 0 of kernel_factor"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="16" argName="image_width"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="24" argName="image_height"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="32" argName="kernel_factor"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="kernel"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:input_stream:output_stream</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_stream" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="32" portPrefix="input_stream_">
            <ports>
                <port>input_stream_TDATA</port>
                <port>input_stream_TKEEP</port>
                <port>input_stream_TLAST</port>
                <port>input_stream_TREADY</port>
                <port>input_stream_TSTRB</port>
                <port>input_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="input_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_stream" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="32" portPrefix="output_stream_">
            <ports>
                <port>output_stream_TDATA</port>
                <port>output_stream_TKEEP</port>
                <port>output_stream_TLAST</port>
                <port>output_stream_TREADY</port>
                <port>output_stream_TSTRB</port>
                <port>output_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="output_stream"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 1</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">image_width, 0x10, 32, W, Data signal of image_width, </column>
                    <column name="s_axi_control">image_height, 0x18, 32, W, Data signal of image_height, </column>
                    <column name="s_axi_control">kernel_factor, 0x20, 32, W, Data signal of kernel_factor, </column>
                </table>
            </item>
            <item name="AXIS">
                <table>
                    <keys size="9">Interface, Direction, Register Mode, TDATA, TKEEP, TLAST, TREADY, TSTRB, TVALID</keys>
                    <column name="input_stream">in, both, 32, 4, 1, 1, 4, 1</column>
                    <column name="output_stream">out, both, 32, 4, 1, 1, 4, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="image_width">in, int</column>
                    <column name="image_height">in, int</column>
                    <column name="kernel_factor">in, int</column>
                    <column name="kernel">in, int*</column>
                    <column name="input_stream">in, stream&lt;hls::axis&lt;ap_int&lt;32&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                    <column name="output_stream">out, stream&lt;hls::axis&lt;ap_int&lt;32&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="image_width">s_axi_control, register, name=image_width offset=0x10 range=32</column>
                    <column name="image_height">s_axi_control, register, name=image_height offset=0x18 range=32</column>
                    <column name="kernel_factor">s_axi_control, register, name=kernel_factor offset=0x20 range=32</column>
                    <column name="kernel">s_axi_control, memory, name=kernel offset=64 range=64</column>
                    <column name="input_stream">input_stream, interface, </column>
                    <column name="output_stream">output_stream, interface, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="filter.cpp:17" status="valid" parentFunction="store" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="filter.cpp:31" status="valid" parentFunction="create_window" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="filter.cpp:36" status="valid" parentFunction="create_window" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="filter.cpp:60" status="valid" parentFunction="apply_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="filter.cpp:65" status="valid" parentFunction="apply_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="filter.cpp:67" status="valid" parentFunction="apply_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="filter.cpp:94" status="valid" parentFunction="filter_kernel" variable="image_width" isDirective="0" options="s_axilite port=image_width register bundle=control"/>
        <Pragma type="interface" location="filter.cpp:95" status="valid" parentFunction="filter_kernel" variable="image_height" isDirective="0" options="s_axilite port=image_height register bundle=control"/>
        <Pragma type="interface" location="filter.cpp:96" status="valid" parentFunction="filter_kernel" variable="kernel_factor" isDirective="0" options="s_axilite port=kernel_factor register bundle=control"/>
        <Pragma type="interface" location="filter.cpp:97" status="valid" parentFunction="filter_kernel" variable="kernel" isDirective="0" options="s_axilite port=kernel bundle=control"/>
        <Pragma type="interface" location="filter.cpp:104" status="valid" parentFunction="filter_kernel" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="interface" location="filter.cpp:106" status="valid" parentFunction="filter_kernel" variable="input_stream" isDirective="0" options="axis port=input_stream"/>
        <Pragma type="interface" location="filter.cpp:107" status="valid" parentFunction="filter_kernel" variable="output_stream" isDirective="0" options="axis port=output_stream"/>
        <Pragma type="array_partition" location="filter.cpp:110" status="valid" parentFunction="filter_kernel" variable="line_buffer" isDirective="0" options="variable=line_buffer complete dim=1"/>
        <Pragma type="array_partition" location="filter.cpp:111" status="valid" parentFunction="filter_kernel" variable="line_buffer" isDirective="0" options="variable=line_buffer complete dim=3"/>
        <Pragma type="array_partition" location="filter.cpp:114" status="valid" parentFunction="filter_kernel" variable="window" isDirective="0" options="variable=window complete dim=0"/>
        <Pragma type="unroll" location="filter.cpp:118" status="valid" parentFunction="filter_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="filter.cpp:120" status="valid" parentFunction="filter_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="filter.cpp:122" status="valid" parentFunction="filter_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="filter.cpp:132" status="valid" parentFunction="filter_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="filter.cpp:140" status="valid" parentFunction="filter_kernel" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

