module riscv_core
#(
	 parameter SUPPORT_BRANCH_PREDICTION = 1,
	 parameter SUPPORT_MULDIV            = 1,
	 parameter SUPPORT_SUPER             = 0,
	 parameter SUPPORT_MMU               = 0,
	 parameter SUPPORT_DUAL_ISSUE        = 1,
	 parameter SUPPORT_LOAD_BYPASS       = 1,
	 parameter SUPPORT_MUL_BYPASS        = 1,
	 parameter SUPPORT_REGFILE_XILINX    = 0,
	 parameter EXTRA_DECODE_STAGE        = 0,
	 parameter MEM_CACHE_ADDR_MIN        = 32'h80000000,
	 parameter MEM_CACHE_ADDR_MAX        = 32'h8fffffff,
	 parameter NUM_BTB_ENTRIES           = 32,
	 parameter NUM_BTB_ENTRIES_W         = 5,
	 parameter NUM_BHT_ENTRIES           = 512,
	 parameter NUM_BHT_ENTRIES_W         = 9,
	 parameter RAS_ENABLE                = 1,
	 parameter GSHARE_ENABLE             = 0,
	 parameter BHT_ENABLE                = 1,
	 parameter NUM_RAS_ENTRIES           = 8,
	 parameter NUM_RAS_ENTRIES_W         = 3
)
(
	input  logic         clk_i,
	input  logic         rst_i,
	input  logic [31:0]  mem_d_data_rd_i,
	input  logic         mem_d_accept_i,
	input  logic         mem_d_ack_i,
	input  logic         mem_d_error_i,
	input  logic [10:0]  mem_d_resp_tag_i,
	input  logic         mem_i_accept_i,
	input  logic         mem_i_valid_i,
	input  logic         mem_i_error_i,
	input  logic [63:0]  mem_i_inst_i,
	input  logic         intr_i,
	input  logic [31:0]  reset_vector_i,
	input  logic [31:0]  cpu_id_i,

	output logic [31:0]  mem_d_addr_o,
	output logic [31:0]  mem_d_data_wr_o,
	output logic         mem_d_rd_o,
	output logic [3:0]   mem_d_wr_o,
	output logic         mem_d_cacheable_o,
	output logic [10:0]  mem_d_req_tag_o,
	output logic         mem_d_invalidate_o,
	output logic         mem_d_writeback_o,
	output logic         mem_d_flush_o,
	output logic         mem_i_rd_o,
	output logic         mem_i_flush_o,
	output logic         mem_i_invalidate_o,
	output logic [31:0]  mem_i_pc_o
);

	// ------------------------------------------------------------
	// Internal interconnect signals
	// ------------------------------------------------------------
	logic           mmu_lsu_writeback_w;
	logic [4:0]     csr_opcode_rd_idx_w;
	logic [4:0]     mul_opcode_rd_idx_w;
	logic           fetch1_instr_csr_w;
	logic           branch_d_exec1_request_w;
	logic           mmu_flush_w;
	logic [31:0]    lsu_opcode_pc_w;
	logic [31:0]    branch_exec0_source_w;
	logic [1:0]     fetch_in_priv_w;
	logic [31:0]    csr_opcode_rb_operand_w;
	logic [31:0]    writeback_mem_value_w;
	logic [31:0]    writeback_div_value_w;
	logic           csr_opcode_valid_w;
	logic           branch_csr_request_w;
	logic [63:0]    mmu_ifetch_inst_w;
	logic           mmu_lsu_error_w;
	logic [31:0]    fetch0_pc_w;
	logic           branch_exec0_is_call_w;
	logic           mul_opcode_valid_w;
	logic           branch_exec0_request_w;
	logic           mmu_mxr_w;
	logic [31:0]    branch_exec0_pc_w;
	logic [31:0]    opcode0_pc_w;
	logic [31:0]    opcode0_ra_operand_w;
	logic           mmu_ifetch_valid_w;
	logic           csr_opcode_invalid_w;
	logic [5:0]     csr_writeback_exception_w;
	logic           branch_exec1_is_call_w;
	logic           branch_exec1_is_not_taken_w;
	logic [1:0]     branch_d_exec0_priv_w;
	logic           branch_exec1_is_taken_w;
	logic [4:0]     opcode1_rd_idx_w;
	logic [31:0]    opcode0_rb_operand_w;
	logic [31:0]    fetch1_instr_w;
	logic [31:0]    csr_writeback_exception_addr_w;
	logic           fetch1_instr_invalid_w;
	logic [3:0]     mmu_lsu_wr_w;
	logic           fetch_in_fault_w;
	logic           fetch0_instr_rd_valid_w;
	logic           branch_request_w;
	logic [31:0]    csr_opcode_pc_w;
	logic           mmu_lsu_ack_w;
	logic           writeback_mem_valid_w;
	logic [5:0]     csr_result_e1_exception_w;
	logic           fetch0_instr_div_w;
	logic           fetch0_fault_fetch_w;
	logic [31:0]    branch_info_pc_w;
	logic           fetch1_fault_page_w;
	logic [31:0]    mmu_lsu_data_wr_w;
	logic [10:0]    mmu_lsu_resp_tag_w;
	logic [10:0]    mmu_lsu_req_tag_w;
	logic           fetch1_instr_div_w;
	logic [31:0]    branch_exec1_source_w;
	logic [31:0]    mul_opcode_opcode_w;
	logic [31:0]    branch_d_exec0_pc_w;
	logic [31:0]    branch_pc_w;
	logic [4:0]     mul_opcode_ra_idx_w;
	logic [4:0]     csr_opcode_rb_idx_w;
	logic           lsu_stall_w;
	logic [31:0]    opcode1_pc_w;
	logic           branch_info_is_not_taken_w;
	logic [31:0]    branch_csr_pc_w;
	logic [4:0]     opcode0_ra_idx_w;
	logic           branch_info_is_taken_w;
	logic [31:0]    mul_opcode_pc_w;
	logic [31:0]    mul_opcode_rb_operand_w;
	logic           branch_info_is_ret_w;
	logic           branch_exec0_is_taken_w;
	logic [31:0]    mul_opcode_ra_operand_w;
	logic           fetch1_instr_exec_w;
	logic           fetch0_instr_exec_w;
	logic           exec1_hold_w;
	logic           exec0_opcode_valid_w;
	logic [31:0]    writeback_exec1_value_w;
	logic           branch_info_is_jmp_w;
	logic [31:0]    opcode1_rb_operand_w;
	logic           fetch1_instr_lsu_w;
	logic           branch_exec1_request_w;
	logic           lsu_opcode_invalid_w;
	logic [31:0]    mmu_lsu_addr_w;
	logic           mul_hold_w;
	logic           mmu_ifetch_accept_w;
	logic           branch_exec1_is_jmp_w;
	logic           mmu_ifetch_invalidate_w;
	logic [1:0]     branch_csr_priv_w;
	logic [31:0]    lsu_opcode_ra_operand_w;
	logic           mmu_lsu_rd_w;
	logic           fetch0_instr_mul_w;
	logic           fetch0_accept_w;
	logic [1:0]     branch_priv_w;
	logic           div_opcode_valid_w;
	logic           fetch0_instr_lsu_w;
	logic           interrupt_inhibit_w;
	logic           mmu_ifetch_error_w;
	logic [31:0]    branch_exec1_pc_w;
	logic           fetch0_instr_csr_w;
	logic [5:0]     writeback_mem_exception_w;
	logic           fetch1_instr_branch_w;
	logic           fetch0_valid_w;
	logic           csr_result_e1_write_w;
	logic [31:0]    csr_opcode_ra_operand_w;
	logic [31:0]    opcode0_opcode_w;
	logic [1:0]     branch_d_exec1_priv_w;
	logic           branch_exec0_is_not_taken_w;
	logic           branch_exec1_is_ret_w;
	logic           writeback_div_valid_w;
	logic [31:0]    opcode1_ra_operand_w;
	logic [4:0]     mul_opcode_rb_idx_w;
	logic [31:0]    mmu_ifetch_pc_w;
	logic           mmu_ifetch_rd_w;
	logic           fetch0_fault_page_w;
	logic           mmu_ifetch_flush_w;
	logic [31:0]    opcode1_opcode_w;
	logic [4:0]     lsu_opcode_rd_idx_w;
	logic [31:0]    lsu_opcode_opcode_w;
	logic           mmu_load_fault_w;
	logic [31:0]    mmu_satp_w;
	logic [31:0]    csr_result_e1_wdata_w;
	logic [4:0]     opcode1_ra_idx_w;
	logic           mmu_lsu_invalidate_w;
	logic [31:0]    writeback_exec0_value_w;
	logic [4:0]     csr_opcode_ra_idx_w;
	logic           ifence_w;
	logic           exec1_opcode_valid_w;
	logic           branch_exec0_is_jmp_w;
	logic [31:0]    fetch1_pc_w;
	logic [31:0]    csr_writeback_wdata_w;
	logic           fetch1_accept_w;
	logic           csr_writeback_write_w;
	logic           take_interrupt_w;
	logic [31:0]    csr_result_e1_value_w;
	logic [4:0]     opcode1_rb_idx_w;
	logic           fetch0_instr_invalid_w;
	logic [11:0]    csr_writeback_waddr_w;
	logic           fetch1_fault_fetch_w;
	logic           fetch1_valid_w;
	logic [31:0]    fetch0_instr_w;
	logic           mmu_lsu_cacheable_w;
	logic           branch_d_exec0_request_w;
	logic           opcode1_invalid_w;
	logic           exec0_hold_w;
	logic [4:0]     opcode0_rb_idx_w;
	logic           opcode0_invalid_w;
	logic           lsu_opcode_valid_w;
	logic           branch_info_request_w;
	logic [1:0]     mmu_priv_d_w;
	logic [31:0]    csr_opcode_opcode_w;
	logic           fetch0_instr_branch_w;
	logic           mul_opcode_invalid_w;
	logic           branch_exec0_is_ret_w;
	logic [31:0]    mmu_lsu_data_rd_w;
	logic [31:0]    writeback_mul_value_w;
	logic           mmu_lsu_flush_w;
	logic [4:0]     lsu_opcode_rb_idx_w;
	logic           mmu_lsu_accept_w;
	logic           fetch1_instr_rd_valid_w;
	logic [31:0]    lsu_opcode_rb_operand_w;
	logic           mmu_sum_w;
	logic [31:0]    branch_info_source_w;
	logic           branch_info_is_call_w;
	logic [4:0]     opcode0_rd_idx_w;
	logic [31:0]    branch_d_exec1_pc_w;
	logic [4:0]     lsu_opcode_ra_idx_w;
	logic [31:0]    csr_writeback_exception_pc_w;
	logic           fetch1_instr_mul_w;
	logic           mmu_store_fault_w;

	// ------------------------------------------------------------
	// Frontend
	// ------------------------------------------------------------
	riscv_frontend
	#(
		.XLEN               (32),
		.ILEN               (32),
		.RESET_PC           (32'h0000_0000),
		.SUPPORT_MMU        (SUPPORT_MMU),
		.SUPPORT_MULDIV     (SUPPORT_MULDIV),
		.EXTRA_DECODE_STAGE (EXTRA_DECODE_STAGE),
		.FIFO_DEPTH         (2)
	)
	u_frontend
	(
		.clk_i                  (clk_i),
		.rst_ni                 (~rst_i),

		.icache_accept_i        (mmu_ifetch_accept_w),
		.icache_valid_i         (mmu_ifetch_valid_w),
		.icache_bundle_i        (mmu_ifetch_inst_w),

		.fetch0_accept_i        (fetch0_accept_w),
		.fetch1_accept_i        (fetch1_accept_w),

		.branch_request_i       (branch_request_w),
		.branch_pc_i            (branch_pc_w),

		.icache_rd_o            (mmu_ifetch_rd_w),
		.icache_flush_o         (mmu_ifetch_flush_w),
		.icache_invalidate_o    (mmu_ifetch_invalidate_w),
		.icache_pc_o            (mmu_ifetch_pc_w),
		.icache_priv_o          (fetch_in_priv_w),

		.fetch0_valid_o         (fetch0_valid_w),
		.fetch0_instr_o         (fetch0_instr_w),
		.fetch0_pc_o            (fetch0_pc_w),
		.fetch0_fault_fetch_o   (fetch0_fault_fetch_w),
		.fetch0_fault_page_o    (fetch0_fault_page_w),
		.fetch0_instr_exec_o    (fetch0_instr_exec_w),
		.fetch0_instr_lsu_o     (fetch0_instr_lsu_w),
		.fetch0_instr_branch_o  (fetch0_instr_branch_w),
		.fetch0_instr_mul_o     (fetch0_instr_mul_w),
		.fetch0_instr_div_o     (fetch0_instr_div_w),
		.fetch0_instr_csr_o     (fetch0_instr_csr_w),
		.fetch0_instr_rd_valid_o(fetch0_instr_rd_valid_w),
		.fetch0_instr_invalid_o (fetch0_instr_invalid_w),

		.fetch1_valid_o         (fetch1_valid_w),
		.fetch1_instr_o         (fetch1_instr_w),
		.fetch1_pc_o            (fetch1_pc_w),
		.fetch1_fault_fetch_o   (fetch1_fault_fetch_w),
		.fetch1_fault_page_o    (fetch1_fault_page_w),
		.fetch1_instr_exec_o    (fetch1_instr_exec_w),
		.fetch1_instr_lsu_o     (fetch1_instr_lsu_w),
		.fetch1_instr_branch_o  (fetch1_instr_branch_w),
		.fetch1_instr_mul_o     (fetch1_instr_mul_w),
		.fetch1_instr_div_o     (fetch1_instr_div_w),
		.fetch1_instr_csr_o     (fetch1_instr_csr_w),
		.fetch1_instr_rd_valid_o(fetch1_instr_rd_valid_w),
		.fetch1_instr_invalid_o (fetch1_instr_invalid_w)
	);

	// ------------------------------------------------------------
	// MMU
	// ------------------------------------------------------------
	riscv_mmu
	#(
		 .MEM_CACHE_ADDR_MAX(MEM_CACHE_ADDR_MAX),
		 .SUPPORT_MMU(SUPPORT_MMU),
		 .MEM_CACHE_ADDR_MIN(MEM_CACHE_ADDR_MIN)
	)
	u_mmu
	(
		 .clk_i(clk_i),
		 .rst_i(rst_i),
		 .priv_d_i(mmu_priv_d_w),
		 .sum_i(mmu_sum_w),
		 .mxr_i(mmu_mxr_w),
		 .flush_i(mmu_flush_w),
		 .satp_i(mmu_satp_w),
		 .fetch_in_rd_i(mmu_ifetch_rd_w),
		 .fetch_in_flush_i(mmu_ifetch_flush_w),
		 .fetch_in_invalidate_i(mmu_ifetch_invalidate_w),
		 .fetch_in_pc_i(mmu_ifetch_pc_w),
		 .fetch_in_priv_i(fetch_in_priv_w),
		 .fetch_out_accept_i(mem_i_accept_i),
		 .fetch_out_valid_i(mem_i_valid_i),
		 .fetch_out_error_i(mem_i_error_i),
		 .fetch_out_inst_i(mem_i_inst_i),
		 .lsu_in_addr_i(mmu_lsu_addr_w),
		 .lsu_in_data_wr_i(mmu_lsu_data_wr_w),
		 .lsu_in_rd_i(mmu_lsu_rd_w),
		 .lsu_in_wr_i(mmu_lsu_wr_w),
		 .lsu_in_cacheable_i(mmu_lsu_cacheable_w),
		 .lsu_in_req_tag_i(mmu_lsu_req_tag_w),
		 .lsu_in_invalidate_i(mmu_lsu_invalidate_w),
		 .lsu_in_writeback_i(mmu_lsu_writeback_w),
		 .lsu_in_flush_i(mmu_lsu_flush_w),
		 .lsu_out_data_rd_i(mem_d_data_rd_i),
		 .lsu_out_accept_i(mem_d_accept_i),
		 .lsu_out_ack_i(mem_d_ack_i),
		 .lsu_out_error_i(mem_d_error_i),
		 .lsu_out_resp_tag_i(mem_d_resp_tag_i),

		 .fetch_in_accept_o(mmu_ifetch_accept_w),
		 .fetch_in_valid_o(mmu_ifetch_valid_w),
		 .fetch_in_error_o(mmu_ifetch_error_w),
		 .fetch_in_inst_o(mmu_ifetch_inst_w),
		 .fetch_out_rd_o(mem_i_rd_o),
		 .fetch_out_flush_o(mem_i_flush_o),
		 .fetch_out_invalidate_o(mem_i_invalidate_o),
		 .fetch_out_pc_o(mem_i_pc_o),
		 .fetch_in_fault_o(fetch_in_fault_w),
		 .lsu_in_data_rd_o(mmu_lsu_data_rd_w),
		 .lsu_in_accept_o(mmu_lsu_accept_w),
		 .lsu_in_ack_o(mmu_lsu_ack_w),
		 .lsu_in_error_o(mmu_lsu_error_w),
		 .lsu_in_resp_tag_o(mmu_lsu_resp_tag_w),
		 .lsu_out_addr_o(mem_d_addr_o),
		 .lsu_out_data_wr_o(mem_d_data_wr_o),
		 .lsu_out_rd_o(mem_d_rd_o),
		 .lsu_out_wr_o(mem_d_wr_o),
		 .lsu_out_cacheable_o(mem_d_cacheable_o),
		 .lsu_out_req_tag_o(mem_d_req_tag_o),
		 .lsu_out_invalidate_o(mem_d_invalidate_o),
		 .lsu_out_writeback_o(mem_d_writeback_o),
		 .lsu_out_flush_o(mem_d_flush_o),
		 .lsu_in_load_fault_o(mmu_load_fault_w),
		 .lsu_in_store_fault_o(mmu_store_fault_w)
	);

	// ------------------------------------------------------------
	// LSU
	// ------------------------------------------------------------
	riscv_lsu
	#(
		 .MEM_CACHE_ADDR_MAX(MEM_CACHE_ADDR_MAX),
		 .MEM_CACHE_ADDR_MIN(MEM_CACHE_ADDR_MIN)
	)
	u_lsu
	(
		 .clk_i(clk_i),
		 .rst_i(rst_i),
		 .opcode_valid_i(lsu_opcode_valid_w),
		 .opcode_opcode_i(lsu_opcode_opcode_w),
		 .opcode_pc_i(lsu_opcode_pc_w),
		 .opcode_invalid_i(lsu_opcode_invalid_w),
		 .opcode_rd_idx_i(lsu_opcode_rd_idx_w),
		 .opcode_ra_idx_i(lsu_opcode_ra_idx_w),
		 .opcode_rb_idx_i(lsu_opcode_rb_idx_w),
		 .opcode_ra_operand_i(lsu_opcode_ra_operand_w),
		 .opcode_rb_operand_i(lsu_opcode_rb_operand_w),
		 .mem_data_rd_i(mmu_lsu_data_rd_w),
		 .mem_accept_i(mmu_lsu_accept_w),
		 .mem_ack_i(mmu_lsu_ack_w),
		 .mem_error_i(mmu_lsu_error_w),
		 .mem_resp_tag_i(mmu_lsu_resp_tag_w),
		 .mem_load_fault_i(mmu_load_fault_w),
		 .mem_store_fault_i(mmu_store_fault_w),

		 .mem_addr_o(mmu_lsu_addr_w),
		 .mem_data_wr_o(mmu_lsu_data_wr_w),
		 .mem_rd_o(mmu_lsu_rd_w),
		 .mem_wr_o(mmu_lsu_wr_w),
		 .mem_cacheable_o(mmu_lsu_cacheable_w),
		 .mem_req_tag_o(mmu_lsu_req_tag_w),
		 .mem_invalidate_o(mmu_lsu_invalidate_w),
		 .mem_writeback_o(mmu_lsu_writeback_w),
		 .mem_flush_o(mmu_lsu_flush_w),
		 .writeback_valid_o(writeback_mem_valid_w),
		 .writeback_value_o(writeback_mem_value_w),
		 .writeback_exception_o(writeback_mem_exception_w),
		 .stall_o(lsu_stall_w)
	);

	// ------------------------------------------------------------
	// CSR
	// ------------------------------------------------------------
	riscv_csr
	#(
		 .SUPPORT_SUPER(SUPPORT_SUPER),
		 .SUPPORT_MULDIV(SUPPORT_MULDIV)
	)
	u_csr
	(
		 .clk_i(clk_i),
		 .rst_i(rst_i),
		 .intr_i(intr_i),
		 .opcode_valid_i(csr_opcode_valid_w),
		 .opcode_opcode_i(csr_opcode_opcode_w),
		 .opcode_pc_i(csr_opcode_pc_w),
		 .opcode_invalid_i(csr_opcode_invalid_w),
		 .opcode_rd_idx_i(csr_opcode_rd_idx_w),
		 .opcode_ra_idx_i(csr_opcode_ra_idx_w),
		 .opcode_rb_idx_i(csr_opcode_rb_idx_w),
		 .opcode_ra_operand_i(csr_opcode_ra_operand_w),
		 .opcode_rb_operand_i(csr_opcode_rb_operand_w),
		 .csr_writeback_write_i(csr_writeback_write_w),
		 .csr_writeback_waddr_i(csr_writeback_waddr_w),
		 .csr_writeback_wdata_i(csr_writeback_wdata_w),
		 .csr_writeback_exception_i(csr_writeback_exception_w),
		 .csr_writeback_exception_pc_i(csr_writeback_exception_pc_w),
		 .csr_writeback_exception_addr_i(csr_writeback_exception_addr_w),
		 .cpu_id_i(cpu_id_i),
		 .reset_vector_i(reset_vector_i),
		 .interrupt_inhibit_i(interrupt_inhibit_w),

		 .csr_result_e1_value_o(csr_result_e1_value_w),
		 .csr_result_e1_write_o(csr_result_e1_write_w),
		 .csr_result_e1_wdata_o(csr_result_e1_wdata_w),
		 .csr_result_e1_exception_o(csr_result_e1_exception_w),
		 .branch_csr_request_o(branch_csr_request_w),
		 .branch_csr_pc_o(branch_csr_pc_w),
		 .branch_csr_priv_o(branch_csr_priv_w),
		 .take_interrupt_o(take_interrupt_w),
		 .ifence_o(ifence_w),
		 .mmu_priv_d_o(mmu_priv_d_w),
		 .mmu_sum_o(mmu_sum_w),
		 .mmu_mxr_o(mmu_mxr_w),
		 .mmu_flush_o(mmu_flush_w),
		 .mmu_satp_o(mmu_satp_w)
	);

	// ------------------------------------------------------------
	// Multiplier / Divider
	// ------------------------------------------------------------
	riscv_multiplier
	u_mul
	(
		 .clk_i(clk_i),
		 .rst_i(rst_i),
		 .opcode_valid_i(mul_opcode_valid_w),
		 .opcode_opcode_i(mul_opcode_opcode_w),
		 .opcode_pc_i(mul_opcode_pc_w),
		 .opcode_invalid_i(mul_opcode_invalid_w),
		 .opcode_rd_idx_i(mul_opcode_rd_idx_w),
		 .opcode_ra_idx_i(mul_opcode_ra_idx_w),
		 .opcode_rb_idx_i(mul_opcode_rb_idx_w),
		 .opcode_ra_operand_i(mul_opcode_ra_operand_w),
		 .opcode_rb_operand_i(mul_opcode_rb_operand_w),
		 .hold_i(mul_hold_w),

		 .writeback_value_o(writeback_mul_value_w)
	);

	riscv_divider
	u_div
	(
		 .clk_i(clk_i),
		 .rst_i(rst_i),
		 .opcode_valid_i(div_opcode_valid_w),
		 .opcode_opcode_i(opcode0_opcode_w),
		 .opcode_pc_i(opcode0_pc_w),
		 .opcode_invalid_i(opcode0_invalid_w),
		 .opcode_rd_idx_i(opcode0_rd_idx_w),
		 .opcode_ra_idx_i(opcode0_ra_idx_w),
		 .opcode_rb_idx_i(opcode0_rb_idx_w),
		 .opcode_ra_operand_i(opcode0_ra_operand_w),
		 .opcode_rb_operand_i(opcode0_rb_operand_w),

		 .writeback_valid_o(writeback_div_valid_w),
		 .writeback_value_o(writeback_div_value_w)
	);

	// ------------------------------------------------------------
	// Issue
	// ------------------------------------------------------------
	riscv_issue
	#(
		 .SUPPORT_REGFILE_XILINX(SUPPORT_REGFILE_XILINX),
		 .SUPPORT_LOAD_BYPASS(SUPPORT_LOAD_BYPASS),
		 .SUPPORT_MULDIV(SUPPORT_MULDIV),
		 .SUPPORT_MUL_BYPASS(SUPPORT_MUL_BYPASS),
		 .SUPPORT_DUAL_ISSUE(SUPPORT_DUAL_ISSUE)
	)
	u_issue
	(
		 .clk_i(clk_i),
		 .rst_i(rst_i),
		 .fetch0_valid_i(fetch0_valid_w),
		 .fetch0_instr_i(fetch0_instr_w),
		 .fetch0_pc_i(fetch0_pc_w),
		 .fetch0_fault_fetch_i(fetch0_fault_fetch_w),
		 .fetch0_fault_page_i(fetch0_fault_page_w),
		 .fetch0_instr_exec_i(fetch0_instr_exec_w),
		 .fetch0_instr_lsu_i(fetch0_instr_lsu_w),
		 .fetch0_instr_branch_i(fetch0_instr_branch_w),
		 .fetch0_instr_mul_i(fetch0_instr_mul_w),
		 .fetch0_instr_div_i(fetch0_instr_div_w),
		 .fetch0_instr_csr_i(fetch0_instr_csr_w),
		 .fetch0_instr_rd_valid_i(fetch0_instr_rd_valid_w),
		 .fetch0_instr_invalid_i(fetch0_instr_invalid_w),
		 .fetch1_valid_i(fetch1_valid_w),
		 .fetch1_instr_i(fetch1_instr_w),
		 .fetch1_pc_i(fetch1_pc_w),
		 .fetch1_fault_fetch_i(fetch1_fault_fetch_w),
		 .fetch1_fault_page_i(fetch1_fault_page_w),
		 .fetch1_instr_exec_i(fetch1_instr_exec_w),
		 .fetch1_instr_lsu_i(fetch1_instr_lsu_w),
		 .fetch1_instr_branch_i(fetch1_instr_branch_w),
		 .fetch1_instr_mul_i(fetch1_instr_mul_w),
		 .fetch1_instr_div_i(fetch1_instr_div_w),
		 .fetch1_instr_csr_i(fetch1_instr_csr_w),
		 .fetch1_instr_rd_valid_i(fetch1_instr_rd_valid_w),
		 .fetch1_instr_invalid_i(fetch1_instr_invalid_w),
		 .branch_exec0_request_i(branch_exec0_request_w),
		 .branch_exec0_is_taken_i(branch_exec0_is_taken_w),
		 .branch_exec0_is_not_taken_i(branch_exec0_is_not_taken_w),
		 .branch_exec0_source_i(branch_exec0_source_w),
		 .branch_exec0_is_call_i(branch_exec0_is_call_w),
		 .branch_exec0_is_ret_i(branch_exec0_is_ret_w),
		 .branch_exec0_is_jmp_i(branch_exec0_is_jmp_w),
		 .branch_exec0_pc_i(branch_exec0_pc_w),
		 .branch_d_exec0_request_i(branch_d_exec0_request_w),
		 .branch_d_exec0_pc_i(branch_d_exec0_pc_w),
		 .branch_d_exec0_priv_i(branch_d_exec0_priv_w),
		 .branch_exec1_request_i(branch_exec1_request_w),
		 .branch_exec1_is_taken_i(branch_exec1_is_taken_w),
		 .branch_exec1_is_not_taken_i(branch_exec1_is_not_taken_w),
		 .branch_exec1_source_i(branch_exec1_source_w),
		 .branch_exec1_is_call_i(branch_exec1_is_call_w),
		 .branch_exec1_is_ret_i(branch_exec1_is_ret_w),
		 .branch_exec1_is_jmp_i(branch_exec1_is_jmp_w),
		 .branch_exec1_pc_i(branch_exec1_pc_w),
		 .branch_d_exec1_request_i(branch_d_exec1_request_w),
		 .branch_d_exec1_pc_i(branch_d_exec1_pc_w),
		 .branch_d_exec1_priv_i(branch_d_exec1_priv_w),
		 .branch_csr_request_i(branch_csr_request_w),
		 .branch_csr_pc_i(branch_csr_pc_w),
		 .branch_csr_priv_i(branch_csr_priv_w),
		 .writeback_exec0_value_i(writeback_exec0_value_w),
		 .writeback_exec1_value_i(writeback_exec1_value_w),
		 .writeback_mem_valid_i(writeback_mem_valid_w),
		 .writeback_mem_value_i(writeback_mem_value_w),
		 .writeback_mem_exception_i(writeback_mem_exception_w),
		 .writeback_mul_value_i(writeback_mul_value_w),
		 .writeback_div_valid_i(writeback_div_valid_w),
		 .writeback_div_value_i(writeback_div_value_w),
		 .csr_result_e1_value_i(csr_result_e1_value_w),
		 .csr_result_e1_write_i(csr_result_e1_write_w),
		 .csr_result_e1_wdata_i(csr_result_e1_wdata_w),
		 .csr_result_e1_exception_i(csr_result_e1_exception_w),
		 .lsu_stall_i(lsu_stall_w),
		 .take_interrupt_i(take_interrupt_w),

		 .fetch0_accept_o(fetch0_accept_w),
		 .fetch1_accept_o(fetch1_accept_w),
		 .branch_request_o(branch_request_w),
		 .branch_pc_o(branch_pc_w),
		 .branch_priv_o(branch_priv_w),
		 .branch_info_request_o(branch_info_request_w),
		 .branch_info_is_taken_o(branch_info_is_taken_w),
		 .branch_info_is_not_taken_o(branch_info_is_not_taken_w),
		 .branch_info_source_o(branch_info_source_w),
		 .branch_info_is_call_o(branch_info_is_call_w),
		 .branch_info_is_ret_o(branch_info_is_ret_w),
		 .branch_info_is_jmp_o(branch_info_is_jmp_w),
		 .branch_info_pc_o(branch_info_pc_w),
		 .exec0_opcode_valid_o(exec0_opcode_valid_w),
		 .exec1_opcode_valid_o(exec1_opcode_valid_w),
		 .lsu_opcode_valid_o(lsu_opcode_valid_w),
		 .csr_opcode_valid_o(csr_opcode_valid_w),
		 .mul_opcode_valid_o(mul_opcode_valid_w),
		 .div_opcode_valid_o(div_opcode_valid_w),
		 .opcode0_opcode_o(opcode0_opcode_w),
		 .opcode0_pc_o(opcode0_pc_w),
		 .opcode0_invalid_o(opcode0_invalid_w),
		 .opcode0_rd_idx_o(opcode0_rd_idx_w),
		 .opcode0_ra_idx_o(opcode0_ra_idx_w),
		 .opcode0_rb_idx_o(opcode0_rb_idx_w),
		 .opcode0_ra_operand_o(opcode0_ra_operand_w),
		 .opcode0_rb_operand_o(opcode0_rb_operand_w),
		 .opcode1_opcode_o(opcode1_opcode_w),
		 .opcode1_pc_o(opcode1_pc_w),
		 .opcode1_invalid_o(opcode1_invalid_w),
		 .opcode1_rd_idx_o(opcode1_rd_idx_w),
		 .opcode1_ra_idx_o(opcode1_ra_idx_w),
		 .opcode1_rb_idx_o(opcode1_rb_idx_w),
		 .opcode1_ra_operand_o(opcode1_ra_operand_w),
		 .opcode1_rb_operand_o(opcode1_rb_operand_w),
		 .lsu_opcode_opcode_o(lsu_opcode_opcode_w),
		 .lsu_opcode_pc_o(lsu_opcode_pc_w),
		 .lsu_opcode_invalid_o(lsu_opcode_invalid_w),
		 .lsu_opcode_rd_idx_o(lsu_opcode_rd_idx_w),
		 .lsu_opcode_ra_idx_o(lsu_opcode_ra_idx_w),
		 .lsu_opcode_rb_idx_o(lsu_opcode_rb_idx_w),
		 .lsu_opcode_ra_operand_o(lsu_opcode_ra_operand_w),
		 .lsu_opcode_rb_operand_o(lsu_opcode_rb_operand_w),
		 .mul_opcode_opcode_o(mul_opcode_opcode_w),
		 .mul_opcode_pc_o(mul_opcode_pc_w),
		 .mul_opcode_invalid_o(mul_opcode_invalid_w),
		 .mul_opcode_rd_idx_o(mul_opcode_rd_idx_w),
		 .mul_opcode_ra_idx_o(mul_opcode_ra_idx_w),
		 .mul_opcode_rb_idx_o(mul_opcode_rb_idx_w),
		 .mul_opcode_ra_operand_o(mul_opcode_ra_operand_w),
		 .mul_opcode_rb_operand_o(mul_opcode_rb_operand_w),
		 .csr_opcode_opcode_o(csr_opcode_opcode_w),
		 .csr_opcode_pc_o(csr_opcode_pc_w),
		 .csr_opcode_invalid_o(csr_opcode_invalid_w),
		 .csr_opcode_rd_idx_o(csr_opcode_rd_idx_w),
		 .csr_opcode_ra_idx_o(csr_opcode_ra_idx_w),
		 .csr_opcode_rb_idx_o(csr_opcode_rb_idx_w),
		 .csr_opcode_ra_operand_o(csr_opcode_ra_operand_w),
		 .csr_opcode_rb_operand_o(csr_opcode_rb_operand_w),
		 .csr_writeback_write_o(csr_writeback_write_w),
		 .csr_writeback_waddr_o(csr_writeback_waddr_w),
		 .csr_writeback_wdata_o(csr_writeback_wdata_w),
		 .csr_writeback_exception_o(csr_writeback_exception_w),
		 .csr_writeback_exception_pc_o(csr_writeback_exception_pc_w),
		 .csr_writeback_exception_addr_o(csr_writeback_exception_addr_w),
		 .exec0_hold_o(exec0_hold_w),
		 .exec1_hold_o(exec1_hold_w),
		 .mul_hold_o(mul_hold_w),
		 .interrupt_inhibit_o(interrupt_inhibit_w)
	);

	// ------------------------------------------------------------
	// Exec units
	// ------------------------------------------------------------
	riscv_exec
	u_exec0
	(
		 .clk_i(clk_i),
		 .rst_i(rst_i),
		 .opcode_valid_i(exec0_opcode_valid_w),
		 .opcode_opcode_i(opcode0_opcode_w),
		 .opcode_pc_i(opcode0_pc_w),
		 .opcode_invalid_i(opcode0_invalid_w),
		 .opcode_rd_idx_i(opcode0_rd_idx_w),
		 .opcode_ra_idx_i(opcode0_ra_idx_w),
		 .opcode_rb_idx_i(opcode0_rb_idx_w),
		 .opcode_ra_operand_i(opcode0_ra_operand_w),
		 .opcode_rb_operand_i(opcode0_rb_operand_w),
		 .hold_i(exec0_hold_w),

		 .branch_request_o(branch_exec0_request_w),
		 .branch_is_taken_o(branch_exec0_is_taken_w),
		 .branch_is_not_taken_o(branch_exec0_is_not_taken_w),
		 .branch_source_o(branch_exec0_source_w),
		 .branch_is_call_o(branch_exec0_is_call_w),
		 .branch_is_ret_o(branch_exec0_is_ret_w),
		 .branch_is_jmp_o(branch_exec0_is_jmp_w),
		 .branch_pc_o(branch_exec0_pc_w),
		 .branch_d_request_o(branch_d_exec0_request_w),
		 .branch_d_pc_o(branch_d_exec0_pc_w),
		 .branch_d_priv_o(branch_d_exec0_priv_w),
		 .writeback_value_o(writeback_exec0_value_w)
	);

	riscv_exec
	u_exec1
	(
		 .clk_i(clk_i),
		 .rst_i(rst_i),
		 .opcode_valid_i(exec1_opcode_valid_w),
		 .opcode_opcode_i(opcode1_opcode_w),
		 .opcode_pc_i(opcode1_pc_w),
		 .opcode_invalid_i(opcode1_invalid_w),
		 .opcode_rd_idx_i(opcode1_rd_idx_w),
		 .opcode_ra_idx_i(opcode1_ra_idx_w),
		 .opcode_rb_idx_i(opcode1_rb_idx_w),
		 .opcode_ra_operand_i(opcode1_ra_operand_w),
		 .opcode_rb_operand_i(opcode1_rb_operand_w),
		 .hold_i(exec1_hold_w),

		 .branch_request_o(branch_exec1_request_w),
		 .branch_is_taken_o(branch_exec1_is_taken_w),
		 .branch_is_not_taken_o(branch_exec1_is_not_taken_w),
		 .branch_source_o(branch_exec1_source_w),
		 .branch_is_call_o(branch_exec1_is_call_w),
		 .branch_is_ret_o(branch_exec1_is_ret_w),
		 .branch_is_jmp_o(branch_exec1_is_jmp_w),
		 .branch_pc_o(branch_exec1_pc_w),
		 .branch_d_request_o(branch_d_exec1_request_w),
		 .branch_d_pc_o(branch_d_exec1_pc_w),
		 .branch_d_priv_o(branch_d_exec1_priv_w),
		 .writeback_value_o(writeback_exec1_value_w)
	);

endmodule