{"vcs1":{"timestamp_begin":1683138587.037926418, "rt":0.58, "ut":0.29, "st":0.14}}
{"vcselab":{"timestamp_begin":1683138587.692481529, "rt":0.42, "ut":0.23, "st":0.11}}
{"link":{"timestamp_begin":1683138588.173050772, "rt":0.24, "ut":0.07, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683138586.671870241}
{"VCS_COMP_START_TIME": 1683138586.671870241}
{"VCS_COMP_END_TIME": 1683138588.484348783}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 341012}}
{"stitch_vcselab": {"peak_mem": 238992}}
