#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000b87fd0 .scope module, "ICARUS_TB" "ICARUS_TB" 2 5;
 .timescale -8 -9;
v0000000000be4270_0 .var "clk", 0 0;
v0000000000be5350_0 .net "data_rx", 511 0, v0000000000be5cb0_0;  1 drivers
v0000000000be53f0_0 .var "data_tx", 511 0;
v0000000000be4c70_0 .var "reset", 0 0;
v0000000000be5850_0 .var "spi_clk", 0 0;
v0000000000be44f0_0 .var "spi_cs", 0 0;
v0000000000be4770_0 .net "spi_miso", 0 0, v0000000000be4090_0;  1 drivers
v0000000000befaf0_0 .net "spi_miso_tri", 0 0, L_0000000000bf0980;  1 drivers
v0000000000befc30_0 .var "spi_mosi", 0 0;
v0000000000bef050_0 .net "spi_read", 0 0, L_0000000000b78540;  1 drivers
v0000000000beeb50_0 .net "spi_write", 0 0, L_0000000000bf0e50;  1 drivers
S_000000000094a100 .scope module, "spiHost" "SPI_RASPBERRY" 2 73, 3 2 0, S_0000000000b87fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "SPI_CS";
    .port_info 2 /INPUT 1 "SPI_CLK";
    .port_info 3 /INPUT 1 "SPI_MOSI";
    .port_info 4 /INPUT 512 "DATA_TX";
    .port_info 5 /INPUT 1 "RESET";
    .port_info 6 /OUTPUT 1 "SPI_MISO_TRI";
    .port_info 7 /OUTPUT 1 "SPI_MISO";
    .port_info 8 /OUTPUT 512 "DATA_RX";
    .port_info 9 /OUTPUT 1 "SPI_READ";
    .port_info 10 /OUTPUT 1 "SPI_WRITE";
P_0000000000b85210 .param/l "SPI_FILTER" 0 3 36, +C4<00000000000000000000000000000010>;
L_0000000000b783f0 .functor AND 1, v0000000000be5f30_0, L_0000000000befcd0, C4<1>, C4<1>;
L_0000000000b78540 .functor AND 1, L_0000000000b783f0, L_0000000000bee0b0, C4<1>, C4<1>;
L_0000000000bf0de0 .functor AND 1, v0000000000be5f30_0, L_0000000000bef9b0, C4<1>, C4<1>;
L_0000000000bf0e50 .functor AND 1, L_0000000000bf0de0, L_0000000000beefb0, C4<1>, C4<1>;
L_0000000000bf0980 .functor BUFZ 1, L_0000000000bf0e50, C4<0>, C4<0>, C4<0>;
L_0000000000bf0d00 .functor AND 1, v0000000000be5d50_0, L_0000000000bee790, C4<1>, C4<1>;
L_0000000000bf0ec0 .functor AND 1, L_0000000000bef5f0, v0000000000be5710_0, C4<1>, C4<1>;
L_0000000000bf09f0 .functor AND 1, v0000000000be52b0_0, L_0000000000bef730, C4<1>, C4<1>;
L_0000000000bf0a60 .functor AND 1, L_0000000000bf09f0, v0000000000be5f30_0, C4<1>, C4<1>;
L_0000000000bf01a0 .functor AND 1, L_0000000000beebf0, v0000000000be5df0_0, C4<1>, C4<1>;
L_0000000000bf0d70 .functor AND 1, L_0000000000bf01a0, v0000000000be5f30_0, C4<1>, C4<1>;
v0000000000be4b30_0 .net "CLK", 0 0, v0000000000be4270_0;  1 drivers
v0000000000be5cb0_0 .var "DATA_RX", 511 0;
v0000000000be4810_0 .net "DATA_TX", 511 0, v0000000000be53f0_0;  1 drivers
v0000000000be58f0_0 .net "RESET", 0 0, v0000000000be4c70_0;  1 drivers
v0000000000be4950_0 .net "SPI_CLK", 0 0, v0000000000be5850_0;  1 drivers
v0000000000be55d0_0 .net "SPI_CS", 0 0, v0000000000be44f0_0;  1 drivers
v0000000000be4090_0 .var "SPI_MISO", 0 0;
v0000000000be5990_0 .net "SPI_MISO_TRI", 0 0, L_0000000000bf0980;  alias, 1 drivers
v0000000000be5670_0 .net "SPI_MOSI", 0 0, v0000000000befc30_0;  1 drivers
v0000000000be5210_0 .net "SPI_READ", 0 0, L_0000000000b78540;  alias, 1 drivers
v0000000000be5c10_0 .net "SPI_WRITE", 0 0, L_0000000000bf0e50;  alias, 1 drivers
v0000000000be5030_0 .net *"_s1", 0 0, L_0000000000befcd0;  1 drivers
v0000000000be50d0_0 .net *"_s10", 0 0, L_0000000000bf0de0;  1 drivers
v0000000000be49f0_0 .net *"_s13", 0 0, L_0000000000beefb0;  1 drivers
v0000000000be4e50_0 .net *"_s19", 0 0, L_0000000000bee790;  1 drivers
v0000000000be4630_0 .net *"_s2", 0 0, L_0000000000b783f0;  1 drivers
v0000000000be4a90_0 .net *"_s23", 0 0, L_0000000000bef5f0;  1 drivers
v0000000000be4d10_0 .net *"_s27", 0 0, L_0000000000bef730;  1 drivers
v0000000000be4db0_0 .net *"_s28", 0 0, L_0000000000bf09f0;  1 drivers
v0000000000be48b0_0 .net *"_s33", 0 0, L_0000000000beebf0;  1 drivers
v0000000000be5a30_0 .net *"_s34", 0 0, L_0000000000bf01a0;  1 drivers
v0000000000be5490_0 .net *"_s5", 0 0, L_0000000000bee0b0;  1 drivers
v0000000000be4ef0_0 .net *"_s9", 0 0, L_0000000000bef9b0;  1 drivers
v0000000000be5e90_0 .var "data_rx_temp", 519 0;
v0000000000be5b70_0 .var "data_tx_temp", 519 0;
v0000000000be5d50_0 .var "hri1", 0 0;
v0000000000be5710_0 .var "hri2", 0 0;
v0000000000be52b0_0 .var "hri3", 0 0;
v0000000000be5df0_0 .var "hri4", 0 0;
v0000000000be5ad0_0 .var "i_ctr_data_rx", 11 0;
v0000000000be4f90_0 .var "i_ctr_data_tx", 11 0;
v0000000000be5f30_0 .var "spi_activ", 0 0;
v0000000000be4590_0 .var "spi_clk_ctr", 11 0;
v0000000000be4310_0 .net "spi_clk_fe", 0 0, L_0000000000bf0d70;  1 drivers
v0000000000be4bd0_0 .net "spi_clk_filter", 0 0, v0000000000b62c80_0;  1 drivers
v0000000000be43b0_0 .net "spi_clk_re", 0 0, L_0000000000bf0a60;  1 drivers
v0000000000be4130_0 .net "spi_cs_fe", 0 0, L_0000000000bf0ec0;  1 drivers
v0000000000be41d0_0 .var "spi_cs_fe_delay", 0 0;
v0000000000be4450_0 .net "spi_cs_filter", 0 0, v0000000000b630e0_0;  1 drivers
v0000000000be46d0_0 .net "spi_cs_re", 0 0, L_0000000000bf0d00;  1 drivers
v0000000000be5170_0 .net "spi_mosi_filter", 0 0, v0000000000b63360_0;  1 drivers
v0000000000be57b0_0 .var "test_rx_data", 0 0;
L_0000000000befcd0 .part v0000000000be5e90_0, 0, 1;
L_0000000000bee0b0 .part v0000000000be5e90_0, 1, 1;
L_0000000000bef9b0 .part v0000000000be5e90_0, 0, 1;
L_0000000000beefb0 .part v0000000000be5e90_0, 2, 1;
L_0000000000bee790 .reduce/nor v0000000000be5710_0;
L_0000000000bef5f0 .reduce/nor v0000000000be5d50_0;
L_0000000000bef730 .reduce/nor v0000000000be5df0_0;
L_0000000000beebf0 .reduce/nor v0000000000be52b0_0;
S_0000000000b88430 .scope module, "spi_inp_filter_clk" "SPI_INP_FILTER_RPI" 3 39, 3 135 0, S_000000000094a100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "IN";
    .port_info 2 /OUTPUT 1 "OUT";
P_0000000000b85490 .param/l "FILTER" 0 3 141, +C4<00000000000000000000000000000010>;
v0000000000b62780_0 .net "CLK", 0 0, v0000000000be4270_0;  alias, 1 drivers
v0000000000b62e60_0 .net "IN", 0 0, v0000000000be5850_0;  alias, 1 drivers
v0000000000b62c80_0 .var "OUT", 0 0;
v0000000000b62d20_0 .var "ctr0", 4 0;
v0000000000b62f00_0 .var "ctr1", 4 0;
E_0000000000b869d0 .event posedge, v0000000000b62780_0;
S_0000000000b885c0 .scope module, "spi_inp_filter_cs" "SPI_INP_FILTER_RPI" 3 37, 3 135 0, S_000000000094a100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "IN";
    .port_info 2 /OUTPUT 1 "OUT";
P_0000000000b866d0 .param/l "FILTER" 0 3 141, +C4<00000000000000000000000000000010>;
v0000000000b62960_0 .net "CLK", 0 0, v0000000000be4270_0;  alias, 1 drivers
v0000000000b62a00_0 .net "IN", 0 0, v0000000000be44f0_0;  alias, 1 drivers
v0000000000b630e0_0 .var "OUT", 0 0;
v0000000000b62b40_0 .var "ctr0", 4 0;
v0000000000b63180_0 .var "ctr1", 4 0;
S_0000000000b79990 .scope module, "spi_inp_filter_mosi" "SPI_INP_FILTER_RPI" 3 41, 3 135 0, S_000000000094a100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "IN";
    .port_info 2 /OUTPUT 1 "OUT";
P_0000000000b86710 .param/l "FILTER" 0 3 141, +C4<00000000000000000000000000000010>;
v0000000000b63220_0 .net "CLK", 0 0, v0000000000be4270_0;  alias, 1 drivers
v0000000000b632c0_0 .net "IN", 0 0, v0000000000befc30_0;  alias, 1 drivers
v0000000000b63360_0 .var "OUT", 0 0;
v0000000000b63400_0 .var "ctr0", 4 0;
v0000000000be5530_0 .var "ctr1", 4 0;
    .scope S_0000000000b885c0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b630e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000b62b40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000b63180_0, 0;
    %end;
    .thread T_0;
    .scope S_0000000000b885c0;
T_1 ;
    %wait E_0000000000b869d0;
    %load/vec4 v0000000000b62a00_0;
    %load/vec4 v0000000000b630e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000b62b40_0, 0;
    %load/vec4 v0000000000b63180_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000b63180_0, 0;
T_1.0 ;
    %load/vec4 v0000000000b62a00_0;
    %nor/r;
    %load/vec4 v0000000000b630e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000000000b62b40_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000b62b40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000b63180_0, 0;
T_1.2 ;
    %load/vec4 v0000000000b62b40_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000b62b40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000b63180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b630e0_0, 0;
T_1.4 ;
    %load/vec4 v0000000000b63180_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000b62b40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000b63180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b630e0_0, 0;
T_1.6 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000000b62b40_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0000000000b62a00_0;
    %and;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000000b63180_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0000000000b62a00_0;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_1.8, 9;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000b62b40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000b63180_0, 0;
T_1.8 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000b88430;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b62c80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000b62d20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000b62f00_0, 0;
    %end;
    .thread T_2;
    .scope S_0000000000b88430;
T_3 ;
    %wait E_0000000000b869d0;
    %load/vec4 v0000000000b62e60_0;
    %load/vec4 v0000000000b62c80_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000b62d20_0, 0;
    %load/vec4 v0000000000b62f00_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000b62f00_0, 0;
T_3.0 ;
    %load/vec4 v0000000000b62e60_0;
    %nor/r;
    %load/vec4 v0000000000b62c80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000000000b62d20_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000b62d20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000b62f00_0, 0;
T_3.2 ;
    %load/vec4 v0000000000b62d20_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000b62d20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000b62f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b62c80_0, 0;
T_3.4 ;
    %load/vec4 v0000000000b62f00_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000b62d20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000b62f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b62c80_0, 0;
T_3.6 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000000b62d20_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0000000000b62e60_0;
    %and;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000000b62f00_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0000000000b62e60_0;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.8, 9;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000b62d20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000b62f00_0, 0;
T_3.8 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000b79990;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b63360_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000b63400_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000be5530_0, 0;
    %end;
    .thread T_4;
    .scope S_0000000000b79990;
T_5 ;
    %wait E_0000000000b869d0;
    %load/vec4 v0000000000b632c0_0;
    %load/vec4 v0000000000b63360_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000b63400_0, 0;
    %load/vec4 v0000000000be5530_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000be5530_0, 0;
T_5.0 ;
    %load/vec4 v0000000000b632c0_0;
    %nor/r;
    %load/vec4 v0000000000b63360_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000000000b63400_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000b63400_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000be5530_0, 0;
T_5.2 ;
    %load/vec4 v0000000000b63400_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000b63400_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000be5530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b63360_0, 0;
T_5.4 ;
    %load/vec4 v0000000000be5530_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000b63400_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000be5530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b63360_0, 0;
T_5.6 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000000b63400_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0000000000b632c0_0;
    %and;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000000be5530_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0000000000b632c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.8, 9;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000b63400_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000be5530_0, 0;
T_5.8 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000000000094a100;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000be4090_0, 0;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0000000000be5cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000be5f30_0, 0;
    %pushi/vec4 0, 0, 520;
    %assign/vec4 v0000000000be5b70_0, 0;
    %pushi/vec4 0, 0, 520;
    %assign/vec4 v0000000000be5e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000be57b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000be41d0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000000000be4590_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000000000be4f90_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000000000be5ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000be5d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000be5710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000be52b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000be5df0_0, 0;
    %end;
    .thread T_6;
    .scope S_000000000094a100;
T_7 ;
    %wait E_0000000000b869d0;
    %load/vec4 v0000000000be4450_0;
    %assign/vec4 v0000000000be5d50_0, 0;
    %load/vec4 v0000000000be5d50_0;
    %assign/vec4 v0000000000be5710_0, 0;
    %load/vec4 v0000000000be58f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0000000000be5cb0_0, 0;
T_7.0 ;
    %load/vec4 v0000000000be4130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000be5f30_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000000000be4590_0, 0;
    %load/vec4 v0000000000be4810_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000000be5b70_0, 4, 5;
    %pushi/vec4 0, 0, 520;
    %assign/vec4 v0000000000be5e90_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000000000be4f90_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000000000be5ad0_0, 0;
T_7.2 ;
    %load/vec4 v0000000000be4bd0_0;
    %assign/vec4 v0000000000be52b0_0, 0;
    %load/vec4 v0000000000be52b0_0;
    %assign/vec4 v0000000000be5df0_0, 0;
    %load/vec4 v0000000000be43b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0000000000be4590_0;
    %addi 1, 0, 12;
    %assign/vec4 v0000000000be4590_0, 0;
T_7.4 ;
    %load/vec4 v0000000000be4590_0;
    %pad/u 32;
    %cmpi/u 515, 0, 32;
    %jmp/0xz  T_7.6, 5;
    %load/vec4 v0000000000be43b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %load/vec4 v0000000000be5ad0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0000000000be5c10_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v0000000000be5170_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000000000be5ad0_0;
    %assign/vec4/off/d v0000000000be5e90_0, 4, 5;
T_7.10 ;
    %load/vec4 v0000000000be5170_0;
    %assign/vec4 v0000000000be57b0_0, 0;
    %load/vec4 v0000000000be5ad0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0000000000be5ad0_0, 0;
T_7.8 ;
    %load/vec4 v0000000000be4130_0;
    %assign/vec4 v0000000000be41d0_0, 0;
    %load/vec4 v0000000000be4310_0;
    %flag_set/vec4 8;
    %load/vec4 v0000000000be41d0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.12, 9;
    %load/vec4 v0000000000be4f90_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0000000000be5210_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %load/vec4 v0000000000be5b70_0;
    %load/vec4 v0000000000be4f90_0;
    %part/u 1;
    %assign/vec4 v0000000000be4090_0, 0;
T_7.14 ;
    %load/vec4 v0000000000be4f90_0;
    %addi 1, 0, 12;
    %assign/vec4 v0000000000be4f90_0, 0;
T_7.12 ;
T_7.6 ;
    %load/vec4 v0000000000be46d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000be5f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000be4090_0, 0;
    %load/vec4 v0000000000be5c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %load/vec4 v0000000000be5e90_0;
    %parti/s 512, 0, 2;
    %assign/vec4 v0000000000be5cb0_0, 0;
T_7.18 ;
T_7.16 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000000b87fd0;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000be4270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000be44f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000be5850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %pushi/vec4 4660, 0, 512;
    %assign/vec4 v0000000000be53f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000be4c70_0, 0;
    %vpi_call 2 34 "$dumpfile", "vcd\134icarus_tb.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000b87fd0 {0 0 0};
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000be44f0_0, 0;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 400, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000befc30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000be44f0_0, 0;
    %delay 800, 0;
    %vpi_call 2 63 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000000000b87fd0;
T_9 ;
    %delay 10, 0;
    %load/vec4 v0000000000be4270_0;
    %nor/r;
    %assign/vec4 v0000000000be4270_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000000b87fd0;
T_10 ;
    %delay 400, 0;
    %load/vec4 v0000000000be44f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000000000be5850_0;
    %nor/r;
    %assign/vec4 v0000000000be5850_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000be5850_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ICARUS_TB.v";
    "./SPI_RASPBERRY.v";
