Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Fri Jul 12 11:11:34 2019
| Host             : DESKTOP-D2IPGR4 running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.795        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.647        |
| Device Static (W)        | 0.148        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 64.3         |
| Junction Temperature (C) | 45.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.029 |        9 |       --- |             --- |
| Slice Logic              |     0.026 |    15191 |       --- |             --- |
|   LUT as Logic           |     0.023 |     5643 |     53200 |           10.61 |
|   F7/F8 Muxes            |     0.001 |      654 |     53200 |            1.23 |
|   Register               |    <0.001 |     6535 |    106400 |            6.14 |
|   CARRY4                 |    <0.001 |      198 |     13300 |            1.49 |
|   LUT as Shift Register  |    <0.001 |      335 |     17400 |            1.93 |
|   LUT as Distributed RAM |    <0.001 |       92 |     17400 |            0.53 |
|   Others                 |     0.000 |      545 |       --- |             --- |
| Signals                  |     0.028 |    10609 |       --- |             --- |
| Block RAM                |     0.020 |      5.5 |       140 |            3.93 |
| MMCM                     |     0.086 |        1 |         4 |           25.00 |
| DSPs                     |     0.002 |        2 |       220 |            0.91 |
| I/O                      |     0.057 |       23 |       125 |           18.40 |
| PS7                      |     1.399 |        1 |       --- |             --- |
| Static Power             |     0.148 |          |           |                 |
| Total                    |     1.795 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.125 |       0.110 |      0.016 |
| Vccaux    |       1.800 |     0.091 |       0.075 |      0.016 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.748 |       0.717 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                                                                                                      | Constraint (ns) |
+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_fpga_0                    | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                                                                                 |            10.0 |
| clk_out1_design_1_clk_wiz_0_1 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1                                                                                     |            20.0 |
| clk_out2_design_1_clk_wiz_0_1 | design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1                                                                                     |             6.7 |
| clk_out3_design_1_clk_wiz_0_1 | design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1                                                                                     |             5.0 |
| clkfbout_design_1_clk_wiz_0_1 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_1                                                                                     |            10.0 |
| dphy_hs_clock_clk_hs_p        | dphy_hs_clock_clk_hs_p                                                                                                                      |             4.8 |
| mipi_dphy_0_rxbyteclkhs       | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK |            19.0 |
+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| design_1_wrapper          |     1.647 |
|   cam_iic_scl_iobuf       |     0.002 |
|   cam_iic_sda_iobuf       |     0.002 |
|   design_1_i              |     1.632 |
|     AXI_BayerToRGB_0      |     0.016 |
|       U0                  |     0.016 |
|     AXI_GammaCorrection_0 |     0.019 |
|       U0                  |     0.019 |
|     MIPI_CSI_2_RX_0       |     0.007 |
|       U0                  |     0.007 |
|     clk_wiz_0             |     0.087 |
|       inst                |     0.087 |
|     mipi_dphy_0           |     0.055 |
|       inst                |     0.055 |
|     processing_system7_0  |     1.399 |
|       inst                |     1.399 |
|     ps7_0_axi_periph      |     0.006 |
|       s00_couplers        |     0.002 |
|       s01_couplers        |     0.003 |
|     v_frmbuf_wr_0         |     0.043 |
|       inst                |     0.043 |
+---------------------------+-----------+


