m255
K3
Ealu
Z0 w1590474580
Z1 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z2 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z3 dD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor
Z4 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ALU.vhd
Z5 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ALU.vhd
l0
L4
VmULR06dI8KL[d_fB0K4[D2
Z6 OV;C;10.1d;51
32
Z7 !s108 1590689897.417000
Z8 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ALU.vhd|
Z9 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ALU.vhd|
Z10 o-work work -2002 -explicit -O0
Z11 tExplicit 1
!s100 D0mCeP:E^Dho9RTVX>NEj1
!i10b 1
Aarchalu
R1
R2
DEx4 work 3 alu 0 22 mULR06dI8KL[d_fB0K4[D2
l47
L13
VOb@KOI2kLHBiPJV42CFgX0
R6
32
R7
R8
R9
R10
R11
!s100 7429fBmHT6i2?]Yg0I[4E3
!i10b 1
Eand_2_gate
Z12 w1590062128
R1
R2
R3
Z13 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/AND_2_Gate.vhd
Z14 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/AND_2_Gate.vhd
l0
L4
VYFDeza>0@bPAUb]fOCm<B2
R6
32
Z15 !s108 1590689897.859000
Z16 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/AND_2_Gate.vhd|
Z17 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/AND_2_Gate.vhd|
R10
R11
!s100 8`3BGOEY[5b?=IRVOeBI83
!i10b 1
Aarch_and_2_gate
R1
R2
DEx4 work 10 and_2_gate 0 22 YFDeza>0@bPAUb]fOCm<B2
l12
L11
VNbdn_mEVFLF=YW?kj:O0T2
R6
32
R15
R16
R17
R10
R11
!s100 e5cDL1QLV3BUT1P1ESPzN1
!i10b 1
Eccr
Z18 w1590474580
R1
R2
R3
Z19 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ConditionCode_Register.vhd
Z20 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ConditionCode_Register.vhd
l0
L5
V=^HJF<HD>THYihU4cJjCQ1
R6
32
Z21 !s108 1590689898.140000
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ConditionCode_Register.vhd|
Z23 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ConditionCode_Register.vhd|
R10
R11
!s100 a1hSJGUzgoKz7fRD0mg:C3
!i10b 1
Aarch_ccr
R1
R2
DEx4 work 3 ccr 0 22 =^HJF<HD>THYihU4cJjCQ1
l17
L15
V[E8zQz4`E`<0QQ<5>0[ha3
R6
32
R21
R22
R23
R10
R11
!s100 0nl=DGF10MJX]U0C:BnAg1
!i10b 1
Econtrol
Z24 w1590681639
Z25 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
R1
R2
R3
Z26 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Control.vhd
Z27 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Control.vhd
l0
L5
VAC:79bMS2m5=[LJ@mBG_60
R6
32
Z28 !s108 1590689898.439000
Z29 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Control.vhd|
Z30 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Control.vhd|
R10
R11
!s100 Fff5;HgkQ`2fgo[l]jlHb0
!i10b 1
Aarch_control
R25
R1
R2
DEx4 work 7 control 0 22 AC:79bMS2m5=[LJ@mBG_60
l42
L40
VcS@IE]2O?cBZC2h04lW>61
R6
32
R28
R29
R30
R10
R11
!s100 Hnj9M0Dn9DG6@`n::P;nR0
!i10b 1
Edatamemory
R18
R25
R1
R2
R3
Z31 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DataMemory.vhd
Z32 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DataMemory.vhd
l0
L5
V80?X0Ae@KTDkKQ5dX7<om1
R6
32
Z33 !s108 1590689898.725000
Z34 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DataMemory.vhd|
Z35 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DataMemory.vhd|
R10
R11
!s100 h2zVCAR^:S_hiS2jhEM5h0
!i10b 1
Aarch_datamemory
R25
R1
R2
DEx4 work 10 datamemory 0 22 80?X0Ae@KTDkKQ5dX7<om1
l18
L14
VS6lX1`<G5ekNG2@c:1Ynm3
R6
32
R33
R34
R35
R10
R11
!s100 d56FfkaD_`DAPF@Ba:]]f3
!i10b 1
Edecoder
Z36 w1588388967
R1
R2
R3
Z37 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DecoderRegisterFile.vhd
Z38 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DecoderRegisterFile.vhd
l0
L4
Vf7D3<]Z=Kl9jd[[GB7dCm2
R6
32
Z39 !s108 1590689899.162000
Z40 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DecoderRegisterFile.vhd|
Z41 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DecoderRegisterFile.vhd|
R10
R11
!s100 `bc:8[8jNee3=QFCmLX:`2
!i10b 1
Aarch_decoder
R1
R2
DEx4 work 7 decoder 0 22 f7D3<]Z=Kl9jd[[GB7dCm2
l11
L10
V=kB^;E0czNlHLZ5Adem?M2
R6
32
R39
R40
R41
R10
R11
!s100 DGkfN7zAmR<NRKo]Zg>SF1
!i10b 1
Efu
Z42 w1590688641
R1
R2
R3
Z43 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\FU.vhd
Z44 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\FU.vhd
l0
L4
VB2@NUJDJE4VK<98^N?ZD03
R6
32
Z45 !s108 1590689899.415000
Z46 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\FU.vhd|
Z47 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\FU.vhd|
R10
R11
!s100 b:aSQ[finz6KdJFlKS_z<3
!i10b 1
Aarchfu
R1
R2
DEx4 work 2 fu 0 22 B2@NUJDJE4VK<98^N?ZD03
l16
L15
Vhn86e?d=08LLEhIS6TC]P3
R6
32
R45
R46
R47
R10
R11
!s100 cH5b4<8lz[O5YUBEW<>0=3
!i10b 1
Ehdu
Z48 w1590564039
R1
R2
R3
Z49 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/HDU.vhd
Z50 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/HDU.vhd
l0
L4
Vl>[G`OD2VYC]Ig<maK0GL1
R6
32
Z51 !s108 1590689899.700000
Z52 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/HDU.vhd|
Z53 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/HDU.vhd|
R10
R11
!s100 HH@]NSMK4bVag=WjMNb;k0
!i10b 1
Aarchhdu
R1
R2
DEx4 work 3 hdu 0 22 l>[G`OD2VYC]Ig<maK0GL1
l11
L10
V`PN9zlBMHAjl2IQX[=djk3
R6
32
R51
R52
R53
R10
R11
!s100 o`6R_QEZ:`l36F5hTU<O^2
!i10b 1
Eid_ie
Z54 w1590682139
R25
R1
R2
R3
Z55 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ID_IE.vhd
Z56 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ID_IE.vhd
l0
L5
VDfj2Ag0j9laDd5cP;oHfn0
R6
32
Z57 !s108 1590689899.953000
Z58 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ID_IE.vhd|
Z59 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ID_IE.vhd|
R10
R11
!s100 84Xo9e[_zcWFJb?@DY@cG2
!i10b 1
Aarch_id_ie
R25
R1
R2
DEx4 work 5 id_ie 0 22 Dfj2Ag0j9laDd5cP;oHfn0
l80
L79
VRJ>8IDnMmNUbN]@j;QQ8d0
R6
32
R57
R58
R59
R10
R11
!s100 _Z1>@]8IA::A8Gb7iWLkK3
!i10b 1
Eie_mem
Z60 w1590682354
R25
R1
R2
R3
Z61 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IE_MEM.vhd
Z62 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IE_MEM.vhd
l0
L5
VX;ei;`IgVB_378C:]n?fO0
R6
32
Z63 !s108 1590689900.288000
Z64 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IE_MEM.vhd|
Z65 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IE_MEM.vhd|
R10
R11
!s100 YWm]=o5MX4[lB@b_ZO7Mc0
!i10b 1
Aarch_ie_mem
R25
R1
R2
DEx4 work 6 ie_mem 0 22 X;ei;`IgVB_378C:]n?fO0
l67
L66
V:B76BiN3?KoknBm:7TWOA2
R6
32
R63
R64
R65
R10
R11
!s100 7dJ601;TUdof;XQKQfGfA3
!i10b 1
Eif_id
Z66 w1590672579
R25
R1
R2
R3
Z67 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IF_ID.vhd
Z68 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IF_ID.vhd
l0
L5
V4gc7j;RfJ^G]_^3KEE?;n2
R6
32
Z69 !s108 1590689900.576000
Z70 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IF_ID.vhd|
Z71 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IF_ID.vhd|
R10
R11
!s100 5M0@lf:GGC[U^9cHjzRnZ1
!i10b 1
Aarch_if_id
R25
R1
R2
DEx4 work 5 if_id 0 22 4gc7j;RfJ^G]_^3KEE?;n2
l29
L28
VHD=OIC;gNNh>e761U4Z111
R6
32
R69
R70
R71
R10
R11
!s100 UcTBd4CACHfZQ^Sn9L2lj1
!i10b 1
Einstructionmemory
R18
R25
R1
R2
R3
Z72 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/InstructionMemory.vhd
Z73 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/InstructionMemory.vhd
l0
L6
V@[A57b<Yg7f5cFdek=[@23
R6
32
Z74 !s108 1590689900.871000
Z75 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/InstructionMemory.vhd|
Z76 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/InstructionMemory.vhd|
R10
R11
!s100 8A>QK=a_j[EE;Si;EJL7^3
!i10b 1
Aarch_instructionmemory
R25
R1
R2
DEx4 work 17 instructionmemory 0 22 @[A57b<Yg7f5cFdek=[@23
l17
L13
Va0D0AKQb2lKD[5fo1ZlkW3
R6
32
R74
R75
R76
R10
R11
!s100 j`2@a8UgT9HFlOjPlS8ed0
!i10b 1
Emem_wb
Z77 w1590682905
R25
R1
R2
R3
Z78 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MEM_WB.vhd
Z79 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MEM_WB.vhd
l0
L5
VNOZCGADQ>P=3N14zmBV9C2
R6
32
Z80 !s108 1590689901.137000
Z81 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MEM_WB.vhd|
Z82 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MEM_WB.vhd|
R10
R11
!s100 <VVo?6<Lk9XGj3XLf58@?3
!i10b 1
Aarch_mem_wb
R25
R1
R2
DEx4 work 6 mem_wb 0 22 NOZCGADQ>P=3N14zmBV9C2
l32
L31
V7GaJHhCoA>lYM7lX2g8C73
R6
32
R80
R81
R82
R10
R11
!s100 SH97F=P`2I67LDT9EDTGn3
!i10b 1
Emicroprocessor
Z83 w1590689893
Z84 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
Z85 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
R1
R2
R3
Z86 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Microprocessor.vhd
Z87 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Microprocessor.vhd
l0
L7
VSWiD<L[8BYdOQ7l_?5TzZ3
R6
32
Z88 !s108 1590689901.429000
Z89 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Microprocessor.vhd|
Z90 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Microprocessor.vhd|
R10
R11
!s100 @F:BD]UbjCjAF@I9NQ>@:2
!i10b 1
Aarch_microprocessor
R84
R85
R1
R2
DEx4 work 14 microprocessor 0 22 SWiD<L[8BYdOQ7l_?5TzZ3
l709
L18
Vk6[AHNNP;e]X`jIV:g5Rz1
R6
32
R88
R89
R90
R10
R11
!s100 44^X75@=lZLCDZMz0Dkj?2
!i10b 1
Emux2_1
R36
R1
R2
R3
Z91 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile2to1.vhd
Z92 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile2to1.vhd
l0
L4
Ve8ofg:X4OMZ=WC28ACT@?2
R6
32
Z93 !s108 1590689901.862000
Z94 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile2to1.vhd|
Z95 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile2to1.vhd|
R10
R11
!s100 7;7ilg[<li]_2dE]nZ^5Y0
!i10b 1
Aarch_mux2_1
R1
R2
DEx4 work 6 mux2_1 0 22 e8ofg:X4OMZ=WC28ACT@?2
l12
L11
VNIhG@BnbYoOFz?B9om8<;1
R6
32
R93
R94
R95
R10
R11
!s100 EefKnCVYFcba]fOM;9[lN2
!i10b 1
Emux2by1_3bits
R12
R1
R2
R3
Z96 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux2By1_3bits.vhd
Z97 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux2By1_3bits.vhd
l0
L4
VBk?=O73ageY_7^4KcNf8b3
R6
32
Z98 !s108 1590689902.437000
Z99 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux2By1_3bits.vhd|
Z100 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux2By1_3bits.vhd|
R10
R11
!s100 oR9ZXgM]o6Hc8BagkR2H]0
!i10b 1
Aarch_mux2by1_3bits
R1
R2
DEx4 work 13 mux2by1_3bits 0 22 Bk?=O73ageY_7^4KcNf8b3
l12
L11
V1]a:Qb0W_TS0N8b6>jkfC1
R6
32
R98
R99
R100
R10
R11
!s100 ^hA4zD`z_WULfd0YID;iD1
!i10b 1
Emux4by2_1bits
R18
R1
R2
R3
Z101 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_1bit.vhd
Z102 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_1bit.vhd
l0
L4
VOVWV[lkh3aSW47fONMeZh3
R6
32
Z103 !s108 1590689902.723000
Z104 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_1bit.vhd|
Z105 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_1bit.vhd|
R10
R11
!s100 Fk<ADO_jAQU;hJj[>dhZY1
!i10b 1
Aarch_mux4by2_1bits
R1
R2
DEx4 work 13 mux4by2_1bits 0 22 OVWV[lkh3aSW47fONMeZh3
l12
L11
VGPL<nRHe7;5=Sb;:Ch?Q?2
R6
32
R103
R104
R105
R10
R11
!s100 2I^0c0[?We^Nd0U2O_ZH[3
!i10b 1
Emux4by2_32bits
R18
R1
R2
R3
Z106 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_32bits.vhd
Z107 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_32bits.vhd
l0
L4
ViVW4OSgAZR<bk2^DUo2Y<3
R6
32
Z108 !s108 1590689902.990000
Z109 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_32bits.vhd|
Z110 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_32bits.vhd|
R10
R11
!s100 I<bj2V<2CF1Ef?hG`>6[L0
!i10b 1
Aarch_mux4by2_32bits
R1
R2
DEx4 work 14 mux4by2_32bits 0 22 iVW4OSgAZR<bk2^DUo2Y<3
l12
L11
VdkfY5OGO^SdPJQhMLA_@e3
R6
32
R108
R109
R110
R10
R11
!s100 ^T>YT9Lh>UNJ5=YfGZQ2>0
!i10b 1
Emux5by3_32bits
R48
R1
R2
R3
Z111 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux5By3_32bits.vhd
Z112 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux5By3_32bits.vhd
l0
L4
Vn0EfV_R>TXQLXB3gaV]1n3
R6
32
Z113 !s108 1590689907.093000
Z114 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux5By3_32bits.vhd|
Z115 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux5By3_32bits.vhd|
R10
R11
!s100 `T:n5Q_MOfO^]Ki;3iCi91
!i10b 1
Aarch_mux5by3_32bits
R1
R2
DEx4 work 14 mux5by3_32bits 0 22 n0EfV_R>TXQLXB3gaV]1n3
l12
L11
VILbUG53L:_zZ:klHNGKiW3
!s100 =[0UI=]^2<[?bcP5ChK3F0
R6
32
R113
R114
R115
R10
R11
!i10b 1
Emux8_1
R36
R1
R2
R3
Z116 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile8to1.vhd
Z117 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile8to1.vhd
l0
L4
VjFXd64GoffA>Od8C5gSB@2
R6
32
Z118 !s108 1590689902.160000
Z119 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile8to1.vhd|
Z120 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile8to1.vhd|
R10
R11
!s100 7P[dW9:7::NMhP^gB[Z953
!i10b 1
Aarch_mux8_1
R1
R2
DEx4 work 6 mux8_1 0 22 jFXd64GoffA>Od8C5gSB@2
l12
L11
Vgh76[=YUgefn5[d4DOP2I0
R6
32
R118
R119
R120
R10
R11
!s100 [bcX_QNkbi@IL7?>08:P91
!i10b 1
Emuxstall
Z121 w1590681824
R1
R2
R3
Z122 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MuxStall.vhd
Z123 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MuxStall.vhd
l0
L4
VL?4j[I3_dY?<GEIcKASzb1
!s100 =J:ogOUa<JaN6f[M3V[_h1
R6
32
!i10b 1
Z124 !s108 1590689907.409000
Z125 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MuxStall.vhd|
Z126 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MuxStall.vhd|
R10
R11
Aarch_muxstall
R1
R2
Z127 DEx4 work 8 muxstall 0 22 L?4j[I3_dY?<GEIcKASzb1
l61
L59
Z128 Ve`Q^>dLL[Yc^A3z<2DhKP2
Z129 !s100 =2jceRbKJ9:6o`K8K2;>U1
R6
32
!i10b 1
R124
R125
R126
R10
R11
Eor_2
R36
R1
R2
R3
Z130 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OrRegisterFile.vhd
Z131 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OrRegisterFile.vhd
l0
L4
VT2j]AcZoconT=;BL;SkgY2
R6
32
Z132 !s108 1590689903.625000
Z133 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OrRegisterFile.vhd|
Z134 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OrRegisterFile.vhd|
R10
R11
!s100 ZG_3QDbKPUn33AjdIJY>J0
!i10b 1
Aarch_or_2
R1
R2
DEx4 work 4 or_2 0 22 T2j]AcZoconT=;BL;SkgY2
l11
L10
VVMUbT][L0o1c>bbX;4C^>1
R6
32
R132
R133
R134
R10
R11
!s100 KERf20J81ObKVTkiN@JWb1
!i10b 1
Eor_5_gate
R12
R1
R2
R3
Z135 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OR_5_Gate.vhd
Z136 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OR_5_Gate.vhd
l0
L4
VK1`L<^gZIIHhJml4?edfm0
R6
32
Z137 !s108 1590689903.376000
Z138 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OR_5_Gate.vhd|
Z139 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OR_5_Gate.vhd|
R10
R11
!s100 4lMeYa]d4OQg;m;?e4f3a0
!i10b 1
Aarch_or_5_gate
R1
R2
DEx4 work 9 or_5_gate 0 22 K1`L<^gZIIHhJml4?edfm0
l15
L14
Vg07;RFSlf^EK2Xi_J]=?Y0
R6
32
R137
R138
R139
R10
R11
!s100 ElL4Oc=J52e_WlVV:=EiC0
!i10b 1
Eoutput_register
R12
R1
R2
R3
Z140 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Output_Register.vhd
Z141 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Output_Register.vhd
l0
L5
V`U_^4TMMfNX]VRL^ScHiY1
R6
32
Z142 !s108 1590689903.886000
Z143 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Output_Register.vhd|
Z144 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Output_Register.vhd|
R10
R11
!s100 A8hWLfifaAf4k0d9dFiXE3
!i10b 1
Aarch_output_register
R1
R2
DEx4 work 15 output_register 0 22 `U_^4TMMfNX]VRL^ScHiY1
l14
L13
VFHDmh2T8G=fM2<b5ZP9FX3
R6
32
R142
R143
R144
R10
R11
!s100 ;`7=@Q[`fc`gEm5S_J@4?3
!i10b 1
Eparta
Z145 w1588713028
R25
R1
R2
R3
Z146 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartA_ALU.vhd
Z147 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartA_ALU.vhd
l0
L5
Vd:jGTNZHH7cARm3PoW80m2
R6
32
Z148 !s108 1590689904.122000
Z149 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartA_ALU.vhd|
Z150 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartA_ALU.vhd|
R10
R11
!s100 GHR6cn`g^lf5zffPj]hF73
!i10b 1
Aarcha
R25
R1
R2
DEx4 work 5 parta 0 22 d:jGTNZHH7cARm3PoW80m2
l14
L12
VHj;?Ke<cbjin>=[CQi==d3
R6
32
R148
R149
R150
R10
R11
!s100 0SgAdool`3K1hanVJYEOQ0
!i10b 1
Epartb
R145
R1
R2
R3
Z151 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartB_ALU.vhd
Z152 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartB_ALU.vhd
l0
L4
V9aG[znQI291FbViOaHHaj2
R6
32
Z153 !s108 1590689904.379000
Z154 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartB_ALU.vhd|
Z155 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartB_ALU.vhd|
R10
R11
!s100 NhI`kdXNhTmLIa<]o:0Gc2
!i10b 1
Aarchb
R1
R2
DEx4 work 5 partb 0 22 9aG[znQI291FbViOaHHaj2
l13
L11
V[]Cd_b^4dh>QYV5`fZhk:0
R6
32
R153
R154
R155
R10
R11
!s100 i81T137eP5hV9a0d^f^Dh0
!i10b 1
Epartc
R145
R25
R1
R2
R3
Z156 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartC_ALU.vhd
Z157 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartC_ALU.vhd
l0
L5
VAc^CE7Fg:P9<80CBSj<g23
R6
32
Z158 !s108 1590689904.683000
Z159 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartC_ALU.vhd|
Z160 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartC_ALU.vhd|
R10
R11
!s100 h4KM_kaF6^i[1FLa;MAgG0
!i10b 1
Aarchc
R25
R1
R2
DEx4 work 5 partc 0 22 Ac^CE7Fg:P9<80CBSj<g23
l17
L13
VR9N=aC9W8M?L97aaFdT^T2
R6
32
R158
R159
R160
R10
R11
!s100 V9zaCF2HiFRfJHY53^>jX0
!i10b 1
Epartd
R145
R25
R1
R2
R3
Z161 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartD_ALU.vhd
Z162 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartD_ALU.vhd
l0
L5
VPPI9kFA<U8NJmOzM]2Sl12
R6
32
Z163 !s108 1590689904.940000
Z164 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartD_ALU.vhd|
Z165 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartD_ALU.vhd|
R10
R11
!s100 E]l<Q<8]NGD3TiOdNR_j<2
!i10b 1
Aarchd
R25
R1
R2
DEx4 work 5 partd 0 22 PPI9kFA<U8NJmOzM]2Sl12
l14
L13
V_FS_o>:o5EXhU[0oQaVMW1
R6
32
R163
R164
R165
R10
R11
!s100 1hYg9PQdRCeASU`jYPPAl3
!i10b 1
Epc
Z166 w1590672578
R1
R2
R3
Z167 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PC_Register.vhd
Z168 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PC_Register.vhd
l0
L4
VbHXS[bJbIKNdl:<dL3HRO3
R6
32
Z169 !s108 1590689905.202000
Z170 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PC_Register.vhd|
Z171 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PC_Register.vhd|
R10
R11
!s100 0om<kjH5M4a28?NE;c0VH2
!i10b 1
Aarch_pc
R1
R2
DEx4 work 2 pc 0 22 bHXS[bJbIKNdl:<dL3HRO3
l13
L12
Vo09nEJHkCGVCIz91[PjI32
R6
32
R169
R170
R171
R10
R11
!s100 RfZ7agIaX2MzcDaV?96J;0
!i10b 1
Epc_plus1
R12
R25
R1
R2
R3
Z172 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus1.vhd
Z173 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus1.vhd
l0
L5
Vk[`T1jjd6mNh3I7z;D`nV0
R6
32
Z174 !s108 1590689896.627000
Z175 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus1.vhd|
Z176 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus1.vhd|
R10
R11
!s100 79>LY[T^nY4<l;eh4Rk==2
!i10b 1
Aarch_pc_plus1
R25
R1
R2
DEx4 work 8 pc_plus1 0 22 k[`T1jjd6mNh3I7z;D`nV0
l15
L12
V[;U;oB2AGjd[X9VZ_b=O;3
R6
32
R174
R175
R176
R10
R11
!s100 kk=SeOZDfIF3dVWA2MW8j0
!i10b 1
Epc_plus2
Z177 w1588717966
R25
R1
R2
R3
Z178 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus2.vhd
Z179 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus2.vhd
l0
L5
V=R4O4zO0M_:f^YgZocJ1^3
R6
32
Z180 !s108 1590689897.014000
Z181 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus2.vhd|
Z182 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus2.vhd|
R10
R11
!s100 Qc`JDbgBJ>h4^gnGo82LO2
!i10b 1
Aarch_pc_plus2
R25
R1
R2
DEx4 work 8 pc_plus2 0 22 =R4O4zO0M_:f^YgZocJ1^3
l15
L12
V2C?;oCmgOnQDR6nem`aY63
R6
32
R180
R181
R182
R10
R11
!s100 ZFFjHZK=CFI1ZX7fKbC@f3
!i10b 1
Epreserved_ccr
R12
R1
R2
R3
Z183 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PreservedConditionCode_Register.vhd
Z184 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PreservedConditionCode_Register.vhd
l0
L5
VQGRm_ZM1zVe>hz3oWHbXE1
R6
32
Z185 !s108 1590689905.481000
Z186 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PreservedConditionCode_Register.vhd|
Z187 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PreservedConditionCode_Register.vhd|
R10
R11
!s100 NM@]>9EZa9J5:^jL2YmT:3
!i10b 1
Aarch_preserved_ccr
R1
R2
DEx4 work 13 preserved_ccr 0 22 QGRm_ZM1zVe>hz3oWHbXE1
l16
L14
VbA;4SPPh6lDQK4Cg24SLW2
R6
32
R185
R186
R187
R10
R11
!s100 U;nAR>4;]WGG6hmYNOkXh1
!i10b 1
Eregisterfile
R18
R1
R2
R3
Z188 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Registerfile.vhd
Z189 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Registerfile.vhd
l0
L4
V^lbOAIiZg50Ph338mF14z2
R6
32
Z190 !s108 1590689906.039000
Z191 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Registerfile.vhd|
Z192 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Registerfile.vhd|
R10
R11
!s100 FaoCHJRMPI66;=gOnKi`z3
!i10b 1
Aarch_registerfile
R1
R2
DEx4 work 12 registerfile 0 22 ^lbOAIiZg50Ph338mF14z2
l62
L16
VlJHXV4BaXniEb5=k6RONT1
R6
32
R190
R191
R192
R10
R11
!s100 H<O27=DQ[faLTkSQdi?ao3
!i10b 1
Eregisterr
R36
R1
R2
R3
Z193 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Register.vhd
Z194 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Register.vhd
l0
L5
VDcceU0@gjU[5UalfM1^n92
R6
32
Z195 !s108 1590689905.777000
Z196 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Register.vhd|
Z197 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Register.vhd|
R10
R11
!s100 7T98bmd_F=23WdYHnE2kI0
!i10b 1
Aarch_registerr
R1
R2
DEx4 work 9 registerr 0 22 DcceU0@gjU[5UalfM1^n92
l14
L13
VFiCDO;;YZo4THK>FRBW^U1
R6
32
R195
R196
R197
R10
R11
!s100 >PFXzZoQDNe>GL68OiOQ_3
!i10b 1
Esignextend
Z198 w1590584321
R25
R1
R2
R3
Z199 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SignExtend_IMM_Ea.vhd
Z200 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SignExtend_IMM_Ea.vhd
l0
L5
V9Z]^MQdQ?lJlz?LoD=DWQ2
R6
32
Z201 !s108 1590689906.265000
Z202 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SignExtend_IMM_Ea.vhd|
Z203 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SignExtend_IMM_Ea.vhd|
R10
R11
!s100 VMGCkGgV<db]hfK82ULLY0
!i10b 1
Aarch_signextend
R25
R1
R2
DEx4 work 10 signextend 0 22 9Z]^MQdQ?lJlz?LoD=DWQ2
l15
L12
VDkcY^mLa?^]THz1`cjaBJ2
R6
32
R201
R202
R203
R10
R11
!s100 35nVJL4]Qa;m`o;nf4Z1K0
!i10b 1
Esp_register
R12
R25
R1
R2
R3
Z204 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SP_Register.vhd
Z205 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SP_Register.vhd
l0
L5
V5YC?^OOa<HN6FdkiM2KA;1
R6
32
Z206 !s108 1590689906.594000
Z207 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SP_Register.vhd|
Z208 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SP_Register.vhd|
R10
R11
!s100 ml?7<b>=S4FIV0j=F6@Iz2
!i10b 1
Aarch_sp_register
R25
R1
R2
DEx4 work 11 sp_register 0 22 5YC?^OOa<HN6FdkiM2KA;1
l14
L13
VB7>b0OgE1^d<Rd5IHNkU33
R6
32
R206
R207
R208
R10
R11
!s100 @V`bfjjbLoTh@ZL;Q;;EJ2
!i10b 1
Estack_cu
R12
R25
R1
R2
R3
Z209 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Stack_CU.vhd
Z210 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Stack_CU.vhd
l0
L6
VPe<IAZSAhj4_`_BFe8F@_3
R6
32
Z211 !s108 1590689906.838000
Z212 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Stack_CU.vhd|
Z213 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Stack_CU.vhd|
R10
R11
!s100 QSzUUT^0TzAQM7^NBX3Y20
!i10b 1
Aarch_stack_cu
R25
R1
R2
DEx4 work 8 stack_cu 0 22 Pe<IAZSAhj4_`_BFe8F@_3
l31
L19
V1UnHj]?9JUh19[dJZKaYO0
R6
32
R211
R212
R213
R10
R11
!s100 DczGG^hTl@4eM94]:Eoj>1
!i10b 1
