// Seed: 1921577915
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = id_2;
  logic id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output uwire id_2,
    output tri1 id_3,
    input wor id_4,
    input tri id_5,
    input tri1 id_6
    , id_13,
    input supply0 id_7,
    input supply1 id_8,
    input tri1 id_9,
    output tri1 id_10,
    input tri id_11
);
  wire id_14;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
endmodule
