module test2_;
wire a,b,c;
wire d,e,f;
wire out;
and(a,b,c);
and(d,e,f); 
xor(out,a,d);
endmodule
