Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec 17 14:42:28 2024
| Host         : Mario running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
LUTAR-1    Warning           LUT drives async reset alert                        5420        
TIMING-18  Warning           Missing input or output delay                       32          
TIMING-20  Warning           Non-clocked latch                                   1000        
ULMTCS-2   Warning           Control Sets use limits require reduction           1           
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25153)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20613)
5. checking no_input_delay (8)
6. checking no_output_delay (40)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25153)
----------------------------
 There are 8558 register/latch pins with no clock driven by root clock pin: Inst_Clock_Converter/clk_temp_reg/Q (HIGH)

 There are 2944 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/Q (HIGH)

 There are 677 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/FSM_sequential_cur_state_reg[0]_rep__3/Q (HIGH)

 There are 2944 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/Q (HIGH)

 There are 677 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/FSM_sequential_cur_state_reg[1]_rep__3/Q (HIGH)

 There are 3621 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/FSM_sequential_cur_state_reg[2]/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__0/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__1/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__10/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__11/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__2/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__3/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__4/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__5/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__6/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__7/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__8/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__9/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__0/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__1/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__10/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__11/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__2/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__3/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__4/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__5/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__6/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__7/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__8/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__9/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__0/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__1/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__10/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__11/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__2/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__3/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__4/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__5/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__6/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__7/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__8/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__9/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__0/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__1/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__10/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__11/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__2/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__3/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__4/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__5/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__6/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__7/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__8/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__9/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_length_input_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_length_input_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_length_input_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_length_input_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_length_input_reg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][20]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][31]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Inst_Teclado/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Inst_Teclado/keyboard/debounce/O0_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Inst_Teclado/keyboard/flag_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20613)
----------------------------------------------------
 There are 20613 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (40)
--------------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.683        0.000                      0                  151        0.178        0.000                      0                  151        2.633        0.000                       0                   135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
Inst_PLL/inst/clk_in1   {0.000 5.000}        10.000          100.000         
  clk_out1_PLL100to108  {0.000 4.630}        9.259           108.000         
  clkfbout_PLL100to108  {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Inst_PLL/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_PLL100to108        2.683        0.000                      0                   58        0.178        0.000                      0                   58        4.130        0.000                       0                    49  
  clkfbout_PLL100to108                                                                                                                                                    2.633        0.000                       0                     3  
sys_clk_pin                   5.158        0.000                      0                   93        0.190        0.000                      0                   93        4.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_PLL100to108                        
(none)                clkfbout_PLL100to108                        
(none)                sys_clk_pin                                 
(none)                                      sys_clk_pin           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Inst_PLL/inst/clk_in1
  To Clock:  Inst_PLL/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Inst_PLL/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_PLL/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL100to108
  To Clock:  clk_out1_PLL100to108

Setup :            0  Failing Endpoints,  Worst Slack        2.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.683ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 2.083ns (33.885%)  route 4.064ns (66.115%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.455ns = ( 5.804 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.619    -3.910    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y137        FDRE (Prop_fdre_C_Q)         0.419    -3.491 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=8, routed)           0.902    -2.589    Inst_VGA_Manager/Inst_VGA_Sync/h_count[1]
    SLICE_X40Y137        LUT3 (Prop_lut3_I0_O)        0.324    -2.265 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.711    -1.553    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_1
    SLICE_X40Y138        LUT5 (Prop_lut5_I3_O)        0.352    -1.201 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.750    -0.452    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X42Y136        LUT2 (Prop_lut2_I0_O)        0.319    -0.133 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.592     0.460    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_1
    SLICE_X43Y138        LUT4 (Prop_lut4_I0_O)        0.343     0.803 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.586     1.388    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_1
    SLICE_X44Y137        LUT5 (Prop_lut5_I3_O)        0.326     1.714 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[7]_i_1/O
                         net (fo=2, routed)           0.523     2.237    Inst_VGA_Manager/Inst_VGA_Sync/v_count[7]_i_1_n_1
    SLICE_X45Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.495     5.804    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X45Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]/C
                         clock pessimism             -0.500     5.304    
                         clock uncertainty           -0.116     5.188    
    SLICE_X45Y137        FDRE (Setup_fdre_C_D)       -0.268     4.920    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]
  -------------------------------------------------------------------
                         required time                          4.920    
                         arrival time                          -2.237    
  -------------------------------------------------------------------
                         slack                                  2.683    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 2.083ns (33.885%)  route 4.064ns (66.115%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.455ns = ( 5.804 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.619    -3.910    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y137        FDRE (Prop_fdre_C_Q)         0.419    -3.491 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=8, routed)           0.902    -2.589    Inst_VGA_Manager/Inst_VGA_Sync/h_count[1]
    SLICE_X40Y137        LUT3 (Prop_lut3_I0_O)        0.324    -2.265 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.711    -1.553    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_1
    SLICE_X40Y138        LUT5 (Prop_lut5_I3_O)        0.352    -1.201 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.750    -0.452    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X42Y136        LUT2 (Prop_lut2_I0_O)        0.319    -0.133 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.592     0.460    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_1
    SLICE_X43Y138        LUT4 (Prop_lut4_I0_O)        0.343     0.803 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.586     1.388    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_1
    SLICE_X44Y137        LUT5 (Prop_lut5_I3_O)        0.326     1.714 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[7]_i_1/O
                         net (fo=2, routed)           0.523     2.237    Inst_VGA_Manager/Inst_VGA_Sync/v_count[7]_i_1_n_1
    SLICE_X45Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.495     5.804    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X45Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]/C
                         clock pessimism             -0.500     5.304    
                         clock uncertainty           -0.116     5.188    
    SLICE_X45Y137        FDRE (Setup_fdre_C_D)       -0.256     4.932    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          4.932    
                         arrival time                          -2.237    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.879ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        6.150ns  (logic 2.089ns (33.969%)  route 4.061ns (66.031%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.455ns = ( 5.804 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.619    -3.910    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y137        FDRE (Prop_fdre_C_Q)         0.419    -3.491 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=8, routed)           0.902    -2.589    Inst_VGA_Manager/Inst_VGA_Sync/h_count[1]
    SLICE_X40Y137        LUT3 (Prop_lut3_I0_O)        0.324    -2.265 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.711    -1.553    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_1
    SLICE_X40Y138        LUT5 (Prop_lut5_I3_O)        0.352    -1.201 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.750    -0.452    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X42Y136        LUT2 (Prop_lut2_I0_O)        0.319    -0.133 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.592     0.460    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_1
    SLICE_X43Y138        LUT4 (Prop_lut4_I0_O)        0.343     0.803 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.586     1.388    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_1
    SLICE_X44Y137        LUT4 (Prop_lut4_I2_O)        0.332     1.720 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[6]_i_1/O
                         net (fo=2, routed)           0.519     2.240    Inst_VGA_Manager/Inst_VGA_Sync/v_count[6]_i_1_n_1
    SLICE_X45Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.495     5.804    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X45Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]/C
                         clock pessimism             -0.500     5.304    
                         clock uncertainty           -0.116     5.188    
    SLICE_X45Y137        FDRE (Setup_fdre_C_D)       -0.069     5.119    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]
  -------------------------------------------------------------------
                         required time                          5.119    
                         arrival time                          -2.240    
  -------------------------------------------------------------------
                         slack                                  2.879    

Slack (MET) :             2.891ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        6.150ns  (logic 2.089ns (33.969%)  route 4.061ns (66.031%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.455ns = ( 5.804 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.619    -3.910    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y137        FDRE (Prop_fdre_C_Q)         0.419    -3.491 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=8, routed)           0.902    -2.589    Inst_VGA_Manager/Inst_VGA_Sync/h_count[1]
    SLICE_X40Y137        LUT3 (Prop_lut3_I0_O)        0.324    -2.265 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.711    -1.553    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_1
    SLICE_X40Y138        LUT5 (Prop_lut5_I3_O)        0.352    -1.201 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.750    -0.452    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X42Y136        LUT2 (Prop_lut2_I0_O)        0.319    -0.133 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.592     0.460    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_1
    SLICE_X43Y138        LUT4 (Prop_lut4_I0_O)        0.343     0.803 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.586     1.388    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_1
    SLICE_X44Y137        LUT4 (Prop_lut4_I2_O)        0.332     1.720 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[6]_i_1/O
                         net (fo=2, routed)           0.519     2.240    Inst_VGA_Manager/Inst_VGA_Sync/v_count[6]_i_1_n_1
    SLICE_X45Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.495     5.804    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X45Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]/C
                         clock pessimism             -0.500     5.304    
                         clock uncertainty           -0.116     5.188    
    SLICE_X45Y137        FDRE (Setup_fdre_C_D)       -0.057     5.131    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.131    
                         arrival time                          -2.240    
  -------------------------------------------------------------------
                         slack                                  2.891    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 2.089ns (34.319%)  route 3.998ns (65.681%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.455ns = ( 5.804 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.619    -3.910    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y137        FDRE (Prop_fdre_C_Q)         0.419    -3.491 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=8, routed)           0.902    -2.589    Inst_VGA_Manager/Inst_VGA_Sync/h_count[1]
    SLICE_X40Y137        LUT3 (Prop_lut3_I0_O)        0.324    -2.265 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.711    -1.553    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_1
    SLICE_X40Y138        LUT5 (Prop_lut5_I3_O)        0.352    -1.201 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.750    -0.452    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X42Y136        LUT2 (Prop_lut2_I0_O)        0.319    -0.133 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.592     0.460    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_1
    SLICE_X43Y138        LUT4 (Prop_lut4_I0_O)        0.343     0.803 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.462     1.265    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_1
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.332     1.597 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_1/O
                         net (fo=2, routed)           0.580     2.177    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_1_n_1
    SLICE_X45Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.495     5.804    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X45Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/C
                         clock pessimism             -0.500     5.304    
                         clock uncertainty           -0.116     5.188    
    SLICE_X45Y137        FDRE (Setup_fdre_C_D)       -0.047     5.141    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]
  -------------------------------------------------------------------
                         required time                          5.141    
                         arrival time                          -2.177    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 2.089ns (34.678%)  route 3.935ns (65.322%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.455ns = ( 5.804 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.619    -3.910    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y137        FDRE (Prop_fdre_C_Q)         0.419    -3.491 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=8, routed)           0.902    -2.589    Inst_VGA_Manager/Inst_VGA_Sync/h_count[1]
    SLICE_X40Y137        LUT3 (Prop_lut3_I0_O)        0.324    -2.265 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.711    -1.553    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_1
    SLICE_X40Y138        LUT5 (Prop_lut5_I3_O)        0.352    -1.201 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.750    -0.452    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X42Y136        LUT2 (Prop_lut2_I0_O)        0.319    -0.133 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.592     0.460    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_1
    SLICE_X43Y138        LUT4 (Prop_lut4_I0_O)        0.343     0.803 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.467     1.270    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_1
    SLICE_X44Y137        LUT6 (Prop_lut6_I4_O)        0.332     1.602 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[8]_i_1/O
                         net (fo=2, routed)           0.512     2.114    Inst_VGA_Manager/Inst_VGA_Sync/v_count[8]_i_1_n_1
    SLICE_X43Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.495     5.804    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X43Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/C
                         clock pessimism             -0.500     5.304    
                         clock uncertainty           -0.116     5.188    
    SLICE_X43Y137        FDRE (Setup_fdre_C_D)       -0.066     5.122    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]
  -------------------------------------------------------------------
                         required time                          5.122    
                         arrival time                          -2.114    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 2.089ns (34.678%)  route 3.935ns (65.322%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.455ns = ( 5.804 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.619    -3.910    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y137        FDRE (Prop_fdre_C_Q)         0.419    -3.491 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=8, routed)           0.902    -2.589    Inst_VGA_Manager/Inst_VGA_Sync/h_count[1]
    SLICE_X40Y137        LUT3 (Prop_lut3_I0_O)        0.324    -2.265 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.711    -1.553    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_1
    SLICE_X40Y138        LUT5 (Prop_lut5_I3_O)        0.352    -1.201 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.750    -0.452    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X42Y136        LUT2 (Prop_lut2_I0_O)        0.319    -0.133 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.592     0.460    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_1
    SLICE_X43Y138        LUT4 (Prop_lut4_I0_O)        0.343     0.803 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.467     1.270    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_1
    SLICE_X44Y137        LUT6 (Prop_lut6_I4_O)        0.332     1.602 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[8]_i_1/O
                         net (fo=2, routed)           0.512     2.114    Inst_VGA_Manager/Inst_VGA_Sync/v_count[8]_i_1_n_1
    SLICE_X43Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.495     5.804    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X43Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]/C
                         clock pessimism             -0.500     5.304    
                         clock uncertainty           -0.116     5.188    
    SLICE_X43Y137        FDRE (Setup_fdre_C_D)       -0.054     5.134    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          5.134    
                         arrival time                          -2.114    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.188ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.851ns  (logic 2.089ns (35.701%)  route 3.762ns (64.299%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 5.803 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.619    -3.910    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y137        FDRE (Prop_fdre_C_Q)         0.419    -3.491 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=8, routed)           0.902    -2.589    Inst_VGA_Manager/Inst_VGA_Sync/h_count[1]
    SLICE_X40Y137        LUT3 (Prop_lut3_I0_O)        0.324    -2.265 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.711    -1.553    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_1
    SLICE_X40Y138        LUT5 (Prop_lut5_I3_O)        0.352    -1.201 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.750    -0.452    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X42Y136        LUT2 (Prop_lut2_I0_O)        0.319    -0.133 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.592     0.460    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_1
    SLICE_X43Y138        LUT4 (Prop_lut4_I0_O)        0.343     0.803 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.462     1.265    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_1
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.332     1.597 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_1/O
                         net (fo=2, routed)           0.345     1.941    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_1_n_1
    SLICE_X44Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.494     5.803    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X44Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]/C
                         clock pessimism             -0.500     5.303    
                         clock uncertainty           -0.116     5.187    
    SLICE_X44Y136        FDRE (Setup_fdre_C_D)       -0.058     5.129    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          5.129    
                         arrival time                          -1.941    
  -------------------------------------------------------------------
                         slack                                  3.188    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 1.754ns (33.591%)  route 3.468ns (66.409%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.455ns = ( 5.804 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.619    -3.910    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y137        FDRE (Prop_fdre_C_Q)         0.419    -3.491 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=8, routed)           0.902    -2.589    Inst_VGA_Manager/Inst_VGA_Sync/h_count[1]
    SLICE_X40Y137        LUT3 (Prop_lut3_I0_O)        0.324    -2.265 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.711    -1.553    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_1
    SLICE_X40Y138        LUT5 (Prop_lut5_I3_O)        0.352    -1.201 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.750    -0.452    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X42Y136        LUT2 (Prop_lut2_I0_O)        0.319    -0.133 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.609     0.476    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_1
    SLICE_X46Y137        LUT5 (Prop_lut5_I0_O)        0.340     0.816 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[4]_i_1/O
                         net (fo=2, routed)           0.495     1.312    Inst_VGA_Manager/Inst_VGA_Sync/v_count[4]_i_1_n_1
    SLICE_X45Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.495     5.804    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X45Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]/C
                         clock pessimism             -0.500     5.304    
                         clock uncertainty           -0.116     5.188    
    SLICE_X45Y137        FDRE (Setup_fdre_C_D)       -0.299     4.889    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]
  -------------------------------------------------------------------
                         required time                          4.889    
                         arrival time                          -1.312    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.516ns  (logic 2.089ns (37.872%)  route 3.427ns (62.128%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.455ns = ( 5.804 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.619    -3.910    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y137        FDRE (Prop_fdre_C_Q)         0.419    -3.491 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=8, routed)           0.902    -2.589    Inst_VGA_Manager/Inst_VGA_Sync/h_count[1]
    SLICE_X40Y137        LUT3 (Prop_lut3_I0_O)        0.324    -2.265 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.711    -1.553    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_1
    SLICE_X40Y138        LUT5 (Prop_lut5_I3_O)        0.352    -1.201 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.750    -0.452    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X42Y136        LUT2 (Prop_lut2_I0_O)        0.319    -0.133 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.592     0.460    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_1
    SLICE_X43Y138        LUT4 (Prop_lut4_I0_O)        0.343     0.803 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.471     1.274    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_1
    SLICE_X43Y137        LUT6 (Prop_lut6_I5_O)        0.332     1.606 r  Inst_VGA_Manager/Inst_VGA_Sync/en_i_1__8/O
                         net (fo=1, routed)           0.000     1.606    Inst_VGA_Manager/Inst_VGA_Sync/en_i_1__8_n_1
    SLICE_X43Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.495     5.804    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X43Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                         clock pessimism             -0.500     5.304    
                         clock uncertainty           -0.116     5.188    
    SLICE_X43Y137        FDRE (Setup_fdre_C_D)        0.031     5.219    Inst_VGA_Manager/Inst_VGA_Sync/en_reg
  -------------------------------------------------------------------
                         required time                          5.219    
                         arrival time                          -1.606    
  -------------------------------------------------------------------
                         slack                                  3.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.678%)  route 0.097ns (34.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.559    -0.803    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X40Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/Q
                         net (fo=18, routed)          0.097    -0.565    Inst_VGA_Manager/Inst_VGA_Sync/h_count[3]
    SLICE_X41Y137        LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.520    Inst_VGA_Manager/Inst_VGA_Sync/h_count_0[5]
    SLICE_X41Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.830    -0.760    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
                         clock pessimism             -0.030    -0.790    
    SLICE_X41Y137        FDRE (Hold_fdre_C_D)         0.092    -0.698    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.698    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.147%)  route 0.178ns (48.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.559    -0.803    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[6]/Q
                         net (fo=14, routed)          0.178    -0.484    Inst_VGA_Manager/Inst_VGA_Sync/h_count[6]
    SLICE_X40Y137        LUT6 (Prop_lut6_I3_O)        0.045    -0.439 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.439    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_1_n_1
    SLICE_X40Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.830    -0.760    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X40Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/C
                         clock pessimism             -0.030    -0.790    
    SLICE_X40Y137        FDRE (Hold_fdre_C_D)         0.092    -0.698    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.698    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.331%)  route 0.169ns (47.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.559    -0.803    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[6]/Q
                         net (fo=14, routed)          0.169    -0.492    Inst_VGA_Manager/Inst_VGA_Sync/h_count[6]
    SLICE_X41Y137        LUT6 (Prop_lut6_I3_O)        0.045    -0.447 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.447    Inst_VGA_Manager/Inst_VGA_Sync/h_count[9]_i_1_n_1
    SLICE_X41Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.830    -0.760    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/C
                         clock pessimism             -0.043    -0.803    
    SLICE_X41Y137        FDRE (Hold_fdre_C_D)         0.092    -0.711    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.230ns (61.379%)  route 0.145ns (38.621%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.559    -0.803    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X40Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y137        FDRE (Prop_fdre_C_Q)         0.128    -0.675 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/Q
                         net (fo=7, routed)           0.145    -0.530    Inst_VGA_Manager/Inst_VGA_Sync/h_count[2]
    SLICE_X40Y137        LUT5 (Prop_lut5_I3_O)        0.102    -0.428 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.428    Inst_VGA_Manager/Inst_VGA_Sync/h_count[4]_i_1_n_1
    SLICE_X40Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.830    -0.760    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X40Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/C
                         clock pessimism             -0.043    -0.803    
    SLICE_X40Y137        FDRE (Hold_fdre_C_D)         0.107    -0.696    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.696    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.226ns (60.962%)  route 0.145ns (39.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.559    -0.803    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X40Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y137        FDRE (Prop_fdre_C_Q)         0.128    -0.675 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/Q
                         net (fo=7, routed)           0.145    -0.530    Inst_VGA_Manager/Inst_VGA_Sync/h_count[2]
    SLICE_X40Y137        LUT4 (Prop_lut4_I0_O)        0.098    -0.432 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.432    Inst_VGA_Manager/Inst_VGA_Sync/h_count[3]_i_1_n_1
    SLICE_X40Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.830    -0.760    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X40Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
                         clock pessimism             -0.043    -0.803    
    SLICE_X40Y137        FDRE (Hold_fdre_C_D)         0.092    -0.711    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.073%)  route 0.185ns (49.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.558    -0.804    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X44Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.663 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]/Q
                         net (fo=10, routed)          0.185    -0.477    Inst_VGA_Manager/Inst_VGA_Sync/v_count[1]
    SLICE_X44Y136        LUT6 (Prop_lut6_I5_O)        0.045    -0.432 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.432    Inst_VGA_Manager/Inst_VGA_Sync/v_count[1]_i_1_n_1
    SLICE_X44Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.826    -0.763    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X44Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]/C
                         clock pessimism             -0.041    -0.804    
    SLICE_X44Y136        FDRE (Hold_fdre_C_D)         0.092    -0.712    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.226ns (60.664%)  route 0.147ns (39.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.558    -0.804    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X45Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDRE (Prop_fdre_C_Q)         0.128    -0.676 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[5]/Q
                         net (fo=8, routed)           0.147    -0.529    Inst_VGA_Manager/Inst_VGA_Sync/v_count[5]
    SLICE_X45Y136        LUT6 (Prop_lut6_I5_O)        0.098    -0.431 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.431    Inst_VGA_Manager/Inst_VGA_Sync/v_count[3]_i_1_n_1
    SLICE_X45Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.826    -0.763    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X45Y136        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[3]/C
                         clock pessimism             -0.041    -0.804    
    SLICE_X45Y136        FDRE (Hold_fdre_C_D)         0.092    -0.712    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.226ns (51.782%)  route 0.210ns (48.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.559    -0.803    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y137        FDRE (Prop_fdre_C_Q)         0.128    -0.675 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[8]/Q
                         net (fo=13, routed)          0.210    -0.464    Inst_VGA_Manager/Inst_VGA_Sync/h_count[8]
    SLICE_X41Y138        LUT6 (Prop_lut6_I5_O)        0.098    -0.366 r  Inst_VGA_Manager/Inst_VGA_Sync/col[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.366    Inst_VGA_Manager/Inst_VGA_Sync/h_count_0[9]
    SLICE_X41Y138        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.832    -0.758    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y138        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]/C
                         clock pessimism             -0.028    -0.786    
    SLICE_X41Y138        FDRE (Hold_fdre_C_D)         0.092    -0.694    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.710%)  route 0.271ns (59.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.559    -0.803    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/Q
                         net (fo=8, routed)           0.271    -0.391    Inst_VGA_Manager/Inst_VGA_Sync/h_count[9]
    SLICE_X43Y137        LUT6 (Prop_lut6_I3_O)        0.045    -0.346 r  Inst_VGA_Manager/Inst_VGA_Sync/col[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.346    Inst_VGA_Manager/Inst_VGA_Sync/h_count_0[10]
    SLICE_X43Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.827    -0.762    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X43Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
                         clock pessimism             -0.006    -0.768    
    SLICE_X43Y137        FDRE (Hold_fdre_C_D)         0.091    -0.677    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.645%)  route 0.272ns (59.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.559    -0.803    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X40Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/Q
                         net (fo=18, routed)          0.097    -0.565    Inst_VGA_Manager/Inst_VGA_Sync/h_count[3]
    SLICE_X41Y137        LUT6 (Prop_lut6_I0_O)        0.045    -0.520 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[5]_i_1/O
                         net (fo=2, routed)           0.174    -0.345    Inst_VGA_Manager/Inst_VGA_Sync/h_count_0[5]
    SLICE_X43Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.827    -0.762    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X43Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[5]/C
                         clock pessimism             -0.006    -0.768    
    SLICE_X43Y137        FDRE (Hold_fdre_C_D)         0.075    -0.693    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[5]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.348    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PLL100to108
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { Inst_PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         9.259       7.104      BUFGCTRL_X0Y17  Inst_PLL/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X41Y138   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X43Y137   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X41Y138   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X41Y138   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X41Y138   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X41Y138   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X43Y137   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X43Y137   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       9.259       150.741    PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X41Y138   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X41Y138   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X43Y137   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X43Y137   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X41Y138   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X41Y138   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X41Y138   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X41Y138   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X41Y138   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X41Y138   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X41Y138   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X41Y138   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X43Y137   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X43Y137   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X41Y138   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X41Y138   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X41Y138   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X41Y138   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X41Y138   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X41Y138   Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL100to108
  To Clock:  clkfbout_PLL100to108

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL100to108
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Inst_PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18  Inst_PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.158ns  (required time - arrival time)
  Source:                 Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 1.056ns (23.069%)  route 3.522ns (76.931%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.719     5.322    Inst_Teclado/sevenSeg/clk_SC
    SLICE_X4Y64          FDPE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDPE (Prop_fdpe_C_Q)         0.456     5.778 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/Q
                         net (fo=12, routed)          1.303     7.081    Inst_Teclado/sevenSeg/Q[0]
    SLICE_X5Y65          LUT2 (Prop_lut2_I0_O)        0.150     7.231 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state[3]_i_4/O
                         net (fo=6, routed)           0.765     7.997    Inst_Teclado/keyboard/FSM_onehot_current_state_reg[3]
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.326     8.323 r  Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_1/O
                         net (fo=2, routed)           0.656     8.979    Inst_Teclado/keyboard/D[1]
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.124     9.103 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.797     9.899    Inst_Teclado/sevenSeg/E[0]
    SLICE_X5Y62          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.599    15.022    Inst_Teclado/sevenSeg/clk_SC
    SLICE_X5Y62          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X5Y62          FDCE (Setup_fdce_C_CE)      -0.205    15.057    Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -9.899    
  -------------------------------------------------------------------
                         slack                                  5.158    

Slack (MET) :             5.158ns  (required time - arrival time)
  Source:                 Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 1.056ns (23.069%)  route 3.522ns (76.931%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.719     5.322    Inst_Teclado/sevenSeg/clk_SC
    SLICE_X4Y64          FDPE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDPE (Prop_fdpe_C_Q)         0.456     5.778 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/Q
                         net (fo=12, routed)          1.303     7.081    Inst_Teclado/sevenSeg/Q[0]
    SLICE_X5Y65          LUT2 (Prop_lut2_I0_O)        0.150     7.231 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state[3]_i_4/O
                         net (fo=6, routed)           0.765     7.997    Inst_Teclado/keyboard/FSM_onehot_current_state_reg[3]
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.326     8.323 r  Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_1/O
                         net (fo=2, routed)           0.656     8.979    Inst_Teclado/keyboard/D[1]
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.124     9.103 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.797     9.899    Inst_Teclado/sevenSeg/E[0]
    SLICE_X5Y62          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.599    15.022    Inst_Teclado/sevenSeg/clk_SC
    SLICE_X5Y62          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X5Y62          FDCE (Setup_fdce_C_CE)      -0.205    15.057    Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -9.899    
  -------------------------------------------------------------------
                         slack                                  5.158    

Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.056ns (23.309%)  route 3.474ns (76.691%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.719     5.322    Inst_Teclado/sevenSeg/clk_SC
    SLICE_X4Y64          FDPE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDPE (Prop_fdpe_C_Q)         0.456     5.778 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/Q
                         net (fo=12, routed)          1.303     7.081    Inst_Teclado/sevenSeg/Q[0]
    SLICE_X5Y65          LUT2 (Prop_lut2_I0_O)        0.150     7.231 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state[3]_i_4/O
                         net (fo=6, routed)           0.765     7.997    Inst_Teclado/keyboard/FSM_onehot_current_state_reg[3]
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.326     8.323 r  Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_1/O
                         net (fo=2, routed)           0.656     8.979    Inst_Teclado/keyboard/D[1]
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.124     9.103 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.749     9.852    Inst_Teclado/sevenSeg/E[0]
    SLICE_X5Y64          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.598    15.021    Inst_Teclado/sevenSeg/clk_SC
    SLICE_X5Y64          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.279    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y64          FDCE (Setup_fdce_C_CE)      -0.205    15.059    Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.056ns (23.309%)  route 3.474ns (76.691%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.719     5.322    Inst_Teclado/sevenSeg/clk_SC
    SLICE_X4Y64          FDPE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDPE (Prop_fdpe_C_Q)         0.456     5.778 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/Q
                         net (fo=12, routed)          1.303     7.081    Inst_Teclado/sevenSeg/Q[0]
    SLICE_X5Y65          LUT2 (Prop_lut2_I0_O)        0.150     7.231 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state[3]_i_4/O
                         net (fo=6, routed)           0.765     7.997    Inst_Teclado/keyboard/FSM_onehot_current_state_reg[3]
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.326     8.323 r  Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_1/O
                         net (fo=2, routed)           0.656     8.979    Inst_Teclado/keyboard/D[1]
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.124     9.103 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.749     9.852    Inst_Teclado/sevenSeg/E[0]
    SLICE_X5Y64          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.598    15.021    Inst_Teclado/sevenSeg/clk_SC
    SLICE_X5Y64          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.279    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y64          FDCE (Setup_fdce_C_CE)      -0.205    15.059    Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.418ns  (required time - arrival time)
  Source:                 Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 1.056ns (24.325%)  route 3.285ns (75.675%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.719     5.322    Inst_Teclado/sevenSeg/clk_SC
    SLICE_X4Y64          FDPE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDPE (Prop_fdpe_C_Q)         0.456     5.778 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/Q
                         net (fo=12, routed)          1.303     7.081    Inst_Teclado/sevenSeg/Q[0]
    SLICE_X5Y65          LUT2 (Prop_lut2_I0_O)        0.150     7.231 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state[3]_i_4/O
                         net (fo=6, routed)           0.765     7.997    Inst_Teclado/keyboard/FSM_onehot_current_state_reg[3]
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.326     8.323 r  Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_1/O
                         net (fo=2, routed)           0.656     8.979    Inst_Teclado/keyboard/D[1]
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.124     9.103 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.560     9.663    Inst_Teclado/sevenSeg/E[0]
    SLICE_X4Y64          FDPE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.598    15.021    Inst_Teclado/sevenSeg/clk_SC
    SLICE_X4Y64          FDPE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X4Y64          FDPE (Setup_fdpe_C_CE)      -0.205    15.081    Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -9.663    
  -------------------------------------------------------------------
                         slack                                  5.418    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.766ns (22.000%)  route 2.716ns (78.000%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.625     5.228    Inst_Clock_Converter/clk_SC
    SLICE_X54Y96         FDRE                                         r  Inst_Clock_Converter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.518     5.746 f  Inst_Clock_Converter/counter_reg[6]/Q
                         net (fo=2, routed)           1.121     6.866    Inst_Clock_Converter/counter[6]
    SLICE_X55Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.990 f  Inst_Clock_Converter/counter[19]_i_2/O
                         net (fo=2, routed)           0.810     7.800    Inst_Clock_Converter/counter[19]_i_2_n_1
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.924 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          0.785     8.710    Inst_Clock_Converter/clk_temp
    SLICE_X54Y99         FDRE                                         r  Inst_Clock_Converter/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.505    14.928    Inst_Clock_Converter/clk_SC
    SLICE_X54Y99         FDRE                                         r  Inst_Clock_Converter/counter_reg[17]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X54Y99         FDRE (Setup_fdre_C_R)       -0.524    14.644    Inst_Clock_Converter/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.766ns (22.000%)  route 2.716ns (78.000%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.625     5.228    Inst_Clock_Converter/clk_SC
    SLICE_X54Y96         FDRE                                         r  Inst_Clock_Converter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.518     5.746 f  Inst_Clock_Converter/counter_reg[6]/Q
                         net (fo=2, routed)           1.121     6.866    Inst_Clock_Converter/counter[6]
    SLICE_X55Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.990 f  Inst_Clock_Converter/counter[19]_i_2/O
                         net (fo=2, routed)           0.810     7.800    Inst_Clock_Converter/counter[19]_i_2_n_1
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.924 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          0.785     8.710    Inst_Clock_Converter/clk_temp
    SLICE_X54Y99         FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.505    14.928    Inst_Clock_Converter/clk_SC
    SLICE_X54Y99         FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X54Y99         FDRE (Setup_fdre_C_R)       -0.524    14.644    Inst_Clock_Converter/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.766ns (22.000%)  route 2.716ns (78.000%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.625     5.228    Inst_Clock_Converter/clk_SC
    SLICE_X54Y96         FDRE                                         r  Inst_Clock_Converter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.518     5.746 f  Inst_Clock_Converter/counter_reg[6]/Q
                         net (fo=2, routed)           1.121     6.866    Inst_Clock_Converter/counter[6]
    SLICE_X55Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.990 f  Inst_Clock_Converter/counter[19]_i_2/O
                         net (fo=2, routed)           0.810     7.800    Inst_Clock_Converter/counter[19]_i_2_n_1
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.924 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          0.785     8.710    Inst_Clock_Converter/clk_temp
    SLICE_X54Y99         FDRE                                         r  Inst_Clock_Converter/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.505    14.928    Inst_Clock_Converter/clk_SC
    SLICE_X54Y99         FDRE                                         r  Inst_Clock_Converter/counter_reg[19]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X54Y99         FDRE (Setup_fdre_C_R)       -0.524    14.644    Inst_Clock_Converter/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.766ns (22.910%)  route 2.577ns (77.090%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.625     5.228    Inst_Clock_Converter/clk_SC
    SLICE_X54Y96         FDRE                                         r  Inst_Clock_Converter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.518     5.746 f  Inst_Clock_Converter/counter_reg[6]/Q
                         net (fo=2, routed)           1.121     6.866    Inst_Clock_Converter/counter[6]
    SLICE_X55Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.990 f  Inst_Clock_Converter/counter[19]_i_2/O
                         net (fo=2, routed)           0.810     7.800    Inst_Clock_Converter/counter[19]_i_2_n_1
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.924 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          0.647     8.571    Inst_Clock_Converter/clk_temp
    SLICE_X54Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.505    14.928    Inst_Clock_Converter/clk_SC
    SLICE_X54Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[13]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X54Y98         FDRE (Setup_fdre_C_R)       -0.524    14.644    Inst_Clock_Converter/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.766ns (22.910%)  route 2.577ns (77.090%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.625     5.228    Inst_Clock_Converter/clk_SC
    SLICE_X54Y96         FDRE                                         r  Inst_Clock_Converter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.518     5.746 f  Inst_Clock_Converter/counter_reg[6]/Q
                         net (fo=2, routed)           1.121     6.866    Inst_Clock_Converter/counter[6]
    SLICE_X55Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.990 f  Inst_Clock_Converter/counter[19]_i_2/O
                         net (fo=2, routed)           0.810     7.800    Inst_Clock_Converter/counter[19]_i_2_n_1
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.924 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          0.647     8.571    Inst_Clock_Converter/clk_temp
    SLICE_X54Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.505    14.928    Inst_Clock_Converter/clk_SC
    SLICE_X54Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[14]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X54Y98         FDRE (Setup_fdre_C_R)       -0.524    14.644    Inst_Clock_Converter/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                  6.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Inst_edge/sreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_edge/sreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.186%)  route 0.124ns (46.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.558     1.477    Inst_edge/clk_SC
    SLICE_X37Y132        FDRE                                         r  Inst_edge/sreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y132        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Inst_edge/sreg_reg[3]/Q
                         net (fo=2, routed)           0.124     1.743    Inst_edge/sreg[3]
    SLICE_X37Y132        FDRE                                         r  Inst_edge/sreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.827     1.992    Inst_edge/clk_SC
    SLICE_X37Y132        FDRE                                         r  Inst_edge/sreg_reg[6]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X37Y132        FDRE (Hold_fdre_C_D)         0.075     1.552    Inst_edge/sreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Inst_ScaledString/scaling[0].Inst_Scaler/en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_ScaledString/scaling[0].Inst_Scaler/char_scaled_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.599     1.518    Inst_ScaledString/scaling[0].Inst_Scaler/clk_SC
    SLICE_X83Y140        FDRE                                         r  Inst_ScaledString/scaling[0].Inst_Scaler/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y140        FDRE (Prop_fdre_C_Q)         0.128     1.646 r  Inst_ScaledString/scaling[0].Inst_Scaler/en_reg/Q
                         net (fo=1, routed)           0.054     1.701    Inst_ScaledString/scaling[0].Inst_Scaler/en
    SLICE_X83Y140        LUT2 (Prop_lut2_I0_O)        0.099     1.800 r  Inst_ScaledString/scaling[0].Inst_Scaler/char_scaled[0][20]_i_1/O
                         net (fo=1, routed)           0.000     1.800    Inst_ScaledString/scaling[0].Inst_Scaler/char_scaled[0][20]_i_1_n_1
    SLICE_X83Y140        FDRE                                         r  Inst_ScaledString/scaling[0].Inst_Scaler/char_scaled_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.871     2.036    Inst_ScaledString/scaling[0].Inst_Scaler/clk_SC
    SLICE_X83Y140        FDRE                                         r  Inst_ScaledString/scaling[0].Inst_Scaler/char_scaled_reg[0][20]/C
                         clock pessimism             -0.517     1.518    
    SLICE_X83Y140        FDRE (Hold_fdre_C_D)         0.091     1.609    Inst_ScaledString/scaling[0].Inst_Scaler/char_scaled_reg[0][20]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Inst_edge/sreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_edge/sreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.558     1.477    Inst_edge/clk_SC
    SLICE_X37Y132        FDRE                                         r  Inst_edge/sreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y132        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Inst_edge/sreg_reg[2]/Q
                         net (fo=2, routed)           0.122     1.741    Inst_edge/sreg[2]
    SLICE_X37Y132        FDRE                                         r  Inst_edge/sreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.827     1.992    Inst_edge/clk_SC
    SLICE_X37Y132        FDRE                                         r  Inst_edge/sreg_reg[5]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X37Y132        FDRE (Hold_fdre_C_D)         0.072     1.549    Inst_edge/sreg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.146%)  route 0.123ns (39.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.559     1.478    Inst_MainFSM/clk_SC
    SLICE_X37Y133        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/Q
                         net (fo=3, routed)           0.123     1.743    Inst_MainFSM/FSM_onehot_cur_state_reg[0]_0
    SLICE_X37Y133        LUT6 (Prop_lut6_I5_O)        0.045     1.788 r  Inst_MainFSM/FSM_onehot_cur_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.788    Inst_MainFSM/FSM_onehot_cur_state[0]_i_1_n_1
    SLICE_X37Y133        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.828     1.993    Inst_MainFSM/clk_SC
    SLICE_X37Y133        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X37Y133        FDRE (Hold_fdre_C_D)         0.091     1.569    Inst_MainFSM/FSM_onehot_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Inst_edge/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_edge/sreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.559     1.478    Inst_edge/clk_SC
    SLICE_X37Y133        FDRE                                         r  Inst_edge/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDRE (Prop_fdre_C_Q)         0.128     1.606 r  Inst_edge/sreg_reg[1]/Q
                         net (fo=2, routed)           0.134     1.740    Inst_edge/sreg[1]
    SLICE_X37Y133        FDRE                                         r  Inst_edge/sreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.828     1.993    Inst_edge/clk_SC
    SLICE_X37Y133        FDRE                                         r  Inst_edge/sreg_reg[4]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X37Y133        FDRE (Hold_fdre_C_D)         0.017     1.495    Inst_edge/sreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled_reg[15][54]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled_reg[15][54]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.601     1.520    Inst_ScaledString/scaling[7].Inst_Scaler/clk_SC
    SLICE_X87Y144        FDRE                                         r  Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled_reg[15][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y144        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled_reg[15][54]/Q
                         net (fo=23, routed)          0.168     1.830    Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled_reg[15][54]_0
    SLICE_X87Y144        LUT2 (Prop_lut2_I1_O)        0.042     1.872 r  Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled[15][54]_i_1/O
                         net (fo=1, routed)           0.000     1.872    Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled[15][54]_i_1_n_1
    SLICE_X87Y144        FDRE                                         r  Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled_reg[15][54]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.872     2.038    Inst_ScaledString/scaling[7].Inst_Scaler/clk_SC
    SLICE_X87Y144        FDRE                                         r  Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled_reg[15][54]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X87Y144        FDRE (Hold_fdre_C_D)         0.105     1.625    Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled_reg[15][54]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Inst_edge/sreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_edge/sreg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.747%)  route 0.181ns (56.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.558     1.477    Inst_edge/clk_SC
    SLICE_X37Y132        FDRE                                         r  Inst_edge/sreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y132        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Inst_edge/sreg_reg[5]/Q
                         net (fo=2, routed)           0.181     1.800    Inst_edge/sreg[5]
    SLICE_X37Y132        FDRE                                         r  Inst_edge/sreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.827     1.992    Inst_edge/clk_SC
    SLICE_X37Y132        FDRE                                         r  Inst_edge/sreg_reg[8]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X37Y132        FDRE (Hold_fdre_C_D)         0.076     1.553    Inst_edge/sreg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Inst_ScaledString/scaling[4].Inst_Scaler/en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.497%)  route 0.162ns (46.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.596     1.515    Inst_ScaledString/scaling[4].Inst_Scaler/clk_SC
    SLICE_X82Y136        FDRE                                         r  Inst_ScaledString/scaling[4].Inst_Scaler/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y136        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Inst_ScaledString/scaling[4].Inst_Scaler/en_reg/Q
                         net (fo=1, routed)           0.162     1.818    Inst_ScaledString/scaling[4].Inst_Scaler/en_reg_n_1
    SLICE_X82Y136        LUT2 (Prop_lut2_I0_O)        0.045     1.863 r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled[25][74]_i_1/O
                         net (fo=1, routed)           0.000     1.863    Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled[25][74]_i_1_n_1
    SLICE_X82Y136        FDRE                                         r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.866     2.032    Inst_ScaledString/scaling[4].Inst_Scaler/clk_SC
    SLICE_X82Y136        FDRE                                         r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X82Y136        FDRE (Hold_fdre_C_D)         0.092     1.607    Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/clk_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/clk_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.564     1.483    Inst_Clock_Converter/clk_SC
    SLICE_X53Y96         FDRE                                         r  Inst_Clock_Converter/clk_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  Inst_Clock_Converter/clk_temp_reg/Q
                         net (fo=2, routed)           0.168     1.793    Inst_Clock_Converter/sig_60Hz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.045     1.838 r  Inst_Clock_Converter/clk_temp_i_1/O
                         net (fo=1, routed)           0.000     1.838    Inst_Clock_Converter/clk_temp_i_1_n_1
    SLICE_X53Y96         FDRE                                         r  Inst_Clock_Converter/clk_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.834     1.999    Inst_Clock_Converter/clk_SC
    SLICE_X53Y96         FDRE                                         r  Inst_Clock_Converter/clk_temp_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.091     1.574    Inst_Clock_Converter/clk_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.565     1.484    Inst_Clock_Converter/clk_SC
    SLICE_X54Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  Inst_Clock_Converter/counter_reg[15]/Q
                         net (fo=2, routed)           0.126     1.774    Inst_Clock_Converter/counter[15]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.884 r  Inst_Clock_Converter/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.884    Inst_Clock_Converter/p_1_in[15]
    SLICE_X54Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.835     2.000    Inst_Clock_Converter/clk_SC
    SLICE_X54Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[15]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X54Y98         FDRE (Hold_fdre_C_D)         0.134     1.618    Inst_Clock_Converter/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Inst_ClockDistributor/bufg_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    Inst_Clock_Converter/clk_temp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y96    Inst_Clock_Converter/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y97    Inst_Clock_Converter/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y97    Inst_Clock_Converter/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y97    Inst_Clock_Converter/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y98    Inst_Clock_Converter/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y98    Inst_Clock_Converter/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y98    Inst_Clock_Converter/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y98    Inst_Clock_Converter/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    Inst_Clock_Converter/clk_temp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    Inst_Clock_Converter/clk_temp_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    Inst_Clock_Converter/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    Inst_Clock_Converter/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    Inst_Clock_Converter/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    Inst_Clock_Converter/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    Inst_Clock_Converter/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    Inst_Clock_Converter/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    Inst_Clock_Converter/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    Inst_Clock_Converter/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    Inst_Clock_Converter/clk_temp_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    Inst_Clock_Converter/clk_temp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    Inst_Clock_Converter/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    Inst_Clock_Converter/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    Inst_Clock_Converter/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    Inst_Clock_Converter/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    Inst_Clock_Converter/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    Inst_Clock_Converter/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    Inst_Clock_Converter/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    Inst_Clock_Converter/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         20602 Endpoints
Min Delay         20602 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[14][7]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.427ns  (logic 0.934ns (2.713%)  route 33.493ns (97.287%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y131        FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
    SLICE_X37Y131        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=167, routed)        12.424    12.880    Inst_GAME_Play/Inst_Move_Left/lose_reg_0[0]
    SLICE_X37Y192        LUT3 (Prop_lut3_I2_O)        0.152    13.032 r  Inst_GAME_Play/Inst_Move_Left/inited_reg_i_3__0/O
                         net (fo=121, routed)         1.330    14.363    Inst_GAME_Play/Inst_Move_Left/inited_reg_i_3__0_n_1
    SLICE_X40Y174        LUT2 (Prop_lut2_I1_O)        0.326    14.689 r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i[0][31]_C_i_1/O
                         net (fo=638, routed)        19.739    34.427    Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[0]0
    SLICE_X66Y90         FDPE                                         r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[14][7]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[6][9]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.284ns  (logic 0.934ns (2.724%)  route 33.350ns (97.276%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y131        FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
    SLICE_X37Y131        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=167, routed)        12.424    12.880    Inst_GAME_Play/Inst_Move_Left/lose_reg_0[0]
    SLICE_X37Y192        LUT3 (Prop_lut3_I2_O)        0.152    13.032 r  Inst_GAME_Play/Inst_Move_Left/inited_reg_i_3__0/O
                         net (fo=121, routed)         1.330    14.363    Inst_GAME_Play/Inst_Move_Left/inited_reg_i_3__0_n_1
    SLICE_X40Y174        LUT2 (Prop_lut2_I1_O)        0.326    14.689 r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i[0][31]_C_i_1/O
                         net (fo=638, routed)        19.596    34.284    Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[0]0
    SLICE_X67Y92         FDPE                                         r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[6][9]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[5][9]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.117ns  (logic 0.934ns (2.738%)  route 33.183ns (97.262%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y131        FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
    SLICE_X37Y131        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=167, routed)        12.424    12.880    Inst_GAME_Play/Inst_Move_Left/lose_reg_0[0]
    SLICE_X37Y192        LUT3 (Prop_lut3_I2_O)        0.152    13.032 r  Inst_GAME_Play/Inst_Move_Left/inited_reg_i_3__0/O
                         net (fo=121, routed)         1.330    14.363    Inst_GAME_Play/Inst_Move_Left/inited_reg_i_3__0_n_1
    SLICE_X40Y174        LUT2 (Prop_lut2_I1_O)        0.326    14.689 r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i[0][31]_C_i_1/O
                         net (fo=638, routed)        19.429    34.117    Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[0]0
    SLICE_X62Y92         FDPE                                         r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[5][9]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[13][7]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.089ns  (logic 0.934ns (2.740%)  route 33.155ns (97.260%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y131        FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
    SLICE_X37Y131        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=167, routed)        12.424    12.880    Inst_GAME_Play/Inst_Move_Left/lose_reg_0[0]
    SLICE_X37Y192        LUT3 (Prop_lut3_I2_O)        0.152    13.032 r  Inst_GAME_Play/Inst_Move_Left/inited_reg_i_3__0/O
                         net (fo=121, routed)         1.330    14.363    Inst_GAME_Play/Inst_Move_Left/inited_reg_i_3__0_n_1
    SLICE_X40Y174        LUT2 (Prop_lut2_I1_O)        0.326    14.689 r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i[0][31]_C_i_1/O
                         net (fo=638, routed)        19.400    34.089    Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[0]0
    SLICE_X65Y91         FDPE                                         r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[13][7]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[7][9]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.961ns  (logic 0.934ns (2.750%)  route 33.027ns (97.250%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y131        FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
    SLICE_X37Y131        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=167, routed)        12.424    12.880    Inst_GAME_Play/Inst_Move_Left/lose_reg_0[0]
    SLICE_X37Y192        LUT3 (Prop_lut3_I2_O)        0.152    13.032 r  Inst_GAME_Play/Inst_Move_Left/inited_reg_i_3__0/O
                         net (fo=121, routed)         1.330    14.363    Inst_GAME_Play/Inst_Move_Left/inited_reg_i_3__0_n_1
    SLICE_X40Y174        LUT2 (Prop_lut2_I1_O)        0.326    14.689 r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i[0][31]_C_i_1/O
                         net (fo=638, routed)        19.272    33.961    Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[0]0
    SLICE_X69Y93         FDPE                                         r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[7][9]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[4][9]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.890ns  (logic 0.934ns (2.756%)  route 32.956ns (97.244%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y131        FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
    SLICE_X37Y131        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=167, routed)        12.424    12.880    Inst_GAME_Play/Inst_Move_Left/lose_reg_0[0]
    SLICE_X37Y192        LUT3 (Prop_lut3_I2_O)        0.152    13.032 r  Inst_GAME_Play/Inst_Move_Left/inited_reg_i_3__0/O
                         net (fo=121, routed)         1.330    14.363    Inst_GAME_Play/Inst_Move_Left/inited_reg_i_3__0_n_1
    SLICE_X40Y174        LUT2 (Prop_lut2_I1_O)        0.326    14.689 r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i[0][31]_C_i_1/O
                         net (fo=638, routed)        19.201    33.890    Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[0]0
    SLICE_X60Y95         FDPE                                         r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[4][9]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[5][8]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.818ns  (logic 0.934ns (2.762%)  route 32.884ns (97.238%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y131        FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
    SLICE_X37Y131        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=167, routed)        12.424    12.880    Inst_GAME_Play/Inst_Move_Left/lose_reg_0[0]
    SLICE_X37Y192        LUT3 (Prop_lut3_I2_O)        0.152    13.032 r  Inst_GAME_Play/Inst_Move_Left/inited_reg_i_3__0/O
                         net (fo=121, routed)         1.330    14.363    Inst_GAME_Play/Inst_Move_Left/inited_reg_i_3__0_n_1
    SLICE_X40Y174        LUT2 (Prop_lut2_I1_O)        0.326    14.689 r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i[0][31]_C_i_1/O
                         net (fo=638, routed)        19.129    33.818    Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[0]0
    SLICE_X63Y94         FDPE                                         r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[5][8]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[12][7]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.798ns  (logic 0.934ns (2.764%)  route 32.864ns (97.236%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y131        FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
    SLICE_X37Y131        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=167, routed)        12.424    12.880    Inst_GAME_Play/Inst_Move_Left/lose_reg_0[0]
    SLICE_X37Y192        LUT3 (Prop_lut3_I2_O)        0.152    13.032 r  Inst_GAME_Play/Inst_Move_Left/inited_reg_i_3__0/O
                         net (fo=121, routed)         1.330    14.363    Inst_GAME_Play/Inst_Move_Left/inited_reg_i_3__0_n_1
    SLICE_X40Y174        LUT2 (Prop_lut2_I1_O)        0.326    14.689 r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i[0][31]_C_i_1/O
                         net (fo=638, routed)        19.109    33.798    Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[0]0
    SLICE_X64Y93         FDPE                                         r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[12][7]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[4][8]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.657ns  (logic 0.934ns (2.775%)  route 32.723ns (97.225%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y131        FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
    SLICE_X37Y131        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=167, routed)        12.424    12.880    Inst_GAME_Play/Inst_Move_Left/lose_reg_0[0]
    SLICE_X37Y192        LUT3 (Prop_lut3_I2_O)        0.152    13.032 r  Inst_GAME_Play/Inst_Move_Left/inited_reg_i_3__0/O
                         net (fo=121, routed)         1.330    14.363    Inst_GAME_Play/Inst_Move_Left/inited_reg_i_3__0_n_1
    SLICE_X40Y174        LUT2 (Prop_lut2_I1_O)        0.326    14.689 r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i[0][31]_C_i_1/O
                         net (fo=638, routed)        18.968    33.657    Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[0]0
    SLICE_X63Y95         FDPE                                         r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[4][8]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[6][8]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.497ns  (logic 0.934ns (2.788%)  route 32.563ns (97.212%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y131        FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
    SLICE_X37Y131        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=167, routed)        12.424    12.880    Inst_GAME_Play/Inst_Move_Left/lose_reg_0[0]
    SLICE_X37Y192        LUT3 (Prop_lut3_I2_O)        0.152    13.032 r  Inst_GAME_Play/Inst_Move_Left/inited_reg_i_3__0/O
                         net (fo=121, routed)         1.330    14.363    Inst_GAME_Play/Inst_Move_Left/inited_reg_i_3__0_n_1
    SLICE_X40Y174        LUT2 (Prop_lut2_I1_O)        0.326    14.689 r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i[0][31]_C_i_1/O
                         net (fo=638, routed)        18.808    33.497    Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[0]0
    SLICE_X64Y95         FDPE                                         r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[6][8]_P/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_GAME_Play/Inst_Move_Up/random_xy_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_GAME_Play/Inst_Move_Up/food_xy_i_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.480%)  route 0.121ns (48.520%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y170        FDRE                         0.000     0.000 r  Inst_GAME_Play/Inst_Move_Up/random_xy_reg[0]/C
    SLICE_X49Y170        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Inst_GAME_Play/Inst_Move_Up/random_xy_reg[0]/Q
                         net (fo=2, routed)           0.121     0.249    Inst_GAME_Play/Inst_Move_Up/Q[0]
    SLICE_X47Y171        FDPE                                         r  Inst_GAME_Play/Inst_Move_Up/food_xy_i_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/Inst_Move_Down/random_xy_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_GAME_Play/Inst_Move_Down/food_xy_i_reg[31]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y185        FDRE                         0.000     0.000 r  Inst_GAME_Play/Inst_Move_Down/random_xy_reg[31]/C
    SLICE_X35Y185        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_GAME_Play/Inst_Move_Down/random_xy_reg[31]/Q
                         net (fo=2, routed)           0.110     0.251    Inst_GAME_Play/Inst_Move_Down/Q[31]
    SLICE_X35Y186        FDPE                                         r  Inst_GAME_Play/Inst_Move_Down/food_xy_i_reg[31]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/Inst_Move_Left/random_xy_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_GAME_Play/Inst_Move_Left/food_xy_i_reg[11]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.302%)  route 0.114ns (44.698%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y177        FDRE                         0.000     0.000 r  Inst_GAME_Play/Inst_Move_Left/random_xy_reg[11]/C
    SLICE_X40Y177        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_GAME_Play/Inst_Move_Left/random_xy_reg[11]/Q
                         net (fo=2, routed)           0.114     0.255    Inst_GAME_Play/Inst_Move_Left/Q[11]
    SLICE_X38Y177        FDPE                                         r  Inst_GAME_Play/Inst_Move_Left/food_xy_i_reg[11]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/Inst_Move_Down/random_xy_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_GAME_Play/Inst_Move_Down/food_xy_i_reg[10]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y177        FDRE                         0.000     0.000 r  Inst_GAME_Play/Inst_Move_Down/random_xy_reg[10]/C
    SLICE_X45Y177        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_GAME_Play/Inst_Move_Down/random_xy_reg[10]/Q
                         net (fo=2, routed)           0.116     0.257    Inst_GAME_Play/Inst_Move_Down/Q[10]
    SLICE_X49Y177        FDPE                                         r  Inst_GAME_Play/Inst_Move_Down/food_xy_i_reg[10]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[19][27]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_reg[19][27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y165         FDPE                         0.000     0.000 r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[19][27]_P/C
    SLICE_X0Y165         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[19][27]_P/Q
                         net (fo=1, routed)           0.087     0.228    Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[19][27]_P_n_1
    SLICE_X1Y165         LUT5 (Prop_lut5_I0_O)        0.045     0.273 r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy[19][27]_i_1__1/O
                         net (fo=1, routed)           0.000     0.273    Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy[19][27]_i_1__1_n_1
    SLICE_X1Y165         FDRE                                         r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_reg[19][27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy_i_reg[19][15]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy_reg[19][15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y167        FDPE                         0.000     0.000 r  Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy_i_reg[19][15]_P/C
    SLICE_X81Y167        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy_i_reg[19][15]_P/Q
                         net (fo=1, routed)           0.087     0.228    Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy_i_reg[19][15]_P_n_1
    SLICE_X80Y167        LUT5 (Prop_lut5_I0_O)        0.045     0.273 r  Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy[19][15]_i_1__0/O
                         net (fo=1, routed)           0.000     0.273    Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy[19][15]_i_1__0_n_1
    SLICE_X80Y167        FDRE                                         r  Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy_reg[19][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy_i_reg[19][21]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy_reg[19][21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDPE                         0.000     0.000 r  Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy_i_reg[19][21]_P/C
    SLICE_X3Y140         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy_i_reg[19][21]_P/Q
                         net (fo=1, routed)           0.087     0.228    Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy_i_reg[19][21]_P_n_1
    SLICE_X2Y140         LUT5 (Prop_lut5_I0_O)        0.045     0.273 r  Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy[19][21]_i_1__0/O
                         net (fo=1, routed)           0.000     0.273    Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy[19][21]_i_1__0_n_1
    SLICE_X2Y140         FDRE                                         r  Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy_reg[19][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/Inst_Move_Up/food_xy_i_reg[8]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_GAME_Play/Inst_Move_Up/food_xy_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDPE                         0.000     0.000 r  Inst_GAME_Play/Inst_Move_Up/food_xy_i_reg[8]_P/C
    SLICE_X55Y81         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Inst_GAME_Play/Inst_Move_Up/food_xy_i_reg[8]_P/Q
                         net (fo=1, routed)           0.087     0.228    Inst_GAME_Play/Inst_Move_Up/food_xy_i_reg[8]_P_n_1
    SLICE_X54Y81         LUT5 (Prop_lut5_I0_O)        0.045     0.273 r  Inst_GAME_Play/Inst_Move_Up/food_xy[8]_i_1/O
                         net (fo=1, routed)           0.000     0.273    Inst_GAME_Play/Inst_Move_Up/food_xy[8]_i_1_n_1
    SLICE_X54Y81         FDRE                                         r  Inst_GAME_Play/Inst_Move_Up/food_xy_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Teclado/keyboard/datacur_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Teclado/keyboard/dataprev_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.146ns (52.750%)  route 0.131ns (47.250%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE                         0.000     0.000 r  Inst_Teclado/keyboard/datacur_reg[5]/C
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Inst_Teclado/keyboard/datacur_reg[5]/Q
                         net (fo=4, routed)           0.131     0.277    Inst_Teclado/keyboard/datacur[5]
    SLICE_X5Y61          FDRE                                         r  Inst_Teclado/keyboard/dataprev_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[19][26]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_reg[19][26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.186ns (66.152%)  route 0.095ns (33.848%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y162         FDPE                         0.000     0.000 r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[19][26]_P/C
    SLICE_X1Y162         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[19][26]_P/Q
                         net (fo=1, routed)           0.095     0.236    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[19][26]_P_n_1
    SLICE_X3Y162         LUT5 (Prop_lut5_I0_O)        0.045     0.281 r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy[19][26]_i_1/O
                         net (fo=1, routed)           0.000     0.281    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy[19][26]_i_1_n_1
    SLICE_X3Y162         FDRE                                         r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_reg[19][26]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_PLL100to108
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.822ns  (logic 14.765ns (29.636%)  route 35.057ns (70.364%))
  Logic Levels:           41  (CARRY4=18 LUT2=2 LUT3=1 LUT4=2 LUT5=8 LUT6=8 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.620    -3.909    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y138        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y138        FDRE (Prop_fdre_C_Q)         0.419    -3.490 r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/Q
                         net (fo=43, routed)          1.796    -1.694    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[1]
    SLICE_X66Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809    -0.885 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_476/CO[3]
                         net (fo=1, routed)           0.000    -0.885    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_476_n_1
    SLICE_X66Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.768 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_160/CO[3]
                         net (fo=1, routed)           0.000    -0.768    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_160_n_1
    SLICE_X66Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.651 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    -0.651    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_53_n_1
    SLICE_X66Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.534 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14/CO[3]
                         net (fo=298, routed)         4.827     4.293    Inst_VGA_Manager/Inst_VGA_Sync/CO[0]
    SLICE_X78Y145        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.584     4.877 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2740/O[3]
                         net (fo=12, routed)          1.162     6.038    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[20]
    SLICE_X80Y143        LUT2 (Prop_lut2_I1_O)        0.335     6.373 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2879/O
                         net (fo=24, routed)          2.160     8.534    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2879_n_1
    SLICE_X75Y141        LUT6 (Prop_lut6_I5_O)        0.348     8.882 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3108/O
                         net (fo=1, routed)           0.000     8.882    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3108_n_1
    SLICE_X75Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.432 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2957/CO[3]
                         net (fo=1, routed)           0.000     9.432    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2957_n_1
    SLICE_X75Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2836/CO[3]
                         net (fo=1, routed)           0.000     9.546    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2836_n_1
    SLICE_X75Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2862/CO[3]
                         net (fo=1, routed)           0.000     9.660    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2862_n_1
    SLICE_X75Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2858/CO[3]
                         net (fo=1, routed)           0.000     9.774    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2858_n_1
    SLICE_X75Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.002 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2941/CO[2]
                         net (fo=36, routed)          2.120    12.121    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2941_n_2
    SLICE_X70Y146        LUT5 (Prop_lut5_I0_O)        0.313    12.434 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2797/O
                         net (fo=2, routed)           0.816    13.250    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2797_n_1
    SLICE_X74Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.374 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2801/O
                         net (fo=1, routed)           0.000    13.374    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2801_n_1
    SLICE_X74Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.750 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2668/CO[3]
                         net (fo=1, routed)           0.000    13.750    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2668_n_1
    SLICE_X74Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.073 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3141/O[1]
                         net (fo=2, routed)           0.987    15.061    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3141_n_7
    SLICE_X71Y145        LUT3 (Prop_lut3_I0_O)        0.306    15.367 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3051/O
                         net (fo=2, routed)           0.826    16.193    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3051_n_1
    SLICE_X72Y146        LUT4 (Prop_lut4_I3_O)        0.124    16.317 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3055/O
                         net (fo=1, routed)           0.000    16.317    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3055_n_1
    SLICE_X72Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.849 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2896/CO[3]
                         net (fo=1, routed)           0.000    16.849    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2896_n_1
    SLICE_X72Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.183 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2742/O[1]
                         net (fo=3, routed)           1.439    18.622    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2742_n_7
    SLICE_X73Y150        LUT2 (Prop_lut2_I1_O)        0.303    18.925 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2746/O
                         net (fo=1, routed)           0.000    18.925    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2746_n_1
    SLICE_X73Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.457 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2561/CO[3]
                         net (fo=1, routed)           0.000    19.457    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2561_n_1
    SLICE_X73Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.791 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2425/O[1]
                         net (fo=3, routed)           0.985    20.776    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2425_n_7
    SLICE_X75Y151        LUT5 (Prop_lut5_I2_O)        0.303    21.079 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2558/O
                         net (fo=1, routed)           0.000    21.079    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2558_n_1
    SLICE_X75Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.629 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2419/CO[3]
                         net (fo=1, routed)           0.000    21.629    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2419_n_1
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.786 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1949/CO[1]
                         net (fo=4, routed)           1.546    23.332    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1949_n_3
    SLICE_X82Y147        LUT4 (Prop_lut4_I0_O)        0.329    23.661 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1953/O
                         net (fo=4, routed)           0.844    24.505    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1953_n_1
    SLICE_X82Y146        LUT6 (Prop_lut6_I2_O)        0.124    24.629 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1096/O
                         net (fo=83, routed)          3.614    28.244    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_1101_0
    SLICE_X80Y134        LUT5 (Prop_lut5_I3_O)        0.124    28.368 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2534/O
                         net (fo=8, routed)           1.214    29.581    Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_1947
    SLICE_X77Y135        LUT5 (Prop_lut5_I2_O)        0.152    29.733 r  Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2610/O
                         net (fo=2, routed)           0.700    30.434    Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2610_n_1
    SLICE_X71Y136        LUT6 (Prop_lut6_I3_O)        0.326    30.760 r  Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2453/O
                         net (fo=1, routed)           0.667    31.427    Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2453_n_1
    SLICE_X71Y136        LUT6 (Prop_lut6_I3_O)        0.124    31.551 r  Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_1966/O
                         net (fo=1, routed)           1.011    32.561    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_0
    SLICE_X71Y137        LUT5 (Prop_lut5_I4_O)        0.124    32.685 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1106/O
                         net (fo=2, routed)           1.080    33.766    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1106_n_1
    SLICE_X81Y136        LUT6 (Prop_lut6_I5_O)        0.124    33.890 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1105/O
                         net (fo=1, routed)           0.799    34.689    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1105_n_1
    SLICE_X81Y137        LUT5 (Prop_lut5_I0_O)        0.124    34.813 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486/O
                         net (fo=1, routed)           0.667    35.480    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_n_1
    SLICE_X81Y137        LUT6 (Prop_lut6_I3_O)        0.124    35.604 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154/O
                         net (fo=1, routed)           0.795    36.399    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154_n_1
    SLICE_X80Y139        LUT5 (Prop_lut5_I4_O)        0.124    36.523 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.000    36.523    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X80Y139        MUXF7 (Prop_muxf7_I0_O)      0.209    36.732 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           1.297    38.029    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X66Y140        LUT6 (Prop_lut6_I2_O)        0.297    38.326 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           0.975    39.301    Inst_VGA_Manager/Inst_VGA_Sync/en_reg_0
    SLICE_X68Y140        LUT5 (Prop_lut5_I4_O)        0.152    39.453 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.729    42.182    Blue_OBUF[1]
    D7                   OBUF (Prop_obuf_I_O)         3.731    45.913 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    45.913    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.685ns  (logic 14.553ns (29.290%)  route 35.132ns (70.710%))
  Logic Levels:           41  (CARRY4=18 LUT2=3 LUT3=1 LUT4=2 LUT5=7 LUT6=8 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.620    -3.909    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y138        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y138        FDRE (Prop_fdre_C_Q)         0.419    -3.490 r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/Q
                         net (fo=43, routed)          1.796    -1.694    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[1]
    SLICE_X66Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809    -0.885 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_476/CO[3]
                         net (fo=1, routed)           0.000    -0.885    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_476_n_1
    SLICE_X66Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.768 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_160/CO[3]
                         net (fo=1, routed)           0.000    -0.768    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_160_n_1
    SLICE_X66Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.651 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    -0.651    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_53_n_1
    SLICE_X66Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.534 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14/CO[3]
                         net (fo=298, routed)         4.827     4.293    Inst_VGA_Manager/Inst_VGA_Sync/CO[0]
    SLICE_X78Y145        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.584     4.877 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2740/O[3]
                         net (fo=12, routed)          1.162     6.038    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[20]
    SLICE_X80Y143        LUT2 (Prop_lut2_I1_O)        0.335     6.373 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2879/O
                         net (fo=24, routed)          2.160     8.534    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2879_n_1
    SLICE_X75Y141        LUT6 (Prop_lut6_I5_O)        0.348     8.882 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3108/O
                         net (fo=1, routed)           0.000     8.882    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3108_n_1
    SLICE_X75Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.432 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2957/CO[3]
                         net (fo=1, routed)           0.000     9.432    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2957_n_1
    SLICE_X75Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2836/CO[3]
                         net (fo=1, routed)           0.000     9.546    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2836_n_1
    SLICE_X75Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2862/CO[3]
                         net (fo=1, routed)           0.000     9.660    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2862_n_1
    SLICE_X75Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2858/CO[3]
                         net (fo=1, routed)           0.000     9.774    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2858_n_1
    SLICE_X75Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.002 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2941/CO[2]
                         net (fo=36, routed)          2.120    12.121    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2941_n_2
    SLICE_X70Y146        LUT5 (Prop_lut5_I0_O)        0.313    12.434 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2797/O
                         net (fo=2, routed)           0.816    13.250    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2797_n_1
    SLICE_X74Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.374 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2801/O
                         net (fo=1, routed)           0.000    13.374    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2801_n_1
    SLICE_X74Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.750 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2668/CO[3]
                         net (fo=1, routed)           0.000    13.750    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2668_n_1
    SLICE_X74Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.073 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3141/O[1]
                         net (fo=2, routed)           0.987    15.061    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3141_n_7
    SLICE_X71Y145        LUT3 (Prop_lut3_I0_O)        0.306    15.367 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3051/O
                         net (fo=2, routed)           0.826    16.193    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3051_n_1
    SLICE_X72Y146        LUT4 (Prop_lut4_I3_O)        0.124    16.317 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3055/O
                         net (fo=1, routed)           0.000    16.317    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3055_n_1
    SLICE_X72Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.849 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2896/CO[3]
                         net (fo=1, routed)           0.000    16.849    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2896_n_1
    SLICE_X72Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.183 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2742/O[1]
                         net (fo=3, routed)           1.439    18.622    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2742_n_7
    SLICE_X73Y150        LUT2 (Prop_lut2_I1_O)        0.303    18.925 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2746/O
                         net (fo=1, routed)           0.000    18.925    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2746_n_1
    SLICE_X73Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.457 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2561/CO[3]
                         net (fo=1, routed)           0.000    19.457    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2561_n_1
    SLICE_X73Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.791 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2425/O[1]
                         net (fo=3, routed)           0.985    20.776    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2425_n_7
    SLICE_X75Y151        LUT5 (Prop_lut5_I2_O)        0.303    21.079 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2558/O
                         net (fo=1, routed)           0.000    21.079    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2558_n_1
    SLICE_X75Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.629 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2419/CO[3]
                         net (fo=1, routed)           0.000    21.629    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2419_n_1
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.786 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1949/CO[1]
                         net (fo=4, routed)           1.546    23.332    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1949_n_3
    SLICE_X82Y147        LUT4 (Prop_lut4_I0_O)        0.329    23.661 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1953/O
                         net (fo=4, routed)           0.844    24.505    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1953_n_1
    SLICE_X82Y146        LUT6 (Prop_lut6_I2_O)        0.124    24.629 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1096/O
                         net (fo=83, routed)          3.614    28.244    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_1101_0
    SLICE_X80Y134        LUT5 (Prop_lut5_I3_O)        0.124    28.368 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2534/O
                         net (fo=8, routed)           1.214    29.581    Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_1947
    SLICE_X77Y135        LUT5 (Prop_lut5_I2_O)        0.152    29.733 r  Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2610/O
                         net (fo=2, routed)           0.700    30.434    Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2610_n_1
    SLICE_X71Y136        LUT6 (Prop_lut6_I3_O)        0.326    30.760 r  Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2453/O
                         net (fo=1, routed)           0.667    31.427    Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2453_n_1
    SLICE_X71Y136        LUT6 (Prop_lut6_I3_O)        0.124    31.551 r  Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_1966/O
                         net (fo=1, routed)           1.011    32.561    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_0
    SLICE_X71Y137        LUT5 (Prop_lut5_I4_O)        0.124    32.685 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1106/O
                         net (fo=2, routed)           1.080    33.766    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1106_n_1
    SLICE_X81Y136        LUT6 (Prop_lut6_I5_O)        0.124    33.890 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1105/O
                         net (fo=1, routed)           0.799    34.689    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1105_n_1
    SLICE_X81Y137        LUT5 (Prop_lut5_I0_O)        0.124    34.813 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486/O
                         net (fo=1, routed)           0.667    35.480    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_n_1
    SLICE_X81Y137        LUT6 (Prop_lut6_I3_O)        0.124    35.604 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154/O
                         net (fo=1, routed)           0.795    36.399    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154_n_1
    SLICE_X80Y139        LUT5 (Prop_lut5_I4_O)        0.124    36.523 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.000    36.523    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X80Y139        MUXF7 (Prop_muxf7_I0_O)      0.209    36.732 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           1.297    38.029    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X66Y140        LUT6 (Prop_lut6_I2_O)        0.297    38.326 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           0.975    39.301    Inst_VGA_Manager/Inst_VGA_Sync/en_reg_0
    SLICE_X68Y140        LUT2 (Prop_lut2_I0_O)        0.124    39.425 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.805    42.229    Blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    45.776 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    45.776    Blue[0]
    B7                                                                r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.658ns  (logic 14.793ns (29.790%)  route 34.865ns (70.210%))
  Logic Levels:           41  (CARRY4=18 LUT2=2 LUT3=1 LUT4=2 LUT5=8 LUT6=8 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.620    -3.909    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y138        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y138        FDRE (Prop_fdre_C_Q)         0.419    -3.490 r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/Q
                         net (fo=43, routed)          1.796    -1.694    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[1]
    SLICE_X66Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809    -0.885 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_476/CO[3]
                         net (fo=1, routed)           0.000    -0.885    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_476_n_1
    SLICE_X66Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.768 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_160/CO[3]
                         net (fo=1, routed)           0.000    -0.768    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_160_n_1
    SLICE_X66Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.651 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    -0.651    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_53_n_1
    SLICE_X66Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.534 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14/CO[3]
                         net (fo=298, routed)         4.827     4.293    Inst_VGA_Manager/Inst_VGA_Sync/CO[0]
    SLICE_X78Y145        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.584     4.877 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2740/O[3]
                         net (fo=12, routed)          1.162     6.038    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[20]
    SLICE_X80Y143        LUT2 (Prop_lut2_I1_O)        0.335     6.373 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2879/O
                         net (fo=24, routed)          2.160     8.534    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2879_n_1
    SLICE_X75Y141        LUT6 (Prop_lut6_I5_O)        0.348     8.882 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3108/O
                         net (fo=1, routed)           0.000     8.882    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3108_n_1
    SLICE_X75Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.432 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2957/CO[3]
                         net (fo=1, routed)           0.000     9.432    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2957_n_1
    SLICE_X75Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2836/CO[3]
                         net (fo=1, routed)           0.000     9.546    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2836_n_1
    SLICE_X75Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2862/CO[3]
                         net (fo=1, routed)           0.000     9.660    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2862_n_1
    SLICE_X75Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2858/CO[3]
                         net (fo=1, routed)           0.000     9.774    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2858_n_1
    SLICE_X75Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.002 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2941/CO[2]
                         net (fo=36, routed)          2.120    12.121    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2941_n_2
    SLICE_X70Y146        LUT5 (Prop_lut5_I0_O)        0.313    12.434 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2797/O
                         net (fo=2, routed)           0.816    13.250    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2797_n_1
    SLICE_X74Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.374 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2801/O
                         net (fo=1, routed)           0.000    13.374    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2801_n_1
    SLICE_X74Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.750 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2668/CO[3]
                         net (fo=1, routed)           0.000    13.750    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2668_n_1
    SLICE_X74Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.073 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3141/O[1]
                         net (fo=2, routed)           0.987    15.061    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3141_n_7
    SLICE_X71Y145        LUT3 (Prop_lut3_I0_O)        0.306    15.367 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3051/O
                         net (fo=2, routed)           0.826    16.193    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3051_n_1
    SLICE_X72Y146        LUT4 (Prop_lut4_I3_O)        0.124    16.317 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3055/O
                         net (fo=1, routed)           0.000    16.317    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3055_n_1
    SLICE_X72Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.849 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2896/CO[3]
                         net (fo=1, routed)           0.000    16.849    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2896_n_1
    SLICE_X72Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.183 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2742/O[1]
                         net (fo=3, routed)           1.439    18.622    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2742_n_7
    SLICE_X73Y150        LUT2 (Prop_lut2_I1_O)        0.303    18.925 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2746/O
                         net (fo=1, routed)           0.000    18.925    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2746_n_1
    SLICE_X73Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.457 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2561/CO[3]
                         net (fo=1, routed)           0.000    19.457    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2561_n_1
    SLICE_X73Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.791 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2425/O[1]
                         net (fo=3, routed)           0.985    20.776    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2425_n_7
    SLICE_X75Y151        LUT5 (Prop_lut5_I2_O)        0.303    21.079 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2558/O
                         net (fo=1, routed)           0.000    21.079    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2558_n_1
    SLICE_X75Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.629 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2419/CO[3]
                         net (fo=1, routed)           0.000    21.629    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2419_n_1
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.786 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1949/CO[1]
                         net (fo=4, routed)           1.546    23.332    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1949_n_3
    SLICE_X82Y147        LUT4 (Prop_lut4_I0_O)        0.329    23.661 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1953/O
                         net (fo=4, routed)           0.844    24.505    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1953_n_1
    SLICE_X82Y146        LUT6 (Prop_lut6_I2_O)        0.124    24.629 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1096/O
                         net (fo=83, routed)          3.614    28.244    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_1101_0
    SLICE_X80Y134        LUT5 (Prop_lut5_I3_O)        0.124    28.368 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2534/O
                         net (fo=8, routed)           1.214    29.581    Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_1947
    SLICE_X77Y135        LUT5 (Prop_lut5_I2_O)        0.152    29.733 r  Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2610/O
                         net (fo=2, routed)           0.700    30.434    Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2610_n_1
    SLICE_X71Y136        LUT6 (Prop_lut6_I3_O)        0.326    30.760 r  Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2453/O
                         net (fo=1, routed)           0.667    31.427    Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2453_n_1
    SLICE_X71Y136        LUT6 (Prop_lut6_I3_O)        0.124    31.551 r  Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_1966/O
                         net (fo=1, routed)           1.011    32.561    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_0
    SLICE_X71Y137        LUT5 (Prop_lut5_I4_O)        0.124    32.685 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1106/O
                         net (fo=2, routed)           1.080    33.766    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1106_n_1
    SLICE_X81Y136        LUT6 (Prop_lut6_I5_O)        0.124    33.890 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1105/O
                         net (fo=1, routed)           0.799    34.689    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1105_n_1
    SLICE_X81Y137        LUT5 (Prop_lut5_I0_O)        0.124    34.813 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486/O
                         net (fo=1, routed)           0.667    35.480    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_n_1
    SLICE_X81Y137        LUT6 (Prop_lut6_I3_O)        0.124    35.604 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154/O
                         net (fo=1, routed)           0.795    36.399    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154_n_1
    SLICE_X80Y139        LUT5 (Prop_lut5_I4_O)        0.124    36.523 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.000    36.523    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X80Y139        MUXF7 (Prop_muxf7_I0_O)      0.209    36.732 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           1.297    38.029    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X66Y140        LUT6 (Prop_lut6_I2_O)        0.297    38.326 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           0.975    39.301    Inst_VGA_Manager/Inst_VGA_Sync/en_reg_0
    SLICE_X68Y140        LUT5 (Prop_lut5_I4_O)        0.152    39.453 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.537    41.990    Blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.759    45.749 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    45.749    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.612ns  (logic 14.794ns (29.818%)  route 34.819ns (70.182%))
  Logic Levels:           41  (CARRY4=18 LUT2=2 LUT3=1 LUT4=2 LUT5=8 LUT6=8 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.620    -3.909    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y138        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y138        FDRE (Prop_fdre_C_Q)         0.419    -3.490 r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/Q
                         net (fo=43, routed)          1.796    -1.694    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[1]
    SLICE_X66Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809    -0.885 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_476/CO[3]
                         net (fo=1, routed)           0.000    -0.885    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_476_n_1
    SLICE_X66Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.768 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_160/CO[3]
                         net (fo=1, routed)           0.000    -0.768    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_160_n_1
    SLICE_X66Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.651 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    -0.651    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_53_n_1
    SLICE_X66Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.534 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14/CO[3]
                         net (fo=298, routed)         4.827     4.293    Inst_VGA_Manager/Inst_VGA_Sync/CO[0]
    SLICE_X78Y145        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.584     4.877 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2740/O[3]
                         net (fo=12, routed)          1.162     6.038    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[20]
    SLICE_X80Y143        LUT2 (Prop_lut2_I1_O)        0.335     6.373 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2879/O
                         net (fo=24, routed)          2.160     8.534    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2879_n_1
    SLICE_X75Y141        LUT6 (Prop_lut6_I5_O)        0.348     8.882 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3108/O
                         net (fo=1, routed)           0.000     8.882    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3108_n_1
    SLICE_X75Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.432 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2957/CO[3]
                         net (fo=1, routed)           0.000     9.432    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2957_n_1
    SLICE_X75Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2836/CO[3]
                         net (fo=1, routed)           0.000     9.546    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2836_n_1
    SLICE_X75Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2862/CO[3]
                         net (fo=1, routed)           0.000     9.660    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2862_n_1
    SLICE_X75Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2858/CO[3]
                         net (fo=1, routed)           0.000     9.774    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2858_n_1
    SLICE_X75Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.002 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2941/CO[2]
                         net (fo=36, routed)          2.120    12.121    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2941_n_2
    SLICE_X70Y146        LUT5 (Prop_lut5_I0_O)        0.313    12.434 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2797/O
                         net (fo=2, routed)           0.816    13.250    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2797_n_1
    SLICE_X74Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.374 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2801/O
                         net (fo=1, routed)           0.000    13.374    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2801_n_1
    SLICE_X74Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.750 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2668/CO[3]
                         net (fo=1, routed)           0.000    13.750    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2668_n_1
    SLICE_X74Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.073 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3141/O[1]
                         net (fo=2, routed)           0.987    15.061    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3141_n_7
    SLICE_X71Y145        LUT3 (Prop_lut3_I0_O)        0.306    15.367 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3051/O
                         net (fo=2, routed)           0.826    16.193    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3051_n_1
    SLICE_X72Y146        LUT4 (Prop_lut4_I3_O)        0.124    16.317 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3055/O
                         net (fo=1, routed)           0.000    16.317    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3055_n_1
    SLICE_X72Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.849 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2896/CO[3]
                         net (fo=1, routed)           0.000    16.849    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2896_n_1
    SLICE_X72Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.183 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2742/O[1]
                         net (fo=3, routed)           1.439    18.622    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2742_n_7
    SLICE_X73Y150        LUT2 (Prop_lut2_I1_O)        0.303    18.925 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2746/O
                         net (fo=1, routed)           0.000    18.925    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2746_n_1
    SLICE_X73Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.457 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2561/CO[3]
                         net (fo=1, routed)           0.000    19.457    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2561_n_1
    SLICE_X73Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.791 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2425/O[1]
                         net (fo=3, routed)           0.985    20.776    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2425_n_7
    SLICE_X75Y151        LUT5 (Prop_lut5_I2_O)        0.303    21.079 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2558/O
                         net (fo=1, routed)           0.000    21.079    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2558_n_1
    SLICE_X75Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.629 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2419/CO[3]
                         net (fo=1, routed)           0.000    21.629    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2419_n_1
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.786 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1949/CO[1]
                         net (fo=4, routed)           1.546    23.332    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1949_n_3
    SLICE_X82Y147        LUT4 (Prop_lut4_I0_O)        0.329    23.661 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1953/O
                         net (fo=4, routed)           0.844    24.505    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1953_n_1
    SLICE_X82Y146        LUT6 (Prop_lut6_I2_O)        0.124    24.629 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1096/O
                         net (fo=83, routed)          3.614    28.244    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_1101_0
    SLICE_X80Y134        LUT5 (Prop_lut5_I3_O)        0.124    28.368 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2534/O
                         net (fo=8, routed)           1.214    29.581    Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_1947
    SLICE_X77Y135        LUT5 (Prop_lut5_I2_O)        0.152    29.733 r  Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2610/O
                         net (fo=2, routed)           0.700    30.434    Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2610_n_1
    SLICE_X71Y136        LUT6 (Prop_lut6_I3_O)        0.326    30.760 r  Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2453/O
                         net (fo=1, routed)           0.667    31.427    Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2453_n_1
    SLICE_X71Y136        LUT6 (Prop_lut6_I3_O)        0.124    31.551 r  Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_1966/O
                         net (fo=1, routed)           1.011    32.561    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_0
    SLICE_X71Y137        LUT5 (Prop_lut5_I4_O)        0.124    32.685 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1106/O
                         net (fo=2, routed)           1.080    33.766    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1106_n_1
    SLICE_X81Y136        LUT6 (Prop_lut6_I5_O)        0.124    33.890 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1105/O
                         net (fo=1, routed)           0.799    34.689    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1105_n_1
    SLICE_X81Y137        LUT5 (Prop_lut5_I0_O)        0.124    34.813 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486/O
                         net (fo=1, routed)           0.667    35.480    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_n_1
    SLICE_X81Y137        LUT6 (Prop_lut6_I3_O)        0.124    35.604 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154/O
                         net (fo=1, routed)           0.795    36.399    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154_n_1
    SLICE_X80Y139        LUT5 (Prop_lut5_I4_O)        0.124    36.523 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.000    36.523    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X80Y139        MUXF7 (Prop_muxf7_I0_O)      0.209    36.732 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           1.297    38.029    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X66Y140        LUT6 (Prop_lut6_I2_O)        0.297    38.326 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           0.841    39.167    Inst_MainFSM/red_s[0]
    SLICE_X68Y139        LUT5 (Prop_lut5_I4_O)        0.152    39.319 r  Inst_MainFSM/Red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.625    41.944    Red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.760    45.703 r  Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    45.703    Red[3]
    A4                                                                r  Red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.470ns  (logic 14.560ns (29.432%)  route 34.910ns (70.568%))
  Logic Levels:           41  (CARRY4=18 LUT2=2 LUT3=1 LUT4=2 LUT5=7 LUT6=9 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.620    -3.909    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y138        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y138        FDRE (Prop_fdre_C_Q)         0.419    -3.490 r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/Q
                         net (fo=43, routed)          1.796    -1.694    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[1]
    SLICE_X66Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809    -0.885 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_476/CO[3]
                         net (fo=1, routed)           0.000    -0.885    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_476_n_1
    SLICE_X66Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.768 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_160/CO[3]
                         net (fo=1, routed)           0.000    -0.768    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_160_n_1
    SLICE_X66Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.651 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    -0.651    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_53_n_1
    SLICE_X66Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.534 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14/CO[3]
                         net (fo=298, routed)         4.827     4.293    Inst_VGA_Manager/Inst_VGA_Sync/CO[0]
    SLICE_X78Y145        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.584     4.877 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2740/O[3]
                         net (fo=12, routed)          1.162     6.038    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[20]
    SLICE_X80Y143        LUT2 (Prop_lut2_I1_O)        0.335     6.373 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2879/O
                         net (fo=24, routed)          2.160     8.534    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2879_n_1
    SLICE_X75Y141        LUT6 (Prop_lut6_I5_O)        0.348     8.882 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3108/O
                         net (fo=1, routed)           0.000     8.882    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3108_n_1
    SLICE_X75Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.432 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2957/CO[3]
                         net (fo=1, routed)           0.000     9.432    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2957_n_1
    SLICE_X75Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2836/CO[3]
                         net (fo=1, routed)           0.000     9.546    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2836_n_1
    SLICE_X75Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2862/CO[3]
                         net (fo=1, routed)           0.000     9.660    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2862_n_1
    SLICE_X75Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2858/CO[3]
                         net (fo=1, routed)           0.000     9.774    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2858_n_1
    SLICE_X75Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.002 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2941/CO[2]
                         net (fo=36, routed)          2.120    12.121    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2941_n_2
    SLICE_X70Y146        LUT5 (Prop_lut5_I0_O)        0.313    12.434 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2797/O
                         net (fo=2, routed)           0.816    13.250    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2797_n_1
    SLICE_X74Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.374 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2801/O
                         net (fo=1, routed)           0.000    13.374    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2801_n_1
    SLICE_X74Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.750 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2668/CO[3]
                         net (fo=1, routed)           0.000    13.750    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2668_n_1
    SLICE_X74Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.073 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3141/O[1]
                         net (fo=2, routed)           0.987    15.061    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3141_n_7
    SLICE_X71Y145        LUT3 (Prop_lut3_I0_O)        0.306    15.367 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3051/O
                         net (fo=2, routed)           0.826    16.193    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3051_n_1
    SLICE_X72Y146        LUT4 (Prop_lut4_I3_O)        0.124    16.317 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3055/O
                         net (fo=1, routed)           0.000    16.317    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3055_n_1
    SLICE_X72Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.849 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2896/CO[3]
                         net (fo=1, routed)           0.000    16.849    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2896_n_1
    SLICE_X72Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.183 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2742/O[1]
                         net (fo=3, routed)           1.439    18.622    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2742_n_7
    SLICE_X73Y150        LUT2 (Prop_lut2_I1_O)        0.303    18.925 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2746/O
                         net (fo=1, routed)           0.000    18.925    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2746_n_1
    SLICE_X73Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.457 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2561/CO[3]
                         net (fo=1, routed)           0.000    19.457    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2561_n_1
    SLICE_X73Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.791 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2425/O[1]
                         net (fo=3, routed)           0.985    20.776    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2425_n_7
    SLICE_X75Y151        LUT5 (Prop_lut5_I2_O)        0.303    21.079 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2558/O
                         net (fo=1, routed)           0.000    21.079    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2558_n_1
    SLICE_X75Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.629 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2419/CO[3]
                         net (fo=1, routed)           0.000    21.629    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2419_n_1
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.786 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1949/CO[1]
                         net (fo=4, routed)           1.546    23.332    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1949_n_3
    SLICE_X82Y147        LUT4 (Prop_lut4_I0_O)        0.329    23.661 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1953/O
                         net (fo=4, routed)           0.844    24.505    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1953_n_1
    SLICE_X82Y146        LUT6 (Prop_lut6_I2_O)        0.124    24.629 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1096/O
                         net (fo=83, routed)          3.614    28.244    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_1101_0
    SLICE_X80Y134        LUT5 (Prop_lut5_I3_O)        0.124    28.368 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2534/O
                         net (fo=8, routed)           1.214    29.581    Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_1947
    SLICE_X77Y135        LUT5 (Prop_lut5_I2_O)        0.152    29.733 r  Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2610/O
                         net (fo=2, routed)           0.700    30.434    Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2610_n_1
    SLICE_X71Y136        LUT6 (Prop_lut6_I3_O)        0.326    30.760 r  Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2453/O
                         net (fo=1, routed)           0.667    31.427    Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2453_n_1
    SLICE_X71Y136        LUT6 (Prop_lut6_I3_O)        0.124    31.551 r  Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_1966/O
                         net (fo=1, routed)           1.011    32.561    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_0
    SLICE_X71Y137        LUT5 (Prop_lut5_I4_O)        0.124    32.685 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1106/O
                         net (fo=2, routed)           1.080    33.766    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1106_n_1
    SLICE_X81Y136        LUT6 (Prop_lut6_I5_O)        0.124    33.890 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1105/O
                         net (fo=1, routed)           0.799    34.689    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1105_n_1
    SLICE_X81Y137        LUT5 (Prop_lut5_I0_O)        0.124    34.813 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486/O
                         net (fo=1, routed)           0.667    35.480    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_n_1
    SLICE_X81Y137        LUT6 (Prop_lut6_I3_O)        0.124    35.604 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154/O
                         net (fo=1, routed)           0.795    36.399    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154_n_1
    SLICE_X80Y139        LUT5 (Prop_lut5_I4_O)        0.124    36.523 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.000    36.523    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X80Y139        MUXF7 (Prop_muxf7_I0_O)      0.209    36.732 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           1.297    38.029    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X66Y140        LUT6 (Prop_lut6_I2_O)        0.297    38.326 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           0.838    39.164    Inst_VGA_Manager/Inst_VGA_Sync/en_reg_0
    SLICE_X68Y140        LUT6 (Prop_lut6_I5_O)        0.124    39.288 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.719    42.007    Red_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    45.561 r  Red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    45.561    Red[0]
    A3                                                                r  Red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.407ns  (logic 14.558ns (29.465%)  route 34.849ns (70.535%))
  Logic Levels:           41  (CARRY4=18 LUT2=3 LUT3=1 LUT4=2 LUT5=7 LUT6=8 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.620    -3.909    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y138        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y138        FDRE (Prop_fdre_C_Q)         0.419    -3.490 r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/Q
                         net (fo=43, routed)          1.796    -1.694    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[1]
    SLICE_X66Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809    -0.885 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_476/CO[3]
                         net (fo=1, routed)           0.000    -0.885    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_476_n_1
    SLICE_X66Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.768 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_160/CO[3]
                         net (fo=1, routed)           0.000    -0.768    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_160_n_1
    SLICE_X66Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.651 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    -0.651    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_53_n_1
    SLICE_X66Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.534 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14/CO[3]
                         net (fo=298, routed)         4.827     4.293    Inst_VGA_Manager/Inst_VGA_Sync/CO[0]
    SLICE_X78Y145        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.584     4.877 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2740/O[3]
                         net (fo=12, routed)          1.162     6.038    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[20]
    SLICE_X80Y143        LUT2 (Prop_lut2_I1_O)        0.335     6.373 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2879/O
                         net (fo=24, routed)          2.160     8.534    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2879_n_1
    SLICE_X75Y141        LUT6 (Prop_lut6_I5_O)        0.348     8.882 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3108/O
                         net (fo=1, routed)           0.000     8.882    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3108_n_1
    SLICE_X75Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.432 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2957/CO[3]
                         net (fo=1, routed)           0.000     9.432    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2957_n_1
    SLICE_X75Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2836/CO[3]
                         net (fo=1, routed)           0.000     9.546    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2836_n_1
    SLICE_X75Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2862/CO[3]
                         net (fo=1, routed)           0.000     9.660    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2862_n_1
    SLICE_X75Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2858/CO[3]
                         net (fo=1, routed)           0.000     9.774    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2858_n_1
    SLICE_X75Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.002 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2941/CO[2]
                         net (fo=36, routed)          2.120    12.121    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2941_n_2
    SLICE_X70Y146        LUT5 (Prop_lut5_I0_O)        0.313    12.434 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2797/O
                         net (fo=2, routed)           0.816    13.250    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2797_n_1
    SLICE_X74Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.374 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2801/O
                         net (fo=1, routed)           0.000    13.374    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2801_n_1
    SLICE_X74Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.750 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2668/CO[3]
                         net (fo=1, routed)           0.000    13.750    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2668_n_1
    SLICE_X74Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.073 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3141/O[1]
                         net (fo=2, routed)           0.987    15.061    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3141_n_7
    SLICE_X71Y145        LUT3 (Prop_lut3_I0_O)        0.306    15.367 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3051/O
                         net (fo=2, routed)           0.826    16.193    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3051_n_1
    SLICE_X72Y146        LUT4 (Prop_lut4_I3_O)        0.124    16.317 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3055/O
                         net (fo=1, routed)           0.000    16.317    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3055_n_1
    SLICE_X72Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.849 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2896/CO[3]
                         net (fo=1, routed)           0.000    16.849    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2896_n_1
    SLICE_X72Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.183 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2742/O[1]
                         net (fo=3, routed)           1.439    18.622    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2742_n_7
    SLICE_X73Y150        LUT2 (Prop_lut2_I1_O)        0.303    18.925 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2746/O
                         net (fo=1, routed)           0.000    18.925    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2746_n_1
    SLICE_X73Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.457 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2561/CO[3]
                         net (fo=1, routed)           0.000    19.457    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2561_n_1
    SLICE_X73Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.791 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2425/O[1]
                         net (fo=3, routed)           0.985    20.776    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2425_n_7
    SLICE_X75Y151        LUT5 (Prop_lut5_I2_O)        0.303    21.079 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2558/O
                         net (fo=1, routed)           0.000    21.079    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2558_n_1
    SLICE_X75Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.629 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2419/CO[3]
                         net (fo=1, routed)           0.000    21.629    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2419_n_1
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.786 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1949/CO[1]
                         net (fo=4, routed)           1.546    23.332    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1949_n_3
    SLICE_X82Y147        LUT4 (Prop_lut4_I0_O)        0.329    23.661 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1953/O
                         net (fo=4, routed)           0.844    24.505    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1953_n_1
    SLICE_X82Y146        LUT6 (Prop_lut6_I2_O)        0.124    24.629 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1096/O
                         net (fo=83, routed)          3.614    28.244    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_1101_0
    SLICE_X80Y134        LUT5 (Prop_lut5_I3_O)        0.124    28.368 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2534/O
                         net (fo=8, routed)           1.214    29.581    Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_1947
    SLICE_X77Y135        LUT5 (Prop_lut5_I2_O)        0.152    29.733 r  Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2610/O
                         net (fo=2, routed)           0.700    30.434    Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2610_n_1
    SLICE_X71Y136        LUT6 (Prop_lut6_I3_O)        0.326    30.760 r  Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2453/O
                         net (fo=1, routed)           0.667    31.427    Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2453_n_1
    SLICE_X71Y136        LUT6 (Prop_lut6_I3_O)        0.124    31.551 r  Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_1966/O
                         net (fo=1, routed)           1.011    32.561    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_0
    SLICE_X71Y137        LUT5 (Prop_lut5_I4_O)        0.124    32.685 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1106/O
                         net (fo=2, routed)           1.080    33.766    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1106_n_1
    SLICE_X81Y136        LUT6 (Prop_lut6_I5_O)        0.124    33.890 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1105/O
                         net (fo=1, routed)           0.799    34.689    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1105_n_1
    SLICE_X81Y137        LUT5 (Prop_lut5_I0_O)        0.124    34.813 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486/O
                         net (fo=1, routed)           0.667    35.480    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_n_1
    SLICE_X81Y137        LUT6 (Prop_lut6_I3_O)        0.124    35.604 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154/O
                         net (fo=1, routed)           0.795    36.399    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154_n_1
    SLICE_X80Y139        LUT5 (Prop_lut5_I4_O)        0.124    36.523 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.000    36.523    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X80Y139        MUXF7 (Prop_muxf7_I0_O)      0.209    36.732 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           1.297    38.029    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X66Y140        LUT6 (Prop_lut6_I2_O)        0.297    38.326 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           0.975    39.301    Inst_VGA_Manager/Inst_VGA_Sync/en_reg_0
    SLICE_X68Y140        LUT2 (Prop_lut2_I0_O)        0.124    39.425 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.521    41.946    Blue_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    45.498 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    45.498    Blue[3]
    D8                                                                r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.369ns  (logic 14.554ns (29.481%)  route 34.815ns (70.519%))
  Logic Levels:           41  (CARRY4=18 LUT2=2 LUT3=1 LUT4=2 LUT5=7 LUT6=9 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.620    -3.909    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y138        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y138        FDRE (Prop_fdre_C_Q)         0.419    -3.490 r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/Q
                         net (fo=43, routed)          1.796    -1.694    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[1]
    SLICE_X66Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809    -0.885 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_476/CO[3]
                         net (fo=1, routed)           0.000    -0.885    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_476_n_1
    SLICE_X66Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.768 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_160/CO[3]
                         net (fo=1, routed)           0.000    -0.768    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_160_n_1
    SLICE_X66Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.651 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    -0.651    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_53_n_1
    SLICE_X66Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.534 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14/CO[3]
                         net (fo=298, routed)         4.827     4.293    Inst_VGA_Manager/Inst_VGA_Sync/CO[0]
    SLICE_X78Y145        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.584     4.877 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2740/O[3]
                         net (fo=12, routed)          1.162     6.038    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[20]
    SLICE_X80Y143        LUT2 (Prop_lut2_I1_O)        0.335     6.373 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2879/O
                         net (fo=24, routed)          2.160     8.534    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2879_n_1
    SLICE_X75Y141        LUT6 (Prop_lut6_I5_O)        0.348     8.882 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3108/O
                         net (fo=1, routed)           0.000     8.882    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3108_n_1
    SLICE_X75Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.432 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2957/CO[3]
                         net (fo=1, routed)           0.000     9.432    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2957_n_1
    SLICE_X75Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2836/CO[3]
                         net (fo=1, routed)           0.000     9.546    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2836_n_1
    SLICE_X75Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2862/CO[3]
                         net (fo=1, routed)           0.000     9.660    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2862_n_1
    SLICE_X75Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2858/CO[3]
                         net (fo=1, routed)           0.000     9.774    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2858_n_1
    SLICE_X75Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.002 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2941/CO[2]
                         net (fo=36, routed)          2.120    12.121    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2941_n_2
    SLICE_X70Y146        LUT5 (Prop_lut5_I0_O)        0.313    12.434 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2797/O
                         net (fo=2, routed)           0.816    13.250    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2797_n_1
    SLICE_X74Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.374 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2801/O
                         net (fo=1, routed)           0.000    13.374    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2801_n_1
    SLICE_X74Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.750 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2668/CO[3]
                         net (fo=1, routed)           0.000    13.750    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2668_n_1
    SLICE_X74Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.073 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3141/O[1]
                         net (fo=2, routed)           0.987    15.061    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3141_n_7
    SLICE_X71Y145        LUT3 (Prop_lut3_I0_O)        0.306    15.367 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3051/O
                         net (fo=2, routed)           0.826    16.193    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3051_n_1
    SLICE_X72Y146        LUT4 (Prop_lut4_I3_O)        0.124    16.317 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3055/O
                         net (fo=1, routed)           0.000    16.317    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3055_n_1
    SLICE_X72Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.849 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2896/CO[3]
                         net (fo=1, routed)           0.000    16.849    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2896_n_1
    SLICE_X72Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.183 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2742/O[1]
                         net (fo=3, routed)           1.439    18.622    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2742_n_7
    SLICE_X73Y150        LUT2 (Prop_lut2_I1_O)        0.303    18.925 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2746/O
                         net (fo=1, routed)           0.000    18.925    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2746_n_1
    SLICE_X73Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.457 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2561/CO[3]
                         net (fo=1, routed)           0.000    19.457    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2561_n_1
    SLICE_X73Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.791 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2425/O[1]
                         net (fo=3, routed)           0.985    20.776    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2425_n_7
    SLICE_X75Y151        LUT5 (Prop_lut5_I2_O)        0.303    21.079 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2558/O
                         net (fo=1, routed)           0.000    21.079    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2558_n_1
    SLICE_X75Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.629 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2419/CO[3]
                         net (fo=1, routed)           0.000    21.629    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2419_n_1
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.786 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1949/CO[1]
                         net (fo=4, routed)           1.546    23.332    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1949_n_3
    SLICE_X82Y147        LUT4 (Prop_lut4_I0_O)        0.329    23.661 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1953/O
                         net (fo=4, routed)           0.844    24.505    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1953_n_1
    SLICE_X82Y146        LUT6 (Prop_lut6_I2_O)        0.124    24.629 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1096/O
                         net (fo=83, routed)          3.614    28.244    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_1101_0
    SLICE_X80Y134        LUT5 (Prop_lut5_I3_O)        0.124    28.368 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2534/O
                         net (fo=8, routed)           1.214    29.581    Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_1947
    SLICE_X77Y135        LUT5 (Prop_lut5_I2_O)        0.152    29.733 r  Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2610/O
                         net (fo=2, routed)           0.700    30.434    Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2610_n_1
    SLICE_X71Y136        LUT6 (Prop_lut6_I3_O)        0.326    30.760 r  Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2453/O
                         net (fo=1, routed)           0.667    31.427    Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2453_n_1
    SLICE_X71Y136        LUT6 (Prop_lut6_I3_O)        0.124    31.551 r  Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_1966/O
                         net (fo=1, routed)           1.011    32.561    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_0
    SLICE_X71Y137        LUT5 (Prop_lut5_I4_O)        0.124    32.685 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1106/O
                         net (fo=2, routed)           1.080    33.766    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1106_n_1
    SLICE_X81Y136        LUT6 (Prop_lut6_I5_O)        0.124    33.890 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1105/O
                         net (fo=1, routed)           0.799    34.689    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1105_n_1
    SLICE_X81Y137        LUT5 (Prop_lut5_I0_O)        0.124    34.813 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486/O
                         net (fo=1, routed)           0.667    35.480    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_n_1
    SLICE_X81Y137        LUT6 (Prop_lut6_I3_O)        0.124    35.604 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154/O
                         net (fo=1, routed)           0.795    36.399    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154_n_1
    SLICE_X80Y139        LUT5 (Prop_lut5_I4_O)        0.124    36.523 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.000    36.523    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X80Y139        MUXF7 (Prop_muxf7_I0_O)      0.209    36.732 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           1.297    38.029    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X66Y140        LUT6 (Prop_lut6_I2_O)        0.297    38.326 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           0.831    39.157    Inst_VGA_Manager/Inst_VGA_Sync/en_reg_0
    SLICE_X68Y140        LUT6 (Prop_lut6_I5_O)        0.124    39.281 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.631    41.912    Red_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    45.460 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    45.460    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.179ns  (logic 14.541ns (29.568%)  route 34.638ns (70.432%))
  Logic Levels:           41  (CARRY4=18 LUT2=2 LUT3=1 LUT4=2 LUT5=7 LUT6=9 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.620    -3.909    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y138        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y138        FDRE (Prop_fdre_C_Q)         0.419    -3.490 r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/Q
                         net (fo=43, routed)          1.796    -1.694    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[1]
    SLICE_X66Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809    -0.885 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_476/CO[3]
                         net (fo=1, routed)           0.000    -0.885    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_476_n_1
    SLICE_X66Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.768 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_160/CO[3]
                         net (fo=1, routed)           0.000    -0.768    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_160_n_1
    SLICE_X66Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.651 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    -0.651    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_53_n_1
    SLICE_X66Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.534 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14/CO[3]
                         net (fo=298, routed)         4.827     4.293    Inst_VGA_Manager/Inst_VGA_Sync/CO[0]
    SLICE_X78Y145        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.584     4.877 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2740/O[3]
                         net (fo=12, routed)          1.162     6.038    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[20]
    SLICE_X80Y143        LUT2 (Prop_lut2_I1_O)        0.335     6.373 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2879/O
                         net (fo=24, routed)          2.160     8.534    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2879_n_1
    SLICE_X75Y141        LUT6 (Prop_lut6_I5_O)        0.348     8.882 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3108/O
                         net (fo=1, routed)           0.000     8.882    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3108_n_1
    SLICE_X75Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.432 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2957/CO[3]
                         net (fo=1, routed)           0.000     9.432    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2957_n_1
    SLICE_X75Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2836/CO[3]
                         net (fo=1, routed)           0.000     9.546    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2836_n_1
    SLICE_X75Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2862/CO[3]
                         net (fo=1, routed)           0.000     9.660    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2862_n_1
    SLICE_X75Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2858/CO[3]
                         net (fo=1, routed)           0.000     9.774    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2858_n_1
    SLICE_X75Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.002 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2941/CO[2]
                         net (fo=36, routed)          2.120    12.121    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2941_n_2
    SLICE_X70Y146        LUT5 (Prop_lut5_I0_O)        0.313    12.434 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2797/O
                         net (fo=2, routed)           0.816    13.250    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2797_n_1
    SLICE_X74Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.374 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2801/O
                         net (fo=1, routed)           0.000    13.374    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2801_n_1
    SLICE_X74Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.750 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2668/CO[3]
                         net (fo=1, routed)           0.000    13.750    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2668_n_1
    SLICE_X74Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.073 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3141/O[1]
                         net (fo=2, routed)           0.987    15.061    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3141_n_7
    SLICE_X71Y145        LUT3 (Prop_lut3_I0_O)        0.306    15.367 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3051/O
                         net (fo=2, routed)           0.826    16.193    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3051_n_1
    SLICE_X72Y146        LUT4 (Prop_lut4_I3_O)        0.124    16.317 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3055/O
                         net (fo=1, routed)           0.000    16.317    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3055_n_1
    SLICE_X72Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.849 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2896/CO[3]
                         net (fo=1, routed)           0.000    16.849    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2896_n_1
    SLICE_X72Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.183 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2742/O[1]
                         net (fo=3, routed)           1.439    18.622    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2742_n_7
    SLICE_X73Y150        LUT2 (Prop_lut2_I1_O)        0.303    18.925 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2746/O
                         net (fo=1, routed)           0.000    18.925    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2746_n_1
    SLICE_X73Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.457 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2561/CO[3]
                         net (fo=1, routed)           0.000    19.457    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2561_n_1
    SLICE_X73Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.791 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2425/O[1]
                         net (fo=3, routed)           0.985    20.776    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2425_n_7
    SLICE_X75Y151        LUT5 (Prop_lut5_I2_O)        0.303    21.079 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2558/O
                         net (fo=1, routed)           0.000    21.079    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2558_n_1
    SLICE_X75Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.629 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2419/CO[3]
                         net (fo=1, routed)           0.000    21.629    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2419_n_1
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.786 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1949/CO[1]
                         net (fo=4, routed)           1.546    23.332    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1949_n_3
    SLICE_X82Y147        LUT4 (Prop_lut4_I0_O)        0.329    23.661 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1953/O
                         net (fo=4, routed)           0.844    24.505    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1953_n_1
    SLICE_X82Y146        LUT6 (Prop_lut6_I2_O)        0.124    24.629 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1096/O
                         net (fo=83, routed)          3.614    28.244    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_1101_0
    SLICE_X80Y134        LUT5 (Prop_lut5_I3_O)        0.124    28.368 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2534/O
                         net (fo=8, routed)           1.214    29.581    Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_1947
    SLICE_X77Y135        LUT5 (Prop_lut5_I2_O)        0.152    29.733 r  Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2610/O
                         net (fo=2, routed)           0.700    30.434    Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2610_n_1
    SLICE_X71Y136        LUT6 (Prop_lut6_I3_O)        0.326    30.760 r  Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2453/O
                         net (fo=1, routed)           0.667    31.427    Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2453_n_1
    SLICE_X71Y136        LUT6 (Prop_lut6_I3_O)        0.124    31.551 r  Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_1966/O
                         net (fo=1, routed)           1.011    32.561    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_0
    SLICE_X71Y137        LUT5 (Prop_lut5_I4_O)        0.124    32.685 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1106/O
                         net (fo=2, routed)           1.080    33.766    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1106_n_1
    SLICE_X81Y136        LUT6 (Prop_lut6_I5_O)        0.124    33.890 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1105/O
                         net (fo=1, routed)           0.799    34.689    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1105_n_1
    SLICE_X81Y137        LUT5 (Prop_lut5_I0_O)        0.124    34.813 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486/O
                         net (fo=1, routed)           0.667    35.480    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_n_1
    SLICE_X81Y137        LUT6 (Prop_lut6_I3_O)        0.124    35.604 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154/O
                         net (fo=1, routed)           0.795    36.399    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154_n_1
    SLICE_X80Y139        LUT5 (Prop_lut5_I4_O)        0.124    36.523 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.000    36.523    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X80Y139        MUXF7 (Prop_muxf7_I0_O)      0.209    36.732 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           1.288    38.020    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X66Y140        LUT6 (Prop_lut6_I1_O)        0.297    38.317 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.706    39.023    Inst_VGA_Manager/Inst_VGA_Sync/red_s[2]
    SLICE_X67Y140        LUT6 (Prop_lut6_I5_O)        0.124    39.147 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.588    41.735    Red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    45.270 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    45.270    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.171ns  (logic 14.544ns (29.579%)  route 34.626ns (70.421%))
  Logic Levels:           41  (CARRY4=18 LUT2=3 LUT3=1 LUT4=2 LUT5=7 LUT6=8 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.620    -3.909    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y138        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y138        FDRE (Prop_fdre_C_Q)         0.419    -3.490 r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/Q
                         net (fo=43, routed)          1.796    -1.694    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[1]
    SLICE_X66Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809    -0.885 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_476/CO[3]
                         net (fo=1, routed)           0.000    -0.885    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_476_n_1
    SLICE_X66Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.768 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_160/CO[3]
                         net (fo=1, routed)           0.000    -0.768    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_160_n_1
    SLICE_X66Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.651 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    -0.651    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_53_n_1
    SLICE_X66Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.534 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14/CO[3]
                         net (fo=298, routed)         4.827     4.293    Inst_VGA_Manager/Inst_VGA_Sync/CO[0]
    SLICE_X78Y145        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.584     4.877 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2740/O[3]
                         net (fo=12, routed)          1.162     6.038    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[20]
    SLICE_X80Y143        LUT2 (Prop_lut2_I1_O)        0.335     6.373 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2879/O
                         net (fo=24, routed)          2.160     8.534    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2879_n_1
    SLICE_X75Y141        LUT6 (Prop_lut6_I5_O)        0.348     8.882 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3108/O
                         net (fo=1, routed)           0.000     8.882    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3108_n_1
    SLICE_X75Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.432 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2957/CO[3]
                         net (fo=1, routed)           0.000     9.432    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2957_n_1
    SLICE_X75Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2836/CO[3]
                         net (fo=1, routed)           0.000     9.546    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2836_n_1
    SLICE_X75Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2862/CO[3]
                         net (fo=1, routed)           0.000     9.660    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2862_n_1
    SLICE_X75Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2858/CO[3]
                         net (fo=1, routed)           0.000     9.774    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2858_n_1
    SLICE_X75Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.002 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2941/CO[2]
                         net (fo=36, routed)          2.120    12.121    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2941_n_2
    SLICE_X70Y146        LUT5 (Prop_lut5_I0_O)        0.313    12.434 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2797/O
                         net (fo=2, routed)           0.816    13.250    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2797_n_1
    SLICE_X74Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.374 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2801/O
                         net (fo=1, routed)           0.000    13.374    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2801_n_1
    SLICE_X74Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.750 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2668/CO[3]
                         net (fo=1, routed)           0.000    13.750    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2668_n_1
    SLICE_X74Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.073 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3141/O[1]
                         net (fo=2, routed)           0.987    15.061    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3141_n_7
    SLICE_X71Y145        LUT3 (Prop_lut3_I0_O)        0.306    15.367 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3051/O
                         net (fo=2, routed)           0.826    16.193    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3051_n_1
    SLICE_X72Y146        LUT4 (Prop_lut4_I3_O)        0.124    16.317 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3055/O
                         net (fo=1, routed)           0.000    16.317    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3055_n_1
    SLICE_X72Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.849 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2896/CO[3]
                         net (fo=1, routed)           0.000    16.849    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2896_n_1
    SLICE_X72Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.183 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2742/O[1]
                         net (fo=3, routed)           1.439    18.622    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2742_n_7
    SLICE_X73Y150        LUT2 (Prop_lut2_I1_O)        0.303    18.925 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2746/O
                         net (fo=1, routed)           0.000    18.925    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2746_n_1
    SLICE_X73Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.457 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2561/CO[3]
                         net (fo=1, routed)           0.000    19.457    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2561_n_1
    SLICE_X73Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.791 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2425/O[1]
                         net (fo=3, routed)           0.985    20.776    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2425_n_7
    SLICE_X75Y151        LUT5 (Prop_lut5_I2_O)        0.303    21.079 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2558/O
                         net (fo=1, routed)           0.000    21.079    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2558_n_1
    SLICE_X75Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.629 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2419/CO[3]
                         net (fo=1, routed)           0.000    21.629    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2419_n_1
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.786 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1949/CO[1]
                         net (fo=4, routed)           1.546    23.332    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1949_n_3
    SLICE_X82Y147        LUT4 (Prop_lut4_I0_O)        0.329    23.661 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1953/O
                         net (fo=4, routed)           0.844    24.505    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1953_n_1
    SLICE_X82Y146        LUT6 (Prop_lut6_I2_O)        0.124    24.629 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1096/O
                         net (fo=83, routed)          3.614    28.244    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_1101_0
    SLICE_X80Y134        LUT5 (Prop_lut5_I3_O)        0.124    28.368 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2534/O
                         net (fo=8, routed)           1.214    29.581    Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_1947
    SLICE_X77Y135        LUT5 (Prop_lut5_I2_O)        0.152    29.733 r  Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2610/O
                         net (fo=2, routed)           0.700    30.434    Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2610_n_1
    SLICE_X71Y136        LUT6 (Prop_lut6_I3_O)        0.326    30.760 r  Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2453/O
                         net (fo=1, routed)           0.667    31.427    Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2453_n_1
    SLICE_X71Y136        LUT6 (Prop_lut6_I3_O)        0.124    31.551 r  Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_1966/O
                         net (fo=1, routed)           1.011    32.561    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_0
    SLICE_X71Y137        LUT5 (Prop_lut5_I4_O)        0.124    32.685 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1106/O
                         net (fo=2, routed)           1.080    33.766    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1106_n_1
    SLICE_X81Y136        LUT6 (Prop_lut6_I5_O)        0.124    33.890 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1105/O
                         net (fo=1, routed)           0.799    34.689    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1105_n_1
    SLICE_X81Y137        LUT5 (Prop_lut5_I0_O)        0.124    34.813 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486/O
                         net (fo=1, routed)           0.667    35.480    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_n_1
    SLICE_X81Y137        LUT6 (Prop_lut6_I3_O)        0.124    35.604 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154/O
                         net (fo=1, routed)           0.795    36.399    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154_n_1
    SLICE_X80Y139        LUT5 (Prop_lut5_I4_O)        0.124    36.523 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.000    36.523    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X80Y139        MUXF7 (Prop_muxf7_I0_O)      0.209    36.732 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           1.030    37.762    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X66Y140        LUT6 (Prop_lut6_I1_O)        0.297    38.059 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.979    39.038    Inst_VGA_Manager/Inst_VGA_Sync/green_s[3]
    SLICE_X68Y142        LUT2 (Prop_lut2_I0_O)        0.124    39.162 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.562    41.723    Green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    45.262 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    45.262    Green[0]
    C6                                                                r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.962ns  (logic 14.552ns (29.722%)  route 34.410ns (70.278%))
  Logic Levels:           41  (CARRY4=18 LUT2=2 LUT3=1 LUT4=2 LUT5=7 LUT6=9 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.620    -3.909    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X41Y138        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y138        FDRE (Prop_fdre_C_Q)         0.419    -3.490 r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/Q
                         net (fo=43, routed)          1.796    -1.694    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[1]
    SLICE_X66Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809    -0.885 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_476/CO[3]
                         net (fo=1, routed)           0.000    -0.885    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_476_n_1
    SLICE_X66Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.768 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_160/CO[3]
                         net (fo=1, routed)           0.000    -0.768    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_160_n_1
    SLICE_X66Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.651 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    -0.651    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_53_n_1
    SLICE_X66Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.534 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14/CO[3]
                         net (fo=298, routed)         4.827     4.293    Inst_VGA_Manager/Inst_VGA_Sync/CO[0]
    SLICE_X78Y145        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.584     4.877 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2740/O[3]
                         net (fo=12, routed)          1.162     6.038    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[20]
    SLICE_X80Y143        LUT2 (Prop_lut2_I1_O)        0.335     6.373 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2879/O
                         net (fo=24, routed)          2.160     8.534    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2879_n_1
    SLICE_X75Y141        LUT6 (Prop_lut6_I5_O)        0.348     8.882 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3108/O
                         net (fo=1, routed)           0.000     8.882    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3108_n_1
    SLICE_X75Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.432 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2957/CO[3]
                         net (fo=1, routed)           0.000     9.432    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2957_n_1
    SLICE_X75Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2836/CO[3]
                         net (fo=1, routed)           0.000     9.546    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2836_n_1
    SLICE_X75Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2862/CO[3]
                         net (fo=1, routed)           0.000     9.660    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2862_n_1
    SLICE_X75Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2858/CO[3]
                         net (fo=1, routed)           0.000     9.774    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2858_n_1
    SLICE_X75Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.002 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2941/CO[2]
                         net (fo=36, routed)          2.120    12.121    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2941_n_2
    SLICE_X70Y146        LUT5 (Prop_lut5_I0_O)        0.313    12.434 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2797/O
                         net (fo=2, routed)           0.816    13.250    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2797_n_1
    SLICE_X74Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.374 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2801/O
                         net (fo=1, routed)           0.000    13.374    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2801_n_1
    SLICE_X74Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.750 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2668/CO[3]
                         net (fo=1, routed)           0.000    13.750    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2668_n_1
    SLICE_X74Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.073 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3141/O[1]
                         net (fo=2, routed)           0.987    15.061    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3141_n_7
    SLICE_X71Y145        LUT3 (Prop_lut3_I0_O)        0.306    15.367 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3051/O
                         net (fo=2, routed)           0.826    16.193    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3051_n_1
    SLICE_X72Y146        LUT4 (Prop_lut4_I3_O)        0.124    16.317 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3055/O
                         net (fo=1, routed)           0.000    16.317    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3055_n_1
    SLICE_X72Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.849 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2896/CO[3]
                         net (fo=1, routed)           0.000    16.849    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2896_n_1
    SLICE_X72Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.183 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2742/O[1]
                         net (fo=3, routed)           1.439    18.622    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2742_n_7
    SLICE_X73Y150        LUT2 (Prop_lut2_I1_O)        0.303    18.925 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2746/O
                         net (fo=1, routed)           0.000    18.925    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2746_n_1
    SLICE_X73Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.457 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2561/CO[3]
                         net (fo=1, routed)           0.000    19.457    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2561_n_1
    SLICE_X73Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.791 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2425/O[1]
                         net (fo=3, routed)           0.985    20.776    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2425_n_7
    SLICE_X75Y151        LUT5 (Prop_lut5_I2_O)        0.303    21.079 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2558/O
                         net (fo=1, routed)           0.000    21.079    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2558_n_1
    SLICE_X75Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.629 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2419/CO[3]
                         net (fo=1, routed)           0.000    21.629    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2419_n_1
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.786 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1949/CO[1]
                         net (fo=4, routed)           1.546    23.332    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1949_n_3
    SLICE_X82Y147        LUT4 (Prop_lut4_I0_O)        0.329    23.661 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1953/O
                         net (fo=4, routed)           0.844    24.505    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1953_n_1
    SLICE_X82Y146        LUT6 (Prop_lut6_I2_O)        0.124    24.629 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1096/O
                         net (fo=83, routed)          3.614    28.244    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_1101_0
    SLICE_X80Y134        LUT5 (Prop_lut5_I3_O)        0.124    28.368 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2534/O
                         net (fo=8, routed)           1.214    29.581    Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_1947
    SLICE_X77Y135        LUT5 (Prop_lut5_I2_O)        0.152    29.733 r  Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2610/O
                         net (fo=2, routed)           0.700    30.434    Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2610_n_1
    SLICE_X71Y136        LUT6 (Prop_lut6_I3_O)        0.326    30.760 r  Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2453/O
                         net (fo=1, routed)           0.667    31.427    Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_2453_n_1
    SLICE_X71Y136        LUT6 (Prop_lut6_I3_O)        0.124    31.551 r  Inst_ScaledString/scaling[5].Inst_Scaler/Red_OBUF[3]_inst_i_1966/O
                         net (fo=1, routed)           1.011    32.561    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_0
    SLICE_X71Y137        LUT5 (Prop_lut5_I4_O)        0.124    32.685 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1106/O
                         net (fo=2, routed)           1.080    33.766    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1106_n_1
    SLICE_X81Y136        LUT6 (Prop_lut6_I5_O)        0.124    33.890 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1105/O
                         net (fo=1, routed)           0.799    34.689    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1105_n_1
    SLICE_X81Y137        LUT5 (Prop_lut5_I0_O)        0.124    34.813 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486/O
                         net (fo=1, routed)           0.667    35.480    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_n_1
    SLICE_X81Y137        LUT6 (Prop_lut6_I3_O)        0.124    35.604 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154/O
                         net (fo=1, routed)           0.795    36.399    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154_n_1
    SLICE_X80Y139        LUT5 (Prop_lut5_I4_O)        0.124    36.523 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.000    36.523    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X80Y139        MUXF7 (Prop_muxf7_I0_O)      0.209    36.732 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           1.030    37.762    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X66Y140        LUT6 (Prop_lut6_I1_O)        0.297    38.059 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.807    38.866    Inst_VGA_Manager/Inst_VGA_Sync/green_s[3]
    SLICE_X68Y142        LUT6 (Prop_lut6_I5_O)        0.124    38.990 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.517    41.507    Green_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         3.546    45.053 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    45.053    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 1.430ns (61.287%)  route 0.903ns (38.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.556    -0.806    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X46Y135        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y135        FDRE (Prop_fdre_C_Q)         0.164    -0.642 r  Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/Q
                         net (fo=1, routed)           0.903     0.261    VSync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     1.527 r  VSync_OBUF_inst/O
                         net (fo=0)                   0.000     1.527    VSync
    B12                                                               r  VSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.518ns  (logic 1.406ns (55.837%)  route 1.112ns (44.163%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.560    -0.802    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X35Y113        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.661 r  Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/Q
                         net (fo=1, routed)           1.112     0.451    HSync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     1.716 r  HSync_OBUF_inst/O
                         net (fo=0)                   0.000     1.716    HSync
    B11                                                               r  HSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.884ns  (logic 1.433ns (49.697%)  route 1.451ns (50.303%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.559    -0.803    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X43Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=10, routed)          0.358    -0.304    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X45Y145        LUT6 (Prop_lut6_I5_O)        0.045    -0.259 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.093     0.834    Green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     2.081 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.081    Green[2]
    B6                                                                r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.896ns  (logic 1.431ns (49.424%)  route 1.465ns (50.576%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.559    -0.803    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X43Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=10, routed)          0.759     0.097    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X68Y142        LUT6 (Prop_lut6_I2_O)        0.045     0.142 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.706     0.848    Green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     2.093 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.093    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.953ns  (logic 1.433ns (48.534%)  route 1.520ns (51.466%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.559    -0.803    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X43Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=10, routed)          0.759     0.097    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X68Y142        LUT6 (Prop_lut6_I2_O)        0.045     0.142 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.761     0.903    Green_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         1.247     2.150 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.150    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.980ns  (logic 1.422ns (47.718%)  route 1.558ns (52.282%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.559    -0.803    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X43Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.662 f  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=10, routed)          0.757     0.095    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X67Y140        LUT6 (Prop_lut6_I1_O)        0.045     0.140 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.801     0.941    Red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.236     2.177 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.177    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.078ns  (logic 1.435ns (46.625%)  route 1.643ns (53.375%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.559    -0.803    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X43Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=10, routed)          0.840     0.178    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X68Y140        LUT6 (Prop_lut6_I1_O)        0.045     0.223 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.803     1.026    Red_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     2.275 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.275    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.119ns  (logic 1.509ns (48.380%)  route 1.610ns (51.620%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.559    -0.803    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X43Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=10, routed)          0.818     0.156    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X68Y140        LUT5 (Prop_lut5_I1_O)        0.049     0.205 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.792     0.997    Blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.319     2.316 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.316    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.170ns  (logic 1.481ns (46.736%)  route 1.688ns (53.264%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.559    -0.803    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X43Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=10, routed)          0.818     0.156    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X68Y140        LUT5 (Prop_lut5_I1_O)        0.049     0.205 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.870     1.075    Blue_OBUF[1]
    D7                   OBUF (Prop_obuf_I_O)         1.291     2.367 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.367    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.215ns  (logic 1.440ns (44.803%)  route 1.775ns (55.197%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.559    -0.803    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X43Y137        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=10, routed)          0.930     0.268    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X68Y140        LUT6 (Prop_lut6_I3_O)        0.045     0.313 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.844     1.158    Red_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     2.412 r  Red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.412    Red[0]
    A3                                                                r  Red[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_PLL100to108
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL100to108'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.953%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.386ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL100to108 fall edge)
                                                     25.000    25.000 f  
    E3                   IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    25.481    Inst_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659    22.822 f  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560    23.382    Inst_PLL/inst/clkfbout_PLL100to108
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    23.411 f  Inst_PLL/inst/clkf_buf/O
                         net (fo=1, routed)           0.829    24.239    Inst_PLL/inst/clkfbout_buf_PLL100to108
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL100to108'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.386ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clkfbout_PLL100to108
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -3.422    Inst_PLL/inst/clkfbout_buf_PLL100to108
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][79]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.992ns  (logic 6.224ns (29.651%)  route 14.768ns (70.349%))
  Logic Levels:           13  (LUT5=4 LUT6=6 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.703     5.305    Inst_ScaledString/scaling[3].Inst_Scaler/clk_SC
    SLICE_X85Y131        FDRE                                         r  Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y131        FDRE (Prop_fdre_C_Q)         0.456     5.761 r  Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][79]/Q
                         net (fo=21, routed)          1.984     7.746    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2402
    SLICE_X80Y137        LUT6 (Prop_lut6_I1_O)        0.124     7.870 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2404/O
                         net (fo=4, routed)           0.965     8.835    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2404_n_1
    SLICE_X79Y135        LUT5 (Prop_lut5_I4_O)        0.124     8.959 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_1935/O
                         net (fo=9, routed)           2.056    11.015    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1965_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I3_O)        0.124    11.139 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2456/O
                         net (fo=1, routed)           1.037    12.176    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2456_n_1
    SLICE_X71Y135        LUT6 (Prop_lut6_I1_O)        0.124    12.300 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1967/O
                         net (fo=1, routed)           0.810    13.110    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1967_n_1
    SLICE_X70Y136        LUT5 (Prop_lut5_I2_O)        0.124    13.234 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1107/O
                         net (fo=2, routed)           1.392    14.626    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1107_n_1
    SLICE_X80Y138        LUT6 (Prop_lut6_I0_O)        0.124    14.750 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1109/O
                         net (fo=1, routed)           0.000    14.750    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1109_n_1
    SLICE_X80Y138        MUXF7 (Prop_muxf7_I1_O)      0.214    14.964 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_487/O
                         net (fo=1, routed)           0.726    15.691    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_487_n_1
    SLICE_X81Y137        LUT6 (Prop_lut6_I5_O)        0.297    15.988 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154/O
                         net (fo=1, routed)           0.795    16.783    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154_n_1
    SLICE_X80Y139        LUT5 (Prop_lut5_I4_O)        0.124    16.907 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.000    16.907    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X80Y139        MUXF7 (Prop_muxf7_I0_O)      0.209    17.116 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           1.297    18.413    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X66Y140        LUT6 (Prop_lut6_I2_O)        0.297    18.710 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           0.975    19.685    Inst_VGA_Manager/Inst_VGA_Sync/en_reg_0
    SLICE_X68Y140        LUT5 (Prop_lut5_I4_O)        0.152    19.837 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.729    22.566    Blue_OBUF[1]
    D7                   OBUF (Prop_obuf_I_O)         3.731    26.298 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.298    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][79]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.855ns  (logic 6.012ns (28.827%)  route 14.843ns (71.173%))
  Logic Levels:           13  (LUT2=1 LUT5=3 LUT6=6 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.703     5.305    Inst_ScaledString/scaling[3].Inst_Scaler/clk_SC
    SLICE_X85Y131        FDRE                                         r  Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y131        FDRE (Prop_fdre_C_Q)         0.456     5.761 r  Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][79]/Q
                         net (fo=21, routed)          1.984     7.746    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2402
    SLICE_X80Y137        LUT6 (Prop_lut6_I1_O)        0.124     7.870 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2404/O
                         net (fo=4, routed)           0.965     8.835    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2404_n_1
    SLICE_X79Y135        LUT5 (Prop_lut5_I4_O)        0.124     8.959 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_1935/O
                         net (fo=9, routed)           2.056    11.015    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1965_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I3_O)        0.124    11.139 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2456/O
                         net (fo=1, routed)           1.037    12.176    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2456_n_1
    SLICE_X71Y135        LUT6 (Prop_lut6_I1_O)        0.124    12.300 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1967/O
                         net (fo=1, routed)           0.810    13.110    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1967_n_1
    SLICE_X70Y136        LUT5 (Prop_lut5_I2_O)        0.124    13.234 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1107/O
                         net (fo=2, routed)           1.392    14.626    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1107_n_1
    SLICE_X80Y138        LUT6 (Prop_lut6_I0_O)        0.124    14.750 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1109/O
                         net (fo=1, routed)           0.000    14.750    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1109_n_1
    SLICE_X80Y138        MUXF7 (Prop_muxf7_I1_O)      0.214    14.964 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_487/O
                         net (fo=1, routed)           0.726    15.691    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_487_n_1
    SLICE_X81Y137        LUT6 (Prop_lut6_I5_O)        0.297    15.988 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154/O
                         net (fo=1, routed)           0.795    16.783    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154_n_1
    SLICE_X80Y139        LUT5 (Prop_lut5_I4_O)        0.124    16.907 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.000    16.907    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X80Y139        MUXF7 (Prop_muxf7_I0_O)      0.209    17.116 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           1.297    18.413    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X66Y140        LUT6 (Prop_lut6_I2_O)        0.297    18.710 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           0.975    19.685    Inst_VGA_Manager/Inst_VGA_Sync/en_reg_0
    SLICE_X68Y140        LUT2 (Prop_lut2_I0_O)        0.124    19.809 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.805    22.614    Blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    26.161 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    26.161    Blue[0]
    B7                                                                r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][79]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.828ns  (logic 6.252ns (30.019%)  route 14.575ns (69.981%))
  Logic Levels:           13  (LUT5=4 LUT6=6 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.703     5.305    Inst_ScaledString/scaling[3].Inst_Scaler/clk_SC
    SLICE_X85Y131        FDRE                                         r  Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y131        FDRE (Prop_fdre_C_Q)         0.456     5.761 r  Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][79]/Q
                         net (fo=21, routed)          1.984     7.746    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2402
    SLICE_X80Y137        LUT6 (Prop_lut6_I1_O)        0.124     7.870 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2404/O
                         net (fo=4, routed)           0.965     8.835    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2404_n_1
    SLICE_X79Y135        LUT5 (Prop_lut5_I4_O)        0.124     8.959 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_1935/O
                         net (fo=9, routed)           2.056    11.015    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1965_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I3_O)        0.124    11.139 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2456/O
                         net (fo=1, routed)           1.037    12.176    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2456_n_1
    SLICE_X71Y135        LUT6 (Prop_lut6_I1_O)        0.124    12.300 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1967/O
                         net (fo=1, routed)           0.810    13.110    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1967_n_1
    SLICE_X70Y136        LUT5 (Prop_lut5_I2_O)        0.124    13.234 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1107/O
                         net (fo=2, routed)           1.392    14.626    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1107_n_1
    SLICE_X80Y138        LUT6 (Prop_lut6_I0_O)        0.124    14.750 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1109/O
                         net (fo=1, routed)           0.000    14.750    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1109_n_1
    SLICE_X80Y138        MUXF7 (Prop_muxf7_I1_O)      0.214    14.964 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_487/O
                         net (fo=1, routed)           0.726    15.691    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_487_n_1
    SLICE_X81Y137        LUT6 (Prop_lut6_I5_O)        0.297    15.988 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154/O
                         net (fo=1, routed)           0.795    16.783    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154_n_1
    SLICE_X80Y139        LUT5 (Prop_lut5_I4_O)        0.124    16.907 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.000    16.907    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X80Y139        MUXF7 (Prop_muxf7_I0_O)      0.209    17.116 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           1.297    18.413    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X66Y140        LUT6 (Prop_lut6_I2_O)        0.297    18.710 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           0.975    19.685    Inst_VGA_Manager/Inst_VGA_Sync/en_reg_0
    SLICE_X68Y140        LUT5 (Prop_lut5_I4_O)        0.152    19.837 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.537    22.374    Blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.759    26.133 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.133    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][79]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.782ns  (logic 6.253ns (30.086%)  route 14.530ns (69.914%))
  Logic Levels:           13  (LUT5=4 LUT6=6 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.703     5.305    Inst_ScaledString/scaling[3].Inst_Scaler/clk_SC
    SLICE_X85Y131        FDRE                                         r  Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y131        FDRE (Prop_fdre_C_Q)         0.456     5.761 r  Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][79]/Q
                         net (fo=21, routed)          1.984     7.746    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2402
    SLICE_X80Y137        LUT6 (Prop_lut6_I1_O)        0.124     7.870 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2404/O
                         net (fo=4, routed)           0.965     8.835    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2404_n_1
    SLICE_X79Y135        LUT5 (Prop_lut5_I4_O)        0.124     8.959 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_1935/O
                         net (fo=9, routed)           2.056    11.015    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1965_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I3_O)        0.124    11.139 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2456/O
                         net (fo=1, routed)           1.037    12.176    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2456_n_1
    SLICE_X71Y135        LUT6 (Prop_lut6_I1_O)        0.124    12.300 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1967/O
                         net (fo=1, routed)           0.810    13.110    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1967_n_1
    SLICE_X70Y136        LUT5 (Prop_lut5_I2_O)        0.124    13.234 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1107/O
                         net (fo=2, routed)           1.392    14.626    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1107_n_1
    SLICE_X80Y138        LUT6 (Prop_lut6_I0_O)        0.124    14.750 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1109/O
                         net (fo=1, routed)           0.000    14.750    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1109_n_1
    SLICE_X80Y138        MUXF7 (Prop_muxf7_I1_O)      0.214    14.964 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_487/O
                         net (fo=1, routed)           0.726    15.691    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_487_n_1
    SLICE_X81Y137        LUT6 (Prop_lut6_I5_O)        0.297    15.988 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154/O
                         net (fo=1, routed)           0.795    16.783    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154_n_1
    SLICE_X80Y139        LUT5 (Prop_lut5_I4_O)        0.124    16.907 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.000    16.907    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X80Y139        MUXF7 (Prop_muxf7_I0_O)      0.209    17.116 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           1.297    18.413    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X66Y140        LUT6 (Prop_lut6_I2_O)        0.297    18.710 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           0.841    19.551    Inst_MainFSM/red_s[0]
    SLICE_X68Y139        LUT5 (Prop_lut5_I4_O)        0.152    19.703 r  Inst_MainFSM/Red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.625    22.328    Red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.760    26.087 r  Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.087    Red[3]
    A4                                                                r  Red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][79]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.640ns  (logic 6.019ns (29.161%)  route 14.621ns (70.839%))
  Logic Levels:           13  (LUT5=3 LUT6=7 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.703     5.305    Inst_ScaledString/scaling[3].Inst_Scaler/clk_SC
    SLICE_X85Y131        FDRE                                         r  Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y131        FDRE (Prop_fdre_C_Q)         0.456     5.761 r  Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][79]/Q
                         net (fo=21, routed)          1.984     7.746    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2402
    SLICE_X80Y137        LUT6 (Prop_lut6_I1_O)        0.124     7.870 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2404/O
                         net (fo=4, routed)           0.965     8.835    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2404_n_1
    SLICE_X79Y135        LUT5 (Prop_lut5_I4_O)        0.124     8.959 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_1935/O
                         net (fo=9, routed)           2.056    11.015    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1965_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I3_O)        0.124    11.139 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2456/O
                         net (fo=1, routed)           1.037    12.176    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2456_n_1
    SLICE_X71Y135        LUT6 (Prop_lut6_I1_O)        0.124    12.300 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1967/O
                         net (fo=1, routed)           0.810    13.110    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1967_n_1
    SLICE_X70Y136        LUT5 (Prop_lut5_I2_O)        0.124    13.234 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1107/O
                         net (fo=2, routed)           1.392    14.626    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1107_n_1
    SLICE_X80Y138        LUT6 (Prop_lut6_I0_O)        0.124    14.750 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1109/O
                         net (fo=1, routed)           0.000    14.750    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1109_n_1
    SLICE_X80Y138        MUXF7 (Prop_muxf7_I1_O)      0.214    14.964 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_487/O
                         net (fo=1, routed)           0.726    15.691    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_487_n_1
    SLICE_X81Y137        LUT6 (Prop_lut6_I5_O)        0.297    15.988 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154/O
                         net (fo=1, routed)           0.795    16.783    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154_n_1
    SLICE_X80Y139        LUT5 (Prop_lut5_I4_O)        0.124    16.907 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.000    16.907    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X80Y139        MUXF7 (Prop_muxf7_I0_O)      0.209    17.116 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           1.297    18.413    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X66Y140        LUT6 (Prop_lut6_I2_O)        0.297    18.710 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           0.838    19.548    Inst_VGA_Manager/Inst_VGA_Sync/en_reg_0
    SLICE_X68Y140        LUT6 (Prop_lut6_I5_O)        0.124    19.672 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.719    22.391    Red_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    25.945 r  Red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.945    Red[0]
    A3                                                                r  Red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][79]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.576ns  (logic 6.017ns (29.240%)  route 14.560ns (70.760%))
  Logic Levels:           13  (LUT2=1 LUT5=3 LUT6=6 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.703     5.305    Inst_ScaledString/scaling[3].Inst_Scaler/clk_SC
    SLICE_X85Y131        FDRE                                         r  Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y131        FDRE (Prop_fdre_C_Q)         0.456     5.761 r  Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][79]/Q
                         net (fo=21, routed)          1.984     7.746    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2402
    SLICE_X80Y137        LUT6 (Prop_lut6_I1_O)        0.124     7.870 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2404/O
                         net (fo=4, routed)           0.965     8.835    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2404_n_1
    SLICE_X79Y135        LUT5 (Prop_lut5_I4_O)        0.124     8.959 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_1935/O
                         net (fo=9, routed)           2.056    11.015    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1965_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I3_O)        0.124    11.139 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2456/O
                         net (fo=1, routed)           1.037    12.176    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2456_n_1
    SLICE_X71Y135        LUT6 (Prop_lut6_I1_O)        0.124    12.300 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1967/O
                         net (fo=1, routed)           0.810    13.110    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1967_n_1
    SLICE_X70Y136        LUT5 (Prop_lut5_I2_O)        0.124    13.234 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1107/O
                         net (fo=2, routed)           1.392    14.626    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1107_n_1
    SLICE_X80Y138        LUT6 (Prop_lut6_I0_O)        0.124    14.750 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1109/O
                         net (fo=1, routed)           0.000    14.750    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1109_n_1
    SLICE_X80Y138        MUXF7 (Prop_muxf7_I1_O)      0.214    14.964 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_487/O
                         net (fo=1, routed)           0.726    15.691    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_487_n_1
    SLICE_X81Y137        LUT6 (Prop_lut6_I5_O)        0.297    15.988 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154/O
                         net (fo=1, routed)           0.795    16.783    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154_n_1
    SLICE_X80Y139        LUT5 (Prop_lut5_I4_O)        0.124    16.907 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.000    16.907    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X80Y139        MUXF7 (Prop_muxf7_I0_O)      0.209    17.116 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           1.297    18.413    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X66Y140        LUT6 (Prop_lut6_I2_O)        0.297    18.710 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           0.975    19.685    Inst_VGA_Manager/Inst_VGA_Sync/en_reg_0
    SLICE_X68Y140        LUT2 (Prop_lut2_I0_O)        0.124    19.809 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.521    22.330    Blue_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    25.882 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.882    Blue[3]
    D8                                                                r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][79]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.539ns  (logic 6.013ns (29.278%)  route 14.525ns (70.722%))
  Logic Levels:           13  (LUT5=3 LUT6=7 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.703     5.305    Inst_ScaledString/scaling[3].Inst_Scaler/clk_SC
    SLICE_X85Y131        FDRE                                         r  Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y131        FDRE (Prop_fdre_C_Q)         0.456     5.761 r  Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][79]/Q
                         net (fo=21, routed)          1.984     7.746    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2402
    SLICE_X80Y137        LUT6 (Prop_lut6_I1_O)        0.124     7.870 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2404/O
                         net (fo=4, routed)           0.965     8.835    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2404_n_1
    SLICE_X79Y135        LUT5 (Prop_lut5_I4_O)        0.124     8.959 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_1935/O
                         net (fo=9, routed)           2.056    11.015    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1965_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I3_O)        0.124    11.139 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2456/O
                         net (fo=1, routed)           1.037    12.176    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2456_n_1
    SLICE_X71Y135        LUT6 (Prop_lut6_I1_O)        0.124    12.300 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1967/O
                         net (fo=1, routed)           0.810    13.110    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1967_n_1
    SLICE_X70Y136        LUT5 (Prop_lut5_I2_O)        0.124    13.234 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1107/O
                         net (fo=2, routed)           1.392    14.626    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1107_n_1
    SLICE_X80Y138        LUT6 (Prop_lut6_I0_O)        0.124    14.750 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1109/O
                         net (fo=1, routed)           0.000    14.750    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1109_n_1
    SLICE_X80Y138        MUXF7 (Prop_muxf7_I1_O)      0.214    14.964 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_487/O
                         net (fo=1, routed)           0.726    15.691    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_487_n_1
    SLICE_X81Y137        LUT6 (Prop_lut6_I5_O)        0.297    15.988 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154/O
                         net (fo=1, routed)           0.795    16.783    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154_n_1
    SLICE_X80Y139        LUT5 (Prop_lut5_I4_O)        0.124    16.907 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.000    16.907    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X80Y139        MUXF7 (Prop_muxf7_I0_O)      0.209    17.116 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           1.297    18.413    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X66Y140        LUT6 (Prop_lut6_I2_O)        0.297    18.710 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           0.831    19.541    Inst_VGA_Manager/Inst_VGA_Sync/en_reg_0
    SLICE_X68Y140        LUT6 (Prop_lut6_I5_O)        0.124    19.665 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.631    22.296    Red_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    25.844 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.844    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][79]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.349ns  (logic 6.000ns (29.487%)  route 14.348ns (70.513%))
  Logic Levels:           13  (LUT5=3 LUT6=7 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.703     5.305    Inst_ScaledString/scaling[3].Inst_Scaler/clk_SC
    SLICE_X85Y131        FDRE                                         r  Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y131        FDRE (Prop_fdre_C_Q)         0.456     5.761 r  Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][79]/Q
                         net (fo=21, routed)          1.984     7.746    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2402
    SLICE_X80Y137        LUT6 (Prop_lut6_I1_O)        0.124     7.870 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2404/O
                         net (fo=4, routed)           0.965     8.835    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2404_n_1
    SLICE_X79Y135        LUT5 (Prop_lut5_I4_O)        0.124     8.959 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_1935/O
                         net (fo=9, routed)           2.056    11.015    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1965_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I3_O)        0.124    11.139 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2456/O
                         net (fo=1, routed)           1.037    12.176    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2456_n_1
    SLICE_X71Y135        LUT6 (Prop_lut6_I1_O)        0.124    12.300 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1967/O
                         net (fo=1, routed)           0.810    13.110    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1967_n_1
    SLICE_X70Y136        LUT5 (Prop_lut5_I2_O)        0.124    13.234 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1107/O
                         net (fo=2, routed)           1.392    14.626    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1107_n_1
    SLICE_X80Y138        LUT6 (Prop_lut6_I0_O)        0.124    14.750 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1109/O
                         net (fo=1, routed)           0.000    14.750    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1109_n_1
    SLICE_X80Y138        MUXF7 (Prop_muxf7_I1_O)      0.214    14.964 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_487/O
                         net (fo=1, routed)           0.726    15.691    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_487_n_1
    SLICE_X81Y137        LUT6 (Prop_lut6_I5_O)        0.297    15.988 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154/O
                         net (fo=1, routed)           0.795    16.783    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154_n_1
    SLICE_X80Y139        LUT5 (Prop_lut5_I4_O)        0.124    16.907 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.000    16.907    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X80Y139        MUXF7 (Prop_muxf7_I0_O)      0.209    17.116 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           1.288    18.404    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X66Y140        LUT6 (Prop_lut6_I1_O)        0.297    18.701 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.706    19.407    Inst_VGA_Manager/Inst_VGA_Sync/red_s[2]
    SLICE_X67Y140        LUT6 (Prop_lut6_I5_O)        0.124    19.531 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.588    22.119    Red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    25.654 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.654    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][79]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.340ns  (logic 6.003ns (29.514%)  route 14.337ns (70.486%))
  Logic Levels:           13  (LUT2=1 LUT5=3 LUT6=6 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.703     5.305    Inst_ScaledString/scaling[3].Inst_Scaler/clk_SC
    SLICE_X85Y131        FDRE                                         r  Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y131        FDRE (Prop_fdre_C_Q)         0.456     5.761 r  Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][79]/Q
                         net (fo=21, routed)          1.984     7.746    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2402
    SLICE_X80Y137        LUT6 (Prop_lut6_I1_O)        0.124     7.870 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2404/O
                         net (fo=4, routed)           0.965     8.835    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2404_n_1
    SLICE_X79Y135        LUT5 (Prop_lut5_I4_O)        0.124     8.959 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_1935/O
                         net (fo=9, routed)           2.056    11.015    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1965_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I3_O)        0.124    11.139 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2456/O
                         net (fo=1, routed)           1.037    12.176    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2456_n_1
    SLICE_X71Y135        LUT6 (Prop_lut6_I1_O)        0.124    12.300 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1967/O
                         net (fo=1, routed)           0.810    13.110    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1967_n_1
    SLICE_X70Y136        LUT5 (Prop_lut5_I2_O)        0.124    13.234 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1107/O
                         net (fo=2, routed)           1.392    14.626    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1107_n_1
    SLICE_X80Y138        LUT6 (Prop_lut6_I0_O)        0.124    14.750 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1109/O
                         net (fo=1, routed)           0.000    14.750    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1109_n_1
    SLICE_X80Y138        MUXF7 (Prop_muxf7_I1_O)      0.214    14.964 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_487/O
                         net (fo=1, routed)           0.726    15.691    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_487_n_1
    SLICE_X81Y137        LUT6 (Prop_lut6_I5_O)        0.297    15.988 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154/O
                         net (fo=1, routed)           0.795    16.783    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154_n_1
    SLICE_X80Y139        LUT5 (Prop_lut5_I4_O)        0.124    16.907 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.000    16.907    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X80Y139        MUXF7 (Prop_muxf7_I0_O)      0.209    17.116 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           1.030    18.146    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X66Y140        LUT6 (Prop_lut6_I1_O)        0.297    18.443 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.979    19.422    Inst_VGA_Manager/Inst_VGA_Sync/green_s[3]
    SLICE_X68Y142        LUT2 (Prop_lut2_I0_O)        0.124    19.546 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.562    22.108    Green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    25.646 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.646    Green[0]
    C6                                                                r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][79]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.132ns  (logic 6.011ns (29.860%)  route 14.121ns (70.140%))
  Logic Levels:           13  (LUT5=3 LUT6=7 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.703     5.305    Inst_ScaledString/scaling[3].Inst_Scaler/clk_SC
    SLICE_X85Y131        FDRE                                         r  Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y131        FDRE (Prop_fdre_C_Q)         0.456     5.761 r  Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][79]/Q
                         net (fo=21, routed)          1.984     7.746    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2402
    SLICE_X80Y137        LUT6 (Prop_lut6_I1_O)        0.124     7.870 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2404/O
                         net (fo=4, routed)           0.965     8.835    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_2404_n_1
    SLICE_X79Y135        LUT5 (Prop_lut5_I4_O)        0.124     8.959 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_1935/O
                         net (fo=9, routed)           2.056    11.015    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1965_0
    SLICE_X72Y135        LUT6 (Prop_lut6_I3_O)        0.124    11.139 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2456/O
                         net (fo=1, routed)           1.037    12.176    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2456_n_1
    SLICE_X71Y135        LUT6 (Prop_lut6_I1_O)        0.124    12.300 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1967/O
                         net (fo=1, routed)           0.810    13.110    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1967_n_1
    SLICE_X70Y136        LUT5 (Prop_lut5_I2_O)        0.124    13.234 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1107/O
                         net (fo=2, routed)           1.392    14.626    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1107_n_1
    SLICE_X80Y138        LUT6 (Prop_lut6_I0_O)        0.124    14.750 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1109/O
                         net (fo=1, routed)           0.000    14.750    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1109_n_1
    SLICE_X80Y138        MUXF7 (Prop_muxf7_I1_O)      0.214    14.964 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_487/O
                         net (fo=1, routed)           0.726    15.691    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_487_n_1
    SLICE_X81Y137        LUT6 (Prop_lut6_I5_O)        0.297    15.988 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154/O
                         net (fo=1, routed)           0.795    16.783    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_154_n_1
    SLICE_X80Y139        LUT5 (Prop_lut5_I4_O)        0.124    16.907 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.000    16.907    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X80Y139        MUXF7 (Prop_muxf7_I0_O)      0.209    17.116 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           1.030    18.146    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X66Y140        LUT6 (Prop_lut6_I1_O)        0.297    18.443 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.807    19.250    Inst_VGA_Manager/Inst_VGA_Sync/green_s[3]
    SLICE_X68Y142        LUT6 (Prop_lut6_I5_O)        0.124    19.374 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.517    21.891    Green_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         3.546    25.437 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.437    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GAME_Play/FSM_sequential_cur_state_reg[0]_rep__2/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.141ns (37.383%)  route 0.236ns (62.617%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.559     1.478    Inst_MainFSM/clk_SC
    SLICE_X37Y133        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=43, routed)          0.236     1.856    Inst_GAME_Play/mode[0]
    SLICE_X38Y136        FDCE                                         r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]_rep__2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GAME_Play/FSM_sequential_cur_state_reg[0]_rep__3/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.141ns (37.383%)  route 0.236ns (62.617%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.559     1.478    Inst_MainFSM/clk_SC
    SLICE_X37Y133        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=43, routed)          0.236     1.856    Inst_GAME_Play/mode[0]
    SLICE_X38Y136        FDCE                                         r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]_rep__3/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.141ns (37.383%)  route 0.236ns (62.617%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.559     1.478    Inst_MainFSM/clk_SC
    SLICE_X37Y133        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=43, routed)          0.236     1.856    Inst_GAME_Play/mode[0]
    SLICE_X38Y136        FDCE                                         r  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GAME_Play/FSM_sequential_cur_state_reg[1]_rep__2/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.141ns (37.383%)  route 0.236ns (62.617%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.559     1.478    Inst_MainFSM/clk_SC
    SLICE_X37Y133        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=43, routed)          0.236     1.856    Inst_GAME_Play/mode[0]
    SLICE_X38Y136        FDCE                                         r  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]_rep__2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GAME_Play/FSM_sequential_cur_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.141ns (37.383%)  route 0.236ns (62.617%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.559     1.478    Inst_MainFSM/clk_SC
    SLICE_X37Y133        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=43, routed)          0.236     1.856    Inst_GAME_Play/mode[0]
    SLICE_X38Y136        FDCE                                         r  Inst_GAME_Play/FSM_sequential_cur_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GAME_Play/FSM_sequential_cur_state_reg[2]_rep__7/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.141ns (37.383%)  route 0.236ns (62.617%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.559     1.478    Inst_MainFSM/clk_SC
    SLICE_X37Y133        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=43, routed)          0.236     1.856    Inst_GAME_Play/mode[0]
    SLICE_X38Y136        FDCE                                         r  Inst_GAME_Play/FSM_sequential_cur_state_reg[2]_rep__7/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.141ns (31.087%)  route 0.313ns (68.913%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.559     1.478    Inst_MainFSM/clk_SC
    SLICE_X37Y133        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=43, routed)          0.313     1.932    Inst_GAME_Play/mode[0]
    SLICE_X37Y131        FDCE                                         r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GAME_Play/FSM_sequential_cur_state_reg[0]_rep__1/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.141ns (31.087%)  route 0.313ns (68.913%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.559     1.478    Inst_MainFSM/clk_SC
    SLICE_X37Y133        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=43, routed)          0.313     1.932    Inst_GAME_Play/mode[0]
    SLICE_X37Y131        FDCE                                         r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GAME_Play/FSM_sequential_cur_state_reg[1]_rep__3/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.141ns (31.087%)  route 0.313ns (68.913%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.559     1.478    Inst_MainFSM/clk_SC
    SLICE_X37Y133        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=43, routed)          0.313     1.932    Inst_GAME_Play/mode[0]
    SLICE_X37Y131        FDCE                                         r  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]_rep__3/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GAME_Play/FSM_sequential_cur_state_reg[2]_rep__8/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.141ns (31.087%)  route 0.313ns (68.913%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.559     1.478    Inst_MainFSM/clk_SC
    SLICE_X37Y133        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y133        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=43, routed)          0.313     1.932    Inst_GAME_Play/mode[0]
    SLICE_X37Y131        FDCE                                         r  Inst_GAME_Play/FSM_sequential_cur_state_reg[2]_rep__8/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.444ns  (logic 0.828ns (6.654%)  route 11.616ns (93.346%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y131        FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
    SLICE_X37Y131        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=167, routed)         8.098     8.554    Inst_GAME_Play/Inst_Move_Down/lose_reg_1[0]
    SLICE_X40Y179        LUT5 (Prop_lut5_I3_O)        0.124     8.678 f  Inst_GAME_Play/Inst_Move_Down/FSM_onehot_cur_state[2]_i_5/O
                         net (fo=1, routed)           1.085     9.763    Inst_GAME_Play/Inst_Move_Up/FSM_onehot_cur_state_reg[2]
    SLICE_X38Y176        LUT3 (Prop_lut3_I2_O)        0.124     9.887 f  Inst_GAME_Play/Inst_Move_Up/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=3, routed)           2.433    12.320    Inst_MainFSM/lose
    SLICE_X37Y133        LUT5 (Prop_lut5_I0_O)        0.124    12.444 r  Inst_MainFSM/FSM_onehot_cur_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.444    Inst_MainFSM/FSM_onehot_cur_state[1]_i_1_n_1
    SLICE_X37Y133        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.496     4.918    Inst_MainFSM/clk_SC
    SLICE_X37Y133        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.211ns  (logic 0.828ns (6.781%)  route 11.383ns (93.219%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y131        FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
    SLICE_X37Y131        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=167, routed)         8.098     8.554    Inst_GAME_Play/Inst_Move_Down/lose_reg_1[0]
    SLICE_X40Y179        LUT5 (Prop_lut5_I3_O)        0.124     8.678 r  Inst_GAME_Play/Inst_Move_Down/FSM_onehot_cur_state[2]_i_5/O
                         net (fo=1, routed)           1.085     9.763    Inst_GAME_Play/Inst_Move_Up/FSM_onehot_cur_state_reg[2]
    SLICE_X38Y176        LUT3 (Prop_lut3_I2_O)        0.124     9.887 r  Inst_GAME_Play/Inst_Move_Up/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=3, routed)           2.200    12.087    Inst_MainFSM/lose
    SLICE_X37Y133        LUT6 (Prop_lut6_I0_O)        0.124    12.211 r  Inst_MainFSM/FSM_onehot_cur_state[0]_i_1/O
                         net (fo=1, routed)           0.000    12.211    Inst_MainFSM/FSM_onehot_cur_state[0]_i_1_n_1
    SLICE_X37Y133        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.496     4.918    Inst_MainFSM/clk_SC
    SLICE_X37Y133        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/C

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.043ns  (logic 0.828ns (6.875%)  route 11.215ns (93.125%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y131        FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/C
    SLICE_X37Y131        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=167, routed)         8.098     8.554    Inst_GAME_Play/Inst_Move_Down/lose_reg_1[0]
    SLICE_X40Y179        LUT5 (Prop_lut5_I3_O)        0.124     8.678 r  Inst_GAME_Play/Inst_Move_Down/FSM_onehot_cur_state[2]_i_5/O
                         net (fo=1, routed)           1.085     9.763    Inst_GAME_Play/Inst_Move_Up/FSM_onehot_cur_state_reg[2]
    SLICE_X38Y176        LUT3 (Prop_lut3_I2_O)        0.124     9.887 r  Inst_GAME_Play/Inst_Move_Up/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=3, routed)           2.032    11.919    Inst_MainFSM/lose
    SLICE_X37Y133        LUT5 (Prop_lut5_I0_O)        0.124    12.043 r  Inst_MainFSM/FSM_onehot_cur_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.043    Inst_MainFSM/FSM_onehot_cur_state[2]_i_1_n_1
    SLICE_X37Y133        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.496     4.918    Inst_MainFSM/clk_SC
    SLICE_X37Y133        FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.355ns  (logic 1.631ns (22.175%)  route 5.724ns (77.825%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=25, routed)          3.906     5.413    Inst_Teclado/sevenSeg/reset_IBUF
    SLICE_X4Y74          LUT1 (Prop_lut1_I0_O)        0.124     5.537 f  Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=25, routed)          1.818     7.355    Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3_n_1
    SLICE_X5Y62          FDCE                                         f  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.599     5.022    Inst_Teclado/sevenSeg/clk_SC
    SLICE_X5Y62          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.355ns  (logic 1.631ns (22.175%)  route 5.724ns (77.825%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=25, routed)          3.906     5.413    Inst_Teclado/sevenSeg/reset_IBUF
    SLICE_X4Y74          LUT1 (Prop_lut1_I0_O)        0.124     5.537 f  Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=25, routed)          1.818     7.355    Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3_n_1
    SLICE_X5Y62          FDCE                                         f  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.599     5.022    Inst_Teclado/sevenSeg/clk_SC
    SLICE_X5Y62          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.077ns  (logic 1.631ns (23.046%)  route 5.446ns (76.954%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=25, routed)          3.906     5.413    Inst_Teclado/sevenSeg/reset_IBUF
    SLICE_X4Y74          LUT1 (Prop_lut1_I0_O)        0.124     5.537 f  Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=25, routed)          1.540     7.077    Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3_n_1
    SLICE_X4Y64          FDPE                                         f  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.598     5.021    Inst_Teclado/sevenSeg/clk_SC
    SLICE_X4Y64          FDPE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.073ns  (logic 1.631ns (23.060%)  route 5.442ns (76.940%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=25, routed)          3.906     5.413    Inst_Teclado/sevenSeg/reset_IBUF
    SLICE_X4Y74          LUT1 (Prop_lut1_I0_O)        0.124     5.537 f  Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=25, routed)          1.536     7.073    Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3_n_1
    SLICE_X5Y64          FDCE                                         f  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.598     5.021    Inst_Teclado/sevenSeg/clk_SC
    SLICE_X5Y64          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.073ns  (logic 1.631ns (23.060%)  route 5.442ns (76.940%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=25, routed)          3.906     5.413    Inst_Teclado/sevenSeg/reset_IBUF
    SLICE_X4Y74          LUT1 (Prop_lut1_I0_O)        0.124     5.537 f  Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=25, routed)          1.536     7.073    Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3_n_1
    SLICE_X5Y64          FDCE                                         f  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.598     5.021    Inst_Teclado/sevenSeg/clk_SC
    SLICE_X5Y64          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_Teclado/sevenSeg/clkdiv_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.939ns  (logic 1.631ns (23.506%)  route 5.308ns (76.494%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=25, routed)          3.906     5.413    Inst_Teclado/sevenSeg/reset_IBUF
    SLICE_X4Y74          LUT1 (Prop_lut1_I0_O)        0.124     5.537 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=25, routed)          1.402     6.939    Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3_n_1
    SLICE_X4Y65          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.597     5.020    Inst_Teclado/sevenSeg/clk_SC
    SLICE_X4Y65          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_Teclado/sevenSeg/clkdiv_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.939ns  (logic 1.631ns (23.506%)  route 5.308ns (76.494%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=25, routed)          3.906     5.413    Inst_Teclado/sevenSeg/reset_IBUF
    SLICE_X4Y74          LUT1 (Prop_lut1_I0_O)        0.124     5.537 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=25, routed)          1.402     6.939    Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3_n_1
    SLICE_X4Y65          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          1.597     5.020    Inst_Teclado/sevenSeg/clk_SC
    SLICE_X4Y65          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.524%)  route 0.241ns (59.476%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y125        FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[0]/C
    SLICE_X34Y125        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[0]/Q
                         net (fo=3, routed)           0.241     0.405    Inst_edge/D[0]
    SLICE_X37Y132        FDRE                                         r  Inst_edge/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.827     1.992    Inst_edge/clk_SC
    SLICE_X37Y132        FDRE                                         r  Inst_edge/sreg_reg[0]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.952%)  route 0.268ns (62.048%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y125        FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[2]/C
    SLICE_X34Y125        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[2]/Q
                         net (fo=2, routed)           0.268     0.432    Inst_edge/D[2]
    SLICE_X37Y132        FDRE                                         r  Inst_edge/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.827     1.992    Inst_edge/clk_SC
    SLICE_X37Y132        FDRE                                         r  Inst_edge/sreg_reg[2]/C

Slack:                    inf
  Source:                 Inst_Teclado/keyboard/keycode_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.231ns (46.273%)  route 0.268ns (53.727%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE                         0.000     0.000 r  Inst_Teclado/keyboard/keycode_reg[3]/C
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_Teclado/keyboard/keycode_reg[3]/Q
                         net (fo=22, routed)          0.133     0.274    Inst_Teclado/keyboard/keycode[3]
    SLICE_X5Y62          LUT5 (Prop_lut5_I1_O)        0.045     0.319 r  Inst_Teclado/keyboard/FSM_onehot_current_state[3]_i_5/O
                         net (fo=1, routed)           0.135     0.454    Inst_Teclado/keyboard/FSM_onehot_current_state[3]_i_5_n_1
    SLICE_X5Y62          LUT6 (Prop_lut6_I5_O)        0.045     0.499 r  Inst_Teclado/keyboard/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.499    Inst_Teclado/sevenSeg/D[2]
    SLICE_X5Y62          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.870     2.035    Inst_Teclado/sevenSeg/clk_SC
    SLICE_X5Y62          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.164ns (32.103%)  route 0.347ns (67.897%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y125        FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X34Y125        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=3, routed)           0.347     0.511    Inst_edge/D[1]
    SLICE_X37Y133        FDRE                                         r  Inst_edge/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.828     1.993    Inst_edge/clk_SC
    SLICE_X37Y133        FDRE                                         r  Inst_edge/sreg_reg[1]/C

Slack:                    inf
  Source:                 Inst_Teclado/keyboard/keycode_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.231ns (40.391%)  route 0.341ns (59.609%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE                         0.000     0.000 r  Inst_Teclado/keyboard/keycode_reg[0]/C
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_Teclado/keyboard/keycode_reg[0]/Q
                         net (fo=17, routed)          0.182     0.323    Inst_Teclado/keyboard/keycode_reg[0]_0[0]
    SLICE_X4Y64          LUT5 (Prop_lut5_I3_O)        0.045     0.368 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_13/O
                         net (fo=1, routed)           0.159     0.527    Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_13_n_1
    SLICE_X5Y64          LUT5 (Prop_lut5_I4_O)        0.045     0.572 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_2/O
                         net (fo=1, routed)           0.000     0.572    Inst_Teclado/sevenSeg/D[3]
    SLICE_X5Y64          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.869     2.034    Inst_Teclado/sevenSeg/clk_SC
    SLICE_X5Y64          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/C

Slack:                    inf
  Source:                 Inst_Teclado/keyboard/keycode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.231ns (38.428%)  route 0.370ns (61.572%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE                         0.000     0.000 r  Inst_Teclado/keyboard/keycode_reg[6]/C
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Inst_Teclado/keyboard/keycode_reg[6]/Q
                         net (fo=20, routed)          0.242     0.383    Inst_Teclado/keyboard/keycode[6]
    SLICE_X6Y64          LUT6 (Prop_lut6_I5_O)        0.045     0.428 r  Inst_Teclado/keyboard/FSM_onehot_current_state[1]_i_4/O
                         net (fo=1, routed)           0.128     0.556    Inst_Teclado/keyboard/FSM_onehot_current_state[1]_i_4_n_1
    SLICE_X5Y64          LUT6 (Prop_lut6_I2_O)        0.045     0.601 r  Inst_Teclado/keyboard/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.601    Inst_Teclado/sevenSeg/D[0]
    SLICE_X5Y64          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.869     2.034    Inst_Teclado/sevenSeg/clk_SC
    SLICE_X5Y64          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 Inst_Teclado/keyboard/keycode_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.186ns (26.343%)  route 0.520ns (73.657%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE                         0.000     0.000 r  Inst_Teclado/keyboard/keycode_reg[2]/C
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Inst_Teclado/keyboard/keycode_reg[2]/Q
                         net (fo=9, routed)           0.325     0.466    Inst_Teclado/keyboard/keycode[2]
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.045     0.511 r  Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_1/O
                         net (fo=2, routed)           0.195     0.706    Inst_Teclado/sevenSeg/D[1]
    SLICE_X5Y62          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.870     2.035    Inst_Teclado/sevenSeg/clk_SC
    SLICE_X5Y62          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 Inst_Teclado/keyboard/keycode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.714ns  (logic 0.231ns (32.357%)  route 0.483ns (67.643%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE                         0.000     0.000 r  Inst_Teclado/keyboard/keycode_reg[5]/C
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_Teclado/keyboard/keycode_reg[5]/Q
                         net (fo=16, routed)          0.219     0.360    Inst_Teclado/keyboard/keycode[5]
    SLICE_X4Y62          LUT6 (Prop_lut6_I3_O)        0.045     0.405 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_6/O
                         net (fo=1, routed)           0.059     0.464    Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_6_n_1
    SLICE_X4Y62          LUT6 (Prop_lut6_I3_O)        0.045     0.509 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.205     0.714    Inst_Teclado/sevenSeg/E[0]
    SLICE_X4Y64          FDPE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.869     2.034    Inst_Teclado/sevenSeg/clk_SC
    SLICE_X4Y64          FDPE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 Inst_Teclado/keyboard/keycode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.231ns (29.838%)  route 0.543ns (70.162%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE                         0.000     0.000 r  Inst_Teclado/keyboard/keycode_reg[5]/C
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_Teclado/keyboard/keycode_reg[5]/Q
                         net (fo=16, routed)          0.219     0.360    Inst_Teclado/keyboard/keycode[5]
    SLICE_X4Y62          LUT6 (Prop_lut6_I3_O)        0.045     0.405 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_6/O
                         net (fo=1, routed)           0.059     0.464    Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_6_n_1
    SLICE_X4Y62          LUT6 (Prop_lut6_I3_O)        0.045     0.509 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.265     0.774    Inst_Teclado/sevenSeg/E[0]
    SLICE_X5Y64          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.869     2.034    Inst_Teclado/sevenSeg/clk_SC
    SLICE_X5Y64          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 Inst_Teclado/keyboard/keycode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.231ns (29.838%)  route 0.543ns (70.162%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE                         0.000     0.000 r  Inst_Teclado/keyboard/keycode_reg[5]/C
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_Teclado/keyboard/keycode_reg[5]/Q
                         net (fo=16, routed)          0.219     0.360    Inst_Teclado/keyboard/keycode[5]
    SLICE_X4Y62          LUT6 (Prop_lut6_I3_O)        0.045     0.405 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_6/O
                         net (fo=1, routed)           0.059     0.464    Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_6_n_1
    SLICE_X4Y62          LUT6 (Prop_lut6_I3_O)        0.045     0.509 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.265     0.774    Inst_Teclado/sevenSeg/E[0]
    SLICE_X5Y64          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=81, routed)          0.869     2.034    Inst_Teclado/sevenSeg/clk_SC
    SLICE_X5Y64          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/C





