<profile>

<section name = "Vitis HLS Report for 'channel_gen_Pipeline_VITIS_LOOP_141_7'" level="0">
<item name = "Date">Wed Sep 14 20:24:11 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">project</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 1.976 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_141_7">?, ?, 1, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 32, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 148, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 81, -</column>
<column name="Register">-, -, 139, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_32_22_1_1_U84">mux_32_22_1_1, 0, 0, 0, 14, 0</column>
<column name="mux_32_22_1_1_U88">mux_32_22_1_1, 0, 0, 0, 14, 0</column>
<column name="mux_42_22_1_1_U85">mux_42_22_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_22_1_1_U86">mux_42_22_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_22_1_1_U87">mux_42_22_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_22_1_1_U89">mux_42_22_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_22_1_1_U90">mux_42_22_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_22_1_1_U91">mux_42_22_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln142_fu_216_p2">+, 0, 0, 9, 2, 2</column>
<column name="i_V_14_fu_330_p2">+, 0, 0, 12, 4, 2</column>
<column name="icmp_ln1065_fu_188_p2">icmp, 0, 0, 9, 4, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="i_V_6_fu_52">9, 2, 4, 8</column>
<column name="x_imag_3taps_V_0_2_fu_68">9, 2, 22, 44</column>
<column name="x_imag_3taps_V_1_2_fu_72">9, 2, 22, 44</column>
<column name="x_imag_3taps_V_2_2_fu_76">9, 2, 22, 44</column>
<column name="x_real_3taps_V_0_2_fu_56">9, 2, 22, 44</column>
<column name="x_real_3taps_V_1_2_fu_60">9, 2, 22, 44</column>
<column name="x_real_3taps_V_2_2_fu_64">9, 2, 22, 44</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_V_6_fu_52">4, 0, 4, 0</column>
<column name="x_imag_3taps_V_0_2_fu_68">22, 0, 22, 0</column>
<column name="x_imag_3taps_V_1_2_fu_72">22, 0, 22, 0</column>
<column name="x_imag_3taps_V_2_2_fu_76">22, 0, 22, 0</column>
<column name="x_real_3taps_V_0_2_fu_56">22, 0, 22, 0</column>
<column name="x_real_3taps_V_1_2_fu_60">22, 0, 22, 0</column>
<column name="x_real_3taps_V_2_2_fu_64">22, 0, 22, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, channel_gen_Pipeline_VITIS_LOOP_141_7, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, channel_gen_Pipeline_VITIS_LOOP_141_7, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, channel_gen_Pipeline_VITIS_LOOP_141_7, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, channel_gen_Pipeline_VITIS_LOOP_141_7, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, channel_gen_Pipeline_VITIS_LOOP_141_7, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, channel_gen_Pipeline_VITIS_LOOP_141_7, return value</column>
<column name="x_imag_3taps_V_2_1">in, 22, ap_none, x_imag_3taps_V_2_1, scalar</column>
<column name="x_imag_3taps_V_1_1">in, 22, ap_none, x_imag_3taps_V_1_1, scalar</column>
<column name="x_imag_3taps_V_0_1">in, 22, ap_none, x_imag_3taps_V_0_1, scalar</column>
<column name="x_real_3taps_V_2_1">in, 22, ap_none, x_real_3taps_V_2_1, scalar</column>
<column name="x_real_3taps_V_1_1">in, 22, ap_none, x_real_3taps_V_1_1, scalar</column>
<column name="x_real_3taps_V_0_1">in, 22, ap_none, x_real_3taps_V_0_1, scalar</column>
<column name="i_V">in, 4, ap_none, i_V, scalar</column>
<column name="x_imag_3taps_V_2_2_out">out, 22, ap_vld, x_imag_3taps_V_2_2_out, pointer</column>
<column name="x_imag_3taps_V_2_2_out_ap_vld">out, 1, ap_vld, x_imag_3taps_V_2_2_out, pointer</column>
<column name="x_imag_3taps_V_1_2_out">out, 22, ap_vld, x_imag_3taps_V_1_2_out, pointer</column>
<column name="x_imag_3taps_V_1_2_out_ap_vld">out, 1, ap_vld, x_imag_3taps_V_1_2_out, pointer</column>
<column name="x_real_3taps_V_2_2_out">out, 22, ap_vld, x_real_3taps_V_2_2_out, pointer</column>
<column name="x_real_3taps_V_2_2_out_ap_vld">out, 1, ap_vld, x_real_3taps_V_2_2_out, pointer</column>
<column name="x_real_3taps_V_1_2_out">out, 22, ap_vld, x_real_3taps_V_1_2_out, pointer</column>
<column name="x_real_3taps_V_1_2_out_ap_vld">out, 1, ap_vld, x_real_3taps_V_1_2_out, pointer</column>
</table>
</item>
</section>
</profile>
