m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog
vALU
Z1 !s110 1665287308
!i10b 1
!s100 P]ZQR4MGF<BFkCiL[V3=?0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IdgNBzZ<idQTlOh@oFdnAP0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1661051254
8C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/ALU.v
FC:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/ALU.v
!i122 116
L0 8 55
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1665287308.000000
!s107 define.vh|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/ALU.v|
!s90 -reportprogress|300|-work|work|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/ALU.v|
!i113 1
Z7 o-work work
Z8 tCvgOpt 0
n@a@l@u
vcomputer_tb
Z9 !s110 1665287307
!i10b 1
!s100 j=5HJYX:^U:_MFfBlm>_c3
R2
IZfDZGinDkO42LJkQi<ZC:2
R3
R0
w1665284225
8C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/cpu_tb.v
FC:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/cpu_tb.v
!i122 109
L0 10 38
R5
r1
!s85 0
31
Z10 !s108 1665287307.000000
!s107 define.vh|CPU.v|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/cpu_tb.v|
!s90 -reportprogress|300|-work|work|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/cpu_tb.v|
!i113 1
R7
R8
vCPU
R1
!i10b 1
!s100 LPAC^YI5M2U?CPj6UK@_>1
R2
ILka6AjjG_b;obD24DT@IZ1
R3
R0
w1663474112
8C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/CPU.v
FC:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/CPU.v
!i122 113
L0 3 99
R5
r1
!s85 0
31
R6
!s107 define.vh|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/CPU.v|
!s90 -reportprogress|300|-work|work|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/CPU.v|
!i113 1
R7
R8
n@c@p@u
vdata_mem
R9
!i10b 1
!s100 b@PW88iLjmZU;D9SBfLQo3
R2
IzY59Z5M7F:>Y6BknWZ7Cd0
R3
R0
w1665285151
8C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/data_mem.v
FC:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/data_mem.v
!i122 108
L0 2 25
R5
r1
!s85 0
31
R10
!s107 C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/data_mem.v|
!s90 -reportprogress|300|-work|work|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/data_mem.v|
!i113 1
R7
R8
vdecoder
R9
!i10b 1
!s100 V3F<Y6Fz2gg2;:I3h64IQ3
R2
IGnY1kKEL8o_JG^j;Egc=:1
R3
R0
w1665282693
8C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/decoder.v
FC:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/decoder.v
!i122 111
L0 2 378
R5
r1
!s85 0
31
R10
!s107 define.vh|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/decoder.v|
!s90 -reportprogress|300|-work|work|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/decoder.v|
!i113 1
R7
R8
vinst_mem
R1
!i10b 1
!s100 cWVkMT6hlI]EaC=KdIe=R3
R2
Ih8<7RA>eh[CzG^G7Y9bWW1
R3
R0
w1665284170
Z11 8inst_mem.v
Z12 Finst_mem.v
!i122 115
Z13 L0 2 22
R5
r1
!s85 0
31
R6
Z14 !s107 inst_mem.v|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/instmem_tb.v|
Z15 !s90 -reportprogress|300|-work|work|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/instmem_tb.v|
!i113 1
R7
R8
vinstmem_tb
R1
!i10b 1
!s100 ESWdmc_SSCa=>A`i5]Blc3
R2
IYlkQ[9MmUii9:oDf=9nd@0
R3
R0
w1661051381
8C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/instmem_tb.v
FC:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/instmem_tb.v
!i122 115
L0 10 22
R5
r1
!s85 0
31
R6
R14
R15
!i113 1
R7
R8
vjump_controller
R1
!i10b 1
!s100 Wn<7Bh0I=9;Eg`=d0ocXe1
R2
I3efUfgSJciVH^6lnm>M743
R3
R0
R4
8C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/jump_controller.v
FC:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/jump_controller.v
!i122 117
L0 2 54
R5
r1
!s85 0
31
R6
!s107 define.vh|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/jump_controller.v|
!s90 -reportprogress|300|-work|work|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/jump_controller.v|
!i113 1
R7
R8
vmem
!s110 1660447683
!i10b 1
!s100 hP4Ad`hfJEYLi;=@h7X6c1
R2
I62ZYT24o8Zezc86ZBFX3d2
R3
R0
w1660444590
R11
R12
!i122 43
R13
R5
r1
!s85 0
31
!s108 1660447683.000000
R14
R15
!i113 1
R7
R8
vPC
R1
!i10b 1
!s100 A=EhYQib_mBD3oE4^8R_?0
R2
IhZ`MDMbWd61E=1di4o9En2
R3
R0
w1662867526
8C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/pc.v
FC:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/pc.v
!i122 114
L0 1 16
R5
r1
!s85 0
31
R6
!s107 C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/pc.v|
!s90 -reportprogress|300|-work|work|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/pc.v|
!i113 1
R7
R8
n@p@c
vreg_decode_reg_file
R1
!i10b 1
!s100 LZ]=XZoT6YM27EJ<8QE_l2
R2
I`IOW5EF:4Ie>NB80;g^ki3
R3
R0
w1665277792
8C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/reg_decode_reg_file.v
FC:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/reg_decode_reg_file.v
!i122 112
L0 2 52
R5
r1
!s85 0
31
R10
!s107 define.vh|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/reg_decode_reg_file.v|
!s90 -reportprogress|300|-work|work|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/reg_decode_reg_file.v|
!i113 1
R7
R8
