

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-3860d9b353b66e89e1a9ca14f6569fffcf247a15_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      3 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
391df93d5e5b261dc9686569b293934a  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop "
Parsing file _cuobjdump_complete_output_0LVugH
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402d5b, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17900_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17901_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (_1.ptx:47) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a0 (_1.ptx:57) cvta.to.global.u64 %rd3, %rd8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:82) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:97) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (_1.ptx:112) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x248 (_1.ptx:116) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x270 (_1.ptx:123) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (_1.ptx:138) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x278 (_1.ptx:124) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (_1.ptx:127) cvt.u32.u64%r20, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x470 (_1.ptx:210) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:237) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_MEzzwp"
Running: cat _ptx_MEzzwp | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_o9fFM7
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_o9fFM7 --output-file  /dev/null 2> _ptx_MEzzwpinfo"
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=22, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=11, lmem=0, smem=1088, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_MEzzwp _ptx2_o9fFM7 _ptx_MEzzwpinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402c0a, fat_cubin_handle = 1
Random number generator seed: 7
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
Input layer size : 18000
Starting training kernel
Performing GPU computation

GPGPU-Sim PTX: cudaLaunch for 0x0x402c0a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1434030
gpu_sim_insn = 30888000
gpu_ipc =      21.5393
gpu_tot_sim_cycle = 1656180
gpu_tot_sim_insn = 30888000
gpu_tot_ipc =      18.6501
gpu_tot_issued_cta = 1125
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 13183
partiton_reqs_in_parallel = 31548660
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      19.0491
partiton_reqs_in_parallel_util = 31548660
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 1434030
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 54758
partiton_replys_in_parallel_total    = 0
L2_BW  =       3.6193 GB/Sec
L2_BW_total  =       3.1338 GB/Sec
gpu_total_sim_rate=5755

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 642375
	L1I_total_cache_misses = 3249
	L1I_total_cache_miss_rate = 0.0051
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 36000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0498
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 639126
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3249
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 36000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 642375
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1075, 855, 925, 858, 1009, 861, 933, 862, 1074, 852, 922, 854, 1007, 858, 934, 862, 716, 572, 616, 571, 673, 573, 623, 576, 716, 573, 616, 572, 675, 574, 620, 576, 895, 714, 770, 714, 844, 716, 776, 723, 895, 711, 769, 716, 843, 714, 776, 721, 895, 713, 770, 716, 844, 716, 776, 719, 894, 716, 769, 715, 842, 717, 776, 721, 
gpgpu_n_tot_thrd_icount = 39060000
gpgpu_n_tot_w_icount = 1220625
gpgpu_n_stall_shd_mem = 46076
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27562
gpgpu_n_mem_write_global = 27000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 306000
gpgpu_n_store_insn = 306000
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1152000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 35370
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 5820
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:58499	W0_Idle:2246743	W0_Scoreboard:76928687	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185625	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:891000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 220496 {8:27562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2087968 {40:13501,72:4499,136:9000,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2200496 {40:12375,72:5624,136:9563,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 216000 {8:27000,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 82 
maxdqlatency = 0 
maxmflatency = 302099 
averagemflatency = 67889 
max_icnt2mem_latency = 301827 
max_icnt2sh_latency = 1656179 
mrq_lat_table:9467 	492 	813 	2069 	2983 	3101 	580 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19359 	1748 	0 	72 	827 	1604 	1441 	2008 	4848 	9064 	12795 	824 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3773 	15848 	67 	0 	1587 	0 	0 	0 	72 	1121 	1310 	1441 	2160 	4696 	9064 	12795 	824 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	7185 	10386 	9429 	586 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	176 	3776 	10280 	12768 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	339 	21 	0 	0 	1 	2 	2 	9 	31 	104 	178 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       136       136        85        85        16        16        16        16        16        16        16        16        11        13        16        16 
dram[1]:       128       136        85        85        16        16        16        16        16        16        16        16        13        13        16        16 
dram[2]:       128       136        85        85        16        16        16        16        16        16        16        16        13        13        16        16 
dram[3]:       111       119        85        85        16        16        16        16        16        16        16        16        13        13        16        16 
dram[4]:       111       119        68        68        16        16        16        16        16        16        16        16        13        13        16        16 
dram[5]:       119       111        68        68        16        16        16        16        16        16        16        16        13        13        16        16 
dram[6]:       119       119        68        68        16        16        16        16        16        16        16        16        13        13        16        16 
dram[7]:       111       119        68        68        16        16        16        16        16        16        16        16        13        13        16        16 
dram[8]:       119       103        68        68        16        16        16        16        16        16        16        16        13        13        16        16 
dram[9]:       119       119        68        60        16        16        16        16        16        16        16        16        13        13        16        16 
dram[10]:       119       111        68        68        16        16        16        16        16        16        16        16        14        14        16        16 
maximum service time to same row:
dram[0]:    325605    325609    435035    435034    481926    481930    637708    637699    414996    414990    526210    526214    346465    346466    346837    346834 
dram[1]:    325625    325603    435037    435029    481931    481924    637703    607751    415005    415005    526214    526211    346469    346469    346834    346818 
dram[2]:    325627    325624    435027    435036    481924    481927    607743    607743    415006    415010    526211    526203    346470    346467    346798    346801 
dram[3]:    325632    325633    435035    435034    481927    481927    607743    607740    415010    415014    526201    526199    346464    346467    346801    346799 
dram[4]:    325635    325635    435033    435038    481928    481926    607755    607755    415011    415010    526208    526213    346464    346467    346819    346791 
dram[5]:    325625    325625    435041    435026    481932    481938    607741    554175    415019    415018    526212    526214    346471    346465    346791    346789 
dram[6]:    325627    325627    435027    435024    481923    481923    554161    554161    415019    415004    526209    526209    346467    346466    346790    346774 
dram[7]:    325631    325632    435038    435037    481921    481921    554162    554163    415004    415010    526213    526213    346461    346461    346821    346822 
dram[8]:    325613    325639    435038    435038    481926    481927    637732    637731    415009    415010    526207    526211    346463    346463    346821    346828 
dram[9]:    325602    325602    435036    435042    481911    481926    637730    637730    415010    415004    526209    526208    346464    346458    346826    346835 
dram[10]:    325603    325604    435026    435027    481926    481923    637719    637710    415000    414995    526208    526206    346460    346471    346837    346836 
average row accesses per activate:
dram[0]: 35.666668 37.333332 29.250000 29.250000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.500000 12.500000  4.266667  4.571429  9.166667  9.166667 
dram[1]: 34.666668 37.333332 29.250000 29.250000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000  4.571429  4.571429  9.166667  9.166667 
dram[2]: 35.555557 37.333332 29.250000 29.250000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000  4.571429  4.571429  9.166667  9.166667 
dram[3]: 35.555557 37.333332 29.250000 29.250000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000  4.571429  4.571429  9.166667  9.166667 
dram[4]: 35.555557 37.333332 29.250000 29.250000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000  4.571429  4.571429  8.000000  8.000000 
dram[5]: 37.333332 35.555557 29.250000 29.250000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000  4.571429  4.571429  8.000000  8.000000 
dram[6]: 37.333332 36.444443 28.250000 27.125000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000  4.571429  4.571429  8.000000  8.000000 
dram[7]: 36.444443 36.444443 27.125000 27.125000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000  5.333333  5.333333  9.166667 13.500000 
dram[8]: 37.333332 35.555557 27.125000 26.125000 16.000000 16.000000 12.500000 12.500000 16.000000 16.000000 12.750000 12.750000  5.333333  5.333333 13.500000 13.500000 
dram[9]: 36.444443 37.333332 27.125000 26.125000 16.000000 16.000000 12.500000 12.500000 16.000000 16.000000 12.750000 12.750000  5.333333  5.333333  9.000000  9.000000 
dram[10]: 36.444443 35.555557 27.125000 27.125000 16.000000 16.000000 12.500000 12.500000 16.000000 16.000000 12.750000 12.750000  5.333333  4.923077  9.000000  9.000000 
average row locality = 19505/1130 = 17.261063
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        81        80        74        74        64        64        51        51        48        48        50        50        64        64        55        55 
dram[1]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        55        55 
dram[2]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        55        55 
dram[3]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        55        55 
dram[4]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        56        56 
dram[5]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        56        56 
dram[6]:        80        80        74        73        64        64        51        51        48        48        51        51        64        64        56        56 
dram[7]:        80        80        73        73        64        64        51        51        48        48        51        51        64        64        55        54 
dram[8]:        80        80        73        73        64        64        50        50        48        48        51        51        64        64        54        54 
dram[9]:        80        80        73        73        64        64        50        50        48        48        51        51        64        64        54        54 
dram[10]:        80        80        73        73        64        64        50        50        48        48        51        51        64        64        54        54 
total reads: 10697
bank skew: 81/48 = 1.69
chip skew: 976/968 = 1.01
number of total write accesses:
dram[0]:       240       256       160       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       232       256       160       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       240       256       160       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       240       256       160       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       240       256       160       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       256       240       160       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       256       248       152       144         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       248       248       144       144         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       256       240       144       136         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       248       256       144       136         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       248       240       144       144         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 8808
min_bank_accesses = 0!
chip skew: 816/776 = 1.05
average mf latency per bank:
dram[0]:      91811     85616    102993    104102    314128    314052    365792    360228    322877    322892    313129    314848    422305    420042    360677    349998
dram[1]:      94698     89061     98636     99651    311313    307956    358387    357593    315343    318280    310726    314059    443131    442852    340197    336651
dram[2]:      92191     79865     95857     97110    313218    317583    365313    369725    328122    331106    315945    309531    434639    421974    318146    317611
dram[3]:      95563     88219    102857    113362    322257    320771    366982    363884    326650    325205    313418    314721    407665    405094    327582    326645
dram[4]:      89301     89191    109387    101230    315077    313995    363268    364200    324126    321098    306844    309771    418526    416047    329546    329813
dram[5]:      86611     90718    131828    114460    317436    321281    369904    369554    313879    316157    308520    308513    390853    389464    367652    368583
dram[6]:      84518     83243    103921    103621    321885    317780    367449    366132    311219    302471    303432    299022    393479    389009    347991    345061
dram[7]:      87270     82718    104121    110186    317118    319686    366119    364396    301483    313577    304757    305439    392826    378822    326954    323082
dram[8]:      95067     98910    126974    110476    314431    315915    367347    373870    313674    308975    303340    299870    423489    418171    308136    305932
dram[9]:      88333    100129    120946    124508    320190    317636    369578    366067    308261    304856    306806    307600    411350    403118    321845    322298
dram[10]:      99227     97464    107426    103016    314452    314016    364288    363570    322981    324951    311031    309220    423318    420472    343743    344631
maximum mf latency per bank:
dram[0]:     207468    202275    210918    210920    260437    260418    286397    286414    296888    296890    302070    302079    223504    223491    179628    179636
dram[1]:     202253    196628    210921    210922    260422    260439    286396    286410    296890    296892    302084    302077    223492    223505    179601    179616
dram[2]:     196579    192562    210908    210924    260425    260438    286397    286414    296893    296900    302067    302099    223499    223510    179618    179610
dram[3]:     192564    192579    210899    212315    260428    260439    286476    286486    296885    296893    302071    302078    223497    223508    179599    179583
dram[4]:     206673    206693    210905    210906    260424    260424    286476    286480    296905    296903    302068    302074    223497    223499    179583    179600
dram[5]:     192571    192572    212295    212219    260426    260437    286470    286491    296890    296906    302065    302076    223486    223490    179584    179600
dram[6]:     192581    192586    210920    210923    260434    260436    286478    286500    296880    296888    302054    291709    223507    223508    179586    179598
dram[7]:     197046    197054    210913    212224    260436    260447    286486    286500    296888    296905    291711    291711    223489    223499    179617    179648
dram[8]:     192579    217906    212268    210915    260431    260445    286486    286485    296892    296905    291690    291695    223489    223501    179630    179639
dram[9]:     217882    266987    210916    210933    260447    260447    286486    286493    296890    296905    302068    302076    223497    223512    179633    179641
dram[10]:     266975    207488    210919    210933    260449    260439    286471    286417    296893    296880    302065    302093    223501    223512    179629    179655
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2662782 n_nop=2657878 n_act=106 n_pre=90 n_req=1789 n_rd=3892 n_write=816 bw_util=0.003536
n_activity=15292 dram_eff=0.6157
bk0: 324a 2660883i bk1: 320a 2660339i bk2: 296a 2661414i bk3: 296a 2660944i bk4: 256a 2662188i bk5: 256a 2661893i bk6: 204a 2662314i bk7: 204a 2662018i bk8: 192a 2662375i bk9: 192a 2662098i bk10: 200a 2662321i bk11: 200a 2662092i bk12: 256a 2661946i bk13: 256a 2661644i bk14: 220a 2662212i bk15: 220a 2661932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.0192355
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2662782 n_nop=2657886 n_act=104 n_pre=88 n_req=1782 n_rd=3896 n_write=808 bw_util=0.003533
n_activity=15377 dram_eff=0.6118
bk0: 320a 2661010i bk1: 320a 2660525i bk2: 296a 2661425i bk3: 296a 2660870i bk4: 256a 2662205i bk5: 256a 2661853i bk6: 204a 2662310i bk7: 204a 2662053i bk8: 192a 2662347i bk9: 192a 2662099i bk10: 204a 2662306i bk11: 204a 2662045i bk12: 256a 2661971i bk13: 256a 2661635i bk14: 220a 2662222i bk15: 220a 2661963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0169826
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2662782 n_nop=2657878 n_act=104 n_pre=88 n_req=1790 n_rd=3896 n_write=816 bw_util=0.003539
n_activity=15113 dram_eff=0.6236
bk0: 320a 2661004i bk1: 320a 2660319i bk2: 296a 2661334i bk3: 296a 2660904i bk4: 256a 2662198i bk5: 256a 2661841i bk6: 204a 2662309i bk7: 204a 2662030i bk8: 192a 2662360i bk9: 192a 2662120i bk10: 204a 2662314i bk11: 204a 2662043i bk12: 256a 2661967i bk13: 256a 2661657i bk14: 220a 2662181i bk15: 220a 2661946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0161297
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2662782 n_nop=2657878 n_act=104 n_pre=88 n_req=1790 n_rd=3896 n_write=816 bw_util=0.003539
n_activity=15054 dram_eff=0.626
bk0: 320a 2661007i bk1: 320a 2660277i bk2: 296a 2661343i bk3: 296a 2660843i bk4: 256a 2662207i bk5: 256a 2661839i bk6: 204a 2662300i bk7: 204a 2662056i bk8: 192a 2662370i bk9: 192a 2662110i bk10: 204a 2662322i bk11: 204a 2662051i bk12: 256a 2661981i bk13: 256a 2661667i bk14: 220a 2662184i bk15: 220a 2661970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.0183534
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2662782 n_nop=2657866 n_act=106 n_pre=90 n_req=1792 n_rd=3904 n_write=816 bw_util=0.003545
n_activity=15403 dram_eff=0.6129
bk0: 320a 2660998i bk1: 320a 2660365i bk2: 296a 2661377i bk3: 296a 2660797i bk4: 256a 2662201i bk5: 256a 2661887i bk6: 204a 2662289i bk7: 204a 2662020i bk8: 192a 2662354i bk9: 192a 2662140i bk10: 204a 2662319i bk11: 204a 2662036i bk12: 256a 2661980i bk13: 256a 2661664i bk14: 224a 2662183i bk15: 224a 2661892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.0178603
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2662782 n_nop=2657866 n_act=106 n_pre=90 n_req=1792 n_rd=3904 n_write=816 bw_util=0.003545
n_activity=15484 dram_eff=0.6097
bk0: 320a 2660942i bk1: 320a 2660485i bk2: 296a 2661412i bk3: 296a 2660875i bk4: 256a 2662200i bk5: 256a 2661883i bk6: 204a 2662298i bk7: 204a 2662019i bk8: 192a 2662349i bk9: 192a 2662111i bk10: 204a 2662306i bk11: 204a 2662021i bk12: 256a 2661979i bk13: 256a 2661706i bk14: 224a 2662174i bk15: 224a 2661888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0153388
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2662782 n_nop=2657886 n_act=106 n_pre=90 n_req=1775 n_rd=3900 n_write=800 bw_util=0.00353
n_activity=15587 dram_eff=0.6031
bk0: 320a 2660908i bk1: 320a 2660340i bk2: 296a 2661318i bk3: 292a 2661065i bk4: 256a 2662203i bk5: 256a 2661870i bk6: 204a 2662310i bk7: 204a 2662052i bk8: 192a 2662363i bk9: 192a 2662118i bk10: 204a 2662320i bk11: 204a 2662031i bk12: 256a 2661994i bk13: 256a 2661647i bk14: 224a 2662203i bk15: 224a 2661931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0183079
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2662782 n_nop=2657934 n_act=98 n_pre=82 n_req=1755 n_rd=3884 n_write=784 bw_util=0.003506
n_activity=15042 dram_eff=0.6207
bk0: 320a 2660964i bk1: 320a 2660332i bk2: 292a 2661416i bk3: 292a 2660961i bk4: 256a 2662190i bk5: 256a 2661873i bk6: 204a 2662310i bk7: 204a 2662047i bk8: 192a 2662358i bk9: 192a 2662119i bk10: 204a 2662319i bk11: 204a 2662039i bk12: 256a 2662021i bk13: 256a 2661685i bk14: 220a 2662233i bk15: 216a 2662022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0178449
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2662782 n_nop=2657958 n_act=96 n_pre=80 n_req=1744 n_rd=3872 n_write=776 bw_util=0.003491
n_activity=14957 dram_eff=0.6215
bk0: 320a 2660944i bk1: 320a 2660375i bk2: 292a 2661480i bk3: 292a 2660933i bk4: 256a 2662193i bk5: 256a 2661861i bk6: 200a 2662323i bk7: 200a 2662049i bk8: 192a 2662345i bk9: 192a 2662130i bk10: 204a 2662311i bk11: 204a 2662033i bk12: 256a 2662004i bk13: 256a 2661688i bk14: 216a 2662280i bk15: 216a 2662011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.0168853
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2662782 n_nop=2657942 n_act=100 n_pre=84 n_req=1752 n_rd=3872 n_write=784 bw_util=0.003497
n_activity=15099 dram_eff=0.6167
bk0: 320a 2660886i bk1: 320a 2660370i bk2: 292a 2661461i bk3: 292a 2660945i bk4: 256a 2662193i bk5: 256a 2661845i bk6: 200a 2662313i bk7: 200a 2662040i bk8: 192a 2662373i bk9: 192a 2662096i bk10: 204a 2662314i bk11: 204a 2662048i bk12: 256a 2662023i bk13: 256a 2661670i bk14: 216a 2662226i bk15: 216a 2661955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0165391
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2662782 n_nop=2657948 n_act=101 n_pre=85 n_req=1744 n_rd=3872 n_write=776 bw_util=0.003491
n_activity=15145 dram_eff=0.6138
bk0: 320a 2660956i bk1: 320a 2660411i bk2: 292a 2661489i bk3: 292a 2660888i bk4: 256a 2662188i bk5: 256a 2661865i bk6: 200a 2662314i bk7: 200a 2662072i bk8: 192a 2662355i bk9: 192a 2662139i bk10: 204a 2662320i bk11: 204a 2662029i bk12: 256a 2662035i bk13: 256a 2661676i bk14: 216a 2662225i bk15: 216a 2661952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.0173334

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2505, Miss = 487, Miss_rate = 0.194, Pending_hits = 1168, Reservation_fails = 0
L2_cache_bank[1]: Access = 2479, Miss = 486, Miss_rate = 0.196, Pending_hits = 1174, Reservation_fails = 0
L2_cache_bank[2]: Access = 2493, Miss = 487, Miss_rate = 0.195, Pending_hits = 1162, Reservation_fails = 0
L2_cache_bank[3]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1188, Reservation_fails = 0
L2_cache_bank[4]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1156, Reservation_fails = 0
L2_cache_bank[5]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1187, Reservation_fails = 0
L2_cache_bank[6]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1168, Reservation_fails = 0
L2_cache_bank[7]: Access = 2494, Miss = 487, Miss_rate = 0.195, Pending_hits = 1189, Reservation_fails = 0
L2_cache_bank[8]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1201, Reservation_fails = 0
L2_cache_bank[9]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1217, Reservation_fails = 0
L2_cache_bank[10]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1213, Reservation_fails = 0
L2_cache_bank[11]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1176, Reservation_fails = 0
L2_cache_bank[12]: Access = 2516, Miss = 488, Miss_rate = 0.194, Pending_hits = 1176, Reservation_fails = 0
L2_cache_bank[13]: Access = 2508, Miss = 487, Miss_rate = 0.194, Pending_hits = 1161, Reservation_fails = 0
L2_cache_bank[14]: Access = 2470, Miss = 486, Miss_rate = 0.197, Pending_hits = 1158, Reservation_fails = 0
L2_cache_bank[15]: Access = 2461, Miss = 485, Miss_rate = 0.197, Pending_hits = 1146, Reservation_fails = 0
L2_cache_bank[16]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1157, Reservation_fails = 0
L2_cache_bank[17]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1134, Reservation_fails = 0
L2_cache_bank[18]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1149, Reservation_fails = 0
L2_cache_bank[19]: Access = 2457, Miss = 484, Miss_rate = 0.197, Pending_hits = 1149, Reservation_fails = 0
L2_cache_bank[20]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1134, Reservation_fails = 0
L2_cache_bank[21]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1132, Reservation_fails = 0
L2_total_cache_accesses = 54758
L2_total_cache_misses = 10697
L2_total_cache_miss_rate = 0.1954
L2_total_cache_pending_hits = 25695
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 75
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 87
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27562
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=117361
icnt_total_pkts_simt_to_mem=113257
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.7465
	minimum = 6
	maximum = 140
Network latency average = 13.9321
	minimum = 6
	maximum = 140
Slowest packet = 107713
Flit latency average = 14.8453
	minimum = 6
	maximum = 136
Slowest flit = 227711
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000763694
	minimum = 0.000646082 (at node 16)
	maximum = 0.000880038 (at node 36)
Accepted packet rate average = 0.000763694
	minimum = 0.000646082 (at node 16)
	maximum = 0.000880038 (at node 36)
Injected flit rate average = 0.00160818
	minimum = 0.00133714 (at node 16)
	maximum = 0.00190408 (at node 37)
Accepted flit rate average= 0.00160818
	minimum = 0.00138386 (at node 16)
	maximum = 0.00181063 (at node 37)
Injected packet length average = 2.10579
Accepted packet length average = 2.10579
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.7465 (1 samples)
	minimum = 6 (1 samples)
	maximum = 140 (1 samples)
Network latency average = 13.9321 (1 samples)
	minimum = 6 (1 samples)
	maximum = 140 (1 samples)
Flit latency average = 14.8453 (1 samples)
	minimum = 6 (1 samples)
	maximum = 136 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000763694 (1 samples)
	minimum = 0.000646082 (1 samples)
	maximum = 0.000880038 (1 samples)
Accepted packet rate average = 0.000763694 (1 samples)
	minimum = 0.000646082 (1 samples)
	maximum = 0.000880038 (1 samples)
Injected flit rate average = 0.00160818 (1 samples)
	minimum = 0.00133714 (1 samples)
	maximum = 0.00190408 (1 samples)
Accepted flit rate average = 0.00160818 (1 samples)
	minimum = 0.00138386 (1 samples)
	maximum = 0.00181063 (1 samples)
Injected packet size average = 2.10579 (1 samples)
Accepted packet size average = 2.10579 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 29 min, 27 sec (5367 sec)
gpgpu_simulation_rate = 5755 (inst/sec)
gpgpu_simulation_rate = 308 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402d5b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 1687179
gpu_sim_insn = 15552352
gpu_ipc =       9.2180
gpu_tot_sim_cycle = 3581564
gpu_tot_sim_insn = 46440352
gpu_tot_ipc =      12.9665
gpu_tot_issued_cta = 2250
max_total_param_size = 0
gpu_stall_dramfull = 31989
gpu_stall_icnt2sh    = 20052
partiton_reqs_in_parallel = 37085949
partiton_reqs_in_parallel_total    = 31548660
partiton_level_parallism =      21.9810
partiton_level_parallism_total  =      19.1633
partiton_reqs_in_parallel_util = 37085949
partiton_reqs_in_parallel_util_total    = 31548660
gpu_sim_cycle_parition_util = 1687179
gpu_tot_sim_cycle_parition_util    = 1434030
partiton_level_parallism_util =      21.9810
partiton_level_parallism_util_total  =      21.9897
partiton_replys_in_parallel = 127244
partiton_replys_in_parallel_total    = 54758
L2_BW  =       7.1484 GB/Sec
L2_BW_total  =       4.8166 GB/Sec
gpu_total_sim_rate=4281

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 894386
	L1I_total_cache_misses = 6336
	L1I_total_cache_miss_rate = 0.0071
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 54635
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 81000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0221
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 79208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 888050
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6336
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 54635
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 81000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 894386
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1384, 1164, 1231, 1164, 1318, 1169, 1242, 1171, 1383, 1162, 1227, 1159, 1316, 1168, 1243, 1171, 1025, 882, 921, 876, 982, 883, 932, 884, 1025, 881, 921, 876, 984, 882, 929, 884, 1204, 1023, 1077, 1021, 1153, 1025, 1085, 1032, 1204, 1021, 1074, 1024, 1152, 1023, 1085, 1031, 1203, 1023, 1075, 1023, 1153, 1025, 1085, 1028, 1326, 1149, 1196, 1146, 1274, 1149, 1209, 1155, 
gpgpu_n_tot_thrd_icount = 54612736
gpgpu_n_tot_w_icount = 1706648
gpgpu_n_stall_shd_mem = 261627
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 118691
gpgpu_n_mem_write_global = 63002
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2322080
gpgpu_n_store_insn = 882032
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2592000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 130355
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 126386
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:89706	W0_Idle:2269327	W0_Scoreboard:169407986	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185648	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1377000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 949528 {8:118691,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5544176 {40:22503,72:13497,136:27002,}
traffic_breakdown_coretomem[INST_ACC_R] = 2248 {8:281,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10778136 {40:41626,72:21371,136:55694,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 504016 {8:63002,}
traffic_breakdown_memtocore[INST_ACC_R] = 38216 {136:281,}
maxmrqlatency = 82 
maxdqlatency = 0 
maxmflatency = 302099 
averagemflatency = 49272 
max_icnt2mem_latency = 301827 
max_icnt2sh_latency = 3581563 
mrq_lat_table:27427 	1125 	1550 	4021 	6946 	3893 	580 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	109019 	10832 	182 	301 	1329 	2618 	1595 	2251 	5434 	10721 	35007 	2432 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	73422 	34805 	1287 	226 	10155 	181 	232 	0 	407 	1523 	2354 	1565 	2403 	5282 	10721 	35060 	2379 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	70451 	23020 	22252 	2867 	129 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	176 	3776 	10280 	13592 	35178 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1058 	124 	2 	3 	9 	12 	10 	21 	80 	246 	438 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       136       136        85        85        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:       128       136        85        85        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:       128       136        85        85        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:       111       119        85        85        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:       111       119        68        68        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:       119       111        68        68        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:       119       119        68        68        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:       111       119        68        68        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:       119       103        68        68        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:       119       119        68        68        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:       119       111        68        68        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    325605    325609    435035    435034    481926    481930    637708    637699    414996    414990    526210    526214    346465    346466    346837    346834 
dram[1]:    325625    325603    435037    435029    481931    481924    637703    607751    415005    415005    526214    526211    346469    346469    346834    346818 
dram[2]:    325627    325624    435027    435036    481924    481927    607743    607743    415006    415010    526211    526203    346470    346467    346798    346801 
dram[3]:    325632    325633    435035    435034    481927    481927    607743    607740    415010    415014    526201    526199    346464    346467    346801    346799 
dram[4]:    325635    325635    435033    435038    481928    481926    607755    607755    415011    415010    526208    526213    346464    346467    346819    346791 
dram[5]:    325625    325625    435041    435026    481932    481938    607741    554175    415019    415018    526212    526214    346471    346465    346791    346789 
dram[6]:    325627    325627    435027    435024    481923    481923    554161    554161    415019    415004    526209    526209    346467    346466    346790    346774 
dram[7]:    325631    325632    435038    435037    481921    481921    554162    554163    415004    415010    526213    526213    346461    346461    346821    346822 
dram[8]:    325613    325639    435038    435038    481926    481927    637732    637731    415009    415010    526207    526211    346463    346463    346821    346828 
dram[9]:    325602    325602    435036    435042    481911    481926    637730    637730    415010    415004    526209    526208    346464    346458    346826    346835 
dram[10]:    325603    325604    435026    435027    481926    481923    637719    637710    415000    414995    526208    526206    346460    346471    346837    346836 
average row accesses per activate:
dram[0]:  4.980000  5.268041  4.682353  4.738095  2.884058  3.015152  2.861538  2.861538  2.809524  2.854839  2.127907  2.127907  2.315217  2.340659  2.534884  2.564706 
dram[1]:  4.861386  5.278350  4.738095  4.738095  3.015152  3.015152  3.000000  2.906250  2.838710  2.885246  2.228916  2.228916  2.315217  2.393258  2.449438  2.449438 
dram[2]:  4.980000  5.333333  4.853659  4.853659  3.015152  3.015152  2.764706  2.906250  2.885246  2.885246  2.283951  2.371795  2.393258  2.420455  2.395604  2.395604 
dram[3]:  5.134021  5.505376  4.574713  4.682353  3.061538  3.158730  3.000000  3.000000  2.750000  2.750000  2.228916  2.256098  2.448276  2.420455  2.477273  2.505747 
dram[4]:  5.123711  5.436170  4.682353  4.682353  3.209677  3.209677  2.952381  2.952381  2.602941  2.602941  2.126437  2.126437  2.366667  2.315217  2.517241  2.433333 
dram[5]:  5.436170  5.231579  4.593023  4.647059  3.061538  3.061538  2.818182  2.776119  2.492958  2.492958  2.216867  2.216867  2.366667  2.366667  2.433333  2.460674 
dram[6]:  5.378947  5.305263  4.300000  4.395349  3.061538  3.061538  2.671429  2.671429  2.424658  2.424658  2.243902  2.259259  2.393258  2.393258  2.449438  2.449438 
dram[7]:  5.142857  5.040000  4.395349  4.344828  3.061538  3.061538  2.493333  2.583333  2.458333  2.602941  2.259259  2.316456  2.448276  2.448276  2.305263  2.395604 
dram[8]:  5.214286  5.123711  4.395349  4.302326  3.125000  3.125000  2.746269  2.746269  2.528571  2.681818  2.231707  2.231707  2.426966  2.426966  2.422222  2.395604 
dram[9]:  5.090909  5.161616  4.344828  4.264368  3.174603  3.174603  2.705882  2.666667  2.681818  2.765625  2.231707  2.231707  2.482759  2.482759  2.395604  2.426966 
dram[10]:  5.040000  4.920792  4.447059  4.447059  3.030303  2.985075  2.830769  2.830769  2.854839  2.901639  2.243902  2.216867  2.454545  2.426966  2.426966  2.454545 
average row locality = 45542/14101 = 3.229700
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       209       208       194       194       160       160       147       147       144       144       146       146       174       174       183       183 
dram[1]:       208       208       194       194       160       160       147       147       144       144       147       147       174       174       183       183 
dram[2]:       208       208       194       194       160       160       148       147       144       144       147       147       174       174       183       183 
dram[3]:       208       208       194       194       160       160       147       147       144       144       147       147       174       174       183       183 
dram[4]:       208       208       194       194       160       160       147       147       144       144       147       147       174       174       184       184 
dram[5]:       208       208       192       192       160       160       147       147       144       144       147       147       174       174       184       184 
dram[6]:       208       208       192       191       160       160       147       147       144       144       147       147       174       174       184       184 
dram[7]:       208       208       191       191       160       160       147       147       144       144       147       147       174       174       184       183 
dram[8]:       208       208       191       191       160       160       146       146       144       144       147       147       176       176       183       183 
dram[9]:       208       208       191       191       160       160       146       146       144       144       147       147       176       176       183       182 
dram[10]:       208       208       191       191       160       160       146       146       144       144       147       147       176       176       182       182 
total reads: 29831
bank skew: 209/144 = 1.45
chip skew: 2716/2708 = 1.00
number of total write accesses:
dram[0]:       289       303       204       204        39        39        39        39        33        33        37        37        39        39        35        35 
dram[1]:       283       304       204       204        39        39        39        39        32        32        38        38        39        39        35        35 
dram[2]:       290       304       204       204        39        39        40        39        32        32        38        38        39        39        35        35 
dram[3]:       290       304       204       204        39        39        39        39        32        32        38        38        39        39        35        35 
dram[4]:       289       303       204       204        39        39        39        39        33        33        38        38        39        39        35        35 
dram[5]:       303       289       203       203        39        39        39        39        33        33        37        37        39        39        35        35 
dram[6]:       303       296       195       187        39        39        40        40        33        33        37        36        39        39        34        34 
dram[7]:       296       296       187       187        39        39        40        39        33        33        36        36        39        39        35        35 
dram[8]:       303       289       187       179        40        40        38        38        33        33        36        36        40        40        35        35 
dram[9]:       296       303       187       180        40        40        38        38        33        33        36        36        40        40        35        34 
dram[10]:       296       289       187       187        40        40        38        38        33        33        37        37        40        40        34        34 
total reads: 15711
bank skew: 304/32 = 9.50
chip skew: 1447/1402 = 1.03
average mf latency per bank:
dram[0]:     126160    119885    147749    146444    225940    225727    240813    240246    247189    248336    217975    221625    292481    291031    238655    233884
dram[1]:     124639    121154    142983    142838    228763    230092    241058    240698    250238    249446    223754    224442    290107    290847    226894    224734
dram[2]:     122894    115226    141183    143283    238630    237288    291141    243115    254612    251702    218455    216526    289923    286387    222488    225663
dram[3]:     126386    119852    143093    149246    239063    240144    241672    238254    254737    252389    214382    218989    284308    281335    228148    223383
dram[4]:     122072    122567    147674    143149    238265    241575    235005    234582    246758    247004    220006    216275    285100    286189    224037    224638
dram[5]:     122392    125677    162365    151075    241172    240623    232744    230372    243208    245920    223852    221621    281264    280115    235543    240192
dram[6]:     121496    120767    144980    145193    242175    241173    226515    225496    249251    247898    221733    222454    286131    284132    231941    229054
dram[7]:     123696    120676    147890    152698    228631    230058    230058    231891    238557    239781    224982    223109    283439    276860    220338    219580
dram[8]:     130882    134025    166195    156324    229600    229556    231276    233572    240112    241061    227028    225552    289155    291799    222872    224862
dram[9]:     123930    130919    157202    160825    231483    227081    236818    236612    242015    241270    224846    228596    289310    286097    221692    222823
dram[10]:     131066    129675    151065    150047    228199    229700    244417    244731    248746    245779    223642    223217    285375    287372    226558    227439
maximum mf latency per bank:
dram[0]:     273483    273470    270856    270873    276093    276105    286397    286414    296888    296890    302070    302079    273474    273496    273486    273485
dram[1]:     273481    273483    270853    270874    276088    276105    286396    286410    296890    296892    302084    302077    273477    273476    273476    273484
dram[2]:     273485    273482    270857    270847    276100    276091    286397    286414    296893    296900    302067    302099    273476    273485    273483    273485
dram[3]:     273473    273489    270867    270864    276080    276102    286476    286486    296885    296893    302071    302078    273485    273486    273473    273478
dram[4]:     273483    273482    270876    270875    276097    276099    286476    286480    296905    296903    302068    302074    273472    273484    273478    273479
dram[5]:     273483    273479    270864    270876    276107    276109    286470    286491    296890    296906    302065    302076    273473    273484    273476    273491
dram[6]:     273479    273479    270864    270876    276096    276091    286478    286500    296880    296888    302054    291709    273480    273477    273475    273490
dram[7]:     273489    273481    270860    270861    276100    276110    286486    286500    296888    296905    291711    291711    273483    273483    273483    273485
dram[8]:     273482    273480    270856    270863    276103    276102    286486    286485    296892    296905    291690    291695    273492    273472    273476    273483
dram[9]:     273486    273488    270852    270869    276103    276103    286486    286493    296890    296905    302068    302076    273491    273482    273480    273485
dram[10]:     273486    273481    270860    270872    276097    276105    286471    286417    296893    296880    302065    302093    273487    273486    273479    273484
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5795625 n_nop=5778895 n_act=1283 n_pre=1267 n_req=4157 n_rd=10852 n_write=3328 bw_util=0.004893
n_activity=56840 dram_eff=0.4989
bk0: 836a 5789556i bk1: 832a 5788732i bk2: 776a 5790650i bk3: 776a 5789614i bk4: 640a 5791987i bk5: 640a 5791451i bk6: 588a 5792064i bk7: 588a 5791280i bk8: 576a 5792304i bk9: 576a 5791631i bk10: 584a 5791608i bk11: 584a 5790878i bk12: 696a 5791342i bk13: 696a 5790487i bk14: 732a 5791505i bk15: 732a 5790690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.012921
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5795625 n_nop=5778909 n_act=1272 n_pre=1256 n_req=4153 n_rd=10856 n_write=3332 bw_util=0.004896
n_activity=57287 dram_eff=0.4953
bk0: 832a 5789699i bk1: 832a 5788735i bk2: 776a 5790665i bk3: 776a 5789523i bk4: 640a 5792151i bk5: 640a 5791366i bk6: 588a 5792193i bk7: 588a 5791417i bk8: 576a 5792380i bk9: 576a 5791651i bk10: 588a 5791570i bk11: 588a 5790827i bk12: 696a 5791344i bk13: 696a 5790631i bk14: 732a 5791395i bk15: 732a 5790639i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0119676
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5795625 n_nop=5778913 n_act=1264 n_pre=1248 n_req=4162 n_rd=10860 n_write=3340 bw_util=0.0049
n_activity=57403 dram_eff=0.4947
bk0: 832a 5789744i bk1: 832a 5788529i bk2: 776a 5790595i bk3: 776a 5789629i bk4: 640a 5792073i bk5: 640a 5791294i bk6: 592a 5791941i bk7: 588a 5791416i bk8: 576a 5792354i bk9: 576a 5791593i bk10: 588a 5791824i bk11: 588a 5791136i bk12: 696a 5791529i bk13: 696a 5790788i bk14: 732a 5791376i bk15: 732a 5790538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0116245
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5795625 n_nop=5778935 n_act=1257 n_pre=1241 n_req=4160 n_rd=10856 n_write=3336 bw_util=0.004897
n_activity=56642 dram_eff=0.5011
bk0: 832a 5789751i bk1: 832a 5788594i bk2: 776a 5790476i bk3: 776a 5789421i bk4: 640a 5792194i bk5: 640a 5791387i bk6: 588a 5792247i bk7: 588a 5791409i bk8: 576a 5792311i bk9: 576a 5791521i bk10: 588a 5791779i bk11: 588a 5791032i bk12: 696a 5791542i bk13: 696a 5790609i bk14: 732a 5791445i bk15: 732a 5790643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.0126932
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5795625 n_nop=5778881 n_act=1280 n_pre=1264 n_req=4162 n_rd=10864 n_write=3336 bw_util=0.0049
n_activity=57357 dram_eff=0.4951
bk0: 832a 5789768i bk1: 832a 5788655i bk2: 776a 5790626i bk3: 776a 5789435i bk4: 640a 5792291i bk5: 640a 5791457i bk6: 588a 5792147i bk7: 588a 5791361i bk8: 576a 5792180i bk9: 576a 5791471i bk10: 588a 5791636i bk11: 588a 5790967i bk12: 696a 5791370i bk13: 696a 5790422i bk14: 736a 5791527i bk15: 736a 5790578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.0123673
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5795625 n_nop=5778893 n_act=1290 n_pre=1274 n_req=4154 n_rd=10848 n_write=3320 bw_util=0.004889
n_activity=57842 dram_eff=0.4899
bk0: 832a 5789898i bk1: 832a 5788751i bk2: 768a 5790722i bk3: 768a 5789561i bk4: 640a 5792177i bk5: 640a 5791387i bk6: 588a 5792207i bk7: 588a 5791442i bk8: 576a 5792010i bk9: 576a 5791366i bk10: 588a 5791779i bk11: 588a 5791086i bk12: 696a 5791412i bk13: 696a 5790639i bk14: 736a 5791383i bk15: 736a 5790556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0110135
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5795625 n_nop=5778899 n_act=1301 n_pre=1285 n_req=4135 n_rd=10844 n_write=3296 bw_util=0.00488
n_activity=58501 dram_eff=0.4834
bk0: 832a 5789836i bk1: 832a 5788664i bk2: 768a 5790360i bk3: 764a 5789710i bk4: 640a 5792204i bk5: 640a 5791368i bk6: 588a 5792066i bk7: 588a 5791365i bk8: 576a 5792017i bk9: 576a 5791283i bk10: 588a 5791749i bk11: 588a 5791101i bk12: 696a 5791397i bk13: 696a 5790485i bk14: 736a 5791422i bk15: 736a 5790569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.012231
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5795625 n_nop=5778905 n_act=1308 n_pre=1292 n_req=4118 n_rd=10836 n_write=3284 bw_util=0.004873
n_activity=58303 dram_eff=0.4844
bk0: 832a 5789745i bk1: 832a 5788584i bk2: 764a 5790654i bk3: 764a 5789639i bk4: 640a 5792190i bk5: 640a 5791396i bk6: 588a 5791887i bk7: 588a 5791266i bk8: 576a 5792028i bk9: 576a 5791462i bk10: 588a 5791786i bk11: 588a 5791067i bk12: 696a 5791406i bk13: 696a 5790501i bk14: 736a 5791167i bk15: 732a 5790460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.011869
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5795625 n_nop=5778945 n_act=1288 n_pre=1272 n_req=4112 n_rd=10840 n_write=3280 bw_util=0.004873
n_activity=57132 dram_eff=0.4943
bk0: 832a 5789758i bk1: 832a 5788612i bk2: 764a 5790588i bk3: 764a 5789599i bk4: 640a 5792112i bk5: 640a 5791351i bk6: 584a 5792116i bk7: 584a 5791431i bk8: 576a 5792086i bk9: 576a 5791583i bk10: 588a 5791736i bk11: 588a 5790949i bk12: 704a 5791374i bk13: 704a 5790452i bk14: 732a 5791340i bk15: 732a 5790428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.0115114
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5795625 n_nop=5778955 n_act=1283 n_pre=1267 n_req=4118 n_rd=10836 n_write=3284 bw_util=0.004873
n_activity=57050 dram_eff=0.495
bk0: 832a 5789703i bk1: 832a 5788615i bk2: 764a 5790633i bk3: 764a 5789550i bk4: 640a 5792198i bk5: 640a 5791387i bk6: 584a 5792004i bk7: 584a 5791267i bk8: 576a 5792183i bk9: 576a 5791505i bk10: 588a 5791759i bk11: 588a 5790993i bk12: 704a 5791401i bk13: 704a 5790506i bk14: 732a 5791356i bk15: 728a 5790548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0113965
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5795625 n_nop=5778973 n_act=1276 n_pre=1260 n_req=4111 n_rd=10832 n_write=3284 bw_util=0.004871
n_activity=56924 dram_eff=0.496
bk0: 832a 5789710i bk1: 832a 5788552i bk2: 764a 5790757i bk3: 764a 5789553i bk4: 640a 5792131i bk5: 640a 5791288i bk6: 584a 5792097i bk7: 584a 5791320i bk8: 576a 5792322i bk9: 576a 5791712i bk10: 588a 5791795i bk11: 588a 5790942i bk12: 704a 5791369i bk13: 704a 5790424i bk14: 728a 5791430i bk15: 728a 5790678i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.0119796

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7450, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1931, Reservation_fails = 0
L2_cache_bank[1]: Access = 7419, Miss = 1356, Miss_rate = 0.183, Pending_hits = 1926, Reservation_fails = 0
L2_cache_bank[2]: Access = 7470, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1926, Reservation_fails = 0
L2_cache_bank[3]: Access = 7475, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1945, Reservation_fails = 0
L2_cache_bank[4]: Access = 25477, Miss = 1358, Miss_rate = 0.053, Pending_hits = 2039, Reservation_fails = 0
L2_cache_bank[5]: Access = 7475, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1941, Reservation_fails = 0
L2_cache_bank[6]: Access = 7475, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1925, Reservation_fails = 0
L2_cache_bank[7]: Access = 7473, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1938, Reservation_fails = 0
L2_cache_bank[8]: Access = 7498, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1960, Reservation_fails = 0
L2_cache_bank[9]: Access = 7498, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1975, Reservation_fails = 0
L2_cache_bank[10]: Access = 7493, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1975, Reservation_fails = 0
L2_cache_bank[11]: Access = 7493, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1930, Reservation_fails = 0
L2_cache_bank[12]: Access = 7485, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1935, Reservation_fails = 0
L2_cache_bank[13]: Access = 7472, Miss = 1355, Miss_rate = 0.181, Pending_hits = 1919, Reservation_fails = 0
L2_cache_bank[14]: Access = 7451, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1940, Reservation_fails = 0
L2_cache_bank[15]: Access = 7424, Miss = 1354, Miss_rate = 0.182, Pending_hits = 1897, Reservation_fails = 0
L2_cache_bank[16]: Access = 7432, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1922, Reservation_fails = 0
L2_cache_bank[17]: Access = 7405, Miss = 1355, Miss_rate = 0.183, Pending_hits = 1894, Reservation_fails = 0
L2_cache_bank[18]: Access = 7427, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1908, Reservation_fails = 0
L2_cache_bank[19]: Access = 7402, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1907, Reservation_fails = 0
L2_cache_bank[20]: Access = 7404, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1891, Reservation_fails = 0
L2_cache_bank[21]: Access = 7404, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1885, Reservation_fails = 0
L2_total_cache_accesses = 182002
L2_total_cache_misses = 29831
L2_total_cache_miss_rate = 0.1639
L2_total_cache_pending_hits = 42509
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34112
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 54194
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 145
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 125
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 118691
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63002
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 281
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=490326
icnt_total_pkts_simt_to_mem=339507
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 38.5492
	minimum = 6
	maximum = 5468
Network latency average = 24.7147
	minimum = 6
	maximum = 3033
Slowest packet = 109786
Flit latency average = 16.8577
	minimum = 6
	maximum = 3033
Slowest flit = 231000
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00150836
	minimum = 0.00117296 (at node 18)
	maximum = 0.00681048 (at node 32)
Accepted packet rate average = 0.00150836
	minimum = 0.00117296 (at node 18)
	maximum = 0.00681048 (at node 32)
Injected flit rate average = 0.00355158
	minimum = 0.00208514 (at node 18)
	maximum = 0.0304906 (at node 32)
Accepted flit rate average= 0.00355158
	minimum = 0.00279876 (at node 29)
	maximum = 0.00814467 (at node 32)
Injected packet length average = 2.35459
Accepted packet length average = 2.35459
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.6479 (2 samples)
	minimum = 6 (2 samples)
	maximum = 2804 (2 samples)
Network latency average = 19.3234 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1586.5 (2 samples)
Flit latency average = 15.8515 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1584.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00113603 (2 samples)
	minimum = 0.000909523 (2 samples)
	maximum = 0.00384526 (2 samples)
Accepted packet rate average = 0.00113603 (2 samples)
	minimum = 0.000909523 (2 samples)
	maximum = 0.00384526 (2 samples)
Injected flit rate average = 0.00257988 (2 samples)
	minimum = 0.00171114 (2 samples)
	maximum = 0.0161973 (2 samples)
Accepted flit rate average = 0.00257988 (2 samples)
	minimum = 0.00209131 (2 samples)
	maximum = 0.00497765 (2 samples)
Injected packet size average = 2.27096 (2 samples)
Accepted packet size average = 2.27096 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 0 min, 46 sec (10846 sec)
gpgpu_simulation_rate = 4281 (inst/sec)
gpgpu_simulation_rate = 330 (cycle/sec)
Training done
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 6692 Tlb_hit: 4104 Tlb_miss: 2588 Tlb_hit_rate: 0.613270
Shader1: Tlb_access: 6228 Tlb_hit: 3764 Tlb_miss: 2464 Tlb_hit_rate: 0.604367
Shader2: Tlb_access: 6424 Tlb_hit: 3874 Tlb_miss: 2550 Tlb_hit_rate: 0.603051
Shader3: Tlb_access: 6844 Tlb_hit: 4214 Tlb_miss: 2630 Tlb_hit_rate: 0.615722
Shader4: Tlb_access: 7124 Tlb_hit: 4451 Tlb_miss: 2673 Tlb_hit_rate: 0.624789
Shader5: Tlb_access: 6509 Tlb_hit: 3935 Tlb_miss: 2574 Tlb_hit_rate: 0.604548
Shader6: Tlb_access: 6863 Tlb_hit: 4139 Tlb_miss: 2724 Tlb_hit_rate: 0.603089
Shader7: Tlb_access: 6604 Tlb_hit: 4002 Tlb_miss: 2602 Tlb_hit_rate: 0.605996
Shader8: Tlb_access: 6807 Tlb_hit: 4137 Tlb_miss: 2670 Tlb_hit_rate: 0.607757
Shader9: Tlb_access: 6564 Tlb_hit: 3990 Tlb_miss: 2574 Tlb_hit_rate: 0.607861
Shader10: Tlb_access: 6563 Tlb_hit: 3982 Tlb_miss: 2581 Tlb_hit_rate: 0.606735
Shader11: Tlb_access: 6871 Tlb_hit: 4221 Tlb_miss: 2650 Tlb_hit_rate: 0.614321
Shader12: Tlb_access: 6650 Tlb_hit: 4076 Tlb_miss: 2574 Tlb_hit_rate: 0.612932
Shader13: Tlb_access: 6229 Tlb_hit: 3741 Tlb_miss: 2488 Tlb_hit_rate: 0.600578
Shader14: Tlb_access: 6077 Tlb_hit: 3704 Tlb_miss: 2373 Tlb_hit_rate: 0.609511
Shader15: Tlb_access: 6166 Tlb_hit: 3715 Tlb_miss: 2451 Tlb_hit_rate: 0.602498
Shader16: Tlb_access: 5924 Tlb_hit: 3564 Tlb_miss: 2360 Tlb_hit_rate: 0.601621
Shader17: Tlb_access: 6226 Tlb_hit: 3791 Tlb_miss: 2435 Tlb_hit_rate: 0.608898
Shader18: Tlb_access: 5946 Tlb_hit: 3508 Tlb_miss: 2438 Tlb_hit_rate: 0.589976
Shader19: Tlb_access: 6223 Tlb_hit: 3725 Tlb_miss: 2498 Tlb_hit_rate: 0.598586
Shader20: Tlb_access: 6185 Tlb_hit: 3686 Tlb_miss: 2499 Tlb_hit_rate: 0.595958
Shader21: Tlb_access: 6392 Tlb_hit: 3854 Tlb_miss: 2538 Tlb_hit_rate: 0.602941
Shader22: Tlb_access: 6699 Tlb_hit: 4058 Tlb_miss: 2641 Tlb_hit_rate: 0.605762
Shader23: Tlb_access: 6678 Tlb_hit: 4063 Tlb_miss: 2615 Tlb_hit_rate: 0.608416
Shader24: Tlb_access: 6173 Tlb_hit: 3688 Tlb_miss: 2485 Tlb_hit_rate: 0.597440
Shader25: Tlb_access: 6493 Tlb_hit: 3948 Tlb_miss: 2545 Tlb_hit_rate: 0.608039
Shader26: Tlb_access: 7093 Tlb_hit: 4401 Tlb_miss: 2692 Tlb_hit_rate: 0.620471
Shader27: Tlb_access: 6446 Tlb_hit: 3950 Tlb_miss: 2496 Tlb_hit_rate: 0.612783
Tlb_tot_access: 181693 Tlb_tot_hit: 110285, Tlb_tot_miss: 71408, Tlb_tot_hit_rate: 0.606985
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 181 Tlb_invalidate: 18 Tlb_evict: 0 Tlb_page_evict: 18
Shader1: Tlb_validate: 168 Tlb_invalidate: 17 Tlb_evict: 0 Tlb_page_evict: 17
Shader2: Tlb_validate: 175 Tlb_invalidate: 16 Tlb_evict: 0 Tlb_page_evict: 16
Shader3: Tlb_validate: 195 Tlb_invalidate: 18 Tlb_evict: 0 Tlb_page_evict: 18
Shader4: Tlb_validate: 188 Tlb_invalidate: 18 Tlb_evict: 0 Tlb_page_evict: 18
Shader5: Tlb_validate: 157 Tlb_invalidate: 18 Tlb_evict: 0 Tlb_page_evict: 18
Shader6: Tlb_validate: 204 Tlb_invalidate: 18 Tlb_evict: 0 Tlb_page_evict: 18
Shader7: Tlb_validate: 175 Tlb_invalidate: 18 Tlb_evict: 0 Tlb_page_evict: 18
Shader8: Tlb_validate: 176 Tlb_invalidate: 18 Tlb_evict: 0 Tlb_page_evict: 18
Shader9: Tlb_validate: 181 Tlb_invalidate: 17 Tlb_evict: 0 Tlb_page_evict: 17
Shader10: Tlb_validate: 184 Tlb_invalidate: 17 Tlb_evict: 0 Tlb_page_evict: 17
Shader11: Tlb_validate: 182 Tlb_invalidate: 18 Tlb_evict: 0 Tlb_page_evict: 18
Shader12: Tlb_validate: 178 Tlb_invalidate: 17 Tlb_evict: 0 Tlb_page_evict: 17
Shader13: Tlb_validate: 167 Tlb_invalidate: 17 Tlb_evict: 0 Tlb_page_evict: 17
Shader14: Tlb_validate: 168 Tlb_invalidate: 15 Tlb_evict: 0 Tlb_page_evict: 15
Shader15: Tlb_validate: 171 Tlb_invalidate: 18 Tlb_evict: 0 Tlb_page_evict: 18
Shader16: Tlb_validate: 161 Tlb_invalidate: 18 Tlb_evict: 0 Tlb_page_evict: 18
Shader17: Tlb_validate: 176 Tlb_invalidate: 17 Tlb_evict: 0 Tlb_page_evict: 17
Shader18: Tlb_validate: 172 Tlb_invalidate: 16 Tlb_evict: 0 Tlb_page_evict: 16
Shader19: Tlb_validate: 177 Tlb_invalidate: 18 Tlb_evict: 0 Tlb_page_evict: 18
Shader20: Tlb_validate: 171 Tlb_invalidate: 18 Tlb_evict: 0 Tlb_page_evict: 18
Shader21: Tlb_validate: 187 Tlb_invalidate: 18 Tlb_evict: 0 Tlb_page_evict: 18
Shader22: Tlb_validate: 189 Tlb_invalidate: 17 Tlb_evict: 0 Tlb_page_evict: 17
Shader23: Tlb_validate: 187 Tlb_invalidate: 17 Tlb_evict: 0 Tlb_page_evict: 17
Shader24: Tlb_validate: 168 Tlb_invalidate: 17 Tlb_evict: 0 Tlb_page_evict: 17
Shader25: Tlb_validate: 179 Tlb_invalidate: 18 Tlb_evict: 0 Tlb_page_evict: 18
Shader26: Tlb_validate: 186 Tlb_invalidate: 18 Tlb_evict: 0 Tlb_page_evict: 18
Shader27: Tlb_validate: 174 Tlb_invalidate: 17 Tlb_evict: 0 Tlb_page_evict: 17
Tlb_tot_valiate: 4977 Tlb_invalidate: 487, Tlb_tot_evict: 0, Tlb_tot_evict page: 487
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:2588 Page_hit: 413 Page_miss: 2175 Page_hit_rate: 0.159583
Shader1: Page_table_access:2464 Page_hit: 317 Page_miss: 2147 Page_hit_rate: 0.128653
Shader2: Page_table_access:2550 Page_hit: 392 Page_miss: 2158 Page_hit_rate: 0.153725
Shader3: Page_table_access:2630 Page_hit: 453 Page_miss: 2177 Page_hit_rate: 0.172243
Shader4: Page_table_access:2673 Page_hit: 487 Page_miss: 2186 Page_hit_rate: 0.182192
Shader5: Page_table_access:2574 Page_hit: 444 Page_miss: 2130 Page_hit_rate: 0.172494
Shader6: Page_table_access:2724 Page_hit: 476 Page_miss: 2248 Page_hit_rate: 0.174743
Shader7: Page_table_access:2602 Page_hit: 405 Page_miss: 2197 Page_hit_rate: 0.155649
Shader8: Page_table_access:2670 Page_hit: 440 Page_miss: 2230 Page_hit_rate: 0.164794
Shader9: Page_table_access:2574 Page_hit: 399 Page_miss: 2175 Page_hit_rate: 0.155012
Shader10: Page_table_access:2581 Page_hit: 374 Page_miss: 2207 Page_hit_rate: 0.144905
Shader11: Page_table_access:2650 Page_hit: 506 Page_miss: 2144 Page_hit_rate: 0.190943
Shader12: Page_table_access:2574 Page_hit: 384 Page_miss: 2190 Page_hit_rate: 0.149184
Shader13: Page_table_access:2488 Page_hit: 316 Page_miss: 2172 Page_hit_rate: 0.127010
Shader14: Page_table_access:2373 Page_hit: 344 Page_miss: 2029 Page_hit_rate: 0.144964
Shader15: Page_table_access:2451 Page_hit: 357 Page_miss: 2094 Page_hit_rate: 0.145655
Shader16: Page_table_access:2360 Page_hit: 288 Page_miss: 2072 Page_hit_rate: 0.122034
Shader17: Page_table_access:2435 Page_hit: 391 Page_miss: 2044 Page_hit_rate: 0.160575
Shader18: Page_table_access:2438 Page_hit: 269 Page_miss: 2169 Page_hit_rate: 0.110336
Shader19: Page_table_access:2498 Page_hit: 411 Page_miss: 2087 Page_hit_rate: 0.164532
Shader20: Page_table_access:2499 Page_hit: 324 Page_miss: 2175 Page_hit_rate: 0.129652
Shader21: Page_table_access:2538 Page_hit: 407 Page_miss: 2131 Page_hit_rate: 0.160362
Shader22: Page_table_access:2641 Page_hit: 487 Page_miss: 2154 Page_hit_rate: 0.184400
Shader23: Page_table_access:2615 Page_hit: 458 Page_miss: 2157 Page_hit_rate: 0.175143
Shader24: Page_table_access:2485 Page_hit: 318 Page_miss: 2167 Page_hit_rate: 0.127968
Shader25: Page_table_access:2545 Page_hit: 419 Page_miss: 2126 Page_hit_rate: 0.164637
Shader26: Page_table_access:2692 Page_hit: 544 Page_miss: 2148 Page_hit_rate: 0.202080
Shader27: Page_table_access:2496 Page_hit: 456 Page_miss: 2040 Page_hit_rate: 0.182692
Page_talbe_tot_access: 71408 Page_tot_hit: 11279, Page_tot_miss 60129, Page_tot_hit_rate: 0.157951 Page_tot_fault: 737 Page_tot_pending: 59392
Total_memory_access_page_fault: 737, Average_latency: 2034468.625000
========================================Page threshing statistics==============================
Page_validate: 1195 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.132829
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:  1656180 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(968.284912)
F:   223063----T:   225668 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225668----T:   228273 	 St: c0629000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   228273----T:   230878 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   230878----T:   233483 	 St: c0497000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   233483----T:   236088 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   236088----T:   238693 	 St: c00c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238693----T:   241298 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   241298----T:   243903 	 St: c0591000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   243903----T:   246508 	 St: c0074000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246508----T:   249113 	 St: c0525000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249113----T:   251718 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   251718----T:   254323 	 St: c022c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   254323----T:   256928 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   256928----T:   259533 	 St: c02a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   259533----T:   262138 	 St: c0077000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   262138----T:   264743 	 St: c023f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   264743----T:   267348 	 St: c0072000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   267348----T:   269953 	 St: c03b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   269953----T:   272558 	 St: c0073000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   272558----T:   275163 	 St: c032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275163----T:   277768 	 St: c0079000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   277768----T:   280373 	 St: c009d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   280373----T:   282978 	 St: c0071000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   282978----T:   285583 	 St: c060f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   285583----T:   288188 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   288188----T:   290793 	 St: c05f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   290793----T:   293398 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   293398----T:   296003 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   296003----T:   298608 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   298608----T:   301213 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   301213----T:   303818 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   303818----T:   306423 	 St: c02f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   306423----T:   309028 	 St: c007c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   309028----T:   311633 	 St: c0345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   311633----T:   314238 	 St: c007e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   314238----T:   316843 	 St: c013c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   316843----T:   319448 	 St: c007d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   319448----T:   322053 	 St: c0670000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   322053----T:   324658 	 St: c007f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   324658----T:   327263 	 St: c01ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   327263----T:   329868 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   329868----T:   332473 	 St: c0332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   332473----T:   335078 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   335078----T:   337683 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   337683----T:   340288 	 St: c0086000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   340288----T:   342893 	 St: c05cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   342893----T:   345498 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   345498----T:   348103 	 St: c03c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   348103----T:   350708 	 St: c0088000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   350708----T:   353313 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   353313----T:   355918 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   355918----T:   358523 	 St: c057e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   358523----T:   361128 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   361128----T:   363733 	 St: c068f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   363733----T:   366338 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   366338----T:   368943 	 St: c04ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   368943----T:   371548 	 St: c0082000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   371548----T:   374153 	 St: c06a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   374153----T:   376758 	 St: c008d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   376758----T:   379363 	 St: c0585000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   379363----T:   381968 	 St: c008e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   381968----T:   384573 	 St: c043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   384573----T:   387178 	 St: c008c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   387178----T:   389783 	 St: c0609000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   389783----T:   392388 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   392388----T:   394993 	 St: c051c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   394993----T:   397598 	 St: c008b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   397598----T:   400203 	 St: c0502000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   400203----T:   402808 	 St: c008f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   402808----T:   405413 	 St: c069a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   405413----T:   408018 	 St: c0089000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   408018----T:   410623 	 St: c0382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   410623----T:   413228 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   413228----T:   415833 	 St: c022e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   415833----T:   418438 	 St: c0091000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   418438----T:   421043 	 St: c027c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   421043----T:   423648 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   423648----T:   426253 	 St: c00c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   426253----T:   428858 	 St: c0098000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   428858----T:   431463 	 St: c05e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   431463----T:   434068 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   434068----T:   436673 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   436673----T:   439278 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   439278----T:   441883 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   441883----T:   444488 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   444488----T:   447093 	 St: c002f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   447093----T:   449698 	 St: c0095000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   449698----T:   452303 	 St: c06a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   452303----T:   454908 	 St: c0092000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   454908----T:   457513 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   457513----T:   460118 	 St: c0093000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   460118----T:   462723 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   462723----T:   465328 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   465328----T:   467933 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   467933----T:   470538 	 St: c009e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   470538----T:   473143 	 St: c0676000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   473143----T:   475748 	 St: c009a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   475748----T:   478353 	 St: c045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   478353----T:   480958 	 St: c009b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   480958----T:   483563 	 St: c0447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   483563----T:   486168 	 St: c009c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   486168----T:   488773 	 St: c0324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   488773----T:   491378 	 St: c009f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   491378----T:   493983 	 St: c028f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   493983----T:   496588 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   496588----T:   499193 	 St: c0131000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   499193----T:   501798 	 St: c00a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   501798----T:   504403 	 St: c03f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   504403----T:   507008 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   507008----T:   509613 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   509613----T:   512218 	 St: c00a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   512218----T:   514823 	 St: c04ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   514823----T:   517428 	 St: c00a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   517428----T:   520033 	 St: c046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   520033----T:   522638 	 St: c00a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   522638----T:   525243 	 St: c0121000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   525243----T:   527848 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   527848----T:   530453 	 St: c047c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   530453----T:   533058 	 St: c00a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   533058----T:   535663 	 St: c044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   535663----T:   538268 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   538268----T:   540873 	 St: c01a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   540873----T:   543478 	 St: c00ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   543478----T:   546083 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   546083----T:   548688 	 St: c06a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   548688----T:   551293 	 St: c0398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   551293----T:   553898 	 St: c06a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   553898----T:   556503 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   556503----T:   559108 	 St: c01fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   559108----T:   561713 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   561713----T:   564318 	 St: c0372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   564318----T:   566923 	 St: c00ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   566923----T:   569528 	 St: c0544000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   569528----T:   572133 	 St: c00ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   572133----T:   574738 	 St: c0429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   574738----T:   577343 	 St: c00af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   577343----T:   579948 	 St: c00ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   579948----T:   582553 	 St: c00b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   582553----T:   585158 	 St: c0606000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   585158----T:   587763 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   587763----T:   590368 	 St: c0509000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   590368----T:   592973 	 St: c00b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   592973----T:   595578 	 St: c0199000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   595578----T:   598183 	 St: c00b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   598183----T:   600788 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   600788----T:   603393 	 St: c0539000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   603393----T:   605998 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   605998----T:   608603 	 St: c033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   608603----T:   611208 	 St: c0007000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   611208----T:   613813 	 St: c0595000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   613813----T:   616418 	 St: c00b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   616418----T:   619023 	 St: c00b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   619023----T:   621628 	 St: c0113000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   621628----T:   624233 	 St: c00bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   624233----T:   626838 	 St: c004b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   626838----T:   629443 	 St: c00be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   629443----T:   632048 	 St: c00f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   632048----T:   634653 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   634653----T:   637258 	 St: c055b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   637258----T:   639863 	 St: c00b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   639863----T:   642468 	 St: c036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   642468----T:   645073 	 St: c00b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   645073----T:   647678 	 St: c00ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   647678----T:   650283 	 St: c018c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   650283----T:   652888 	 St: c00b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   652888----T:   655493 	 St: c025f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   655493----T:   658098 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   658098----T:   660703 	 St: c0696000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   660703----T:   663308 	 St: c00bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   663308----T:   665913 	 St: c065a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   665913----T:   668518 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   668518----T:   671123 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   671123----T:   673728 	 St: c00c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   673728----T:   676333 	 St: c02b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   676333----T:   678938 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   678938----T:   681543 	 St: c0416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   681543----T:   684148 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   684148----T:   686753 	 St: c061c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   686753----T:   689358 	 St: c00c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   689358----T:   691963 	 St: c045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   691963----T:   694568 	 St: c06a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   694568----T:   697173 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   697173----T:   699778 	 St: c00cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   699778----T:   702383 	 St: c04b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   702383----T:   704988 	 St: c00cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   704988----T:   707593 	 St: c0460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   707593----T:   710198 	 St: c00c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   710198----T:   712803 	 St: c030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   712803----T:   715408 	 St: c00c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   715408----T:   718013 	 St: c0327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   718013----T:   720618 	 St: c00c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   720618----T:   723223 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   723223----T:   725828 	 St: c00ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   725828----T:   728433 	 St: c00cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   728433----T:   731038 	 St: c05d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   731038----T:   733643 	 St: c00c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   733643----T:   736248 	 St: c022a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   736248----T:   738853 	 St: c00d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   738853----T:   741458 	 St: c00ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   741458----T:   744063 	 St: c00d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   744063----T:   746668 	 St: c048f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   746668----T:   749273 	 St: c00d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   749273----T:   751878 	 St: c05b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   751878----T:   754483 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   754483----T:   757088 	 St: c05ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   757088----T:   759693 	 St: c00d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   759693----T:   762298 	 St: c0364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   762298----T:   764903 	 St: c00d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   764903----T:   767508 	 St: c024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   767508----T:   770113 	 St: c00d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   770113----T:   772718 	 St: c06be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   772718----T:   775323 	 St: c06a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   775323----T:   777928 	 St: c056f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   777928----T:   780533 	 St: c00da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   780533----T:   783138 	 St: c0504000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   783138----T:   785743 	 St: c00db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   785743----T:   788348 	 St: c0059000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   788348----T:   790953 	 St: c00dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   790953----T:   793558 	 St: c03de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   793558----T:   796163 	 St: c00d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   796163----T:   798768 	 St: c0549000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   798768----T:   801373 	 St: c00d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   801373----T:   803978 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   803978----T:   806583 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   806583----T:   809188 	 St: c063e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   809188----T:   811793 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   811793----T:   814398 	 St: c051f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   814398----T:   817003 	 St: c00dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   817003----T:   819608 	 St: c033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   819608----T:   822213 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   822213----T:   824818 	 St: c014c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   824818----T:   827423 	 St: c00df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   827423----T:   830028 	 St: c0117000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   830028----T:   832633 	 St: c00e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   832633----T:   835238 	 St: c0256000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   835238----T:   837843 	 St: c00de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   837843----T:   840448 	 St: c0268000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   840448----T:   843053 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   843053----T:   845658 	 St: c00e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   845658----T:   848263 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   848263----T:   850868 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   850868----T:   853473 	 St: c005d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   853473----T:   856078 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   856078----T:   858683 	 St: c04d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   858683----T:   861288 	 St: c00e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   861288----T:   863893 	 St: c00e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   863893----T:   866498 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   866498----T:   869103 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   869103----T:   871708 	 St: c00e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   871708----T:   874313 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   874313----T:   876918 	 St: c00ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   876918----T:   879523 	 St: c045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   879523----T:   882128 	 St: c00eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   882128----T:   884733 	 St: c04e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   884733----T:   887338 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   887338----T:   889943 	 St: c0420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   889943----T:   892548 	 St: c00ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   892548----T:   895153 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   895153----T:   897758 	 St: c00ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   897758----T:   900363 	 St: c0472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   900363----T:   902968 	 St: c06a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   902968----T:   905573 	 St: c0316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   905573----T:   908178 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   908178----T:   910783 	 St: c05b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   910783----T:   913388 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   913388----T:   915993 	 St: c02d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   915993----T:   918598 	 St: c00f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   918598----T:   921203 	 St: c0065000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   921203----T:   923808 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   923808----T:   926413 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   926413----T:   929018 	 St: c0185000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   929018----T:   931623 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   931623----T:   934228 	 St: c006a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   934228----T:   936833 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   936833----T:   939438 	 St: c010c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   939438----T:   942043 	 St: c00f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   942043----T:   944648 	 St: c0564000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   944648----T:   947253 	 St: c06a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   947253----T:   949858 	 St: c05b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   949858----T:   952463 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   952463----T:   955068 	 St: c04b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   955068----T:   957673 	 St: c010d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   957673----T:   960278 	 St: c04e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   960278----T:   962883 	 St: c0109000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   962883----T:   965488 	 St: c05d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   965488----T:   968093 	 St: c010e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   968093----T:   970698 	 St: c010a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   970698----T:   973303 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   973303----T:   975908 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   975908----T:   978513 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   978513----T:   981118 	 St: c0387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   981118----T:   983723 	 St: c06a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   983723----T:   986328 	 St: c0396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   986328----T:   988933 	 St: c000a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   988933----T:   991538 	 St: c025e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   991538----T:   994143 	 St: c0112000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   994143----T:   996748 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   996748----T:   999353 	 St: c0114000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   999353----T:  1001958 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1001958----T:  1004563 	 St: c0232000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1004563----T:  1007168 	 St: c0116000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1007168----T:  1009773 	 St: c035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1009773----T:  1012378 	 St: c0118000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1012378----T:  1014983 	 St: c0437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1014983----T:  1017588 	 St: c0119000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1017588----T:  1020193 	 St: c04eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1020193----T:  1022798 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1022798----T:  1025403 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1025403----T:  1028008 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1028008----T:  1030613 	 St: c0391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1030613----T:  1033218 	 St: c0102000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1033218----T:  1035823 	 St: c030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1035823----T:  1038428 	 St: c00fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1038428----T:  1041033 	 St: c00fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1041033----T:  1043638 	 St: c039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1043638----T:  1046243 	 St: c0105000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1046243----T:  1048848 	 St: c0281000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1048848----T:  1051453 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1051453----T:  1054058 	 St: c0277000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1054058----T:  1056663 	 St: c00ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1056663----T:  1059268 	 St: c00fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1059268----T:  1061873 	 St: c0558000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1061873----T:  1064478 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1064478----T:  1067083 	 St: c02dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1067083----T:  1069688 	 St: c0103000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1069688----T:  1072293 	 St: c0501000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1072293----T:  1074898 	 St: c0107000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1074898----T:  1077503 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1077503----T:  1080108 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1080108----T:  1082713 	 St: c0506000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1082713----T:  1085318 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1085318----T:  1087923 	 St: c00fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1087923----T:  1090528 	 St: c0581000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1090528----T:  1093133 	 St: c0106000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1093133----T:  1095738 	 St: c03f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1095738----T:  1098343 	 St: c06a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1098343----T:  1100948 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1100948----T:  1103553 	 St: c0563000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1103553----T:  1106158 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1106158----T:  1108763 	 St: c04cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1108763----T:  1111368 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1111368----T:  1113973 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1113973----T:  1116578 	 St: c0125000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1116578----T:  1119183 	 St: c0191000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1119183----T:  1121788 	 St: c011c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1121788----T:  1124393 	 St: c06b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1124393----T:  1126998 	 St: c011f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1126998----T:  1129603 	 St: c0123000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1129603----T:  1132208 	 St: c0528000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1132208----T:  1134813 	 St: c011e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1134813----T:  1137418 	 St: c0413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1137418----T:  1140023 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1140023----T:  1142628 	 St: c0423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1142628----T:  1145233 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1145233----T:  1147838 	 St: c05db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1147838----T:  1150443 	 St: c011a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1150443----T:  1153048 	 St: c0646000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1153048----T:  1155653 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1155653----T:  1158258 	 St: c0124000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1158258----T:  1160863 	 St: c0513000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1160863----T:  1163468 	 St: c0122000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1163468----T:  1166073 	 St: c0471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1166073----T:  1168678 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1168678----T:  1171283 	 St: c0126000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1171283----T:  1173888 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1173888----T:  1176493 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1176493----T:  1179098 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1179098----T:  1181703 	 St: c012a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1181703----T:  1184308 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1184308----T:  1186913 	 St: c06aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1186913----T:  1189518 	 St: c000d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1189518----T:  1192123 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1192123----T:  1194728 	 St: c0132000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1194728----T:  1197333 	 St: c068d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1197333----T:  1199938 	 St: c013a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1199938----T:  1202543 	 St: c012b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1202543----T:  1205148 	 St: c012d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1205148----T:  1207753 	 St: c012c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1207753----T:  1210358 	 St: c03b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1210358----T:  1212963 	 St: c0134000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1212963----T:  1215568 	 St: c05ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1215568----T:  1218173 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1218173----T:  1220778 	 St: c0138000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1220778----T:  1223383 	 St: c0439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1223383----T:  1225988 	 St: c0135000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1225988----T:  1228593 	 St: c04b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1228593----T:  1231198 	 St: c0139000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1231198----T:  1233803 	 St: c019a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1233803----T:  1236408 	 St: c0136000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1236408----T:  1239013 	 St: c0137000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1239013----T:  1241618 	 St: c02bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1241618----T:  1244223 	 St: c013b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1244223----T:  1246828 	 St: c06ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1246828----T:  1249433 	 St: c0143000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1249433----T:  1252038 	 St: c02b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1252038----T:  1254643 	 St: c0144000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1254643----T:  1257248 	 St: c0146000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1257248----T:  1259853 	 St: c0496000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1259853----T:  1262458 	 St: c0149000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1262458----T:  1265063 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1265063----T:  1267668 	 St: c013f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1267668----T:  1270273 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1270273----T:  1272878 	 St: c0571000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1272878----T:  1275483 	 St: c013d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1275483----T:  1278088 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1278088----T:  1280693 	 St: c0141000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1280693----T:  1283298 	 St: c0142000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1283298----T:  1285903 	 St: c03c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1285903----T:  1288508 	 St: c014a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1288508----T:  1291113 	 St: c013e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1291113----T:  1293718 	 St: c0362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1293718----T:  1296323 	 St: c0145000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1296323----T:  1298928 	 St: c014b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1298928----T:  1301533 	 St: c0340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1301533----T:  1304138 	 St: c0148000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1304138----T:  1306743 	 St: c03c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1306743----T:  1309348 	 St: c0147000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1309348----T:  1311953 	 St: c02e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1311953----T:  1314558 	 St: c06ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1314558----T:  1317163 	 St: c0182000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1317163----T:  1319768 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1319768----T:  1322373 	 St: c0699000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1322373----T:  1324978 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1324978----T:  1327583 	 St: c0156000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1327583----T:  1330188 	 St: c001c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1330188----T:  1332793 	 St: c0158000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1332793----T:  1335398 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1335398----T:  1338003 	 St: c0284000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1338003----T:  1340608 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1340608----T:  1343213 	 St: c0594000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1343213----T:  1345818 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1345818----T:  1348423 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1348423----T:  1351028 	 St: c035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1351028----T:  1353633 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1353633----T:  1356238 	 St: c030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1356238----T:  1358843 	 St: c014d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1358843----T:  1361448 	 St: c05fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1361448----T:  1364053 	 St: c0159000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1364053----T:  1366658 	 St: c06b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1366658----T:  1369263 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1369263----T:  1371868 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1371868----T:  1374473 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1374473----T:  1377078 	 St: c0043000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1377078----T:  1379683 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1379683----T:  1382288 	 St: c0557000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1382288----T:  1384893 	 St: c015b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1384893----T:  1387498 	 St: c066e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1387498----T:  1390103 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1390103----T:  1392708 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1392708----T:  1395313 	 St: c04ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1395313----T:  1397918 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1397918----T:  1400523 	 St: c0337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1400523----T:  1403128 	 St: c0163000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1403128----T:  1405733 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1405733----T:  1408338 	 St: c039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1408338----T:  1410943 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1410943----T:  1413548 	 St: c0485000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1413548----T:  1416153 	 St: c016d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1416153----T:  1418758 	 St: c0348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1418758----T:  1421363 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1421363----T:  1423968 	 St: c0263000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1423968----T:  1426573 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1426573----T:  1429178 	 St: c0545000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1429178----T:  1431783 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1431783----T:  1434388 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1434388----T:  1436993 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1436993----T:  1439598 	 St: c0386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1439598----T:  1442203 	 St: c0161000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1442203----T:  1444808 	 St: c03ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1444808----T:  1447413 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1447413----T:  1450018 	 St: c02b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1450018----T:  1452623 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1452623----T:  1455228 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1455228----T:  1457833 	 St: c0167000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1457833----T:  1460438 	 St: c056a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1460438----T:  1463043 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1463043----T:  1465648 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1465648----T:  1468253 	 St: c016b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1468253----T:  1470858 	 St: c06ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1470858----T:  1473463 	 St: c02ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1473463----T:  1476068 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1476068----T:  1478673 	 St: c05b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1478673----T:  1481278 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1481278----T:  1483883 	 St: c0218000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1483883----T:  1486488 	 St: c0178000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1486488----T:  1489093 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1489093----T:  1491698 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1491698----T:  1494303 	 St: c017b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1494303----T:  1496908 	 St: c0312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1496908----T:  1499513 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1499513----T:  1502118 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1502118----T:  1504723 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1504723----T:  1507328 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1507328----T:  1509933 	 St: c0179000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1509933----T:  1512538 	 St: c018a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1512538----T:  1515143 	 St: c0173000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1515143----T:  1517748 	 St: c0347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1517748----T:  1520353 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1520353----T:  1522958 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1522958----T:  1525563 	 St: c0172000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1525563----T:  1528168 	 St: c044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1528168----T:  1530773 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1530773----T:  1533378 	 St: c0334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1533378----T:  1535983 	 St: c017e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1535983----T:  1538588 	 St: c017f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1538588----T:  1541193 	 St: c0533000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1541193----T:  1543798 	 St: c017d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1543798----T:  1546403 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1546403----T:  1549008 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1549008----T:  1551613 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1551613----T:  1554218 	 St: c01bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1554218----T:  1556823 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1556823----T:  1559428 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1559428----T:  1562033 	 St: c02bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1562033----T:  1564638 	 St: c018b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1564638----T:  1567243 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1567243----T:  1569848 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1569848----T:  1572453 	 St: c0403000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1572453----T:  1575058 	 St: c0186000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1575058----T:  1577663 	 St: c0642000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1577663----T:  1580268 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1580268----T:  1582873 	 St: c0052000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1582873----T:  1585478 	 St: c018d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1585478----T:  1588083 	 St: c06b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1588083----T:  1590688 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1590688----T:  1593293 	 St: c064b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1593293----T:  1595898 	 St: c018e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1595898----T:  1598503 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1598503----T:  1601108 	 St: c0562000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1601108----T:  1603713 	 St: c018f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1603713----T:  1606318 	 St: c0188000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1606318----T:  1608923 	 St: c032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1608923----T:  1611528 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1611528----T:  1614133 	 St: c0197000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1614133----T:  1616738 	 St: c0069000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1616738----T:  1619343 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1619343----T:  1621948 	 St: c0542000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1621948----T:  1624553 	 St: c0193000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1624553----T:  1627158 	 St: c049d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1627158----T:  1629763 	 St: c0195000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1629763----T:  1632368 	 St: c042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1632368----T:  1634973 	 St: c0194000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1634973----T:  1637578 	 St: c0355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1637578----T:  1640183 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1640183----T:  1642788 	 St: c05e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1642788----T:  1645393 	 St: c0198000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1645393----T:  1647998 	 St: c021e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1647998----T:  1650603 	 St: c06b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1650603----T:  1653208 	 St: c0361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1653208----T:  1655813 	 St: c06af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1655813----T:  1658418 	 St: c026e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1656180----T:  1658785 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1656180----T:  1664420 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1667025----T:  1669630 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1667025----T:  1669630 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1894385----T:  3581564 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1139.216064)
F:  1902937----T:  1905542 	 St: c0481000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1905542----T:  1908147 	 St: c0482000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1908147----T:  1910752 	 St: c04db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1910752----T:  1913357 	 St: c0489000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1913357----T:  1915962 	 St: c06bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1915962----T:  1918567 	 St: c0499000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1918567----T:  1921172 	 St: c049f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1921172----T:  1923777 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1923777----T:  1926382 	 St: c04a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1926382----T:  1928987 	 St: c002e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1928987----T:  1931592 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1931592----T:  1934197 	 St: c056d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1934197----T:  1936802 	 St: c04a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1936802----T:  1939407 	 St: c0044000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1939407----T:  1942012 	 St: c04af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1942012----T:  1944617 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1944617----T:  1947222 	 St: c048a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1947222----T:  1949827 	 St: c0498000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1949827----T:  1952432 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1952432----T:  1955037 	 St: c04b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1955037----T:  1957642 	 St: c0550000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1957642----T:  1960247 	 St: c0491000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1960247----T:  1962852 	 St: c0028000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1962852----T:  1965457 	 St: c04a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1965457----T:  1968062 	 St: c0443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1968062----T:  1970667 	 St: c04b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1970667----T:  1973272 	 St: c04b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1973272----T:  1975877 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1975877----T:  1978482 	 St: c0483000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1978482----T:  1981087 	 St: c058e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1981087----T:  1983692 	 St: c0492000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1983692----T:  1986297 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1986297----T:  1988902 	 St: c04a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1988902----T:  1991507 	 St: c029e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1991507----T:  1994112 	 St: c003e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1994112----T:  1996717 	 St: c048b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1996717----T:  1999322 	 St: c0624000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1999322----T:  2001927 	 St: c04a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2001927----T:  2004532 	 St: c03d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2004532----T:  2007137 	 St: c04b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2007137----T:  2009742 	 St: c0267000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2009742----T:  2012347 	 St: c0484000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2012347----T:  2014952 	 St: c0667000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2014952----T:  2017557 	 St: c049a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2017557----T:  2020162 	 St: c01af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2020162----T:  2022767 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2022767----T:  2025372 	 St: c0493000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2025372----T:  2027977 	 St: c02fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2027977----T:  2030582 	 St: c048c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2030582----T:  2033187 	 St: c0294000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2033187----T:  2035792 	 St: c04aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2035792----T:  2038397 	 St: c03b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2038397----T:  2041002 	 St: c04b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2041002----T:  2043607 	 St: c065d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2043607----T:  2046212 	 St: c049b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2046212----T:  2048817 	 St: c049c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2048817----T:  2051422 	 St: c041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2051422----T:  2054027 	 St: c04a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2054027----T:  2056632 	 St: c0638000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2056632----T:  2059237 	 St: c04ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2059237----T:  2061842 	 St: c04fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2061842----T:  2064447 	 St: c048d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2064447----T:  2067052 	 St: c04a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2067052----T:  2069657 	 St: c0245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2069657----T:  2072262 	 St: c0494000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2072262----T:  2074867 	 St: c052c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2074867----T:  2077472 	 St: c0495000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2077472----T:  2080077 	 St: c0486000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2080077----T:  2082682 	 St: c0449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2082682----T:  2085287 	 St: c04b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2085287----T:  2087892 	 St: c0216000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2087892----T:  2090497 	 St: c048e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2090497----T:  2093102 	 St: c0446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2093102----T:  2095707 	 St: c04a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2095707----T:  2098312 	 St: c049e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2098312----T:  2100917 	 St: c0266000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2100917----T:  2103522 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2103522----T:  2106127 	 St: c062e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2106127----T:  2108732 	 St: c04ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2108732----T:  2111337 	 St: c0487000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2111337----T:  2113942 	 St: c04c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2113942----T:  2116547 	 St: c0488000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2116547----T:  2119152 	 St: c064e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2119152----T:  2121757 	 St: c04b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2121757----T:  2124362 	 St: c04ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2124362----T:  2126967 	 St: c04ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2126967----T:  2129572 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2129572----T:  2132177 	 St: c04a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2132177----T:  2134782 	 St: c04bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2134782----T:  2137387 	 St: c0068000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2137387----T:  2139992 	 St: c02a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2139992----T:  2142597 	 St: c05a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2142597----T:  2145202 	 St: c0275000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2145202----T:  2147807 	 St: c04c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2147807----T:  2150412 	 St: c02a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2150412----T:  2153017 	 St: c0286000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2153017----T:  2155622 	 St: c028d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2155622----T:  2158227 	 St: c0656000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2158227----T:  2160832 	 St: c027f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2160832----T:  2163437 	 St: c04cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2163437----T:  2166042 	 St: c02a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2166042----T:  2168647 	 St: c0325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2168647----T:  2171252 	 St: c0287000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2171252----T:  2173857 	 St: c050a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2173857----T:  2176462 	 St: c0271000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2176462----T:  2179067 	 St: c0628000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2179067----T:  2181672 	 St: c0272000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2181672----T:  2184277 	 St: c0328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2184277----T:  2186882 	 St: c0279000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2186882----T:  2189487 	 St: c0264000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2189487----T:  2192092 	 St: c0289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2192092----T:  2194697 	 St: c05a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2194697----T:  2197302 	 St: c04bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2197302----T:  2199907 	 St: c0326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2199907----T:  2202512 	 St: c0297000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2202512----T:  2205117 	 St: c0518000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2205117----T:  2207722 	 St: c0290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2207722----T:  2210327 	 St: c029f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2210327----T:  2212932 	 St: c0352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2212932----T:  2215537 	 St: c027a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2215537----T:  2218142 	 St: c067a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2218142----T:  2220747 	 St: c0288000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2220747----T:  2223352 	 St: c02a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2223352----T:  2225957 	 St: c0569000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2225957----T:  2228562 	 St: c04bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2228562----T:  2231167 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2231167----T:  2233772 	 St: c0298000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2233772----T:  2236377 	 St: c02a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2236377----T:  2238982 	 St: c02cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2238982----T:  2241587 	 St: c02a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2241587----T:  2244192 	 St: c052e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2244192----T:  2246797 	 St: c0273000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2246797----T:  2249402 	 St: c0282000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2249402----T:  2252007 	 St: c0291000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2252007----T:  2254612 	 St: c067c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2254612----T:  2257217 	 St: c04be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2257217----T:  2259822 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2259822----T:  2262427 	 St: c027b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2262427----T:  2265032 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2265032----T:  2267637 	 St: c0299000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2267637----T:  2270242 	 St: c02a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2270242----T:  2272847 	 St: c053a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2272847----T:  2275452 	 St: c0274000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2275452----T:  2278057 	 St: c0404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2278057----T:  2280662 	 St: c028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2280662----T:  2283267 	 St: c006e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2283267----T:  2285872 	 St: c0292000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2285872----T:  2288477 	 St: c033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2288477----T:  2291082 	 St: c0283000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2291082----T:  2293687 	 St: c05d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2293687----T:  2296292 	 St: c029a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2296292----T:  2298897 	 St: c02a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2298897----T:  2301502 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2301502----T:  2304107 	 St: c028b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2304107----T:  2306712 	 St: c028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2306712----T:  2309317 	 St: c0293000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2309317----T:  2311922 	 St: c029b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2311922----T:  2314527 	 St: c0346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2314527----T:  2317132 	 St: c027d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2317132----T:  2319737 	 St: c040d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2319737----T:  2322342 	 St: c04bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2322342----T:  2324947 	 St: c053f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2324947----T:  2327552 	 St: c0285000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2327552----T:  2330157 	 St: c0226000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2330157----T:  2332762 	 St: c0276000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2332762----T:  2335367 	 St: c02a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2335367----T:  2337972 	 St: c027e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2337972----T:  2340577 	 St: c050c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2340577----T:  2343182 	 St: c0295000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2343182----T:  2345787 	 St: c03c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2345787----T:  2348392 	 St: c028e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2348392----T:  2350997 	 St: c0270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2350997----T:  2353602 	 St: c057c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2353602----T:  2356207 	 St: c029c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2356207----T:  2358812 	 St: c042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2358812----T:  2361417 	 St: c04c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2361417----T:  2364022 	 St: c0278000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2364022----T:  2366627 	 St: c029d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2366627----T:  2369232 	 St: c02aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2369232----T:  2371837 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2371837----T:  2374442 	 St: c0296000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2374442----T:  2377047 	 St: c05bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2377047----T:  2379652 	 St: c02ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2379652----T:  2382257 	 St: c04c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2382257----T:  2384862 	 St: c04c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2384862----T:  2387467 	 St: c02b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2387467----T:  2390072 	 St: c02f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2390072----T:  2392677 	 St: c04c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2392677----T:  2395282 	 St: c0248000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2395282----T:  2397887 	 St: c04c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2397887----T:  2400492 	 St: c0058000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2400492----T:  2403097 	 St: c04c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2403097----T:  2405702 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2405702----T:  2408307 	 St: c04c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2408307----T:  2410912 	 St: c02b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2410912----T:  2413517 	 St: c04c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2413517----T:  2416122 	 St: c0552000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2416122----T:  2418727 	 St: c02b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2418727----T:  2421332 	 St: c04ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2421332----T:  2423937 	 St: c02bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2423937----T:  2426542 	 St: c02ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2426542----T:  2429147 	 St: c06a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2429147----T:  2431752 	 St: c04cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2431752----T:  2434357 	 St: c02be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2434357----T:  2436962 	 St: c043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2436962----T:  2439567 	 St: c04cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2439567----T:  2442172 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2442172----T:  2444777 	 St: c0567000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2444777----T:  2447382 	 St: c04d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2447382----T:  2449987 	 St: c047d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2449987----T:  2452592 	 St: c04d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2452592----T:  2455197 	 St: c0054000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2455197----T:  2457802 	 St: c02ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2457802----T:  2460407 	 St: c04d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2460407----T:  2463012 	 St: c0315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2463012----T:  2465617 	 St: c04d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2465617----T:  2468222 	 St: c02c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2468222----T:  2470827 	 St: c04d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2470827----T:  2473432 	 St: c04e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2473432----T:  2476037 	 St: c04d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2476037----T:  2478642 	 St: c04d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2478642----T:  2481247 	 St: c03ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2481247----T:  2483852 	 St: c02ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2483852----T:  2486457 	 St: c04d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2486457----T:  2489062 	 St: c0252000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2489062----T:  2491667 	 St: c04da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2491667----T:  2494272 	 St: c040c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2494272----T:  2496877 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2496877----T:  2499482 	 St: c04f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2499482----T:  2502087 	 St: c04dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2502087----T:  2504692 	 St: c04dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2504692----T:  2507297 	 St: c0523000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2507297----T:  2509902 	 St: c04de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2509902----T:  2512507 	 St: c05b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2512507----T:  2515112 	 St: c04df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2515112----T:  2517717 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2517717----T:  2520322 	 St: c04e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2520322----T:  2522927 	 St: c02d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2522927----T:  2525532 	 St: c02d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2525532----T:  2528137 	 St: c04e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2528137----T:  2530742 	 St: c04e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2530742----T:  2533347 	 St: c0596000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2533347----T:  2535952 	 St: c04e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2535952----T:  2538557 	 St: c04e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2538557----T:  2541162 	 St: c02af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2541162----T:  2543767 	 St: c04e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2543767----T:  2546372 	 St: c04ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2546372----T:  2548977 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2548977----T:  2551582 	 St: c04ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2551582----T:  2554187 	 St: c042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2554187----T:  2556792 	 St: c02dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2556792----T:  2559397 	 St: c04ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2559397----T:  2562002 	 St: c04ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2562002----T:  2564607 	 St: c04f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2564607----T:  2567212 	 St: c04f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2567212----T:  2569817 	 St: c03ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2569817----T:  2572422 	 St: c04f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2572422----T:  2575027 	 St: c069f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2575027----T:  2577632 	 St: c02b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2577632----T:  2580237 	 St: c04f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2580237----T:  2582842 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2582842----T:  2585447 	 St: c04f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2585447----T:  2588052 	 St: c04f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2588052----T:  2590657 	 St: c04f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2590657----T:  2593262 	 St: c04f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2593262----T:  2595867 	 St: c02b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2595867----T:  2598472 	 St: c02b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2598472----T:  2601077 	 St: c04f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2601077----T:  2603682 	 St: c04fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2603682----T:  2606287 	 St: c02e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2606287----T:  2608892 	 St: c04fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2608892----T:  2611497 	 St: c04fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2611497----T:  2614102 	 St: c02b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2614102----T:  2616707 	 St: c04fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2616707----T:  2619312 	 St: c02ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2619312----T:  2621917 	 St: c04ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2621917----T:  2624522 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2624522----T:  2627127 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2627127----T:  2629732 	 St: c02bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2629732----T:  2632337 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2632337----T:  2634942 	 St: c02f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2634942----T:  2637547 	 St: c021a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2637547----T:  2640152 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2640152----T:  2642757 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2642757----T:  2645362 	 St: c0599000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2645362----T:  2647967 	 St: c02c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2647967----T:  2650572 	 St: c0317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2650572----T:  2653177 	 St: c02c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2653177----T:  2655782 	 St: c0577000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2655782----T:  2658387 	 St: c0503000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2658387----T:  2660992 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2660992----T:  2663597 	 St: c0242000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2663597----T:  2666202 	 St: c02c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2666202----T:  2668807 	 St: c01a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2668807----T:  2671412 	 St: c0505000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2671412----T:  2674017 	 St: c05c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2674017----T:  2676622 	 St: c02c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2676622----T:  2679227 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2679227----T:  2681832 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2681832----T:  2684437 	 St: c0568000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2684437----T:  2687042 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2687042----T:  2689647 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2689647----T:  2692252 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2692252----T:  2694857 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2694857----T:  2697462 	 St: c0507000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2697462----T:  2700067 	 St: c02e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2700067----T:  2702672 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2702672----T:  2705277 	 St: c0508000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2705277----T:  2707882 	 St: c02ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2707882----T:  2710487 	 St: c05a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2710487----T:  2713092 	 St: c02f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2713092----T:  2715697 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2715697----T:  2718302 	 St: c02d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2718302----T:  2720907 	 St: c050b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2720907----T:  2723512 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2723512----T:  2726117 	 St: c02d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2726117----T:  2728722 	 St: c050d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2728722----T:  2731327 	 St: c02d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2731327----T:  2733932 	 St: c050e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2733932----T:  2736537 	 St: c02d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2736537----T:  2739142 	 St: c0601000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2739142----T:  2741747 	 St: c050f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2741747----T:  2744352 	 St: c02d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2744352----T:  2746957 	 St: c02da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2746957----T:  2749562 	 St: c0510000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2749562----T:  2752167 	 St: c0511000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2752167----T:  2754772 	 St: c03fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2754772----T:  2757377 	 St: c0512000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2757377----T:  2759982 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2759982----T:  2762587 	 St: c02df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2762587----T:  2765192 	 St: c0055000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2765192----T:  2767797 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2767797----T:  2770402 	 St: c0478000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2770402----T:  2773007 	 St: c0303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2773007----T:  2775612 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2775612----T:  2778217 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2778217----T:  2780822 	 St: c0457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2780822----T:  2783427 	 St: c0514000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2783427----T:  2786032 	 St: c061a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2786032----T:  2788637 	 St: c0515000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2788637----T:  2791242 	 St: c0265000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2791242----T:  2793847 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2793847----T:  2796452 	 St: c02e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2796452----T:  2799057 	 St: c02e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2799057----T:  2801662 	 St: c0534000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2801662----T:  2804267 	 St: c0516000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2804267----T:  2806872 	 St: c0637000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2806872----T:  2809477 	 St: c0517000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2809477----T:  2812082 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2812082----T:  2814687 	 St: c02ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2814687----T:  2817292 	 St: c0519000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2817292----T:  2819897 	 St: c0451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2819897----T:  2822502 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2822502----T:  2825107 	 St: c02ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2825107----T:  2827712 	 St: c051a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2827712----T:  2830317 	 St: c0653000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2830317----T:  2832922 	 St: c02ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2832922----T:  2835527 	 St: c051b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2835527----T:  2838132 	 St: c030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2838132----T:  2840737 	 St: c0639000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2840737----T:  2843342 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2843342----T:  2845947 	 St: c051d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2845947----T:  2848552 	 St: c024a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2848552----T:  2851157 	 St: c051e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2851157----T:  2853762 	 St: c0057000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2853762----T:  2856367 	 St: c0520000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2856367----T:  2858972 	 St: c0521000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2858972----T:  2861577 	 St: c031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2861577----T:  2864182 	 St: c0522000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2864182----T:  2866787 	 St: c023b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2866787----T:  2869392 	 St: c0524000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2869392----T:  2871997 	 St: c0313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2871997----T:  2874602 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2874602----T:  2877207 	 St: c0526000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2877207----T:  2879812 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2879812----T:  2882417 	 St: c0527000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2882417----T:  2885022 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2885022----T:  2887627 	 St: c0318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2887627----T:  2890232 	 St: c0529000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2890232----T:  2892837 	 St: c052a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2892837----T:  2895442 	 St: c052b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2895442----T:  2898047 	 St: c037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2898047----T:  2900652 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2900652----T:  2903257 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2903257----T:  2905862 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2905862----T:  2908467 	 St: c052d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2908467----T:  2911072 	 St: c033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2911072----T:  2913677 	 St: c031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2913677----T:  2916282 	 St: c019e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2916282----T:  2918887 	 St: c02f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2918887----T:  2921492 	 St: c052f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2921492----T:  2924097 	 St: c0530000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2924097----T:  2926702 	 St: c0531000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2926702----T:  2929307 	 St: c0388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2929307----T:  2931912 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2931912----T:  2934517 	 St: c045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2934517----T:  2937122 	 St: c0532000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2937122----T:  2939727 	 St: c02fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2939727----T:  2942332 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2942332----T:  2944937 	 St: c05b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2944937----T:  2947542 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2947542----T:  2950147 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2950147----T:  2952752 	 St: c0535000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2952752----T:  2955357 	 St: c0536000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2955357----T:  2957962 	 St: c063c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2957962----T:  2960567 	 St: c0537000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2960567----T:  2963172 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2963172----T:  2965777 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2965777----T:  2968382 	 St: c0418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2968382----T:  2970987 	 St: c0538000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2970987----T:  2973592 	 St: c0329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2973592----T:  2976197 	 St: c053b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2976197----T:  2978802 	 St: c053c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2978802----T:  2981407 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2981407----T:  2984012 	 St: c053d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2984012----T:  2986617 	 St: c03f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2986617----T:  2989222 	 St: c0304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2989222----T:  2991827 	 St: c0305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2991827----T:  2994432 	 St: c05e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2994432----T:  2997037 	 St: c053e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2997037----T:  2999642 	 St: c0540000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2999642----T:  3002247 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3002247----T:  3004852 	 St: c032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3004852----T:  3007457 	 St: c06ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3007457----T:  3010062 	 St: c0541000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3010062----T:  3012667 	 St: c032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3012667----T:  3015272 	 St: c0306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3015272----T:  3017877 	 St: c0307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3017877----T:  3020482 	 St: c0309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3020482----T:  3023087 	 St: c0543000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3023087----T:  3025692 	 St: c0381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3025692----T:  3028297 	 St: c0335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3028297----T:  3030902 	 St: c0673000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3030902----T:  3033507 	 St: c0546000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3033507----T:  3036112 	 St: c019f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3036112----T:  3038717 	 St: c0547000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3038717----T:  3041322 	 St: c038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3041322----T:  3043927 	 St: c0548000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3043927----T:  3046532 	 St: c030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3046532----T:  3049137 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3049137----T:  3051742 	 St: c054a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3051742----T:  3054347 	 St: c0339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3054347----T:  3056952 	 St: c01b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3056952----T:  3059557 	 St: c054b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3059557----T:  3062162 	 St: c030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3062162----T:  3064767 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3064767----T:  3067372 	 St: c0311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3067372----T:  3069977 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3069977----T:  3072582 	 St: c054c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3072582----T:  3075187 	 St: c020c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3075187----T:  3077792 	 St: c0314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3077792----T:  3080397 	 St: c0597000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3080397----T:  3083002 	 St: c054d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3083002----T:  3085607 	 St: c0678000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3085607----T:  3088212 	 St: c054e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3088212----T:  3090817 	 St: c054f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3090817----T:  3093422 	 St: c0551000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3093422----T:  3096027 	 St: c0342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3096027----T:  3098632 	 St: c004d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3098632----T:  3101237 	 St: c0553000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3101237----T:  3103842 	 St: c0319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3103842----T:  3106447 	 St: c0424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3106447----T:  3109052 	 St: c031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3109052----T:  3111657 	 St: c0604000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3111657----T:  3114262 	 St: c031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3114262----T:  3116867 	 St: c0554000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3116867----T:  3119472 	 St: c0555000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3119472----T:  3122077 	 St: c0689000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3122077----T:  3124682 	 St: c031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3124682----T:  3127287 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3127287----T:  3129892 	 St: c0556000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3129892----T:  3132497 	 St: c0559000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3132497----T:  3135102 	 St: c055a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3135102----T:  3137707 	 St: c0321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3137707----T:  3140312 	 St: c034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3140312----T:  3142917 	 St: c0322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3142917----T:  3145522 	 St: c055c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3145522----T:  3148127 	 St: c055d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3148127----T:  3150732 	 St: c055e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3150732----T:  3153337 	 St: c0635000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3153337----T:  3155942 	 St: c055f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3155942----T:  3158547 	 St: c0560000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3158547----T:  3161152 	 St: c01a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3161152----T:  3163757 	 St: c0561000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3163757----T:  3166362 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3166362----T:  3168967 	 St: c0354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3168967----T:  3171572 	 St: c0565000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3171572----T:  3174177 	 St: c0603000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3174177----T:  3176782 	 St: c0566000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3176782----T:  3179387 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3179387----T:  3181992 	 St: c0357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3181992----T:  3184597 	 St: c0358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3184597----T:  3187202 	 St: c032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3187202----T:  3189807 	 St: c0359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3189807----T:  3192412 	 St: c035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3192412----T:  3195017 	 St: c056b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3195017----T:  3197622 	 St: c005b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3197622----T:  3200227 	 St: c032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3200227----T:  3202832 	 St: c056c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3202832----T:  3205437 	 St: c035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3205437----T:  3208042 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3208042----T:  3210647 	 St: c056e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3210647----T:  3213252 	 St: c0570000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3213252----T:  3215857 	 St: c0572000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3215857----T:  3218462 	 St: c0573000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3218462----T:  3221067 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3221067----T:  3223672 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3223672----T:  3226277 	 St: c0574000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3226277----T:  3228882 	 St: c0336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3228882----T:  3231487 	 St: c0575000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3231487----T:  3234092 	 St: c0338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3234092----T:  3236697 	 St: c0405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3236697----T:  3239302 	 St: c0576000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3239302----T:  3241907 	 St: c0367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3241907----T:  3244512 	 St: c024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3244512----T:  3247117 	 St: c0578000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3247117----T:  3249722 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3249722----T:  3252327 	 St: c033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3252327----T:  3254932 	 St: c060a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3254932----T:  3257537 	 St: c0579000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3257537----T:  3260142 	 St: c057a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3260142----T:  3262747 	 St: c057b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3262747----T:  3265352 	 St: c036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3265352----T:  3267957 	 St: c05e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3267957----T:  3270562 	 St: c057d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3270562----T:  3273167 	 St: c057f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3273167----T:  3275772 	 St: c023d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3275772----T:  3278377 	 St: c036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3278377----T:  3280982 	 St: c033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3280982----T:  3283587 	 St: c0356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3283587----T:  3286192 	 St: c0341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3286192----T:  3288797 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3288797----T:  3291402 	 St: c0343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3291402----T:  3294007 	 St: c05c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3294007----T:  3296612 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3296612----T:  3299217 	 St: c01aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3299217----T:  3301822 	 St: c0582000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3301822----T:  3304427 	 St: c03d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3304427----T:  3307032 	 St: c0583000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3307032----T:  3309637 	 St: c0344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3309637----T:  3312242 	 St: c0584000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3312242----T:  3314847 	 St: c0682000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3314847----T:  3317452 	 St: c0375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3317452----T:  3320057 	 St: c05e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3320057----T:  3322662 	 St: c0586000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3322662----T:  3325267 	 St: c0349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3325267----T:  3327872 	 St: c06b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3327872----T:  3330477 	 St: c034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3330477----T:  3333082 	 St: c0587000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3333082----T:  3335687 	 St: c05bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3335687----T:  3338292 	 St: c0588000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3338292----T:  3340897 	 St: c036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3340897----T:  3343502 	 St: c0589000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3343502----T:  3346107 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3346107----T:  3348712 	 St: c034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3348712----T:  3351317 	 St: c06ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3351317----T:  3353922 	 St: c058a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3353922----T:  3356527 	 St: c034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3356527----T:  3359132 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3359132----T:  3361737 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3361737----T:  3364342 	 St: c058b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3364342----T:  3366947 	 St: c0041000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3366947----T:  3369552 	 St: c058c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3369552----T:  3372157 	 St: c058d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3372157----T:  3374762 	 St: c03af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3374762----T:  3377367 	 St: c037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3377367----T:  3379972 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3379972----T:  3382577 	 St: c058f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3382577----T:  3385182 	 St: c0590000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3385182----T:  3387787 	 St: c0592000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3387787----T:  3390392 	 St: c0593000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3390392----T:  3392997 	 St: c0687000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3392997----T:  3395602 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3395602----T:  3398207 	 St: c0384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3398207----T:  3400812 	 St: c0385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3400812----T:  3403417 	 St: c035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3403417----T:  3406022 	 St: c0598000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3406022----T:  3408627 	 St: c0648000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3408627----T:  3411232 	 St: c0389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3411232----T:  3413837 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3413837----T:  3416442 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3416442----T:  3419047 	 St: c03fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3419047----T:  3421652 	 St: c059a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3421652----T:  3424257 	 St: c0363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3424257----T:  3426862 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3426862----T:  3429467 	 St: c059c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3429467----T:  3432072 	 St: c059d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3432072----T:  3434677 	 St: c059e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3434677----T:  3437282 	 St: c059f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3437282----T:  3439887 	 St: c0692000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3439887----T:  3442492 	 St: c0390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3442492----T:  3445097 	 St: c05a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3445097----T:  3447702 	 St: c0636000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3447702----T:  3450307 	 St: c0368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3450307----T:  3452912 	 St: c0392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3452912----T:  3455517 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3455517----T:  3458122 	 St: c0369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3458122----T:  3460727 	 St: c036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3460727----T:  3463332 	 St: c05a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3463332----T:  3465937 	 St: c0672000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3465937----T:  3468542 	 St: c036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3468542----T:  3471147 	 St: c05a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3471147----T:  3473752 	 St: c05a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3473752----T:  3476357 	 St: c06b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3476357----T:  3478962 	 St: c05a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3478962----T:  3481567 	 St: c05a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3481567----T:  3484172 	 St: c0469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3484172----T:  3486777 	 St: c05a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3486777----T:  3489382 	 St: c03b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3489382----T:  3491987 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3491987----T:  3494592 	 St: c05f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3494592----T:  3497197 	 St: c05aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3497197----T:  3499802 	 St: c0407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3499802----T:  3502407 	 St: c0373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3502407----T:  3505012 	 St: c069e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3505012----T:  3507617 	 St: c0374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3507617----T:  3510222 	 St: c0376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3510222----T:  3512827 	 St: c0377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3512827----T:  3515432 	 St: c0378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3515432----T:  3518037 	 St: c03dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3518037----T:  3520642 	 St: c0379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3520642----T:  3523247 	 St: c037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3523247----T:  3525852 	 St: c037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3525852----T:  3528457 	 St: c037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3528457----T:  3531062 	 St: c022f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3531062----T:  3533667 	 St: c037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3533667----T:  3536272 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3536272----T:  3538877 	 St: c0383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3538877----T:  3541482 	 St: c066b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3541482----T:  3544087 	 St: c038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3544087----T:  3546692 	 St: c038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3546692----T:  3549297 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3549297----T:  3551902 	 St: c038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3551902----T:  3554507 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3554507----T:  3557112 	 St: c038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3557112----T:  3559717 	 St: c0249000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3559717----T:  3562322 	 St: c038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3562322----T:  3564927 	 St: c0393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3564927----T:  3567532 	 St: c0394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3567532----T:  3570137 	 St: c0395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3570137----T:  3572742 	 St: c03d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3572742----T:  3575347 	 St: c0397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3575347----T:  3577952 	 St: c0448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3577952----T:  3580557 	 St: c0399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3580557----T:  3583162 	 St: c039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 3121209(cycle), 2107.500977(us)
Tot_kernel_exec_time_and_fault_time: 52238574(cycle), 35272.503906(us)
Tot_memcpy_h2d_time: 3115580(cycle), 2103.700195(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 3115580(cycle), 2103.700195(us)
Tot_devicesync_time: 16055(cycle), 10.840649(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 16055(cycle), 10.840649(us)
GPGPU-Sim: *** exit detected ***
