                                               48-Lane 12-Port PCIe® Gen2                                               89HPES48H12G2
                                               System Interconnect Switch                                                         Data Sheet
                                         ®
Device Overview                                                                          • De-emphasis
   The 89HPES48H12G2 is a member of the IDT PRECISE™ family of                           • Receive equalization
PCI Express® switching solutions. The PES48H12G2 is a 48-lane, 12-                       • Drive strength
port system interconnect switch optimized for PCI Express Gen2 packet                 Switch Partitioning
switching in high-performance applications, supporting multiple simulta-             – IDT proprietary feature that creates logically independent
neous peer-to-peer traffic flows. Target applications include servers,                    switches in the device
storage, communications, embedded systems, and multi-host or intelli-
                                                                                     – Supports up to 12 fully independent switch partitions
gent I/O based systems with inter-domain communication.
                                                                                     – Configurable downstream port device numbering
Features                                                                             – Supports dynamic reconfiguration of switch partitions
     
        High Performance Non-Blocking Switch Architecture                                • Dynamic port reconfiguration — downstream, upstream
       – 48-lane 12-port PCIe switch                                                     • Dynamic migration of ports between partitions
          • Six x8 ports switch ports each of which can bifurcate to two                 • Movable upstream port within and between switch partitions
             x4 ports (total of twelve x4 ports)                                   
                                                                                       Initialization / Configuration
       – Integrated SerDes supports 5.0 GT/s Gen2 and 2.5 GT/s                       – Supports Root (BIOS, OS, or driver), Serial EEPROM, or
           Gen1 operation                                                                 SMBus switch initialization
       – Delivers up to 48 GBps (384 Gbps) of switching capacity                     – Common switch configurations are supported with pin strap-
       – Supports 128 Bytes to 2 KB maximum payload size                                  ping (no external components)
       – Low latency cut-through architecture                                        – Supports in-system Serial EEPROM initialization/program-
       – Supports one virtual channel and eight traffic classes                           ming
                                                                                   Quality of Service (QoS)
        Standards and Compatibility
       – PCI Express Base Specification 2.0 compliant                                – Port arbitration
       – Implements the following optional PCI Express features                          • Round robin
          • Advanced Error Reporting (AER) on all ports                              – Request metering
          • End-to-End CRC (ECRC)                                                        • IDT proprietary feature that balances bandwidth among
          • Access Control Services (ACS)                                                    switch ports for maximum system throughput
          • Power Budgeting Enhanced Capability                                      – High performance switch core architecture
          • Device Serial Number Enhanced Capability                                     • Combined Input Output Queued (CIOQ) switch architecture
                                                                                             with large buffers
          • Sub-System ID and Sub-System Vendor ID Capability                       Multicast
          • Internal Error Reporting ECN
                                                                                     – Compliant to the PCI-SIG multicast ECN
          • Multicast ECN
                                                                                     – Supports arbitrary multicasting of Posted transactions
          • VGA and ISA enable                                                       – Supports 64 multicast groups
          • L0s and L1 ASPM                                                          – Multicast overlay mechanism support
          • ARI ECN                                                                  – ECRC regeneration support
                                                                                   Clocking
        Port Configurability
       – x4 and x8 ports                                                             – Supports 100 MHz and 125 MHz reference clock frequencies
          • Ability to merge adjacent x4 ports to create a x8 port                   – Flexible clocking modes
       – Automatic per port link width negotiation                                       • Common clock
           (x8 → x4 → x2 → x1)                                                           • Non-common clock
       – Crosslink support                                                               • Local port clock with SSC and port reference clock input
                                                                                   
       – Automatic lane reversal                                                       Hot-Plug and Hot Swap
       – Autonomous and software managed link width and speed                        – Hot-plug controller on all ports
           control                                                                       • Hot-plug supported on all downstream switch ports
       – Per lane SerDes configuration
                                    IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.
                                                                        1 of 44                                               November 28, 2011


IDT 89HPES48H12G2 Data Sheet
   – All ports support hot-plug using low-cost external I2C I/O           Product Description
       expanders
                                                                              Utilizing standard PCI Express Gen2 interconnect, the
   – Configurable presence detect supports card and cable appli-          PES48H12G2 provides the most efficient system interconnect switching
       cations                                                            solution for applications requiring high throughput, low latency, and
   – GPE output pin for hot-plug event notification                       simple board layout with a minimum number of board layers. It provides
      • Enables SCI/SMI generation for legacy operating system            48 GBps (384 Gbps) of aggregated, full-duplex switching capacity
         support                                                          through 48 integrated serial lanes, using proven and robust IDT tech-
   – Hot swap capable I/O                                                 nology. Each lane is capable of 5 GT/s of bandwidth in both directions
                                                                         and is fully compliant with PCI Express Base specification 2.0.
    Power Management
   – Supports D0, D3hot and D3 power management states                        The PES48H12G2 is based on a flexible and efficient layered archi-
   – Active State Power Management (ASPM)                                 tecture. The PCI Express layer consists of SerDes, Physical, Data Link
      • Supports L0, L0s, L1, L2/L3 Ready and L3 link states              and Transaction layers in compliance with PCI Express Base specifica-
      • Configurable L0s and L1 entry timers allow performance/           tion Revision 2.0. The PES48H12G2 can operate either as a store and
         power-savings tuning                                             forward or cut-through switch. It supports eight Traffic Classes (TCs)
   – Supports PCI Express Power Budgeting Capability                      and one Virtual Channel (VC) with sophisticated resource management
                                                                          to enable efficient switching and I/O connectivity for servers, storage,
   – SerDes power savings
                                                                          and embedded processors with limited connectivity.
      • Supports low swing / half-swing SerDes operation
      • SerDes optionally turned-off in D3hot                                 The PES48H12G2 is a partitionable PCIe switch. This means that in
      • SerDes associated with unused ports are turned-off                addition to operating as a standard PCI express switch, the
                                                                          PES48H12G2 ports may be partitioned into groups that logically
      • SerDes associated with unused lanes are placed in a low
         power state                                                      operate as completely independent PCIe switches. Figure 2 illustrates a
                                                                         three partition PES48H12G2 configuration.
    9 General Purpose I/O
  
    Reliability, Availability and Serviceability (RAS)
   –   ECRC support
   –   AER on all ports
   –   SECDED ECC protection on all internal RAMs
   –   End-to-end data path parity protection
   –   Checksum Serial EEPROM content protected
   –   Autonomous link reliability (preserves system operation in the
       presence of faulty links)
   – Ability to generate an interrupt (INTx or MSI) on link up/down
       transitions
  
    Test and Debug
   – On-chip link activity and status outputs available for Port 0
       (upstream port)
   – Per port link activity and status outputs available using
       external I2C I/O expander for all other ports
   – SerDes test modes
   – Supports IEEE 1149.6 AC JTAG and IEEE 1149.1 JTAG
  
    Power Supplies
   – Requires only two power supply voltages (1.0 V and 2.5 V)
       Note that a 3.3V is preferred for VDDI/O
   – No power sequencing requirements
  
    Packaged in a 27mm x 27mm 676-ball Flip Chip BGA with
    1mm ball spacing
                                                                   2 of 44                                               November 28, 2011


 IDT 89HPES48H12G2 Data Sheet
Block Diagram
                                 x8/x4/x2/x1                         x8/x4/x2/x1                                  x8/x4/x2/x1
                                   SerDes                               SerDes                                       SerDes
                           DL/Transaction Layer                  DL/Transaction Layer                        DL/Transaction Layer
                                       Route Table                                                            Port
                                                                                                           Arbitration
                                                              12-Port Switch Core
                                      Frame Buffer                                                         Scheduler
                           DL/Transaction Layer                  DL/Transaction Layer                        DL/Transaction Layer
                                   SerDes                              SerDes                                        SerDes
                                x8/x4/x2/x1                          x8/x4/x2/x1                                  x8/x4/x2/x1
                                                            48 PCI Express Lanes
                                                        Up to 6 x8 ports or 12 x4 Ports
                                                        Figure 1 Internal Block Diagram
                                   Partition 1                                              Partition 2                               Partition 3
                                Upstream Port                                            Upstream Port                              Upstream Port
                                       P2P                                                      P2P                                       P2P
                                      Bridge                                                   Bridge                                    Bridge
                          Partition 1 – Virtual PCI Bus                            Partition 2 – Virtual PCI Bus             Partition 3 – Virtual PCI Bus
                 P2P       P2P                     P2P           P2P                  P2P                  P2P                 P2P                   P2P
                Bridge    Bridge                 Bridge         Bridge              Bridge                Bridge              Bridge                Bridge
                                   Partition 1                                               Partition 2                              Partition 3
                             Downstream Ports                                           Downstream Ports                         Downstream Ports
                                             Figure 2 Example of Usage of Switch Partitioning
                                                                    3 of 44                                                                                November 28, 2011


   IDT 89HPES48H12G2 Data Sheet
SMBus Interface
    The PES48H12G2 contains an SMBus master interface. This master interface allows the default configuration register values of the PES48H12G2
to be overridden following a reset with values programmed in an external serial EEPROM. The master interface is also used by an external Hot-Plug
I/O expander. Two pins make up the SMBus master interface: an SMBus clock pin and an SMBus data pin. Four pins make up the SMBus slave inter-
face: an SMBus clock pin and an SMBus data pin plus two address pins, SSMBADDR[2,1].
    As shown in Figure 3, the master and slave SMBuses may only be used in a split configuration.
                                                                                Processor         Other
                                                            Switch
                                                                                 SMBus    ...    SMBus
                                                                                  Master        Devices
                                                                  SSMBCLK
                                                                   SSMBDAT
                                                                  MSMBCLK
                                                                  MSMBDAT
                                                                                            Hot-Plug
                                                                                 Serial
                                                                                               I/O
                                                                                EEPROM
                                                                                            Expander
                                                        Figure 3 Split SMBus Interface Configuration
    The switch’s SMBus master interface does not support SMBus arbitration. As a result, the switch’s SMBus master must be the only master in the
SMBus lines that connect to the serial EEPROM and I/O expander slaves. In the split configuration, the master and slave SMBuses operate as two
independent buses; thus, multi-master arbitration is not required.
Hot-Plug Interface
    The PES48H12G2 supports PCI Express Hot-Plug on each downstream port. To reduce the number of pins required on the device, the
PES48H12G2 utilizes an external I/O expander, such as that used on PC motherboards, connected to the SMBus master interface. Following reset
and configuration, whenever the state of a Hot-Plug output needs to be modified, the PES48H12G2 generates an SMBus transaction to the I/O
expander with the new value of all of the outputs. Whenever a Hot-Plug input changes, the I/O expander generates an interrupt which is received on
the IOEXPINTN input pin (alternate function of GPIO) of the PES48H12G2. In response to an I/O expander interrupt, the PES48H12G2 generates an
SMBus transaction to read the state of all of the Hot-Plug inputs from the I/O expander.
General Purpose Input/Output
    The PES48H12G2 provides 9 General Purpose Input/Output (GPIO) pins that may be used by the system designer as bit I/O ports. Each GPIO pin
may be configured independently as an input or output through software control. Some GPIO pins are shared with other on-chip functions. These
alternate functions may be enabled via software, SMBus slave interface, or serial configuration EEPROM.
Pin Description
    The following tables list the functions of the pins provided on the PES48H12G2. Some of the functions listed may be multiplexed onto the same
pin. The active polarity of a signal is defined using a suffix. Signals ending with an “N” are defined as being active, or asserted, when at a logic zero
(low) level. All other signals (including clocks, buses, and select lines) will be interpreted as being active, or asserted, when at a logic one (high) level.
                                                                           4 of 44                                                 November 28, 2011


IDT 89HPES48H12G2 Data Sheet
                   Signal    Type                              Name/Description
                 PE00RP[3:0]   I     PCI Express Port 0 Serial Data Receive. Differential PCI Express receive
                 PE00RN[3:0]         pairs for port 0.
                 PE00TP[3:0]   O     PCI Express Port 0 Serial Data Transmit. Differential PCI Express trans-
                 PE00TN[3:0]         mit pairs for port 0.
                 PE01RP[3:0]   I     PCI Express Port 1 Serial Data Receive. Differential PCI Express receive
                 PE01RN[3:0]         pairs for port 1. When port 0 is merged with port 1, these signals become
                                     port 0 receive pairs for lanes 4 through 7.
                 PE01TP[3:0]   O     PCI Express Port 1 Serial Data Transmit. Differential PCI Express trans-
                 PE01TN[3:0]         mit pairs for port 1. When port 0 is merged with port 1, these signals
                                     become port 0 transmit pairs for lanes 4 through 7.
                 PE02RP[3:0]   I     PCI Express Port 2 Serial Data Receive. Differential PCI Express receive
                 PE02RN[3:0]         pairs for port 2.
                 PE02TP[3:0]   O     PCI Express Port 2 Serial Data Transmit. Differential PCI Express trans-
                 PE02TN[3:0]         mit pairs for port 2.
                 PE03RP[3:0]   I     PCI Express Port 3 Serial Data Receive. Differential PCI Express receive
                 PE03RN[3:0]         pairs for port 3. When port 2 is merged with port 3, these signals become
                                     port 2 receive pairs for lanes 4 through 7.
                 PE03TP[3:0]   O     PCI Express Port 3 Serial Data Transmit. Differential PCI Express trans-
                 PE03TN[3:0]         mit pairs for port 3. When port 2 is merged with port 3, these signals
                                     become port 2 transmit pairs for lanes 4 through 7.
                 PE04RP[3:0]   I     PCI Express Port 4 Serial Data Receive. Differential PCI Express receive
                 PE04RN[3:0]         pairs for port 4.
                 PE04TP[3:0]   O     PCI Express Port 4 Serial Data Transmit. Differential PCI Express trans-
                 PE04TN[3:0]         mit pairs for port 4.
                 PE05RP[3:0]   I     PCI Express Port 5 Serial Data Receive. Differential PCI Express receive
                 PE05RN[3:0]         pairs for port 5. When port 4 is merged with port 5, these signals become
                                     port 4 receive pairs for lanes 4 through 7.
                 PE05TP[3:0]   O     PCI Express Port 5 Serial Data Transmit. Differential PCI Express trans-
                 PE05TN[3:0]         mit pairs for port 5. When port 4 is merged with port 5, these signals
                                     become port 4 transmit pairs for lanes 4 through 7.
                 PE06RP[3:0]   I     PCI Express Port 6 Serial Data Receive. Differential PCI Express receive
                 PE06RN[3:0]         pairs for port 6.
                 PE06TP[3:0]   O     PCI Express Port 6 Serial Data Transmit. Differential PCI Express trans-
                 PE06TN[3:0]         mit pairs for port 6.
                 PE07RP[3:0]   I     PCI Express Port 7 Serial Data Receive. Differential PCI Express receive
                 PE07RN[3:0]         pairs for port 7. When port 6 is merged with port 7, these signals become
                                     port 6 receive pairs for lanes 4 through 7.
                 PE07TP[3:0]   O     PCI Express Port 7 Serial Data Transmit. Differential PCI Express trans-
                 PE07TN[3:0]         mit pairs for port 7. When port 6 is merged with port 7, these signals
                                     become port 6 transmit pairs for lanes 4 through 7.
                 PE08RP[3:0]   I     PCI Express Port 8 Serial Data Receive. Differential PCI Express receive
                 PE08RN[3:0]         pairs for port 8.
                 PE08TP[3:0]   O     PCI Express Port 8 Serial Data Transmit. Differential PCI Express trans-
                 PE08TN[3:0]         mit pairs for port 8.
                                 Table 1 PCI Express Interface Pins (Part 1 of 2)
                                                       5 of 44                                                 November 28, 2011


IDT 89HPES48H12G2 Data Sheet
                     Signal              Type                                 Name/Description
                   PE09RP[3:0]               I      PCI Express Port 9 Serial Data Receive. Differential PCI Express receive
                   PE09RN[3:0]                      pairs for port 9. When port 8 is merged with port 9, these signals become
                                                    port 8 receive pairs for lanes 4 through 7.
                   PE09TP[3:0]              O       PCI Express Port 9 Serial Data Transmit. Differential PCI Express trans-
                   PE09TN[3:0]                      mit pairs for port 9. When port 8 is merged with port 9, these signals
                                                    become port 8 transmit pairs for lanes 4 through 7.
                   PE12RP[3:0]               I      PCI Express Port 12 Serial Data Receive. Differential PCI Express
                   PE12RN[3:0]                      receive pairs for port 12.
                   PE12TP[3:0]              O       PCI Express Port 12 Serial Data Transmit. Differential PCI Express
                   PE12TN[3:0]                      transmit pairs for port 12.
                   PE13RP[3:0]               I      PCI Express Port 13 Serial Data Receive. Differential PCI Express
                   PE13RN[3:0]                      receive pairs for port 13. When port 12 is merged with port 13, these sig-
                                                    nals become port 12 receive pairs for lanes 4 through 7.
                   PE13TP[3:0]              O       PCI Express Port 13 Serial Data Transmit. Differential PCI Express
                   PE13TN[3:0]                      transmit pairs for port 13. When port 12 is merged with port 13, these sig-
                                                    nals become port 12 transmit pairs for lanes 4 through 7.
                                               Table 1 PCI Express Interface Pins (Part 2 of 2)
                     Signal              Type                                 Name/Description
                    GCLKN[1:0]               I      Global Reference Clock. Differential reference clock input pair. This clock
                    GCLKP[1:0]                      is used as the reference clock by on-chip PLLs to generate the clocks
                                                    required for the system logic. The frequency of the differential reference
                                                    clock is determined by the GCLKFSEL signal.
                    P[2,0]CLKN               I      Port Reference Clock. Differential reference clock pair associated with
                    P[2,0]CLKP                      ports 0 and 2.1
                                                         Table 2 Reference Clock Pins
                1.
                   Unused port clock pins should be connected to Vss on the board.
                     Signal              Type                                 Name/Description
                    MSMBCLK                I/O      Master SMBus Clock. This bidirectional signal is used to synchronize
                                                    transfers on the master SMBus.
                    MSMBDAT                I/O      Master SMBus Data. This bidirectional signal is used for data on the mas-
                                                    ter SMBus.
                SSMBADDR[2,1]                I      Slave SMBus Address. These pins determine the SMBus address to
                                                    which the slave SMBus interface responds.
                    SSMBCLK                I/O      Slave SMBus Clock. This bidirectional signal is used to synchronize trans-
                                                    fers on the slave SMBus.
                    SSMBDAT                I/O      Slave SMBus Data. This bidirectional signal is used for data on the slave
                                                    SMBus.
                                                         Table 3 SMBus Interface Pins
                                                                     6 of 44                                                    November 28, 2011


IDT 89HPES48H12G2 Data Sheet
                   Signal    Type                          Name/Description
                   GPIO[0]    I/O General Purpose I/O.
                                  This pin can be configured as a general purpose I/O pin.
                                  Alternate function pin name: PART0PERSTN
                                  Alternate function pin type: Input/Output
                                  Alternate function: Assertion of this signal initiated a partition fundamental
                                  reset in the corresponding partition.
                   GPIO[1]    I/O General Purpose I/O.
                                  This pin can be configured as a general purpose I/O pin.
                                  Alternate function pin name: PART1PERSTN
                                  Alternate function pin type: Input/Output
                                  Alternate function: Assertion of this signal initiated a partition fundamental
                                  reset in the corresponding partition.
                   GPIO[2]    I/O General Purpose I/O.
                                  This pin can be configured as a general purpose I/O pin.
                                  Alternate function pin name: PART2PERSTN
                                  Alternate function pin type: Input/Output
                                  Alternate function: Assertion of this signal initiated a partition fundamental
                                  reset in the corresponding partition.
                   GPIO[3]    I/O General Purpose I/O.
                                  This pin can be configured as a general purpose I/O pin.
                                  Alternate function pin name: PART3PERSTN
                                  Alternate function pin type: Input/Output
                                  Alternate function: Assertion of this signal initiated a partition fundamental
                                  reset in the corresponding partition.
                   GPIO[4]      I General Purpose I/O.
                                  This pin can be configured as a general purpose I/O pin.
                                  1st Alternate function — Reserved
                                  2nd Alternate function pin name: P0LINKUPN
                                  2nd Alternate function pin type: Output
                                  2nd Alternate function: Port 0 Link Up Status output.
                   GPIO[5]     O  General Purpose I/O.
                                  This pin can be configured as a general purpose I/O pin.
                                  1st Alternate function pin name: GPEN
                                  1st Alternate function pin type: Output
                                  1st Alternate function: Hot-plug general purpose even output.
                                  2nd Alternate function pin name: P0ACTIVEN
                                  2nd Alternate function pin type: Output
                                  2nd Alternate function: Port 0 Link Active Status Output.
                   GPIO[6]      I General Purpose I/O.
                                  This pin can be configured as a general purpose I/O pin.
                   GPIO[7]    I/O General Purpose I/O.
                                  This pin can be configured as a general purpose I/O pin.
                   GPIO[8]      I General Purpose I/O.
                                  This pin can be configured as a general purpose I/O pin.
                                  Alternate function pin name: IOEXPINTN
                                  Alternate function pin type: Input
                                  Alternate function: IO expander interrupt.
                                    Table 4 General Purpose I/O Pins
                                                   7 of 44                                                       November 28, 2011


IDT 89HPES48H12G2 Data Sheet
                   Signal    Type                          Name/Description
                CLKMODE[2:0]      Clock Mode. These signals determine the port clocking mode used by
                                  ports of the device.
                  GCLKFSEL     I  Global Clock Frequency Select. These signals select the frequency of
                                  the GCLKP and GCLKN signals.
                                  0x0 100 MHz
                                  0x1 125 MHz
                 P01MERGEN     I  Port 0 and 1 Merge. P01MERGEN is an active low signal. It is pulled low
                                  internally. When this pin is low, port 0 is merged with port 1 to form a single
                                  x8 port. The Serdes lanes associated with port 1 become lanes 4 through 7
                                  of port 0. When this pin is high, port 0 and port 1 are not merged, and each
                                  operates as a single x4 port.
                 P23MERGEN     I  Port 2 and 3 Merge. P23MERGEN is an active low signal. It is pulled low
                                  internally. When this pin is low, port 2 is merged with port 3 to form a single
                                  x8 port. The Serdes lanes associated with port 3 become lanes 4 through 7
                                  of port 2. When this pin is high, port 2 and port 3 are not merged, and each
                                  operates as a single x4 port.
                 P45MERGEN     I  Port 4 and 5 Merge. P45MERGEN is an active low signal. It is pulled low
                                  internally. When this pin is low, port 4 is merged with port 5 to form a single
                                  x8 port. The Serdes lanes associated with port 5 become lanes 4 through 7
                                  of port 4. When this pin is high, port 4 and port 5 are not merged, and each
                                  operates as a single x4 port.
                 P67MERGEN     I  Port 6 and 7 Merge. P67MERGEN is an active low signal. It is pulled low
                                  internally. When this pin is low, port 6 is merged with port 7 to form a single
                                  x8 port. The Serdes lanes associated with port 7 become lanes 4 through 7
                                  of port 6. When this pin is high, port 6 and port 7 are not merged, and each
                                  operates as a single x4 port.
                 P89MERGEN     I  Port 8 and 9 Merge. P89MERGEN is an active low signal. It is pulled low
                                  internally. When this pin is low, port 8 is merged with port 9 to form a single
                                  x8 port. The Serdes lanes associated with port 9 become lanes 4 through 7
                                  of port 8. When this pin is high, port 8 and port 9 are not merged, and each
                                  operates as a single x4 port.
                P1213MERGEN    I  Port 12 and 13 Merge. P1213MERGEN is an active low signal. It is pulled
                                  low internally. When this pin is low, port 12 is merged with port 13 to form a
                                  single x8 port. The Serdes lanes associated with port 13 become lanes 4
                                  through 7 of port 12. When this pin is high, port 12 and port 13 are not
                                  merged, and each operates as a single x4 port.
                                     Table 5 System Pins (Part 1 of 2)
                                                   8 of 44                                                        November 28, 2011


IDT 89HPES48H12G2 Data Sheet
                   Signal    Type                           Name/Description
                   PERSTN      I  Global Reset. Assertion of this signal resets all logic inside PES48H12G2.
                  RSTHALT      I  Reset Halt. When this signal is asserted during a PCI Express fundamental
                                  reset, PES48H12G2 executes the reset procedure and remains in a reset
                                  state with the Master and Slave SMBuses active. This allows software to
                                  read and write registers internal to the device before normal device opera-
                                  tion begins. The device exits the reset state when the RSTHALT bit is
                                  cleared in the SWCTL register by an SMBus master.
                 SWMODE[3:0]   I  Switch Mode. These configuration pins determine the PES48H12G2
                                  switch operating mode. Note: These pins should be static and not change
                                  following the negation of PERSTN.
                                  0x0 - Single partition
                                  0x1 - Single partition with Serial EEPROM initialization
                                  0x2 through 0x7 - Reserved
                                  0x8 - Single partition with port 0 selected as the upstream port (port 2 dis-
                                        abled)
                                  0x9 - Single partition with port 2 selected as the upstream port (port 0 dis-
                                        abled)
                                  0xA - Single partition with Serial EEPROM initialization and port 0 selected
                                        as the upstream port (port 2 disabled)
                                  0xB - Single partition with Serial EEPROM initialization and port 2 selected
                                        as the upstream port (port 0 disabled)
                                  0xC - Multi-partition
                                  0xD - Multi-partition with Serial EEPROM initialization
                                  0xE - Reserved
                                  0xF - Reserved
                                      Table 5 System Pins (Part 2 of 2)
                                                  9 of 44                                                       November 28, 2011


IDT 89HPES48H12G2 Data Sheet
                   Signal        Type                                  Name/Description
                  JTAG_TCK          I      JTAG Clock. This is an input test clock used to clock the shifting of data
                                           into or out of the boundary scan logic or JTAG Controller. JTAG_TCK is
                                           independent of the system clock with a nominal 50% duty cycle.
                  JTAG_TDI          I      JTAG Data Input. This is the serial data input to the boundary scan logic or
                                           JTAG Controller.
                  JTAG_TDO        O        JTAG Data Output. This is the serial data shifted out from the boundary
                                           scan logic or JTAG Controller. When no data is being shifted out, this signal
                                           is tri-stated.
                  JTAG_TMS          I      JTAG Mode. The value on this signal controls the test mode select of the
                                           boundary scan logic or JTAG Controller.
                JTAG_TRST_N         I      JTAG Reset. This active low signal asynchronously resets the boundary
                                           scan logic and JTAG TAP Controller. An external pull-up on the board is
                                           recommended to meet the JTAG specification in cases where the tester
                                           can access this signal. However, for systems running in functional mode,
                                           one of the following should occur:
                                                1) actively drive this signal low with control logic
                                                2) statically drive this signal low with an external pull-down on the board
                                                        Table 6 Test Pins
                   Signal        Type                                   Name/Description
               REFRES[13,12,9:0]   I/O      External Reference Resistors. Provides a reference for the SerDes bias
                                            currents and PLL calibration circuitry. A 3 kOhm +/- 1% resistor should be
                                            connected from these pins to ground.
                 REFRESPLL         I/O      PLL External Reference Resistor. Provides a reference for the PLL bias
                                            currents and PLL calibration circuitry. A 3K Ohm +/- 1% resistor should be
                                            connected from this pin to ground.
                  VDDCORE             I     Core VDD. Power supply for core logic (1.0V).
                    VDDI/O            I     I/O VDD. LVTTL I/O buffer power supply (2.5V or preferred 3.3V).
                    VDDPEA            I     PCI Express Analog Power. Serdes analog power supply (1.0V).
                   VDDPEHA            I     PCI Express Analog High Power. Serdes analog power supply (2.5V).
                   VDDPETA            I     PCI Express Transmitter Analog Voltage. Serdes transmitter analog
                                            power supply (1.0V).
                      VSS             I     Ground.
                                     Table 7 Power, Ground, and SerDes Resistor Pins
                                                             10 of 44                                                       November 28, 2011


 IDT 89HPES48H12G2 Data Sheet
Pin Characteristics
      Note: Some input pads of the switch do not contain internal pull-ups or pull-downs. Unused SMBus and System inputs should be tied off to
      appropriate levels. This is especially critical for unused control signal inputs which, if left floating, could adversely affect operation. Also, any
      of these pins left floating can cause a slight increase in power consumption. Finally, unused Serdes (Rx and Tx) pins should be left floating.
                                                                                          I/O           Internal
                   Function               Pin Name             Type      Buffer                                             Notes
                                                                                        Type          Resistor1
              PCI Express Interface     PE00RN[3:0]               I         PCIe      Serial Link
                                        PE00RP[3:0]               I     Differential2
                                        PE00TN[3:0]              O
                                        PE00TP[3:0]              O
                                        PE01RN[3:0]               I
                                        PE01RP[3:0]               I
                                        PE01TN[3:0]              O
                                        PE01TP[3:0]              O
                                        PE02RN[3:0]               I
                                        PE02RP[3:0]               I
                                        PE02TN[3:0]              O
                                        PE02TP[3:0]              O
                                        PE03RN[3:0]               I
                                        PE03RP[3:0]               I
                                        PE03TN[3:0]              O
                                        PE03TP[3:0]              O
                                        PE04RN[3:0]               I
                                        PE04RP[3:0]               I
                                        PE04TN[3:0]              O
                                        PE04TP[3:0]              O
                                        PE05RN[3:0]               I
                                        PE05RP[3:0]               I
                                        PE05TN[3:0]              O
                                        PE05TP[3:0]              O
                                        PE06RN[3:0]               I
                                        PE06RP[3:0]               I
                                        PE06TN[3:0]              O
                                        PE06TP[3:0]              O
                                        PE07RN[3:0]               I
                                        PE07RP[3:0]               I
                                        PE07TN[3:0]              O
                                        PE07TP[3:0]              O
                                        PE08RN[3:0]               I
                                        PE08RP[3:0]               I
                                        PE08TN[3:0]              O
                                                        Table 8 Pin Characteristics (Part 1 of 3)
                                                                     11 of 44                                                     November 28, 2011


IDT 89HPES48H12G2 Data Sheet
                                                                              I/O     Internal
               Function           Pin Name         Type      Buffer                                  Notes
                                                                            Type      Resistor1
          PCI Express Interface PE08TP[3:0]           O        PCIe       Serial Link
          (Cont.)               PE09RN[3:0]            I    Differential
                                PE09RP[3:0]            I
                                PE09TN[3:0]           O
                                PE09TP[3:0]           O
                                PE12RN[3:0]            I
                                PE12RP[3:0]            I
                                PE12TN[3:0]           O
                                PE12TP[3:0]           O
                                PE13RN[3:0]            I
                                PE13RP[3:0]            I
                                PE13TN[3:0]           O
                                PE13TP[3:0]           O
                                GCLKN[1:0]             I       HCSL       Diff. Clock            Refer to Table 9
                                GCLKP[1:0]             I                     Input
                                P00CLKN,               I
                                P00CLKP
                                P02CLKN,               I
                                P02CLKP
          SMBus                 MSMBCLK              I/O      LVTTL           STI3               pull-up on board
                                MSMBDAT              I/O                      STI                pull-up on board
                                SSMBADDR[2:1]          I                     Input      pull-up
                                SSMBCLK              I/O                      STI                pull-up on board
                                SSMBDAT              I/O                      STI                pull-up on board
          General Purpose I/O   GPIO[8:0]            I/O      LVTTL           STI,      pull-up
                                                                          High Drive
          System Pins           CLKMODE[1:0]           I      LVTTL          Input      pull-up
                                CLKMODE[2]             I                               pull-down
                                GCLKFSEL               I                               pull-down
                                P01MERGEN              I                               pull-down
                                P23MERGEN              I                               pull-down
                                P45MERGEN              I                               pull-down
                                P67MERGEN              I                               pull-down
                                P89MERGEN              I                               pull-down
                                P1213MERGEN            I                               pull-down
                                PERSTN                 I                      STI
                                RSTHALT                I                     Input     pull-down
                                SWMODE[3:0]            I                               pull-down
                                            Table 8 Pin Characteristics (Part 2 of 3)
                                                         12 of 44                                           November 28, 2011


IDT 89HPES48H12G2 Data Sheet
                                                                                                     I/O          Internal
                  Function                    Pin Name               Type         Buffer                                     Notes
                                                                                                   Type          Resistor1
          EJTAG / JTAG                     JTAG_TCK                      I         LVTTL             STI             pull-up
                                           JTAG_TDI                      I                           STI             pull-up
                                           JTAG_TDO                     O
                                           JTAG_TMS                      I                           STI             pull-up
                                           JTAG_TRST_N                   I                           STI             pull-up
          SerDes Reference                 REFRES00                    I/O         Analog
          Resistors                        REFRES01                    I/O
                                           REFRES02                    I/O
                                           REFRES03                    I/O
                                           REFRES04                    I/O
                                           REFRES05                    I/O
                                           REFRES06                    I/O
                                           REFRES07                    I/O
                                           REFRES08                    I/O
                                           REFRES09                    I/O
                                           REFRES12                    I/O
                                           REFRES13                    I/O
                                           REFRESPLL                   I/O
                                                            Table 8 Pin Characteristics (Part 3 of 3)
           1. Internal resistor values under typical operating conditions are 92K Ω for pull-up and 91K Ω for pull-down.
           2.
              All receiver pins set the DC common mode voltage to ground. All transmitters must be AC coupled to the media.
           3.
              Schmitt Trigger Input (STI).
                                                                              13 of 44                                           November 28, 2011


 IDT 89HPES48H12G2 Data Sheet
Logic Diagram — PES48H12G2
                                     GCLKN[1:0]
                   Global            GCLKP[1:0]
              Reference Clocks
                                     GCLKFSEL
                 PCI Express          P00CLKN
                    Switch          PE00RP[3:0]
                 SerDes Input       PE00RN[3:0]
                    Port 0                                                                                     PCI Express
                 PCI Express                                                              PE00TP[3:0]            Switch
                    Switch          PE01RP[3:0]                                           PE00TN3:[0]         SerDes Output
                 SerDes Input       PE01RN[3:0]                                                                   Port 0
                    Port 1
                                                                                         ......
                 PCI Express          P02CLKN
                    Switch
                                    PE02RP[3:0]
                 SerDes Input       PE02RN[3:0]
                    Port 2                                                                                     PCI Express
                 PCI Express                                                             PE09TP[3:0]             Switch
                    Switch          PE03RP[3:0]                                          PE09TN[3:0]          SerDes Output
                 SerDes Input       PE03RN[3:0]                                                                   Port 9
                    Port 3
                                            ......                                                             PCI Express
                 PCI Express                                                              PE12TP[3:0]            Switch
                    Switch          PE09RP[3:0]                                           PE12TN[3:0]         SerDes Output
                 SerDes Input       PE09RN[3:0]                                                                  Port 12
                    Port 9
                 PCI Express                                                                                   PCI Express
                                                                                          PE13TP[3:0]            Switch
                    Switch          PE12RP[3:0]                                           PE13TN[3:0]         SerDes Output
                 SerDes Input       PE12RN[3:0]
                   Port 12                                                                                       Port 13
                                                               PES48H12G2
                 PCI Express
                    Switch          PE13RP[3:0]                                    9                           General Purpose
                 SerDes Input                                                             GPIO[8:0]
                                    PE13RN[3:0]                                                                      I/O
                   Port 13
                  Master                                                                  JTAG_TCK
                                     MSMBCLK
               SMBus Interface                                                            JTAG_TDI
                                     MSMBDAT
                                                                                          JTAG_TDO              JTAG Pins
                                                                                          JTAG_TMS
                                                       2
                                 SSMBADDR[2,1]                                            JTAG_TRST_N
                   Slave
                                     SSMBCLK
               SMBus Interface
                                     SSMBDAT
                                                                                          REFRES[13,12,9:0]
                                                                                                               SerDes
                                                                                                              Reference
                                                                                          REFRESPLL
                                  CLKMODE[2:0]
                                                       3                                                      Resistors
                                      RSTHALT
                                       PERSTN
                                                        4                                 VDDCORE
                                   SWMODE[3:0]
                                                                                          VDDI/O
                    System         P01MERGEN
                                                                                          VDDPEA
                     Pins          P23MERGEN
                                                                                          VDDPEHA             Power/Ground
                                   P45MERGEN
                                   P67MERGEN                                              VSS
                                   P89MERGEN                                              VDDPETA
                                 P1213MERGEN
                                                     Figure 4 PES48H12G2 Logic Diagram
                                                                14 of 44                                                    November 28, 2011


 IDT 89HPES48H12G2 Data Sheet
System Clock Parameters
  Values based on systems running at recommended supply voltages and operating temperatures, as shown in Tables 13 and 14.
      Parameter                             Description                           Condition              Min          Typical      Max           Unit
  RefclkFREQ                Input reference clock frequency range                                         100                       1251         MHz
  TC-RISE                   Rising edge rate                                       Differential           0.6                         4           V/ns
  TC-FALL                   Falling edge rate                                      Differential           0.6                          4          V/ns
  VIH                       Differential input high voltage                        Differential          +150                                     mV
  VIL                       Differential input low voltage                         Differential                                     -150          mV
  VCROSS                    Absolute single-ended crossing point                  Single-ended           +250                       +550          mV
                            voltage
  VCROSS-DELTA              Variation of VCROSS over all rising clock             Single-ended                                      +140          mV
                            edges
  VRB                       Ring back voltage margin                               Differential          -100                       +100          mV
  TSTABLE                   Time before VRB is allowed                             Differential           500                                      ps
  TPERIOD-AVG               Average clock period accuracy                                                -300                       2800          ppm
  TPERIOD-ABS               Absolute period, including spread-spec-                                      9.847                     10.203          ns
                            trum and jitter
  TCC-JITTER                Cycle to cycle jitter                                                                                    150           ps
  VMAX                      Absolute maximum input voltage                                                                         +1.15           V
  VMIN                      Absolute minimum input voltage                                                -0.3                                     V
  Duty Cycle                Duty cycle                                                                     40                        60            %
  Rise/Fall Matching        Single ended rising Refclk edge rate ver-                                                    20                        %
                            sus falling Refclk edge rate
  ZC-DC                     Clock source output DC impedance                                               40                         60           Ω
                                                                      Table 9 Input Clock Requirements
   1.
      The input clock frequency will be either 100 or 125 MHz depending on signal GCLKFSEL.
AC Timing Characteristics
                                                                                                     Gen 1                    Gen 2
        Parameter                                    Description                                                                               Units
                                                                                                   1
                                                                                             Min     Typ1      Max1    Min1   Typ1     Max1
    PCIe Transmit
    UI                        Unit Interval                                                  399.88   400      400.12  199.94  200      200.06    ps
    TTX-EYE                   Minimum Tx Eye Width                                            0.75                      0.75                      UI
    TTX-EYE-MEDIAN-to-        Maximum time between the jitter median and maximum                               0.125                              UI
    MAX-JITTER                deviation from the median
    TTX-RISE, TTX-FALL        TX Rise/Fall Time: 20% - 80%                                   0.125                      0.15                      UI
    TTX- IDLE-MIN             Minimum time in idle                                              20                       20                       UI
                                                           Table 10 PCIe AC Timing Characteristics (Part 1 of 2)
                                                                                   15 of 44                                              November 28, 2011


IDT 89HPES48H12G2 Data Sheet
                                                                                                      Gen 1                            Gen 2
     Parameter                                  Description                                                                                         Units
                                                                                                  1           1         1         1
                                                                                           Min          Typ       Max       Min         Typ1 Max1
  TTX-IDLE-SET-TO-IDLE Maximum time to transition to a valid Idle after sending                                       8                         8     ns
                          an Idle ordered set
  TTX-IDLE-TO-DIFF-       Maximum time to transition from valid idle to diff data                                     8                         8     ns
  DATA
  TTX-SKEW                Transmitter data skew between any 2 lanes                                                 1.3                        1.3    ns
  TMIN-PULSED             Minimum Instantaneous Lone Pulse Width                                          NA                  0.9                     UI
  TTX-HF-DJ-DD            Transmitter Deterministic Jitter > 1.5MHz Bandwidth                             NA                                  0.15    UI
  TRF-MISMATCH            Rise/Fall Time Differential Mismatch                                            NA                                  0.1     UI
  PCIe Receive
  UI                      Unit Interval                                                    399.88         400     400.12    199.94           200.06   ps
  TRX-EYE (with jitter)   Minimum Receiver Eye Width (jitter tolerance)                       0.4                             0.4                     UI
  TRX-EYE-MEDIUM TO       Max time between jitter median & max deviation                                            0.3                               UI
  MAX JITTER
  TRX-SKEW                Lane to lane input skew                                                                    20                         8     ns
  TRX-HF-RMS              1.5 — 100 MHz RMS jitter (common clock)                                         NA                                   3.4    ps
  TRX-HF-DJ-DD            Maximum tolerable DJ by the receiver (common clock)                             NA                                   88     ps
  TRX-LF-RMS              10 KHz to 1.5 MHz RMS jitter (common clock)                                     NA                                   4.2    ps
  TRX-MIN-PULSE           Minimum receiver instantaneous eye width                                        NA                  0.6                     UI
                                                         Table 10 PCIe AC Timing Characteristics (Part 2 of 2)
   1. Minimum, Typical, and Maximum values meet the requirements under PCI Specification 2.0
                                                                                                                            Timing
                                                                           Reference
                                        Signal               Symbol                            Min Max Unit                Diagram
                                                                               Edge
                                                                                                                          Reference
                                 GPIO
                                 GPIO[8:0]1                    Tpw2             None             50        —      ns
                                                               Table 11 GPIO AC Timing Characteristics
                                   1.
                                      GPIO signals must meet the setup and hold times if they are synchronous or the minimum pulse width if
                                   they are asynchronous.
                                   2. The values for this symbol were determined by calculation, not by testing.
                                                                                16 of 44                                                     November 28, 2011


IDT 89HPES48H12G2 Data Sheet
                                                                                                                                     Timing
                                                              Reference
                   Signal                 Symbol                                          Min        Max             Unit           Diagram
                                                                   Edge
                                                                                                                                  Reference
           JTAG
           JTAG_TCK                        Tper_16a                 none                  50.0         —                ns         See Figure 5.
                                          Thigh_16a,                                      10.0       25.0               ns
                                           Tlow_16a
           JTAG_TMS1,                      Tsu_16b          JTAG_TCK rising                2.4         —                ns
           JTAG_TDI
                                           Thld_16b                                        1.0         —                ns
           JTAG_TDO                        Tdo_16c          JTAG_TCK falling               —           20               ns
                                           Tdz_16c2                                        —           20               ns
           JTAG_TRST_N                    Tpw_16d2                  none                  25.0         —                ns
                                                      Table 12 JTAG AC Timing Characteristics
            1.
               The JTAG specification, IEEE 1149.1, recommends that JTAG_TMS should be held at 1 while the signal applied at JTAG_TRST_N
            changes from 0 to 1. Otherwise, a race may occur if JTAG_TRST_N is deasserted (going from low to high) on a rising edge of JTAG_TCK
            when JTAG_TMS is low, because the TAP controller might go to either the Run-Test/Idle state or stay in the Test-Logic-Reset state.
            2.
               The values for this symbol were determined by calculation, not by testing.
                                                                                               Tlow_16a
                                                                                                            Tper_16a
                                                                  Thigh_16a
                           JTAG_TCK
                                                                 Thld_16b
                                                               Tsu_16b
                            JTAG_TDI
                                                                 Thld_16b
                                                               Tsu_16b
                           JTAG_TMS
                                                                                                   Tdo_16c                       Tdz_16c
                           JTAG_TDO
                                                    Tpw_16d
                      JTAG_TRST_N
                                                         Figure 5 JTAG AC Timing Waveform
                                                                         17 of 44                                                           November 28, 2011


 IDT 89HPES48H12G2 Data Sheet
Recommended Operating Supply Voltages
                   Symbol                         Parameter                        Minimum             Typical           Maximum              Unit
               VDDCORE            Internal logic supply                                  0.9               1.0                 1.1             V
               VDDI/O             I/O supply except for SerDes                          2.25               2.5                2.75             V
                                                                                       3.125               3.3               3.465             V
               VDDPEA   1
                                  PCI Express Analog Power                              0.95               1.0                 1.1             V
               VDDPEHA    2
                                  PCI Express Analog High Power                         2.25               2.5                2.75             V
               VDDPETA1           PCI Express Transmitter Analog Voltage                0.95               1.0                 1.1             V
               VSS                Common ground                                           0                 0                   0              V
                                                           Table 13 PES48H12G2 Operating Voltages
                1.
                   VDDPEA and VDDPETA should have no more than 25mVpeak-peak AC power supply noise superimposed on the 1.0V nominal DC value.
                2.
                   VDDPEHA should have no more than 50mVpeak-peak AC power supply noise superimposed on the 2.5V nominal DC value.
Power-Up/Power-Down Sequence
  During power supply ramp-up, VDDCORE must remain at least 1.0V below VDDI/O at all times. There are no other power-up sequence require-
ments for the various operating supply voltages.
  The power-down sequence can occur in any order.
Recommended Operating Temperature
                                                Grade                                                   Temperature
                                               Commercial                                             0°C to +70°C Ambient
                                                Industrial                                           -40°C to +85°C Ambient
                                                         Table 14 PES48H12G2 Operating Temperatures
                                                                            18 of 44                                                       November 28, 2011


  IDT 89HPES48H12G2 Data Sheet
Power Consumption
   Typical power is measured under the following conditions: 25°C Ambient, 35% total link usage on all ports, typical voltages defined in Table 13
(and also listed below).
   Maximum power is measured under the following conditions: 70°C Ambient, 85% total link usage on all ports, maximum voltages defined in
Table 13 (and also listed below).
                                                                                                      PCIe
                                                       PCIe Analog          PCIe Analog
                                  Core Supply                                                    Transmitter           I/O Supply             Total
                                                          Supply            High Supply
    Number of Active                                                                                 Supply
      Lanes per Port
                                  Typ      Max         Typ       Max        Typ        Max       Typ      Max         Typ       Max       Typ       Max
                                  1.0V     1.1V        1.0V      1.1V       2.5V      2.75V     1.0V      1.1V       2.5V      2.75V     Power     Power
     8/8/8/8/8/8         mA       3360      5529       2313       2705       816        825      845       898         24        29
    (Full Swing)
                        Watts     3.36      6.08       2.31       2.98       2.04       2.27     0.85      0.99       0.06      0.08      8.62      12.40
     8/8/8/8/8/8         mA       3360      5529       1989       2327       816        825      439       467         24        29
    (Half Swing)
                        Watts     3.36      6.08       1.99       2.56       2.04       2.27     0.44      0.51       0.06      0.08      7.89      11.50
                                                    Table 15 PES48H12G2 Power Consumption — 2.5V I/O
                                                                                                      PCIe
                                                       PCIe Analog          PCIe Analog
                                  Core Supply                                                    Transmitter           I/O Supply             Total
                                                          Supply            High Supply
    Number of Active                                                                                 Supply
      Lanes per Port
                                  Typ      Max         Typ       Max        Typ        Max       Typ      Max         Typ       Max       Typ       Max
                                  1.0V     1.1V        1.0V      1.1V       2.5V      2.75V     1.0V      1.1V       3.3V     3.465V     Power     Power
     8/8/8/8/8/8         mA       3360      5529       2313       2705       816        825      845       898         30        35
    (Full Swing)
                        Watts     3.36      6.08       2.31       2.98       2.04       2.27     0.85      0.99       0.10      0.12      8.66      12.44
     8/8/8/8/8/8         mA       3360      5529       1989       2327       816        825      439       467         30        35
    (Half Swing)
                        Watts     3.36      6.08       1.99       2.56       2.04       2.27     0.44      0.51       0.10      0.12      7.93      11.54
                                                    Table 16 PES48H12G2 Power Consumption — 3.3V I/O
         Note 1: I/O supply of 3.3V is preferred.
         Note 2: The above power consumption assumes that all ports are functioning at Gen2 (5.0 GT/S) speeds. Power consumption can be
         reduced by turning off unused ports through software or through boot EEPROM. Power savings will occur in VDDPEA, VDDPEHA, and
         VDDPETA. Power savings can be estimated as directly proportional to the number of unused ports, since the power consumption of a turned-
         off port is close to zero. For example, if 2 ports out of 12 are turned off, then the power savings for each of the above three power rails can be
         calculated quite simply as 2/12 multiplied by the power consumption indicated in the above table.
         Note 3: Using a port in Gen1 mode (2.5GT/S) results in approximately 18% power savings for each power rail: VDDPEA, VDDPEHA, and
         VDDPETA.
                                                                           19 of 44                                                November 28, 2011


   IDT 89HPES48H12G2 Data Sheet
Thermal Considerations
    This section describes thermal considerations for the PES48H12G2 (27mm2 FCBGA676 package). The data in Table 17 below contains informa-
tion that is relevant to the thermal performance of the PES48H12G2 switch.
              Symbol                             Parameter                           Value          Units                  Conditions
                TJ(max)                       Junction Temperature                     125             oC                      Maximum
                TA(max)                                                                                o
                                              Ambient Temperature                       70              C        Maximum for commercial-rated products
                                                                                        85             oC         Maximum for industrial-rated products
                                                                                                     oC/W                    Zero air flow
                                                                                       14.6
             θJA(effective)                                                            7.8           o
                               Effective Thermal Resistance, Junction-to-Ambient                       C/W                  1 m/S air flow
                                                                                       6.4           oC/W                   2 m/S air flow
                                                                                                     oC/W
                 θJB                 Thermal Resistance, Junction-to-Board              2.7
                 θJC                                                                                 oC/W
                                      Thermal Resistance, Junction-to-Case             0.15
                   P                     Power Dissipation of the Device              12.44          Watts                     Maximum
                                        Table 17 Thermal Specifications for PES48H12G2, 27x27 mm FCBGA676 Package
            Note: It is important for the reliability of this device in any user environment that the junction temperature not exceed the TJ(max) value
            specified in Table 17. Consequently, the effective junction to ambient thermal resistance (θJA) for the worst case scenario must be
            maintained below the value determined by the formula:
                    θJA = (TJ(max) - TA(max))/P
            Given that the values of TJ(max), TA(max), and P are known, the value of desired θJA becomes a known entity to the system designer. How to
            achieve the desired θJA is left up to the board or system designer, but in general, it can be achieved by adding the effects of θJC (value
            provided in Table 17), thermal resistance of the chosen adhesive (θCS), that of the heat sink (θSA), amount of airflow, and properties of the
            circuit board (number of layers and size of the board). It is strongly recommended that users perform their own thermal analysis for their own
            board and system design scenarios.
                                                                            20 of 44                                                 November 28, 2011


  IDT 89HPES48H12G2 Data Sheet
DC Electrical Characteristics
   Values based on systems running at recommended supply voltages, as shown in Table 13.
           Note: See Table 8, Pin Characteristics, for a complete I/O listing.
                                                                                                                                  Condi-
                                                                                Gen1                         Gen2        Unit
 I/O Type       Parameter                 Description                                                                              tions
                                                                     Min1       Typ1      Max1        Min1   Typ1  Max1
Serial Link    PCIe Transmit
               VTX-DIFFp-p       Differential peak-to-peak output      800                  1200       800          1200  mV
                                 voltage
               VTX-DIFFp-p-LOW   Low-Drive Differential Peak to        400                  1200       400          1200  mV
                                 Peak Output Voltage
               VTX-DE-RATIO-     De-emphasized differential output      -3                    -4       -3.0   -3.5  -4.0  dB
               3.5dB             voltage
               VTX-DE-RATIO-     De-emphasized differential output                NA                   -5.5   -6.0  -6.5  dB
               6.0dB             voltage
               VTX-DC-CM         DC Common mode voltage                  0                   3.6         0           3.6   V
               VTX-CM-ACP        RMS AC peak common mode                                      20                          mV
                                 output voltage
               VTX-CM-DC-active- Abs delta of DC common mode                                 100                     100  mV
               idle-delta        voltage between L0 and idle
               VTX-CM-DC-line-   Abs delta of DC common mode                                  25                     25   mV
               delta             voltage between D+ and D-
               VTX-Idle-DiffP    Electrical idle diff peak output                             20                      20  mV
               RLTX-DIFF         Transmitter Differential Return        10                                           10   dB   0.05 - 1.25GHz
                                 loss
                                                                                                                      8   dB    1.25 - 2.5GHz
               RLTX-CM           Transmitter Common Mode                 6                                            6   dB
                                 Return loss
               ZTX-DIFF-DC       DC Differential TX impedance           80        100        120                     120  Ω
               VTX-CM-ACpp       Peak-Peak AC Common                              NA                                100   mV
               VTX-DC-CM         Transmit Driver DC Common               0                   3.6         0           3.6   V
                                 Mode Voltage
               VTX-RCV-DETECT The amount of voltage change                                   600                    600   mV
                                 allowed during Receiver Detec-
                                 tion
               ITX-SHORT         Transmitter Short Circuit Current       0                    90                          90         mA
                                 Limit
                                                        Table 18 DC Electrical Characteristics (Part 1 of 2)
                                                                           21 of 44                                      November 28, 2011


  IDT 89HPES48H12G2 Data Sheet
                                                                                                                                                 Condi-
                                                                                       Gen1                         Gen2                Unit
 I/O Type        Parameter                  Description                                                                                           tions
                                                                          Min1         Typ1   Max1      Min1        Typ1       Max1
  Serial Link   PCIe Receive
     (cont.)
                VRX-DIFFp-p        Differential input voltage (peak-to-    175                 1200      120                     1200    mV
                                   peak)
                RLRX-DIFF          Receiver Differential Return Loss        10                                                    10     dB   0.05 - 1.25GHz
                                                                                                                                   8           1.25 - 2.5GHz
                RLRX-CM            Receiver Common Mode Return               6                                                     6     dB
                                   Loss
                ZRX-DIFF-DC        Differential input impedance (DC)        80           100    120        Refer to return loss spec     Ω
                ZRX--DC            DC common mode impedance                 40            50     60       40                       60    Ω
                ZRX-COMM-DC        Powered down input common               200k         350k                                      50k    Ω
                                   mode impedance (DC)
                ZRX-HIGH-IMP-DC-   DC input CM input impedance for                              50k                               50k    Ω
                POS                V>0 during reset or power down
                ZRX-HIGH-IMP-DC-   DC input CM input impedance for                              1.0k                             1.0k    Ω
                NEG                V<0 during reset or power down
                VRX-IDLE-DET-      Electrical idle detect threshold         65                  175       65                      175    mV
                DIFFp-p
                VRX-CM-ACp         Receiver AC common-mode peak                                 150                               150    mV  VRX-CM-ACp
                                   voltage
PCIe REFCLK
                          CIN      Input Capacitance                        1.5           —               1.5          —                 pF
Other I/Os
LOW Drive                 IOL                                               —             2.5    —        —           2.5          —     mA      VOL = 0.4v
Output
                          IOH                                               —            -5.5    —        —           -5.5         —     mA     VOH = 1.5V
High Drive                IOL                                               —            12.0    —        —          12.0          —     mA      VOL = 0.4v
Output
                          IOH                                               —           -20.0    —        —          -20.0         —     mA     VOH = 1.5V
Schmitt Trig-             VIL                                              -0.3           —      0.8     -0.3          —          0.8     V          —
ger Input
(STI)                     VIH                                               2.0           —   VDDI/O +    2.0          —       VDDI/O +   V          —
                                                                                                 0.5                              0.5
Input                     VIL                                              -0.3           —      0.8     -0.3          —          0.8     V          —
                          VIH                                               2.0           —   VDDI/O +    2.0          —       VDDI/O +   V          —
                                                                                                 0.5                              0.5
Capacitance               CIN                                               —             —      8.5      —            —          8.5    pF          —
Leakage                 Inputs                                              —             —     + 10      —            —         + 10    μA    VDDI/O (max)
                    I/OLEAK W/O                                             —             —     + 10      —            —         + 10    μA    VDDI/O (max)
                 Pull-ups/downs
                   I/OLEAK WITH                                             —             —     + 80      —            —         + 80    μA    VDDI/O (max)
                 Pull-ups/downs
                                                          Table 18 DC Electrical Characteristics (Part 2 of 2)
  1.
     Minimum, Typical, and Maximum values meet the requirements under PCI Specification 2.0.
                                                                                22 of 44                                                November 28, 2011


   IDT 89HPES48H12G2 Data Sheet
Absolute Maximum Voltage Rating
                                                                                               PCIe
                                                       PCIe Analog      PCIe Analog
                                 Core Supply                                             Transmitter       I/O Supply
                                                           Supply       High Supply
                                                                                             Supply
                                        1.5V                 1.5V           4.6V                1.5V           4.6V
                                                    Table 19 PES48H12G2 Absolute Maximum Voltage Rating
    Warning: For proper and reliable operation in adherence with this data sheet, the device should not exceed the recommended operating voltages
in Table 13. The absolute maximum operating voltages in Table 19 are offered to provide guidelines for voltage excursions outside the recommended
voltage ranges. Device functionality is not guaranteed at these conditions and sustained operation at these values or any exposure to voltages outside
the maximum range may adversely affect device functionality and reliability.
SMBus Characterization
                                                                             SMBus 2.0 Char. Data1
                                   Symbol                Parameter                                                Unit
                                                                              3V          3.3V       3.6V
                              DC Parameter for SDA Pin
                              VIL                  Input Low                  1.16         1.26       1.35           V
                              VIH                  Input High                 1.56         1.67       1.78           V
                              VOL@350uA            Output Low                  15           15         15           mV
                              IOL@0.4V                                         23           24         25           mA
                              IPullup              Current Source              —            —          —            μA
                              IIL_Leak             Input Low Leakage            0            0          0           μA
                              IIH_Leak             Input High Leakage           0            0          0           μA
                              DC Parameter for SCL Pin
                              VIL (V)              Input Low                  1.11          1.2       1.31           V
                              VIH (V)              Input High                 1.54         1.65       1.76           V
                              IIL_Leak             Input Low Leakage            0            0          0           μA
                              IIH_Leak             Input High Leakage           0            0          0           μA
                                                            Table 20 SMBus DC Characterization Data
                                1.
                                   Data at room and hot temperature.
                                                                         23 of 44                                            November 28, 2011


IDT 89HPES48H12G2 Data Sheet
                                                                         SMBus @3.3V ±10%1
                     Symbol                    Parameter                                   Unit
                                                                           Min       Max
                 FSCL                Clock frequency                         5        600  KHz
                 TBUF                Bus free time between Stop and         3.5        —    μs
                                     Start
                 THD:STA             Start condition hold time               1         —    μs
                 TSU:STA             Start condition setup time              1         —    μs
                 TSU:STO             Stop condition setup time               1         —    μs
                 THD:DAT             Data hold time                          1         —    ns
                 TSU:DAT             Data setup time                         1         —    ns
                 TTIMEOUT            Detect clock low time out              —        74.7   ms
                 TLOW                Clock low period                       3.7        —    μs
                 THIGH               Clock high period                      3.7        —    μs
                 TF                  Clock/Data fall time                   —        72.2   ns
                 TR                  Clock/Data rise time                   —        68.3   ns
                 TPOR@10kHz          Time which a device must be            20         —    ms
                                     operational after power-on reset
                                                     Table 21 SMBus AC Timing Data
                  1.
                     Data at room and hot temperature.
                                                                24 of 44                        November 28, 2011


 IDT 89HPES48H12G2 Data Sheet
PES48H12G2 Package Pinout, 27x27mm 676-BGA Signal Pinout
  The following table lists the pin numbers and signal names for the PES48H12G2 (27x27mm) device.
 Pin        Function            Alt    Pin        Function          Alt    Pin      Function       Alt  Pin     Function       Alt
A1     VSS                            B9     PE08TN0                     C17    VSS                    D25  VDDI/O
A2     VSS                            B10    VSS                         C18    VSS                    D26  VDDI/O
A3     VDDI/O                         B11    PE03TN3                     C19    VSS                    E1   VSS
A4     VSS                            B12    PE03TN2                     C20    VSS                    E2   VSS
A5     PE08TP3                        B13    VSS                         C21    VSS                    E3   VSS
A6     PE08TP2                        B14    PE03TN1                     C22    VSS                    E4   VSS
A7     VSS                            B15    PE03TN0                     C23    JTAG_TDO               E5   PE08RP3
A8     PE08TP1                        B16    VSS                         C24    JTAG_TDI               E6   PE08RP2
A9     PE08TP0                        B17    PE02TN3                     C25    SSMBCLK                E7   VSS
A10    VSS                            B18    PE02TN2                     C26    SSMBADDR1              E8   PE08RP1
A11    PE03TP3                        B19    VSS                         D1     VDDI/O                 E9   PE08RP0
A12    PE03TP2                        B20    PE02TN1                     D2     VDDI/O                 E10  VSS
A13    VSS                            B21    PE02TN0                     D3     VSS                    E11  PE03RP3
A14    PE03TP1                        B22    VDDI/O                      D4     VSS                    E12  PE03RP2
A15    PE03TP0                        B23    MSMBCLK                     D5     PE08RN3                E13  VSS
A16    VSS                            B24    PERSTN                      D6     PE08RN2                E14  PE03RP1
A17    PE02TP3                        B25    SSMBDAT                     D7     VSS                    E15  PE03RP0
A18    PE02TP2                        B26    SSMBADDR2                   D8     PE08RN1                E16  VSS
A19    VSS                            C1     VSS                         D9     PE08RN0                E17  PE02RP3
A20    PE02TP1                        C2     VSS                         D10    VSS                    E18  PE02RP2
A21    PE02TP0                        C3     VSS                         D11    PE03RN3                E19  VSS
A22    VDDI/O                         C4     VSS                         D12    PE03RN2                E20  PE02RP1
A23    MSMBDAT                        C5     VSS                         D13    REFRES03               E21  PE02RP0
A24    JTAG_TMS                       C6     VSS                         D14    PE03RN1                E22  PE01RP3
A25    CLKMODE1                       C7     VSS                         D15    PE03RN0                E23  PE01RN3
A26    JTAG_TCK                       C8     VSS                         D16    VSS                    E24  VSS
B1     VSS                            C9     VSS                         D17    PE02RN3                E25  PE01TN3
B2     VSS                            C10    VSS                         D18    PE02RN2                E26  PE01TP3
B3     VDDI/O                         C11    VSS                         D19    VSS                    F1   PE09TP0
B4     VSS                            C12    VSS                         D20    PE02RN1                F2   PE09TN0
B5     PE08TN3                        C13    VSS                         D21    PE02RN0                F3   VSS
B6     PE08TN2                        C14    VSS                         D22    JTAG_TRST_N            F4   PE09RN0
B7     VSS                            C15    VSS                         D23    VSS                    F5   PE09RP0
B8     PE08TN1                        C16    VSS                         D24    VSS                    F6   VSS
                                                  Table 22 PES48H12G2 Signal Pin-Out (Part 1 of 5)
                                                                    25 of 44                                     November 28, 2011


 IDT 89HPES48H12G2 Data Sheet
 Pin     Function   Alt    Pin     Function        Alt    Pin        Function       Alt  Pin     Function      Alt
F7   VSS                  G18  VDDPETA                   J3      VSS                    K14  VSS
F8   VDDPEHA              G19  VDDPEHA                   J4      PE09RN2                K15  VDDCORE
F9   REFRES08             G20  VSS                       J5      PE09RP2                K16  VDDCORE
F10  VDDPEHA              G21  VSS                       J6      VDDPEA                 K17  VSS
F11  VDDPETA              G22  VSS                       J7      VDDPEA                 K18  VSS
F12  REFRESPLL            G23  VSS                       J8      VDDPEA                 K19  VDDPETA
F13  GCLKP0               G24  VSS                       J9      VSS                    K20  VDDPETA
F14  VDDPEA               G25  VSS                       J10     VSS                    K21  VDDPETA
F15  P02CLKP              G26  VSS                       J11     VDDCORE                K22  VSS
F16  REFRES02             H1   VSS                       J12     VDDCORE                K23  VSS
F17  VDDPEA               H2   VSS                       J13     VSS                    K24  VSS
F18  VDDPETA              H3   VSS                       J14     VSS                    K25  VSS
F19  VDDPEHA              H4   VSS                       J15     VDDCORE                K26  VSS
F20  VSS                  H5   VSS                       J16     VDDCORE                L1   VSS
F21  VSS                  H6   VDDPEA                    J17     VSS                    L2   VSS
F22  PE01RP2              H7   VDDPEA                    J18     VSS                    L3   VSS
F23  PE01RN2              H8   VDDPEA                    J19     VDDPEA                 L4   VSS
F24  VSS                  H9   VSS                       J20     VDDPEA                 L5   VSS
F25  PE01TN2              H10  VSS                       J21     VDDPEA                 L6   VDDPEHA
F26  PE01TP2              H11  VDDCORE                   J22     PE01RP0                L7   VDDPEHA
G1   PE09TP1              H12  VDDCORE                   J23     PE01RN0                L8   VDDPEHA
G2   PE09TN1              H13  VSS                       J24     VSS                    L9   VSS
G3   VSS                  H14  VSS                       J25     PE01TN0                L10  VSS
G4   PE09RN1              H15  VDDCORE                   J26     PE01TP0                L11  VDDCORE
G5   PE09RP1              H16  VDDCORE                   K1      PE09TP3                L12  VDDCORE
G6   VSS                  H17  VSS                       K2      PE09TN3                L13  VSS
G7   VSS                  H18  VSS                       K3      VSS                    L14  VSS
G8   VDDPEHA              H19  VDDPEA                    K4      PE09RN3                L15  VDDCORE
G9   REFRES09             H20  VDDPEA                    K5      PE09RP3                L16  VDDCORE
G10  VDDPEHA              H21  VDDPEA                    K6      VDDPETA                L17  VSS
G11  VDDPETA              H22  PE01RP1                   K7      VDDPETA                L18  VSS
G12  VSS                  H23  PE01RN1                   K8      VDDPETA                L19  VDDPEHA
G13  GCLKN0               H24  VSS                       K9      VSS                    L20  REFRES01
G14  VDDPEA               H25  PE01TN1                   K10     VSS                    L21  VDDPETA
G15  P02CLKN              H26  PE01TP1                   K11     VDDCORE                L22  PE00RP3
G16  NC                   J1   PE09TP2                   K12     VDDCORE                L23  PE00RN3
G17  VDDPEA               J2   PE09TN2                   K13     VSS                    L24  VSS
                                   Table 22 PES48H12G2 Signal Pin-Out (Part 2 of 5)
                                                   26 of 44                                      November 28, 2011


 IDT 89HPES48H12G2 Data Sheet
 Pin     Function   Alt    Pin     Function        Alt    Pin        Function       Alt  Pin     Function      Alt
L25  PE00TN3              N10  VSS                       P21     VDDPEA                 T6   VDDPETA
L26  PE00TP3              N11  VDDCORE                   P22     PE00RP1                T7   VDDPETA
M1   PE04TP0              N12  VDDCORE                   P23     PE00RN1                T8   VDDPETA
M2   PE04TN0              N13  VSS                       P24     VSS                    T9   VSS
M3   VSS                  N14  VSS                       P25     PE00TN1                T10  VSS
M4   PE04RN0              N15  VDDCORE                   P26     PE00TP1                T11  VDDCORE
M5   PE04RP0              N16  VDDCORE                   R1      PE04TP2                T12  VDDCORE
M6   VSS                  N17  VSS                       R2      PE04TN2                T13  VSS
M7   VSS                  N18  VSS                       R3      VSS                    T14  VSS
M8   VSS                  N19  VDDPEHA                   R4      PE04RN2                T15  VDDCORE
M9   VSS                  N20  NC                        R5      PE04RP2                T16  VDDCORE
M10  VSS                  N21  NC                        R6      REFRES05               T17  VSS
M11  VDDCORE              N22  NC                        R7      REFRES04               T18  VSS
M12  VDDCORE              N23  REFRES00                  R8      VDDPETA                T19  VDDPEHA
M13  VSS                  N24  VSS                       R9      VSS                    T20  VDDPEHA
M14  VSS                  N25  VSS                       R10     VSS                    T21  VDDPEHA
M15  VDDCORE              N26  VSS                       R11     VDDCORE                T22  VSS
M16  VDDCORE              P1   VSS                       R12     VDDCORE                T23  VSS
M17  VSS                  P2   VSS                       R13     VSS                    T24  VSS
M18  VSS                  P3   VSS                       R14     VSS                    T25  VSS
M19  VDDPEHA              P4   VSS                       R15     VDDCORE                T26  VSS
M20  P00CLKN              P5   VSS                       R16     VDDCORE                U1   VSS
M21  P00CLKP              P6   NC                        R17     VSS                    U2   VSS
M22  PE00RP2              P7   NC                        R18     VSS                    U3   VSS
M23  PE00RN2              P8   VDDPEA                    R19     VDDPETA                U4   VSS
M24  VSS                  P9   VSS                       R20     VDDPETA                U5   VSS
M25  PE00TN2              P10  VSS                       R21     VDDPETA                U6   VDDPEHA
M26  PE00TP2              P11  VDDCORE                   R22     PE00RP0                U7   VDDPEHA
N1   PE04TP1              P12  VDDCORE                   R23     PE00RN0                U8   VDDPEHA
N2   PE04TN1              P13  VSS                       R24     VSS                    U9   VSS
N3   VSS                  P14  VSS                       R25     PE00TN0                U10  VSS
N4   PE04RN1              P15  VDDCORE                   R26     PE00TP0                U11  VDDCORE
N5   PE04RP1              P16  VDDCORE                   T1      PE04TP3                U12  VDDCORE
N6   VDDPEA               P17  VSS                       T2      PE04TN3                U13  VSS
N7   VDDPEA               P18  VSS                       T3      VSS                    U14  VSS
N8   VDDPEA               P19  VDDPEA                    T4      PE04RN3                U15  VDDCORE
N9   VSS                  P20  VDDPEA                    T5      PE04RP3                U16  VDDCORE
                                   Table 22 PES48H12G2 Signal Pin-Out (Part 3 of 5)
                                                   27 of 44                                      November 28, 2011


 IDT 89HPES48H12G2 Data Sheet
 Pin     Function   Alt    Pin     Function        Alt    Pin        Function       Alt  Pin     Function       Alt
U17  VSS                  W2   PE05TN1                   Y13     VDDPEHA                AA24 VSS
U18  VSS                  W3   VSS                       Y14     GCLKN1                 AA25 PE13TN0
U19  VSS                  W4   PE05RN1                   Y15     REFRES12               AA26 PE13TP0
U20  VSS                  W5   PE05RP1                   Y16     REFRES13               AB1  PE05TP3
U21  VSS                  W6   VDDPEA                    Y17     VDDPEA                 AB2  PE05TN3
U22  PE13RP3              W7   VDDPEA                    Y18     VDDPEHA                AB3  VDDI/O
U23  PE13RN3              W8   VDDPEA                    Y19     VDDPETA                AB4  PE05RN3
U24  VSS                  W9   VSS                       Y20     VSS                    AB5  PE05RP3
U25  PE13TN3              W10  VSS                       Y21     VSS                    AB6  PE06RP0
U26  PE13TP3              W11  VDDCORE                   Y22     PE13RP1                AB7  PE06RP1
V1   PE05TP0              W12  VDDCORE                   Y23     PE13RN1                AB8  VSS
V2   PE05TN0              W13  VSS                       Y24     VSS                    AB9  PE06RP2
V3   VSS                  W14  VSS                       Y25     PE13TN1                AB10 PE06RP3
V4   PE05RN0              W15  VDDCORE                   Y26     PE13TP1                AB11 VSS
V5   PE05RP0              W16  VDDCORE                   AA1     PE05TP2                AB12 PE07RP0
V6   VDDPEA               W17  VSS                       AA2     PE05TN2                AB13 PE07RP1
V7   VDDPEA               W18  VSS                       AA3     VDDI/O                 AB14 VSS
V8   VDDPEA               W19  VDDPEA                    AA4     PE05RN2                AB15 PE07RP2
V9   VSS                  W20  VDDPEA                    AA5     PE05RP2                AB16 PE07RP3
V10  VSS                  W21  VDDPEA                    AA6     VSS                    AB17 VSS
V11  VDDCORE              W22  VSS                       AA7     VSS                    AB18 PE12RP0
V12  VDDCORE              W23  VSS                       AA8     VDDPETA                AB19 PE12RP1
V13  VSS                  W24  VSS                       AA9     VDDPEHA                AB20 VSS
V14  VSS                  W25  VSS                       AA10    VDDPEA                 AB21 PE12RP2
V15  VDDCORE              W26  VSS                       AA11    VDDPETA                AB22 PE12RP3
V16  VDDCORE              Y1   VSS                       AA12    VDDPETA                AB23 VSS
V17  VSS                  Y2   VSS                       AA13    VDDPEHA                AB24 VDDI/O
V18  VSS                  Y3   VSS                       AA14    GCLKP1                 AB25 VSS
V19  VDDPEA               Y4   VSS                       AA15    VSS                    AB26 VSS
V20  VDDPEA               Y5   VSS                       AA16    VSS                    AC1  VDDI/O
V21  VDDPEA               Y6   VSS                       AA17    VDDPEA                 AC2  VDDI/O
V22  PE13RP2              Y7   VSS                       AA18    VDDPEHA                AC3  VSS
V23  PE13RN2              Y8   VDDPETA                   AA19    VDDPETA                AC4  VSS
V24  VSS                  Y9   VDDPEHA                   AA20    VSS                    AC5  CLKMODE2
V25  PE13TN2              Y10  VDDPEA                    AA21    VSS                    AC6  PE06RN0
V26  PE13TP2              Y11  REFRES06                  AA22    PE13RP0                AC7  PE06RN1
W1   PE05TP1              Y12  REFRES07                  AA23    PE13RN0                AC8  VSS
                                   Table 22 PES48H12G2 Signal Pin-Out (Part 4 of 5)
                                                   28 of 44                                       November 28, 2011


  IDT 89HPES48H12G2 Data Sheet
  Pin     Function   Alt    Pin       Function         Alt     Pin       Function           Alt  Pin     Function      Alt
 AC9  PE06RN2              AD7    VSS                        AE5     SWMODE1                    AF3  RSTHALT
 AC10 PE06RN3              AD8    VSS                        AE6     PE06TN0                    AF4  SWMODE2
 AC11 VSS                  AD9    VSS                        AE7     PE06TN1                    AF5  SWMODE3
 AC12 PE07RN0              AD10   VSS                        AE8     VSS                        AF6  PE06TP0
 AC13 PE07RN1              AD11   VSS                        AE9     PE06TN2                    AF7  PE06TP1
 AC14 VSS                  AD12   VSS                        AE10    PE06TN3                    AF8  VSS
 AC15 PE07RN2              AD13   VSS                        AE11    VSS                        AF9  PE06TP2
 AC16 PE07RN3              AD14   VSS                        AE12    PE07TN0                    AF10 PE06TP3
 AC17 VSS                  AD15   VSS                        AE13    PE07TN1                    AF11 VSS
 AC18 PE12RN0              AD16   VSS                        AE14    VSS                        AF12 PE07TP0
 AC19 PE12RN1              AD17   VSS                        AE15    PE07TN2                    AF13 PE07TP1
 AC20 VSS                  AD18   VSS                        AE16    PE07TN3                    AF14 VSS
 AC21 PE12RN2              AD19   VSS                        AE17    VSS                        AF15 PE07TP2
 AC22 PE12RN3              AD20   VSS                        AE18    PE12TN0                    AF16 PE07TP3
 AC23 VSS                  AD21   VSS                        AE19    PE12TN1                    AF17 VSS
 AC24 VDDI/O               AD22   VSS                        AE20    VSS                        AF18 PE12TP0
 AC25 GPIO_04         1    AD23   VSS                        AE21    PE12TN2                    AF19 PE12TP1
 AC26 GPIO_08         1    AD24   VDDI/O                     AE22    PE12TN3                    AF20 VSS
 AD1  VDDI/O               AD25   GPIO_05               2    AE23    VSS                        AF21 PE12TP2
 AD2  P23MERGEN            AD26   GPIO_06                    AE24    VDDI/O                     AF22 PE12TP3
 AD3  P1213MERGEN          AE1    P01MERGEN                  AE25    GPIO_02                 1  AF23 VSS
 AD4  GCLKFSEL             AE2    P67MERGEN                  AE26    GPIO_07                    AF24 GPIO_01            1
 AD5  SWMODE0              AE3    P89MERGEN                  AF1     CLKMODE0                   AF25 GPIO_00            1
 AD6  VSS                  AE4    VDDI/O                     AF2     P45MERGEN                  AF26 GPIO_03            1
                                       Table 22 PES48H12G2 Signal Pin-Out (Part 5 of 5)
Alternate Signal Functions
                              Pin          GPIO         1st Alternate        2nd Alternate
                             AF25         GPIO_00        PART0PERSTN                    —
                             AF24         GPIO_01        PART1PERSTN                    —
                             AE25         GPIO_02        PART2PERSTN                    —
                             AF26         GPIO_03        PART3PERSTN
                             AC25         GPIO_04               —                 P0LINKUPN
                             AD25         GPIO_05             GPEN                P0ACTIVEN
                             AC26         GPIO_08          IOEXPINTN                    —
                                       Table 23 PES48H12G2 Alternate Signal Functions
                                                       29 of 44                                          November 28, 2011


 IDT 89HPES48H12G2 Data Sheet
Power Pins
          VDDCore     VDDCore VDDI/O         VDDPEA         VDDPEA   VDDPEHA VDDPETA
            H11          P11     A3             F14             P19      F8     F11
            H12          P12    A22             F17             P20     F10     F18
            H15          P15     B3             G14             P21     F19     G11
            H16          P16    B22             G17              V6     G8      G18
            J11          R11    D1               H6              V7     G10     K6
            J12          R12    D2               H7              V8     G19     K7
            J15          R15    D25              H8             V19      L6     K8
            J16          R16    D26             H19             V20      L7     K19
            K11          T11    AA3             H20             V21      L8     K20
            K12          T12    AB3             H21              W6     L19     K21
            K15          T15   AB24              J6             W7      M19     L21
            K16          T16    AC1              J7             W8      N19     R8
            L11          U11    AC2              J8             W19     T19     R19
            L12          U12   AC24             J19             W20     T20     R20
            L15          U15    AD1             J20             W21     T21     R21
            L16          U16   AD24             J21             Y10     U6       T6
            M11          V11    AE4              N6             Y17     U7       T7
            M12          V12   AE24              N7            AA10     U8       T8
            M15          V15                     N8            AA17     Y9      Y8
            M16          V16                     P8              —      Y13     Y19
            N11          W11                                            Y18     AA8
            N12          W12                                            AA9    AA11
            N15          W15                                           AA13    AA12
            N16          W16                                           AA18    AA19
                                  Table 24 PES48H12G2 Power Pins
No Connection Pins
                                                NC
                                         G16           N22
                                         N20            P6
                                         N21            P7
                              Table 25 PES48H12G2 No Connection Pins
                                             30 of 44                          November 28, 2011


 IDT 89HPES48H12G2 Data Sheet
Ground Pins
         VSS        VSS       VSS        VSS           VSS        VSS VSS      VSS
          A1        C19       G22         K24          N25         U1 W26      AD6
          A2        C20       G23         K25          N26         U2  Y1      AD7
          A4        C21       G24         K26           P1         U3  Y2      AD8
          A7        C22       G25          L1           P2         U4  Y3      AD9
         A10         D3       G26          L2           P3         U5  Y4     AD10
         A13         D4        H1          L3           P4         U9  Y5     AD11
         A16         D7        H2          L4           P5        U10  Y6     AD12
         A19        D10        H3          L5           P9        U13  Y7     AD13
          B1        D16        H4          L9          P10        U14  Y20    AD14
          B2        D19        H5         L10          P13        U17  Y21    AD15
          B4        D23        H9         L13          P14        U18  Y24    AD16
          B7        D24       H10         L14          P17        U19 AA6     AD17
         B10         E1       H13         L17          P18        U20 AA7     AD18
         B13         E2       H14         L18          P24        U21 AA15    AD19
         B16         E3       H17         L24           R3        U24 AA16    AD20
         B19         E4       H18         M3            R9         V3 AA20    AD21
          C1         E7       H24         M6           R10         V9 AA21    AD22
          C2        E10        J3         M7           R13        V10 AA24    AD23
          C3        E13        J9         M8           R14        V13 AB8      AE8
          C4        E16       J10         M9           R17        V14 AB11     AE11
          C5        E19       J13         M10          R18        V17 AB14     AE14
          C6        E24       J14         M13          R24        V18 AB17     AE17
          C7         F3       J17         M14           T3        V24 AB20     AE20
          C8         F6       J18         M17           T9        W3  AB23     AE23
          C9         F7       J24         M18          T10        W9  AB25     AF8
         C10        F20        K3         M24           T13       W10 AB26     AF11
         C11        F21        K9         N3            T14       W13 AC3      AF14
         C12        F24       K10         N9            T17       W14 AC4      AF17
         C13         G3       K13         N10           T18       W17 AC8      AF20
         C14         G6       K14         N13           T22       W18 AC11     AF23
         C15         G7       K17         N14           T23       W22 AC14
         C16        G12       K18         N17          T24        W23 AC17
         C17        G20       K22         N18          T25        W24 AC20
         C18        G21       K23         N24          T26        W25 AC23
                                  Table 26 PES48H12G2 Ground Pins
                                              31 of 44                     November 28, 2011


  IDT 89HPES48H12G2 Data Sheet
Signals Listed Alphabetically
                     Signal Name       I/O Type      Location                   Signal Category
                    CLKMODE0                 I            AF1                          System
                    CLKMODE1                 I            A25
                    CLKMODE2                 I            AC5
                    GCLKFSEL                 I            AD4
                    GCLKN0                   I            G13
                    GCLKN1                   I            Y14
                    GCLKP0                   I            F13
                    GCLKP1                   I           AA14
                    GPIO_00                I/O           AF25                     General Purpose I/O
                    GPIO_01                I/O           AF24
                    GPIO_02                I/O           AE25
                    GPIO_03                I/O           AF26
                    GPIO_04                I/O           AC25
                    GPIO_05                I/O           AD25
                    GPIO_06                I/O           AD26
                    GPIO_07                I/O           AE26
                    GPIO_08                I/O           AC26
                    JTAG_TCK                 I            A26                            Test
                    JTAG_TDI                 I            C24
                    JTAG_TDO                O             C23
                    JTAG_TMS                 I            A24
                    JTAG_TRST_N              I            D22
                    MSMBCLK                I/O            B23                      SMBus Interface
                    MSMBDAT                I/O            A23
                    NO CONNECT                   See Table 25 for a listing of No Connect pins.
                    P00CLKN                  I            M20                        PCI Express
                    P00CLKP                  I            M21
                    P02CLKN                  I            G15
                    P02CLKP                  I            F15
                                Table 27 PES48H12G2 Alphabetical Signal List (Part 1 of 8)
                                                     32 of 44                                         November 28, 2011


IDT 89HPES48H12G2 Data Sheet
                   Signal Name       I/O Type      Location                Signal Category
                  P01MERGEN              I             AE1                         System
                  P23MERGEN              I             AD2
                  P45MERGEN              I             AF2
                  P67MERGEN              I             AE2
                  P89MERGEN              I             AE3
                  P1213MERGEN            I             AD3
                  PE00RN0                I             R23                      PCI Express
                  PE00RN1                I             P23
                  PE00RN2                I             M23
                  PE00RN3                I             L23
                  PE00RP0                I             R22
                  PE00RP1                I             P22
                  PE00RP2                I             M22
                  PE00RP3                I             L22
                  PE00TN0                O             R25
                  PE00TN1                O             P25
                  PE00TN2                O             M25
                  PE00TN3                O             L25
                  PE00TP0                O             R26
                  PE00TP1                O             P26
                  PE00TP2                O             M26
                  PE00TP3                O             L26
                  PE01RN0                I             J23
                  PE01RN1                I             H23
                  PE01RN2                I             F23
                  PE01RN3                I             E23
                  PE01RP0                I             J22
                  PE01RP1                I             H22
                  PE01RP2                I             F22
                  PE01RP3                I             E22
                  PE01TN0                O             J25
                  PE01TN1                O             H25
                  PE01TN2                O             F25
                  PE01TN3                O             E25
                  PE01TP0                O             J26
                  PE01TP1                O             H26
                              Table 27 PES48H12G2 Alphabetical Signal List (Part 2 of 8)
                                                   33 of 44                                 November 28, 2011


IDT 89HPES48H12G2 Data Sheet
                   Signal Name      I/O Type      Location                Signal Category
                  PE01TP2               O             F26                   PCI Express (cont.)
                  PE01TP3               O             E26
                  PE02RN0               I             D21
                  PE02RN1               I             D20
                  PE02RN2               I             D18
                  PE02RN3               I             D17
                  PE02RP0               I             E21
                  PE02RP1               I             E20
                  PE02RP2               I             E18
                  PE02RP3               I             E17
                  PE02TN0               O             B21
                  PE02TN1               O             B20
                  PE02TN2               O             B18
                  PE02TN3               O             B17
                  PE02TP0               O             A21
                  PE02TP1               O             A20
                  PE02TP2               O             A18
                  PE02TP3               O             A17
                  PE03RN0               I             D15
                  PE03RN1               I             D14
                  PE03RN2               I             D12
                  PE03RN3               I             D11
                  PE03RP0               I             E15
                  PE03RP1               I             E14
                  PE03RP2               I             E12
                  PE03RP3               I             E11
                  PE03TN0               O             B15
                  PE03TN1               O             B14
                  PE03TN2               O             B12
                  PE03TN3               O             B11
                  PE03TP0               O             A15
                  PE03TP1               O             A14
                  PE03TP2               O             A12
                  PE03TP3               O             A11
                  PE04RN0               I             M4
                  PE04RN1               I             N4
                             Table 27 PES48H12G2 Alphabetical Signal List (Part 3 of 8)
                                                  34 of 44                                      November 28, 2011


IDT 89HPES48H12G2 Data Sheet
                   Signal Name      I/O Type      Location                Signal Category
                  PE04RN2               I              R4                   PCI Express (cont.)
                  PE04RN3               I              T4
                  PE04RP0               I             M5
                  PE04RP1               I             N5
                  PE04RP2               I             R5
                  PE04RP3               I              T5
                  PE04TN0               O             M2
                  PE04TN1               O             N2
                  PE04TN2               O             R2
                  PE04TN3               O              T2
                  PE04TP0               O             M1
                  PE04TP1               O             N1
                  PE04TP2               O             R1
                  PE04TP3               O              T1
                  PE05RN0               I              V4
                  PE05RN1               I             W4
                  PE05RN2               I             AA4
                  PE05RN3               I             AB4
                  PE05RP0               I              V5
                  PE05RP1               I             W5
                  PE05RP2               I             AA5
                  PE05RP3               I             AB5
                  PE05TN0               O              V2
                  PE05TN1               O             W2
                  PE05TN2               O             AA2
                  PE05TN3               O             AB2
                  PE05TP0               O              V1
                  PE05TP1               O             W1
                  PE05TP2               O             AA1
                  PE05TP3               O             AB1
                  PE06RN0               I             AC6
                  PE06RN1               I             AC7
                  PE06RN2               I             AC9
                  PE06RN3               I            AC10
                  PE06RP0               I             AB6
                  PE06RP1               I             AB7
                             Table 27 PES48H12G2 Alphabetical Signal List (Part 4 of 8)
                                                  35 of 44                                      November 28, 2011


IDT 89HPES48H12G2 Data Sheet
                   Signal Name      I/O Type      Location                Signal Category
                  PE06RP2               I             AB9                   PCI Express (cont.)
                  PE06RP3               I            AB10
                  PE06TN0               O             AE6
                  PE06TN1               O             AE7
                  PE06TN2               O             AE9
                  PE06TN3               O            AE10
                  PE06TP0               O             AF6
                  PE06TP1               O             AF7
                  PE06TP2               O             AF9
                  PE06TP3               O            AF10
                  PE07RN0               I            AC12
                  PE07RN1               I            AC13
                  PE07RN2               I            AC15
                  PE07RN3               I            AC16
                  PE07RP0               I            AB12
                  PE07RP1               I            AB13
                  PE07RP2               I            AB15
                  PE07RP3               I            AB16
                  PE07TN0               O            AE12
                  PE07TN1               O            AE13
                  PE07TN2               O            AE15
                  PE07TN3               O            AE16
                  PE07TP0               O            AF12
                  PE07TP1               O            AF13
                  PE07TP2               O            AF15
                  PE07TP3               O            AF16
                  PE08RN0               I             D9
                  PE08RN1               I             D8
                  PE08RN2               I             D6
                  PE08RN3               I             D5
                  PE08RP0               I             E9
                  PE08RP1               I             E8
                  PE08RP2               I             E6
                  PE08RP3               I             E5
                  PE08TN0               O             B9
                  PE08TN1               O             B8
                             Table 27 PES48H12G2 Alphabetical Signal List (Part 5 of 8)
                                                  36 of 44                                      November 28, 2011


IDT 89HPES48H12G2 Data Sheet
                   Signal Name      I/O Type      Location                Signal Category
                  PE08TN2               O             B6                    PCI Express (cont.)
                  PE08TN3               O             B5
                  PE08TP0               O             A9
                  PE08TP1               O             A8
                  PE08TP2               O             A6
                  PE08TP3               O             A5
                  PE09RN0               I             F4
                  PE09RN1               I             G4
                  PE09RN2               I             J4
                  PE09RN3               I             K4
                  PE09RP0               I             F5
                  PE09RP1               I             G5
                  PE09RP2               I             J5
                  PE09RP3               I             K5
                  PE09TN0               O             F2
                  PE09TN1               O             G2
                  PE09TN2               O             J2
                  PE09TN3               O             K2
                  PE09TP0               O             F1
                  PE09TP1               O             G1
                  PE09TP2               O             J1
                  PE09TP3               O             K1
                  PE12RN0               I            AC18
                  PE12RN1               I            AC19
                  PE12RN2               I            AC21
                  PE12RN3               I            AC22
                  PE12RP0               I            AB18
                  PE12RP1               I            AB19
                  PE12RP2               I            AB21
                  PE12RP3               I            AB22
                  PE12TN0               O            AE18
                  PE12TN1               O            AE19
                  PE12TN2               O            AE21
                  PE12TN3               O            AE22
                  PE12TP0               O            AF18
                  PE12TP1               O            AF19
                             Table 27 PES48H12G2 Alphabetical Signal List (Part 6 of 8)
                                                  37 of 44                                      November 28, 2011


IDT 89HPES48H12G2 Data Sheet
                   Signal Name      I/O Type      Location                Signal Category
                  PE12TP2                O           AF21                   PCI Express (cont.)
                  PE12TP3                O           AF22
                  PE13RN0                 I          AA23
                  PE13RN1                 I           Y23
                  PE13RN2                 I           V23
                  PE13RN3                 I           U23
                  PE13RP0                 I          AA22
                  PE13RP1                 I           Y22
                  PE13RP2                 I           V22
                  PE13RP3                 I           U22
                  PE13TN0                O           AA25
                  PE13TN1                O            Y25
                  PE13TN2                O            V25
                  PE13TN3                O            U25
                  PE13TP0                O           AA26
                  PE13TP1                O            Y26
                  PE13TP2                O            V26
                  PE13TP3                O            U26
                  PERSTN                  I           B24                         System
                  REFRES00              I/O           N23              SerDes Reference Resistors
                  REFRES01              I/O           L20
                  REFRES02              I/O           F16
                  REFRES03              I/O           D13
                  REFRES04              I/O           R7
                  REFRES05              I/O           R6
                  REFRES06              I/O           Y11
                  REFRES07              I/O           Y12
                  REFRES08              I/O            F9
                  REFRES09              I/O           G9
                  REFRES12              I/O           Y15
                  REFRES13              I/O           Y16
                  REFRESPLL             I/O           F12
                  RSTHALT                 I           AF3                         System
                             Table 27 PES48H12G2 Alphabetical Signal List (Part 7 of 8)
                                                  38 of 44                                        November 28, 2011


IDT 89HPES48H12G2 Data Sheet
                   Signal Name         I/O Type      Location                   Signal Category
                  SSMBADDR1                  I           C26                       SMBus Interface
                  SSMBADDR2                  I           B26
                  SSMBCLK                  I/O           C25
                  SSMBDAT                  I/O           B25
                  SWMODE0                    I           AD5                            System
                  SWMODE1                    I           AE5
                  SWMODE2                    I           AF4
                  SWMODE3                    I           AF5
                  VDDCORE, VDDI/O,                 See Table 24 for a listing of power pins.
                  VDDPEA, VDDPEHA,
                  VDDPETA
                  VSS                             See Table 26 for a listing of ground pins.
                                Table 27 PES48H12G2 Alphabetical Signal List (Part 8 of 8)
                                                     39 of 44                                      November 28, 2011


 IDT 89HPES48H12G2 Data Sheet
PES48H12G2 Pinout — Top View
            1  2  3  4    5  6   7  8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26
          A                                                                                     A
          B                                                                                     B
          C                                                                                     C
          D                                                                                     D
          E                                                                                     E
          F                                 X                          X                        F
         G                                  X                  X       X                       G
          H                                                                                     H
          J                                                                                     J
          K                  X X X                                       X X X                  K
          L                                                                  X                  L
         M                                                                                     M
          N                                                                XXX                  N
          P                  X X                                                                P
          R                         X                                    X X X                  R
          T                  X X X                                                              T
          U                                                                                     U
          V                                                                                     V
         W                                                                                     W
          Y                         X                                    X                      Y
         AA                         X       X X                          X                     AA
         AB                                                                                    AB
         AC                                                                                    AC
         AD                                                                                    AD
         AE                                                                                    AE
         AF                                                                                    AF
            1  2  3   4   5  6   7  8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26
                    VDDCore (Power)
                                       X   VDDPETA (Transmitter Power)         Signals
                    VDDI/O (Power)         VDDPEA (Analog Power)               No Connect
                    Vss (Ground)           VDDPEHA (High Analog Power)
                                                40 of 44                                  November 28, 2011


 IDT 89HPES48H12G2 Data Sheet
PES48H12G2 Package Drawing — 676-Pin BL676/BLG676
                              41 of 44            November 28, 2011


 IDT 89HPES48H12G2 Data Sheet
Option A Package Drawing — Page Two
                                    42 of 44 November 28, 2011


 IDT 89HPES48H12G2 Data Sheet
Revision History
  January 21, 2010: Publication of Final data sheet.
  March 30, 2011: In Table 13, added VDDPETA to footnote #1.
  November 28, 2011: Added new Tables 20 and 21, SMBus Characterization and Timing.
                                                             43 of 44               November 28, 2011


 IDT 89HPES48H12G2 Data Sheet
Ordering Information
        NN           A          NNANN        AN            AA          AA              A                             Legend
                                                                                                                   A = Alpha Character
                                                                                                                   N = Numeric Character
      Product    Operating     Product     Generation Device         Package Temp Range
      Family      Voltage       Detail      Series     Revision
                                                                                           Blank       Commercial Temperature
                                                                                                       (0°C to +70°C Ambient)
                                                                                            I          Industrial Temperature
                                                                                                       (-40° C to +85° C Ambient)
                                                                                            BL          676-ball FCBGA
                                                                                            BLG        676-ball FCBGA, Green
                                                                                            ZB        ZB revision
                                                                                            ZC        ZC revision
                                                                                            G2         PCIe Gen 2
                                                                                           48H12       48-lane, 12-port
                                                                                            H         1.0V +/- 0.1V Core Voltage
                                                                                           89         Serial Switching Product
Valid Combinations
    89H48H12G2ZBBL         676-ball FCBGA package, Commercial Temperature
    89H48H12G2ZBBLG        676-ball Green FCBGA package, Commercial Temperature
    89H48H12G2ZBBLI        676-ball FCBGA package, Industrial Temperature
    89H48H12G2ZBBLGI       676-ball Green FCBGA package, Industrial Temperature
    89H48H12G2ZCBL         676-ball FCBGA package, Commercial Temperature
    89H48H12G2ZCBLG        676-ball Green FCBGA package, Commercial Temperature
    89H48H12G2ZCBLI        676-ball FCBGA package, Industrial Temperature
    89H48H12G2ZCBLGI       676-ball Green FCBGA package, Industrial Temperature
                             CORPORATE HEADQUARTERS                      for SALES:                           for Tech Support:
                             6024 Silver Creek Valley Road               800-345-7015 or 408-284-8200         email: ssdhelp@idt.com
                        ®
                             San Jose, CA 95138                          fax: 408-284-2775                    phone: 408-284-8208
                                                                         www.idt.com
                                                                44 of 44                                              November 28, 2011


 IMPORTANT NOTICE AND DISCLAIMER
 RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL
 SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING
 REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND
 OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED,
 INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
 PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
 These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible
 for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3)
 ensuring your application meets applicable standards, and any other safety, security, or other requirements. These
 resources are subject to change without notice. Renesas grants you permission to use these resources only for
 development of an application that uses Renesas products. Other reproduction or use of these resources is strictly
 prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property.
 Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims,
 damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject
 to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources
 expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
                                                                                                               (Rev.1.0 Mar 2020)
Corporate Headquarters                                                  Contact Information
TOYOSU FORESIA, 3-2-24 Toyosu,                                          For further information on a product, technology, the most
Koto-ku, Tokyo 135-0061, Japan                                          up-to-date version of a document, or your nearest sales
www.renesas.com                                                         office, please visit:
                                                                        www.renesas.com/contact/
Trademarks
Renesas and the Renesas logo are trademarks of Renesas
Electronics Corporation. All trademarks and registered
trademarks are the property of their respective owners.
                                                                      © 2020 Renesas Electronics Corporation. All rights reserved.


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Renesas Electronics:
 89H48H12G2ZCBLG 89H48H12G2ZCBLI 89H48H12G2ZCBL8 89H48H12G2ZCBLGI8 89H48H12G2ZCBLG8
89H48H12G2ZCBLI8 89H48H12G2ZCBL 89H48H12G2ZCBLGI
