<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › kernel › cpu › sh4a › setup-sh7786.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>setup-sh7786.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SH7786 Setup</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009 - 2011  Renesas Solutions Corp.</span>
<span class="cm"> * Kuninori Morimoto &lt;morimoto.kuninori@renesas.com&gt;</span>
<span class="cm"> * Paul Mundt &lt;paul.mundt@renesas.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Based on SH7785 Setup</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2007  Paul Mundt</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/serial.h&gt;</span>
<span class="cp">#include &lt;linux/serial_sci.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>
<span class="cp">#include &lt;linux/sh_timer.h&gt;</span>
<span class="cp">#include &lt;linux/sh_dma.h&gt;</span>
<span class="cp">#include &lt;linux/sh_intc.h&gt;</span>
<span class="cp">#include &lt;cpu/dma-register.h&gt;</span>
<span class="cp">#include &lt;asm/mmzone.h&gt;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif0_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="mh">0xffea0000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span> <span class="o">|</span> <span class="n">SCSCR_CKE1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>		<span class="o">=</span> <span class="p">{</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x700</span><span class="p">),</span>
			    <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x720</span><span class="p">),</span>
			    <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x760</span><span class="p">),</span>
			    <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x740</span><span class="p">)</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">regtype</span>	<span class="o">=</span> <span class="n">SCIx_SH4_SCIF_FIFODATA_REGTYPE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif0_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * The rest of these all have multiplexed IRQs</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif1_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="mh">0xffeb0000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span> <span class="o">|</span> <span class="n">SCSCR_CKE1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>		<span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x780</span><span class="p">)),</span>
	<span class="p">.</span><span class="n">regtype</span>	<span class="o">=</span> <span class="n">SCIx_SH4_SCIF_FIFODATA_REGTYPE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif1_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif1_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif2_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="mh">0xffec0000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span> <span class="o">|</span> <span class="n">SCSCR_CKE1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>		<span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x840</span><span class="p">)),</span>
	<span class="p">.</span><span class="n">regtype</span>	<span class="o">=</span> <span class="n">SCIx_SH4_SCIF_FIFODATA_REGTYPE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif2_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif2_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif3_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="mh">0xffed0000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span> <span class="o">|</span> <span class="n">SCSCR_CKE1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>		<span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x860</span><span class="p">)),</span>
	<span class="p">.</span><span class="n">regtype</span>	<span class="o">=</span> <span class="n">SCIx_SH4_SCIF_FIFODATA_REGTYPE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif3_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif3_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif4_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="mh">0xffee0000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span> <span class="o">|</span> <span class="n">SCSCR_CKE1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>		<span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x880</span><span class="p">)),</span>
	<span class="p">.</span><span class="n">regtype</span>	<span class="o">=</span> <span class="n">SCIx_SH4_SCIF_FIFODATA_REGTYPE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif4_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif4_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif5_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="mh">0xffef0000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span> <span class="o">|</span> <span class="n">SCSCR_CKE1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>		<span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x8a0</span><span class="p">)),</span>
	<span class="p">.</span><span class="n">regtype</span>	<span class="o">=</span> <span class="n">SCIx_SH4_SCIF_FIFODATA_REGTYPE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif5_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif5_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu0_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clockevent_rating</span> <span class="o">=</span> <span class="mi">200</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu0_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffd80008</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffd80013</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x400</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu0_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu0_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu0_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu1_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clocksource_rating</span> <span class="o">=</span> <span class="mi">200</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu1_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffd80014</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffd8001f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x420</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu1_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu1_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu1_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu1_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu2_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x1c</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu2_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffd80020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffd8002f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x440</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu2_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu2_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu2_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu2_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu3_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu3_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffda0008</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffda0013</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x480</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu3_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu3_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu3_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu3_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu4_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu4_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffda0014</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffda001f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x4a0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu4_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu4_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu4_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu4_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu5_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x1c</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu5_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffda0020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffda002b</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x4c0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu5_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu5_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu5_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu5_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu6_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu6_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffdc0008</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffdc0013</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x7a0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu6_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu6_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu6_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu6_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu7_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu7_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffdc0014</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffdc001f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x7a0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu7_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu7_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu7_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu7_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu8_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x1c</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu8_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffdc0020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffdc002b</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x7a0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu8_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu8_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu8_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu8_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu9_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu9_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffde0008</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffde0013</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x7c0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu9_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">9</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu9_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu9_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu9_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu10_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu10_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffde0014</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffde001f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x7c0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu10_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">10</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu10_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu10_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu10_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu11_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x1c</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu11_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffde0020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffde002b</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x7c0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu11_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">11</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu11_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu11_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu11_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">sh_dmae_channel</span> <span class="n">dmac0_channels</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x50</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x60</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ts_shift</span><span class="p">[]</span> <span class="o">=</span> <span class="n">TS_SHIFT</span><span class="p">;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_dmae_pdata</span> <span class="n">dma0_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel</span>	<span class="o">=</span> <span class="n">dmac0_channels</span><span class="p">,</span>
	<span class="p">.</span><span class="n">channel_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dmac0_channels</span><span class="p">),</span>
	<span class="p">.</span><span class="n">ts_low_shift</span>	<span class="o">=</span> <span class="n">CHCR_TS_LOW_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_low_mask</span>	<span class="o">=</span> <span class="n">CHCR_TS_LOW_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_high_shift</span>	<span class="o">=</span> <span class="n">CHCR_TS_HIGH_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_high_mask</span>	<span class="o">=</span> <span class="n">CHCR_TS_HIGH_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_shift</span>	<span class="o">=</span> <span class="n">ts_shift</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_shift_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ts_shift</span><span class="p">),</span>
	<span class="p">.</span><span class="n">dmaor_init</span>	<span class="o">=</span> <span class="n">DMAOR_INIT</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Resource order important! */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">dmac0_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="cm">/* Channel registers and DMAOR */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe008020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe00808f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="cm">/* DMARSx */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe009000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe00900b</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;error_irq&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x5c0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x5c0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="cm">/* IRQ for channels 0-5 */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x500</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x5a0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dma0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-dma-engine&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">dmac0_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dmac0_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dma0_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cp">#define USB_EHCI_START 0xffe70000</span>
<span class="cp">#define USB_OHCI_START 0xffe70400</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">usb_ehci_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">USB_EHCI_START</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">USB_EHCI_START</span> <span class="o">+</span> <span class="mh">0x3ff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xba0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xba0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">usb_ehci_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_ehci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dma_mask</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">usb_ehci_device</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">coherent_dma_mask</span><span class="p">,</span>
		<span class="p">.</span><span class="n">coherent_dma_mask</span>	<span class="o">=</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">usb_ehci_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">usb_ehci_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">usb_ohci_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">USB_OHCI_START</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">USB_OHCI_START</span> <span class="o">+</span> <span class="mh">0x3ff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xba0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xba0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">usb_ohci_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_ohci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dma_mask</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">usb_ohci_device</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">coherent_dma_mask</span><span class="p">,</span>
		<span class="p">.</span><span class="n">coherent_dma_mask</span>	<span class="o">=</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">usb_ohci_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">usb_ohci_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">sh7786_early_devices</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">scif0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif2_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif3_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif4_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif5_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu2_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu3_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu4_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu5_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu6_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu7_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu8_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu9_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu10_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu11_device</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">sh7786_devices</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">dma0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">usb_ehci_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">usb_ohci_device</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Please call this function if your platform board</span>
<span class="cm"> * use external clock for USB</span>
<span class="cm"> * */</span>
<span class="cp">#define USBCTL0		0xffe70858</span>
<span class="cp">#define CLOCK_MODE_MASK 0xffffff7f</span>
<span class="cp">#define EXT_CLOCK_MODE  0x00000080</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">sh7786_usb_use_exclock</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">USBCTL0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">CLOCK_MODE_MASK</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span> <span class="o">|</span> <span class="n">EXT_CLOCK_MODE</span><span class="p">,</span> <span class="n">USBCTL0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define USBINITREG1	0xffe70094</span>
<span class="cp">#define USBINITREG2	0xffe7009c</span>
<span class="cp">#define USBINITVAL1	0x00ff0040</span>
<span class="cp">#define USBINITVAL2	0x00000001</span>

<span class="cp">#define USBPCTL1	0xffe70804</span>
<span class="cp">#define USBST		0xffe70808</span>
<span class="cp">#define PHY_ENB		0x00000001</span>
<span class="cp">#define PLL_ENB		0x00000002</span>
<span class="cp">#define PHY_RST		0x00000004</span>
<span class="cp">#define ACT_PLL_STATUS	0xc0000000</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">sh7786_usb_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">1000000</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * USB initial settings</span>
<span class="cm">	 *</span>
<span class="cm">	 * The following settings are necessary</span>
<span class="cm">	 * for using the USB modules.</span>
<span class="cm">	 *</span>
<span class="cm">	 * see &quot;USB Initial Settings&quot; for detail</span>
<span class="cm">	 */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">USBINITVAL1</span><span class="p">,</span> <span class="n">USBINITREG1</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">USBINITVAL2</span><span class="p">,</span> <span class="n">USBINITREG2</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Set the PHY and PLL enable bit</span>
<span class="cm">	 */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">PHY_ENB</span> <span class="o">|</span> <span class="n">PLL_ENB</span><span class="p">,</span> <span class="n">USBPCTL1</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">i</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ACT_PLL_STATUS</span> <span class="o">==</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">USBST</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">ACT_PLL_STATUS</span><span class="p">))</span> <span class="p">{</span>
			<span class="cm">/* Set the PHY RST bit */</span>
			<span class="n">__raw_writel</span><span class="p">(</span><span class="n">PHY_ENB</span> <span class="o">|</span> <span class="n">PLL_ENB</span> <span class="o">|</span> <span class="n">PHY_RST</span><span class="p">,</span> <span class="n">USBPCTL1</span><span class="p">);</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;sh7786 usb setup done</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">cpu_relax</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">UNUSED</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>

	<span class="cm">/* interrupt sources */</span>
	<span class="n">IRL0_LLLL</span><span class="p">,</span> <span class="n">IRL0_LLLH</span><span class="p">,</span> <span class="n">IRL0_LLHL</span><span class="p">,</span> <span class="n">IRL0_LLHH</span><span class="p">,</span>
	<span class="n">IRL0_LHLL</span><span class="p">,</span> <span class="n">IRL0_LHLH</span><span class="p">,</span> <span class="n">IRL0_LHHL</span><span class="p">,</span> <span class="n">IRL0_LHHH</span><span class="p">,</span>
	<span class="n">IRL0_HLLL</span><span class="p">,</span> <span class="n">IRL0_HLLH</span><span class="p">,</span> <span class="n">IRL0_HLHL</span><span class="p">,</span> <span class="n">IRL0_HLHH</span><span class="p">,</span>
	<span class="n">IRL0_HHLL</span><span class="p">,</span> <span class="n">IRL0_HHLH</span><span class="p">,</span> <span class="n">IRL0_HHHL</span><span class="p">,</span>

	<span class="n">IRL4_LLLL</span><span class="p">,</span> <span class="n">IRL4_LLLH</span><span class="p">,</span> <span class="n">IRL4_LLHL</span><span class="p">,</span> <span class="n">IRL4_LLHH</span><span class="p">,</span>
	<span class="n">IRL4_LHLL</span><span class="p">,</span> <span class="n">IRL4_LHLH</span><span class="p">,</span> <span class="n">IRL4_LHHL</span><span class="p">,</span> <span class="n">IRL4_LHHH</span><span class="p">,</span>
	<span class="n">IRL4_HLLL</span><span class="p">,</span> <span class="n">IRL4_HLLH</span><span class="p">,</span> <span class="n">IRL4_HLHL</span><span class="p">,</span> <span class="n">IRL4_HLHH</span><span class="p">,</span>
	<span class="n">IRL4_HHLL</span><span class="p">,</span> <span class="n">IRL4_HHLH</span><span class="p">,</span> <span class="n">IRL4_HHHL</span><span class="p">,</span>

	<span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span> <span class="n">IRQ4</span><span class="p">,</span> <span class="n">IRQ5</span><span class="p">,</span> <span class="n">IRQ6</span><span class="p">,</span> <span class="n">IRQ7</span><span class="p">,</span>
	<span class="n">WDT</span><span class="p">,</span>
	<span class="n">TMU0_0</span><span class="p">,</span> <span class="n">TMU0_1</span><span class="p">,</span> <span class="n">TMU0_2</span><span class="p">,</span> <span class="n">TMU0_3</span><span class="p">,</span>
	<span class="n">TMU1_0</span><span class="p">,</span> <span class="n">TMU1_1</span><span class="p">,</span> <span class="n">TMU1_2</span><span class="p">,</span>
	<span class="n">DMAC0_0</span><span class="p">,</span> <span class="n">DMAC0_1</span><span class="p">,</span> <span class="n">DMAC0_2</span><span class="p">,</span> <span class="n">DMAC0_3</span><span class="p">,</span> <span class="n">DMAC0_4</span><span class="p">,</span> <span class="n">DMAC0_5</span><span class="p">,</span> <span class="n">DMAC0_6</span><span class="p">,</span>
	<span class="n">HUDI1</span><span class="p">,</span> <span class="n">HUDI0</span><span class="p">,</span>
	<span class="n">DMAC1_0</span><span class="p">,</span> <span class="n">DMAC1_1</span><span class="p">,</span> <span class="n">DMAC1_2</span><span class="p">,</span> <span class="n">DMAC1_3</span><span class="p">,</span>
	<span class="n">HPB_0</span><span class="p">,</span> <span class="n">HPB_1</span><span class="p">,</span> <span class="n">HPB_2</span><span class="p">,</span>
	<span class="n">SCIF0_0</span><span class="p">,</span> <span class="n">SCIF0_1</span><span class="p">,</span> <span class="n">SCIF0_2</span><span class="p">,</span> <span class="n">SCIF0_3</span><span class="p">,</span>
	<span class="n">SCIF1</span><span class="p">,</span>
	<span class="n">TMU2</span><span class="p">,</span> <span class="n">TMU3</span><span class="p">,</span>
	<span class="n">SCIF2</span><span class="p">,</span> <span class="n">SCIF3</span><span class="p">,</span> <span class="n">SCIF4</span><span class="p">,</span> <span class="n">SCIF5</span><span class="p">,</span>
	<span class="n">Eth_0</span><span class="p">,</span> <span class="n">Eth_1</span><span class="p">,</span>
	<span class="n">PCIeC0_0</span><span class="p">,</span> <span class="n">PCIeC0_1</span><span class="p">,</span> <span class="n">PCIeC0_2</span><span class="p">,</span>
	<span class="n">PCIeC1_0</span><span class="p">,</span> <span class="n">PCIeC1_1</span><span class="p">,</span> <span class="n">PCIeC1_2</span><span class="p">,</span>
	<span class="n">USB</span><span class="p">,</span>
	<span class="n">I2C0</span><span class="p">,</span> <span class="n">I2C1</span><span class="p">,</span>
	<span class="n">DU</span><span class="p">,</span>
	<span class="n">SSI0</span><span class="p">,</span> <span class="n">SSI1</span><span class="p">,</span> <span class="n">SSI2</span><span class="p">,</span> <span class="n">SSI3</span><span class="p">,</span>
	<span class="n">PCIeC2_0</span><span class="p">,</span> <span class="n">PCIeC2_1</span><span class="p">,</span> <span class="n">PCIeC2_2</span><span class="p">,</span>
	<span class="n">HAC0</span><span class="p">,</span> <span class="n">HAC1</span><span class="p">,</span>
	<span class="n">FLCTL</span><span class="p">,</span>
	<span class="n">HSPI</span><span class="p">,</span>
	<span class="n">GPIO0</span><span class="p">,</span> <span class="n">GPIO1</span><span class="p">,</span>
	<span class="n">Thermal</span><span class="p">,</span>
	<span class="n">INTICI0</span><span class="p">,</span> <span class="n">INTICI1</span><span class="p">,</span> <span class="n">INTICI2</span><span class="p">,</span> <span class="n">INTICI3</span><span class="p">,</span>
	<span class="n">INTICI4</span><span class="p">,</span> <span class="n">INTICI5</span><span class="p">,</span> <span class="n">INTICI6</span><span class="p">,</span> <span class="n">INTICI7</span><span class="p">,</span>

	<span class="cm">/* Muxed sub-events */</span>
	<span class="n">TXI1</span><span class="p">,</span> <span class="n">BRI1</span><span class="p">,</span> <span class="n">RXI1</span><span class="p">,</span> <span class="n">ERI1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">sh7786_vectors</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">WDT</span><span class="p">,</span> <span class="mh">0x3e0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU0_0</span><span class="p">,</span> <span class="mh">0x400</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU0_1</span><span class="p">,</span> <span class="mh">0x420</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU0_2</span><span class="p">,</span> <span class="mh">0x440</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU0_3</span><span class="p">,</span> <span class="mh">0x460</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU1_0</span><span class="p">,</span> <span class="mh">0x480</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU1_1</span><span class="p">,</span> <span class="mh">0x4a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU1_2</span><span class="p">,</span> <span class="mh">0x4c0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0_0</span><span class="p">,</span> <span class="mh">0x500</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0_1</span><span class="p">,</span> <span class="mh">0x520</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0_2</span><span class="p">,</span> <span class="mh">0x540</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0_3</span><span class="p">,</span> <span class="mh">0x560</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0_4</span><span class="p">,</span> <span class="mh">0x580</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0_5</span><span class="p">,</span> <span class="mh">0x5a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0_6</span><span class="p">,</span> <span class="mh">0x5c0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">HUDI1</span><span class="p">,</span> <span class="mh">0x5e0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">HUDI0</span><span class="p">,</span> <span class="mh">0x600</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1_0</span><span class="p">,</span> <span class="mh">0x620</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1_1</span><span class="p">,</span> <span class="mh">0x640</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1_2</span><span class="p">,</span> <span class="mh">0x660</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1_3</span><span class="p">,</span> <span class="mh">0x680</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">HPB_0</span><span class="p">,</span> <span class="mh">0x6a0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">HPB_1</span><span class="p">,</span> <span class="mh">0x6c0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">HPB_2</span><span class="p">,</span> <span class="mh">0x6e0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF0_0</span><span class="p">,</span> <span class="mh">0x700</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF0_1</span><span class="p">,</span> <span class="mh">0x720</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF0_2</span><span class="p">,</span> <span class="mh">0x740</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF0_3</span><span class="p">,</span> <span class="mh">0x760</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF1</span><span class="p">,</span> <span class="mh">0x780</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU2</span><span class="p">,</span> <span class="mh">0x7a0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU3</span><span class="p">,</span> <span class="mh">0x7c0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF2</span><span class="p">,</span> <span class="mh">0x840</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF3</span><span class="p">,</span> <span class="mh">0x860</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF4</span><span class="p">,</span> <span class="mh">0x880</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF5</span><span class="p">,</span> <span class="mh">0x8a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">Eth_0</span><span class="p">,</span> <span class="mh">0x8c0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">Eth_1</span><span class="p">,</span> <span class="mh">0x8e0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCIeC0_0</span><span class="p">,</span> <span class="mh">0xae0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCIeC0_1</span><span class="p">,</span> <span class="mh">0xb00</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCIeC0_2</span><span class="p">,</span> <span class="mh">0xb20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCIeC1_0</span><span class="p">,</span> <span class="mh">0xb40</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCIeC1_1</span><span class="p">,</span> <span class="mh">0xb60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCIeC1_2</span><span class="p">,</span> <span class="mh">0xb80</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">USB</span><span class="p">,</span> <span class="mh">0xba0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">I2C0</span><span class="p">,</span> <span class="mh">0xcc0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">I2C1</span><span class="p">,</span> <span class="mh">0xce0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DU</span><span class="p">,</span> <span class="mh">0xd00</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SSI0</span><span class="p">,</span> <span class="mh">0xd20</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SSI1</span><span class="p">,</span> <span class="mh">0xd40</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SSI2</span><span class="p">,</span> <span class="mh">0xd60</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SSI3</span><span class="p">,</span> <span class="mh">0xd80</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCIeC2_0</span><span class="p">,</span> <span class="mh">0xda0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCIeC2_1</span><span class="p">,</span> <span class="mh">0xdc0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCIeC2_2</span><span class="p">,</span> <span class="mh">0xde0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">HAC0</span><span class="p">,</span> <span class="mh">0xe00</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">HAC1</span><span class="p">,</span> <span class="mh">0xe20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">FLCTL</span><span class="p">,</span> <span class="mh">0xe40</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">HSPI</span><span class="p">,</span> <span class="mh">0xe80</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">GPIO0</span><span class="p">,</span> <span class="mh">0xea0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">GPIO1</span><span class="p">,</span> <span class="mh">0xec0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">Thermal</span><span class="p">,</span> <span class="mh">0xee0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">INTICI0</span><span class="p">,</span> <span class="mh">0xf00</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">INTICI1</span><span class="p">,</span> <span class="mh">0xf20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">INTICI2</span><span class="p">,</span> <span class="mh">0xf40</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">INTICI3</span><span class="p">,</span> <span class="mh">0xf60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">INTICI4</span><span class="p">,</span> <span class="mh">0xf80</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">INTICI5</span><span class="p">,</span> <span class="mh">0xfa0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">INTICI6</span><span class="p">,</span> <span class="mh">0xfc0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">INTICI7</span><span class="p">,</span> <span class="mh">0xfe0</span><span class="p">),</span>
<span class="p">};</span>

<span class="cp">#define CnINTMSK0	0xfe410030</span>
<span class="cp">#define CnINTMSK1	0xfe410040</span>
<span class="cp">#define CnINTMSKCLR0	0xfe410050</span>
<span class="cp">#define CnINTMSKCLR1	0xfe410060</span>
<span class="cp">#define CnINT2MSKR0	0xfe410a20</span>
<span class="cp">#define CnINT2MSKR1	0xfe410a24</span>
<span class="cp">#define CnINT2MSKR2	0xfe410a28</span>
<span class="cp">#define CnINT2MSKR3	0xfe410a2c</span>
<span class="cp">#define CnINT2MSKCR0	0xfe410a30</span>
<span class="cp">#define CnINT2MSKCR1	0xfe410a34</span>
<span class="cp">#define CnINT2MSKCR2	0xfe410a38</span>
<span class="cp">#define CnINT2MSKCR3	0xfe410a3c</span>
<span class="cp">#define INTMSK2		0xfe410068</span>
<span class="cp">#define INTMSKCLR2	0xfe41006c</span>

<span class="cp">#define INTDISTCR0	0xfe4100b0</span>
<span class="cp">#define INTDISTCR1	0xfe4100b4</span>
<span class="cp">#define INT2DISTCR0	0xfe410900</span>
<span class="cp">#define INT2DISTCR1	0xfe410904</span>
<span class="cp">#define INT2DISTCR2	0xfe410908</span>
<span class="cp">#define INT2DISTCR3	0xfe41090c</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_mask_reg</span> <span class="n">sh7786_mask_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">CnINTMSK0</span><span class="p">,</span> <span class="n">CnINTMSKCLR0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
	  <span class="p">{</span> <span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span> <span class="n">IRQ4</span><span class="p">,</span> <span class="n">IRQ5</span><span class="p">,</span> <span class="n">IRQ6</span><span class="p">,</span> <span class="n">IRQ7</span> <span class="p">},</span>
	    <span class="n">INTC_SMP_BALANCING</span><span class="p">(</span><span class="n">INTDISTCR0</span><span class="p">)</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INTMSK2</span><span class="p">,</span> <span class="n">INTMSKCLR2</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
	  <span class="p">{</span> <span class="n">IRL0_LLLL</span><span class="p">,</span> <span class="n">IRL0_LLLH</span><span class="p">,</span> <span class="n">IRL0_LLHL</span><span class="p">,</span> <span class="n">IRL0_LLHH</span><span class="p">,</span>
	    <span class="n">IRL0_LHLL</span><span class="p">,</span> <span class="n">IRL0_LHLH</span><span class="p">,</span> <span class="n">IRL0_LHHL</span><span class="p">,</span> <span class="n">IRL0_LHHH</span><span class="p">,</span>
	    <span class="n">IRL0_HLLL</span><span class="p">,</span> <span class="n">IRL0_HLLH</span><span class="p">,</span> <span class="n">IRL0_HLHL</span><span class="p">,</span> <span class="n">IRL0_HLHH</span><span class="p">,</span>
	    <span class="n">IRL0_HHLL</span><span class="p">,</span> <span class="n">IRL0_HHLH</span><span class="p">,</span> <span class="n">IRL0_HHHL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="n">IRL4_LLLL</span><span class="p">,</span> <span class="n">IRL4_LLLH</span><span class="p">,</span> <span class="n">IRL4_LLHL</span><span class="p">,</span> <span class="n">IRL4_LLHH</span><span class="p">,</span>
	    <span class="n">IRL4_LHLL</span><span class="p">,</span> <span class="n">IRL4_LHLH</span><span class="p">,</span> <span class="n">IRL4_LHHL</span><span class="p">,</span> <span class="n">IRL4_LHHH</span><span class="p">,</span>
	    <span class="n">IRL4_HLLL</span><span class="p">,</span> <span class="n">IRL4_HLLH</span><span class="p">,</span> <span class="n">IRL4_HLHL</span><span class="p">,</span> <span class="n">IRL4_HLHH</span><span class="p">,</span>
	    <span class="n">IRL4_HHLL</span><span class="p">,</span> <span class="n">IRL4_HHLH</span><span class="p">,</span> <span class="n">IRL4_HHHL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">CnINT2MSKR0</span><span class="p">,</span> <span class="n">CnINT2MSKCR0</span> <span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">WDT</span> <span class="p">},</span>
	    <span class="n">INTC_SMP_BALANCING</span><span class="p">(</span><span class="n">INT2DISTCR0</span><span class="p">)</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">CnINT2MSKR1</span><span class="p">,</span> <span class="n">CnINT2MSKCR1</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
	  <span class="p">{</span> <span class="n">TMU0_0</span><span class="p">,</span> <span class="n">TMU0_1</span><span class="p">,</span> <span class="n">TMU0_2</span><span class="p">,</span> <span class="n">TMU0_3</span><span class="p">,</span> <span class="n">TMU1_0</span><span class="p">,</span> <span class="n">TMU1_1</span><span class="p">,</span> <span class="n">TMU1_2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="n">DMAC0_0</span><span class="p">,</span> <span class="n">DMAC0_1</span><span class="p">,</span> <span class="n">DMAC0_2</span><span class="p">,</span> <span class="n">DMAC0_3</span><span class="p">,</span> <span class="n">DMAC0_4</span><span class="p">,</span> <span class="n">DMAC0_5</span><span class="p">,</span> <span class="n">DMAC0_6</span><span class="p">,</span>
	    <span class="n">HUDI1</span><span class="p">,</span> <span class="n">HUDI0</span><span class="p">,</span>
	    <span class="n">DMAC1_0</span><span class="p">,</span> <span class="n">DMAC1_1</span><span class="p">,</span> <span class="n">DMAC1_2</span><span class="p">,</span> <span class="n">DMAC1_3</span><span class="p">,</span>
	    <span class="n">HPB_0</span><span class="p">,</span> <span class="n">HPB_1</span><span class="p">,</span> <span class="n">HPB_2</span><span class="p">,</span>
	    <span class="n">SCIF0_0</span><span class="p">,</span> <span class="n">SCIF0_1</span><span class="p">,</span> <span class="n">SCIF0_2</span><span class="p">,</span> <span class="n">SCIF0_3</span><span class="p">,</span>
	    <span class="n">SCIF1</span><span class="p">,</span>
	    <span class="n">TMU2</span><span class="p">,</span> <span class="n">TMU3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span> <span class="n">INTC_SMP_BALANCING</span><span class="p">(</span><span class="n">INT2DISTCR1</span><span class="p">)</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">CnINT2MSKR2</span><span class="p">,</span> <span class="n">CnINT2MSKCR2</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">SCIF2</span><span class="p">,</span> <span class="n">SCIF3</span><span class="p">,</span> <span class="n">SCIF4</span><span class="p">,</span> <span class="n">SCIF5</span><span class="p">,</span>
	    <span class="n">Eth_0</span><span class="p">,</span> <span class="n">Eth_1</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="n">PCIeC0_0</span><span class="p">,</span> <span class="n">PCIeC0_1</span><span class="p">,</span> <span class="n">PCIeC0_2</span><span class="p">,</span>
	    <span class="n">PCIeC1_0</span><span class="p">,</span> <span class="n">PCIeC1_1</span><span class="p">,</span> <span class="n">PCIeC1_2</span><span class="p">,</span>
	    <span class="n">USB</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span> <span class="n">INTC_SMP_BALANCING</span><span class="p">(</span><span class="n">INT2DISTCR2</span><span class="p">)</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">CnINT2MSKR3</span><span class="p">,</span> <span class="n">CnINT2MSKCR3</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="n">I2C0</span><span class="p">,</span> <span class="n">I2C1</span><span class="p">,</span>
	    <span class="n">DU</span><span class="p">,</span> <span class="n">SSI0</span><span class="p">,</span> <span class="n">SSI1</span><span class="p">,</span> <span class="n">SSI2</span><span class="p">,</span> <span class="n">SSI3</span><span class="p">,</span>
	    <span class="n">PCIeC2_0</span><span class="p">,</span> <span class="n">PCIeC2_1</span><span class="p">,</span> <span class="n">PCIeC2_2</span><span class="p">,</span>
	    <span class="n">HAC0</span><span class="p">,</span> <span class="n">HAC1</span><span class="p">,</span>
	    <span class="n">FLCTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="n">HSPI</span><span class="p">,</span> <span class="n">GPIO0</span><span class="p">,</span> <span class="n">GPIO1</span><span class="p">,</span> <span class="n">Thermal</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span> <span class="n">INTC_SMP_BALANCING</span><span class="p">(</span><span class="n">INT2DISTCR3</span><span class="p">)</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_prio_reg</span> <span class="n">sh7786_prio_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xfe410010</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* INTPRI */</span>   <span class="p">{</span> <span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span>
						 <span class="n">IRQ4</span><span class="p">,</span> <span class="n">IRQ5</span><span class="p">,</span> <span class="n">IRQ6</span><span class="p">,</span> <span class="n">IRQ7</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe410800</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI0 */</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">WDT</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe410804</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI1 */</span> <span class="p">{</span> <span class="n">TMU0_0</span><span class="p">,</span> <span class="n">TMU0_1</span><span class="p">,</span>
						 <span class="n">TMU0_2</span><span class="p">,</span> <span class="n">TMU0_3</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe410808</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI2 */</span> <span class="p">{</span> <span class="n">TMU1_0</span><span class="p">,</span> <span class="n">TMU1_1</span><span class="p">,</span>
						 <span class="n">TMU1_2</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe41080c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI3 */</span> <span class="p">{</span> <span class="n">DMAC0_0</span><span class="p">,</span> <span class="n">DMAC0_1</span><span class="p">,</span>
						 <span class="n">DMAC0_2</span><span class="p">,</span> <span class="n">DMAC0_3</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe410810</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI4 */</span> <span class="p">{</span> <span class="n">DMAC0_4</span><span class="p">,</span> <span class="n">DMAC0_5</span><span class="p">,</span>
						 <span class="n">DMAC0_6</span><span class="p">,</span> <span class="n">HUDI1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe410814</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI5 */</span> <span class="p">{</span> <span class="n">HUDI0</span><span class="p">,</span> <span class="n">DMAC1_0</span><span class="p">,</span>
						 <span class="n">DMAC1_1</span><span class="p">,</span> <span class="n">DMAC1_2</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe410818</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI6 */</span> <span class="p">{</span> <span class="n">DMAC1_3</span><span class="p">,</span> <span class="n">HPB_0</span><span class="p">,</span>
						 <span class="n">HPB_1</span><span class="p">,</span> <span class="n">HPB_2</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe41081c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI7 */</span> <span class="p">{</span> <span class="n">SCIF0_0</span><span class="p">,</span> <span class="n">SCIF0_1</span><span class="p">,</span>
						 <span class="n">SCIF0_2</span><span class="p">,</span> <span class="n">SCIF0_3</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe410820</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI8 */</span> <span class="p">{</span> <span class="n">SCIF1</span><span class="p">,</span> <span class="n">TMU2</span><span class="p">,</span> <span class="n">TMU3</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe410824</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI9 */</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">SCIF2</span><span class="p">,</span> <span class="n">SCIF3</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe410828</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI10 */</span> <span class="p">{</span> <span class="n">SCIF4</span><span class="p">,</span> <span class="n">SCIF5</span><span class="p">,</span>
						  <span class="n">Eth_0</span><span class="p">,</span> <span class="n">Eth_1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe41082c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI11 */</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe410830</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI12 */</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe410834</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI13 */</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe410838</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI14 */</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PCIeC0_0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe41083c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI15 */</span> <span class="p">{</span> <span class="n">PCIeC0_1</span><span class="p">,</span> <span class="n">PCIeC0_2</span><span class="p">,</span>
						  <span class="n">PCIeC1_0</span><span class="p">,</span> <span class="n">PCIeC1_1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe410840</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI16 */</span> <span class="p">{</span> <span class="n">PCIeC1_2</span><span class="p">,</span> <span class="n">USB</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe410844</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI17 */</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe410848</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI18 */</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">I2C0</span><span class="p">,</span> <span class="n">I2C1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe41084c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI19 */</span> <span class="p">{</span> <span class="n">DU</span><span class="p">,</span> <span class="n">SSI0</span><span class="p">,</span> <span class="n">SSI1</span><span class="p">,</span> <span class="n">SSI2</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe410850</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI20 */</span> <span class="p">{</span> <span class="n">SSI3</span><span class="p">,</span> <span class="n">PCIeC2_0</span><span class="p">,</span>
						  <span class="n">PCIeC2_1</span><span class="p">,</span> <span class="n">PCIeC2_2</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe410854</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI21 */</span> <span class="p">{</span> <span class="n">HAC0</span><span class="p">,</span> <span class="n">HAC1</span><span class="p">,</span> <span class="n">FLCTL</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe410858</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI22 */</span> <span class="p">{</span> <span class="n">HSPI</span><span class="p">,</span> <span class="n">GPIO0</span><span class="p">,</span>
						  <span class="n">GPIO1</span><span class="p">,</span> <span class="n">Thermal</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe41085c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI23 */</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe410860</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INT2PRI24 */</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe410090</span><span class="p">,</span> <span class="mh">0xfe4100a0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* CnICIPRI / CnICIPRICLR */</span>
	  <span class="p">{</span> <span class="n">INTICI7</span><span class="p">,</span> <span class="n">INTICI6</span><span class="p">,</span> <span class="n">INTICI5</span><span class="p">,</span> <span class="n">INTICI4</span><span class="p">,</span>
	    <span class="n">INTICI3</span><span class="p">,</span> <span class="n">INTICI2</span><span class="p">,</span> <span class="n">INTICI1</span><span class="p">,</span> <span class="n">INTICI0</span> <span class="p">},</span> <span class="n">INTC_SMP</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_subgroup</span> <span class="n">sh7786_subgroups</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xfe410c20</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="n">SCIF1</span><span class="p">,</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">TXI1</span><span class="p">,</span> <span class="n">BRI1</span><span class="p">,</span> <span class="n">RXI1</span><span class="p">,</span> <span class="n">ERI1</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_desc</span> <span class="n">sh7786_intc_desc</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh7786&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">vectors</span>	<span class="o">=</span> <span class="n">sh7786_vectors</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nr_vectors</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7786_vectors</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mask_regs</span>	<span class="o">=</span> <span class="n">sh7786_mask_registers</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nr_mask_regs</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7786_mask_registers</span><span class="p">),</span>
		<span class="p">.</span><span class="n">subgroups</span>	<span class="o">=</span> <span class="n">sh7786_subgroups</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nr_subgroups</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7786_subgroups</span><span class="p">),</span>
		<span class="p">.</span><span class="n">prio_regs</span>	<span class="o">=</span> <span class="n">sh7786_prio_registers</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nr_prio_regs</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7786_prio_registers</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Support for external interrupt pins in IRQ mode */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">vectors_irq0123</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ0</span><span class="p">,</span> <span class="mh">0x200</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ1</span><span class="p">,</span> <span class="mh">0x240</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ2</span><span class="p">,</span> <span class="mh">0x280</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ3</span><span class="p">,</span> <span class="mh">0x2c0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">vectors_irq4567</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ4</span><span class="p">,</span> <span class="mh">0x300</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ5</span><span class="p">,</span> <span class="mh">0x340</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ6</span><span class="p">,</span> <span class="mh">0x380</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ7</span><span class="p">,</span> <span class="mh">0x3c0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_sense_reg</span> <span class="n">sh7786_sense_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xfe41001c</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="cm">/* ICR1 */</span>   <span class="p">{</span> <span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span>
					    <span class="n">IRQ4</span><span class="p">,</span> <span class="n">IRQ5</span><span class="p">,</span> <span class="n">IRQ6</span><span class="p">,</span> <span class="n">IRQ7</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_mask_reg</span> <span class="n">sh7786_ack_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xfe410024</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="cm">/* INTREQ */</span>
	  <span class="p">{</span> <span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span> <span class="n">IRQ4</span><span class="p">,</span> <span class="n">IRQ5</span><span class="p">,</span> <span class="n">IRQ6</span><span class="p">,</span> <span class="n">IRQ7</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DECLARE_INTC_DESC_ACK</span><span class="p">(</span><span class="n">intc_desc_irq0123</span><span class="p">,</span> <span class="s">&quot;sh7786-irq0123&quot;</span><span class="p">,</span>
			     <span class="n">vectors_irq0123</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">sh7786_mask_registers</span><span class="p">,</span>
			     <span class="n">sh7786_prio_registers</span><span class="p">,</span> <span class="n">sh7786_sense_registers</span><span class="p">,</span>
			     <span class="n">sh7786_ack_registers</span><span class="p">);</span>

<span class="k">static</span> <span class="n">DECLARE_INTC_DESC_ACK</span><span class="p">(</span><span class="n">intc_desc_irq4567</span><span class="p">,</span> <span class="s">&quot;sh7786-irq4567&quot;</span><span class="p">,</span>
			     <span class="n">vectors_irq4567</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">sh7786_mask_registers</span><span class="p">,</span>
			     <span class="n">sh7786_prio_registers</span><span class="p">,</span> <span class="n">sh7786_sense_registers</span><span class="p">,</span>
			     <span class="n">sh7786_ack_registers</span><span class="p">);</span>

<span class="cm">/* External interrupt pins in IRL mode */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">vectors_irl0123</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_LLLL</span><span class="p">,</span> <span class="mh">0x200</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_LLLH</span><span class="p">,</span> <span class="mh">0x220</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_LLHL</span><span class="p">,</span> <span class="mh">0x240</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_LLHH</span><span class="p">,</span> <span class="mh">0x260</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_LHLL</span><span class="p">,</span> <span class="mh">0x280</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_LHLH</span><span class="p">,</span> <span class="mh">0x2a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_LHHL</span><span class="p">,</span> <span class="mh">0x2c0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_LHHH</span><span class="p">,</span> <span class="mh">0x2e0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_HLLL</span><span class="p">,</span> <span class="mh">0x300</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_HLLH</span><span class="p">,</span> <span class="mh">0x320</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_HLHL</span><span class="p">,</span> <span class="mh">0x340</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_HLHH</span><span class="p">,</span> <span class="mh">0x360</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_HHLL</span><span class="p">,</span> <span class="mh">0x380</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_HHLH</span><span class="p">,</span> <span class="mh">0x3a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_HHHL</span><span class="p">,</span> <span class="mh">0x3c0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">vectors_irl4567</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL4_LLLL</span><span class="p">,</span> <span class="mh">0x900</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL4_LLLH</span><span class="p">,</span> <span class="mh">0x920</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL4_LLHL</span><span class="p">,</span> <span class="mh">0x940</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL4_LLHH</span><span class="p">,</span> <span class="mh">0x960</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL4_LHLL</span><span class="p">,</span> <span class="mh">0x980</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL4_LHLH</span><span class="p">,</span> <span class="mh">0x9a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL4_LHHL</span><span class="p">,</span> <span class="mh">0x9c0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL4_LHHH</span><span class="p">,</span> <span class="mh">0x9e0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL4_HLLL</span><span class="p">,</span> <span class="mh">0xa00</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL4_HLLH</span><span class="p">,</span> <span class="mh">0xa20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL4_HLHL</span><span class="p">,</span> <span class="mh">0xa40</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL4_HLHH</span><span class="p">,</span> <span class="mh">0xa60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL4_HHLL</span><span class="p">,</span> <span class="mh">0xa80</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL4_HHLH</span><span class="p">,</span> <span class="mh">0xaa0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL4_HHHL</span><span class="p">,</span> <span class="mh">0xac0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DECLARE_INTC_DESC</span><span class="p">(</span><span class="n">intc_desc_irl0123</span><span class="p">,</span> <span class="s">&quot;sh7786-irl0123&quot;</span><span class="p">,</span> <span class="n">vectors_irl0123</span><span class="p">,</span>
			 <span class="nb">NULL</span><span class="p">,</span> <span class="n">sh7786_mask_registers</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

<span class="k">static</span> <span class="n">DECLARE_INTC_DESC</span><span class="p">(</span><span class="n">intc_desc_irl4567</span><span class="p">,</span> <span class="s">&quot;sh7786-irl4567&quot;</span><span class="p">,</span> <span class="n">vectors_irl4567</span><span class="p">,</span>
			 <span class="nb">NULL</span><span class="p">,</span> <span class="n">sh7786_mask_registers</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

<span class="cp">#define INTC_ICR0	0xfe410000</span>
<span class="cp">#define INTC_INTMSK0	CnINTMSK0</span>
<span class="cp">#define INTC_INTMSK1	CnINTMSK1</span>
<span class="cp">#define INTC_INTMSK2	INTMSK2</span>
<span class="cp">#define INTC_INTMSKCLR1	CnINTMSKCLR1</span>
<span class="cp">#define INTC_INTMSKCLR2	INTMSKCLR2</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_irq_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* disable IRQ3-0 + IRQ7-4 */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xff000000</span><span class="p">,</span> <span class="n">INTC_INTMSK0</span><span class="p">);</span>

	<span class="cm">/* disable IRL3-0 + IRL7-4 */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xc0000000</span><span class="p">,</span> <span class="n">INTC_INTMSK1</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xfffefffe</span><span class="p">,</span> <span class="n">INTC_INTMSK2</span><span class="p">);</span>

	<span class="cm">/* select IRL mode for IRL3-0 + IRL7-4 */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">INTC_ICR0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x00c00000</span><span class="p">,</span> <span class="n">INTC_ICR0</span><span class="p">);</span>

	<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7786_intc_desc</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_irq_setup_pins</span><span class="p">(</span><span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IRQ_MODE_IRQ7654</span>:
		<span class="cm">/* select IRQ mode for IRL7-4 */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">INTC_ICR0</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x00400000</span><span class="p">,</span> <span class="n">INTC_ICR0</span><span class="p">);</span>
		<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc_irq4567</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_MODE_IRQ3210</span>:
		<span class="cm">/* select IRQ mode for IRL3-0 */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">INTC_ICR0</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x00800000</span><span class="p">,</span> <span class="n">INTC_ICR0</span><span class="p">);</span>
		<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc_irq0123</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_MODE_IRL7654</span>:
		<span class="cm">/* enable IRL7-4 but don&#39;t provide any masking */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x40000000</span><span class="p">,</span> <span class="n">INTC_INTMSKCLR1</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x0000fffe</span><span class="p">,</span> <span class="n">INTC_INTMSKCLR2</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_MODE_IRL3210</span>:
		<span class="cm">/* enable IRL0-3 but don&#39;t provide any masking */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x80000000</span><span class="p">,</span> <span class="n">INTC_INTMSKCLR1</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xfffe0000</span><span class="p">,</span> <span class="n">INTC_INTMSKCLR2</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_MODE_IRL7654_MASK</span>:
		<span class="cm">/* enable IRL7-4 and mask using cpu intc controller */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x40000000</span><span class="p">,</span> <span class="n">INTC_INTMSKCLR1</span><span class="p">);</span>
		<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc_irl4567</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_MODE_IRL3210_MASK</span>:
		<span class="cm">/* enable IRL0-3 and mask using cpu intc controller */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x80000000</span><span class="p">,</span> <span class="n">INTC_INTMSKCLR1</span><span class="p">);</span>
		<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc_irl0123</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_mem_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">sh7786_devices_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">irq</span><span class="p">;</span>

	<span class="n">sh7786_usb_setup</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * De-mux SCIF1 IRQs if possible</span>
<span class="cm">	 */</span>
	<span class="n">irq</span> <span class="o">=</span> <span class="n">intc_irq_lookup</span><span class="p">(</span><span class="n">sh7786_intc_desc</span><span class="p">.</span><span class="n">name</span><span class="p">,</span> <span class="n">TXI1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">scif1_platform_data</span><span class="p">.</span><span class="n">irqs</span><span class="p">[</span><span class="n">SCIx_TXI_IRQ</span><span class="p">]</span> <span class="o">=</span> <span class="n">irq</span><span class="p">;</span>
		<span class="n">scif1_platform_data</span><span class="p">.</span><span class="n">irqs</span><span class="p">[</span><span class="n">SCIx_ERI_IRQ</span><span class="p">]</span> <span class="o">=</span>
			<span class="n">intc_irq_lookup</span><span class="p">(</span><span class="n">sh7786_intc_desc</span><span class="p">.</span><span class="n">name</span><span class="p">,</span> <span class="n">ERI1</span><span class="p">);</span>
		<span class="n">scif1_platform_data</span><span class="p">.</span><span class="n">irqs</span><span class="p">[</span><span class="n">SCIx_BRI_IRQ</span><span class="p">]</span> <span class="o">=</span>
			<span class="n">intc_irq_lookup</span><span class="p">(</span><span class="n">sh7786_intc_desc</span><span class="p">.</span><span class="n">name</span><span class="p">,</span> <span class="n">BRI1</span><span class="p">);</span>
		<span class="n">scif1_platform_data</span><span class="p">.</span><span class="n">irqs</span><span class="p">[</span><span class="n">SCIx_RXI_IRQ</span><span class="p">]</span> <span class="o">=</span>
			<span class="n">intc_irq_lookup</span><span class="p">(</span><span class="n">sh7786_intc_desc</span><span class="p">.</span><span class="n">name</span><span class="p">,</span> <span class="n">RXI1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">platform_add_devices</span><span class="p">(</span><span class="n">sh7786_early_devices</span><span class="p">,</span>
				   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7786_early_devices</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">platform_add_devices</span><span class="p">(</span><span class="n">sh7786_devices</span><span class="p">,</span>
				    <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7786_devices</span><span class="p">));</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">sh7786_devices_setup</span><span class="p">);</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_early_device_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">early_platform_add_devices</span><span class="p">(</span><span class="n">sh7786_early_devices</span><span class="p">,</span>
				   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7786_early_devices</span><span class="p">));</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
