0.7
2020.2
Apr 18 2022
16:05:34
C:/Xilinx/Vivado/CUM_LAB/lab_8/cod_7_5/cod_7_5.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,uvm,,,,,,
C:/Xilinx/Vivado/CUM_LAB/lab_8/cod_7_5/cod_7_5.srcs/sim_1/new/test_bench.sv,1729604649,systemVerilog,,,,tb_lab81,,uvm,,,,,,
C:/Xilinx/Vivado/CUM_LAB/lab_8/cod_7_5/cod_7_5.srcs/sources_1/new/main.sv,1729605172,systemVerilog,,C:/Xilinx/Vivado/CUM_LAB/lab_8/cod_7_5/cod_7_5.srcs/sim_1/new/test_bench.sv,,lab81,,uvm,,,,,,
