{
  "name_file": "prime.s",
  "date": "2021-08-28 12:25:00",
  "steps": 7,
  "code": [
    {
      "address": "0x00000100",
      "text": "$TEXT",
      "instruction": "addi r1, r0, 0x0"
    },
    {
      "address": "0x00000104",
      "text": "main+0x4",
      "instruction": "addi r1, r0, 0x2"
    },
    {
      "address": "0x00000108",
      "text": "main+0x8",
      "instruction": "addi r16, r0, 0x10"
    },
    {
      "address": "0x0000010C",
      "text": "main+0xc",
      "instruction": "addi r18, r0, 0x8"
    },
    {
      "address": "0x00000110",
      "text": "NextValue",
      "instruction": "addi r3, r0, 0x0"
    },
    {
      "address": "0x00000114",
      "text": "Loop",
      "instruction": "seq r4, r1, r3"
    },
    {
      "address": "0x00000118",
      "text": "Loop+0x4",
      "instruction": "benz r4, IsPrim"
    },
    {
      "address": "0x0000011C",
      "text": "Loop+0x8",
      "instruction": "lw r5, Table(r3)"
    },
    {
      "address": "0x00000120",
      "text": "Loop+0xC",
      "instruction": "divu r6, r2, r5"
    },
    {
      "address": "0x00000124",
      "text": "Loop+0x10",
      "instruction": "multu r7, r6, r5"
    },
    {
      "address": "0x00000128",
      "text": "Loop+0x14",
      "instruction": "subu r8, r2, r7"
    },
    {
      "address": "0x0000012C",
      "text": "Loop+0x18",
      "instruction": "beqz r8, IsNoPrim"
    }
  ],
  "runner": [
    {
      "step": -1,
      "instruction": "",
      "IF": 1,
      "IF_stall": 0,
      "ID": 1,
      "ID_stall": 0,
      "intEX": 1,
      "intEX_stall": 0,
      "MEM": 1,
      "MEM_stall": 0,
      "WB": 1,
      "WB_stall": 0,
      "pipeline": {
        "IF": "",
        "ID": "",
        "intEX": "",
        "faddEX": [],
        "fmultEX": [],
        "fdivEX": [],
        "MEM": "",
        "WB": ""
      },
      "registers": [
        {
          "register": "PC",
          "value": "0x00000100"
        }
      ],
      "memory": []
    },
    {
      "step": 0,
      "instruction": "addi r1, r0, 0x0",
      "IF": 1,
      "IF_stall": 0,
      "ID": 1,
      "ID_stall": 0,
      "intEX": 1,
      "intEX_stall": 0,
      "MEM": 1,
      "MEM_stall": 0,
      "WB": 1,
      "WB_stall": 0,
      "pipeline": {
        "IF": "0x00000100",
        "ID": "",
        "intEX": "",
        "faddEX": [],
        "fmultEX": [],
        "fdivEX": [],
        "MEM": "",
        "WB": ""
      },
      "registers": [
        {
          "register": "PC",
          "value": "0x00000104"
        },
        {
          "register": "IMAR",
          "value": "0x00000100"
        },
        {
          "register": "IR",
          "value": "0x20010000"
        }
      ],
      "memory": []
    },
    {
      "step": 1,
      "instruction": "addi r1, r0, 0x2",
      "IF": 1,
      "IF_stall": 0,
      "ID": 1,
      "ID_stall": 0,
      "intEX": 1,
      "intEX_stall": 0,
      "MEM": 1,
      "MEM_stall": 0,
      "WB": 1,
      "WB_stall": 0,
      "pipeline": {
        "IF": "0x00000104",
        "ID": "0x00000100",
        "intEX": "",
        "faddEX": [],
        "fmultEX": [],
        "fdivEX": [],
        "MEM": "",
        "WB": ""
      },
      "registers": [
        {
          "register": "PC",
          "value": "0x00000108"
        },
        {
          "register": "IMAR",
          "value": "0x00000104"
        },
        {
          "register": "IR",
          "value": "0x20020002"
        }
      ],
      "memory": []
    },
    {
      "step": 2,
      "instruction": "addi r16, r0, 0x10",
      "IF": 1,
      "IF_stall": 0,
      "ID": 1,
      "ID_stall": 0,
      "intEX": 1,
      "intEX_stall": 0,
      "MEM": 1,
      "MEM_stall": 0,
      "WB": 1,
      "WB_stall": 0,
      "pipeline": {
        "IF": "0x00000108",
        "ID": "0x00000104",
        "intEX": "0x00000100",
        "faddEX": [],
        "fmultEX": [],
        "fdivEX": [],
        "MEM": "",
        "WB": ""
      },
      "registers": [
        {
          "register": "PC",
          "value": "0x0000010C"
        },
        {
          "register": "IMAR",
          "value": "0x00000108"
        },
        {
          "register": "IR",
          "value": "0x20100010"
        }
      ],
      "memory": []
    },
    {
      "step": 3,
      "instruction": "addi r18, r0, 0x8",
      "IF": 1,
      "IF_stall": 0,
      "ID": 1,
      "ID_stall": 0,
      "intEX": 1,
      "intEX_stall": 0,
      "MEM": 1,
      "MEM_stall": 0,
      "WB": 1,
      "WB_stall": 0,
      "pipeline": {
        "IF": "0x0000010C",
        "ID": "0x00000108",
        "intEX": "0x00000104",
        "faddEX": [],
        "fmultEX": [],
        "fdivEX": [],
        "MEM": "0x00000100",
        "WB": ""
      },
      "registers": [
        {
          "register": "PC",
          "value": "0x00000110"
        },
        {
          "register": "IMAR",
          "value": "0x0000010C"
        },
        {
          "register": "IR",
          "value": "0x20120008"
        },
        {
          "register": "ALU",
          "value": "0x00000002"
        }
      ],
      "memory": []
    },
    {
      "step": 4,
      "instruction": "addi r3, r0, 0x0",
      "IF": 1,
      "IF_stall": 0,
      "ID": 1,
      "ID_stall": 0,
      "intEX": 1,
      "intEX_stall": 0,
      "MEM": 1,
      "MEM_stall": 0,
      "WB": 1,
      "WB_stall": 0,
      "pipeline": {
        "IF": "0x00000110",
        "ID": "0x0000010C",
        "intEX": "0x00000108",
        "faddEX": [],
        "fmultEX": [],
        "fdivEX": [],
        "MEM": "0x00000104",
        "WB": "0x00000100"
      },
      "registers": [
        {
          "register": "PC",
          "value": "0x00000114"
        },
        {
          "register": "IMAR",
          "value": "0x00000110"
        },
        {
          "register": "IR",
          "value": "0x20030000"
        },
        {
          "register": "ALU",
          "value": "0x00000010"
        }
      ],
      "memory": []
    },
    {
      "step": 5,
      "instruction": "seq r4, r1, r3",
      "IF": 1,
      "IF_stall": 0,
      "ID": 1,
      "ID_stall": 0,
      "intEX": 1,
      "intEX_stall": 0,
      "MEM": 1,
      "MEM_stall": 0,
      "WB": 1,
      "WB_stall": 0,
      "pipeline": {
        "IF": "0x00000114",
        "ID": "0x00000110",
        "intEX": "0x0000010C",
        "faddEX": [],
        "fmultEX": [],
        "fdivEX": [],
        "MEM": "0x00000108",
        "WB": "0x00000104"
      },
      "registers": [
        {
          "register": "PC",
          "value": "0x00000118"
        },
        {
          "register": "IMAR",
          "value": "0x00000114"
        },
        {
          "register": "IR",
          "value": "0x00232028"
        },
        {
          "register": "ALU",
          "value": "0x00000010"
        }
      ],
      "memory": []
    },
    {
      "step": 6,
      "instruction": "benz r4, IsPrim",
      "IF": 1,
      "IF_stall": 0,
      "ID": 1,
      "ID_stall": 0,
      "intEX": 1,
      "intEX_stall": 0,
      "MEM": 1,
      "MEM_stall": 0,
      "WB": 1,
      "WB_stall": 0,
      "pipeline": {
        "IF": "0x00000118",
        "ID": "0x00000114",
        "intEX": "0x00000110",
        "faddEX": [],
        "fmultEX": [],
        "fdivEX": [],
        "MEM": "0x0000010C",
        "WB": "0x00000108"
      },
      "registers": [
        {
          "register": "PC",
          "value": "0x0000011C"
        },
        {
          "register": "IMAR",
          "value": "0x00000118"
        },
        {
          "register": "IR",
          "value": "0x14800024"
        }
      ],
      "memory": []
    },
    {
      "step": 7,
      "instruction": "benz r4, IsPrim",
      "IF": 1,
      "IF_stall": 1,
      "ID": 1,
      "ID_stall": 0,
      "intEX": 1,
      "intEX_stall": 0,
      "MEM": 1,
      "MEM_stall": 0,
      "WB": 1,
      "WB_stall": 0,
      "pipeline": {
        "IF": "0x00000118",
        "ID": "ðŸ’¥",
        "intEX": "0x00000114",
        "faddEX": [],
        "fmultEX": [],
        "fdivEX": [],
        "MEM": "0x00000110",
        "WB": "0x0000010C"
      },
      "registers": [
        {
          "register": "ALU",
          "value": "0x00000001"
        }
      ],
      "memory": []
    }
  ]
}
