// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module LSTM_Top_exp_generic_double_s (
        ap_clk,
        ap_rst,
        x,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [63:0] x;
output  [63:0] ap_return;
input   ap_ce;

reg[63:0] ap_return;

wire   [7:0] table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_address0;
wire   [57:0] table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_q0;
wire   [7:0] table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_address0;
wire   [25:0] table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_q0;
wire   [7:0] table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_address1;
wire   [25:0] table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_q1;
wire   [7:0] table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_address0;
wire   [41:0] table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_q0;
wire   [0:0] es_sign_fu_284_p3;
reg   [0:0] es_sign_reg_1104;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] es_sign_reg_1104_pp0_iter1_reg;
reg   [0:0] es_sign_reg_1104_pp0_iter2_reg;
reg   [0:0] es_sign_reg_1104_pp0_iter3_reg;
reg   [0:0] es_sign_reg_1104_pp0_iter4_reg;
reg   [0:0] es_sign_reg_1104_pp0_iter5_reg;
reg   [0:0] es_sign_reg_1104_pp0_iter6_reg;
reg   [0:0] es_sign_reg_1104_pp0_iter7_reg;
reg   [0:0] es_sign_reg_1104_pp0_iter8_reg;
reg   [0:0] es_sign_reg_1104_pp0_iter9_reg;
reg   [0:0] es_sign_reg_1104_pp0_iter10_reg;
reg   [0:0] es_sign_reg_1104_pp0_iter11_reg;
reg   [0:0] es_sign_reg_1104_pp0_iter12_reg;
reg   [0:0] es_sign_reg_1104_pp0_iter13_reg;
reg   [0:0] es_sign_reg_1104_pp0_iter14_reg;
reg   [0:0] es_sign_reg_1104_pp0_iter15_reg;
reg   [0:0] es_sign_reg_1104_pp0_iter16_reg;
reg   [0:0] es_sign_reg_1104_pp0_iter17_reg;
reg   [0:0] es_sign_reg_1104_pp0_iter18_reg;
reg   [0:0] es_sign_reg_1104_pp0_iter19_reg;
reg   [0:0] es_sign_reg_1104_pp0_iter20_reg;
reg   [0:0] es_sign_reg_1104_pp0_iter21_reg;
reg   [0:0] es_sign_reg_1104_pp0_iter22_reg;
reg   [0:0] es_sign_reg_1104_pp0_iter23_reg;
reg   [0:0] es_sign_reg_1104_pp0_iter24_reg;
reg   [0:0] es_sign_reg_1104_pp0_iter25_reg;
reg   [0:0] es_sign_reg_1104_pp0_iter26_reg;
reg   [0:0] es_sign_reg_1104_pp0_iter27_reg;
wire   [0:0] x_is_NaN_fu_316_p2;
reg   [0:0] x_is_NaN_reg_1109;
reg   [0:0] x_is_NaN_reg_1109_pp0_iter1_reg;
reg   [0:0] x_is_NaN_reg_1109_pp0_iter2_reg;
reg   [0:0] x_is_NaN_reg_1109_pp0_iter3_reg;
reg   [0:0] x_is_NaN_reg_1109_pp0_iter4_reg;
reg   [0:0] x_is_NaN_reg_1109_pp0_iter5_reg;
reg   [0:0] x_is_NaN_reg_1109_pp0_iter6_reg;
reg   [0:0] x_is_NaN_reg_1109_pp0_iter7_reg;
reg   [0:0] x_is_NaN_reg_1109_pp0_iter8_reg;
reg   [0:0] x_is_NaN_reg_1109_pp0_iter9_reg;
reg   [0:0] x_is_NaN_reg_1109_pp0_iter10_reg;
reg   [0:0] x_is_NaN_reg_1109_pp0_iter11_reg;
reg   [0:0] x_is_NaN_reg_1109_pp0_iter12_reg;
reg   [0:0] x_is_NaN_reg_1109_pp0_iter13_reg;
reg   [0:0] x_is_NaN_reg_1109_pp0_iter14_reg;
reg   [0:0] x_is_NaN_reg_1109_pp0_iter15_reg;
reg   [0:0] x_is_NaN_reg_1109_pp0_iter16_reg;
reg   [0:0] x_is_NaN_reg_1109_pp0_iter17_reg;
reg   [0:0] x_is_NaN_reg_1109_pp0_iter18_reg;
reg   [0:0] x_is_NaN_reg_1109_pp0_iter19_reg;
reg   [0:0] x_is_NaN_reg_1109_pp0_iter20_reg;
reg   [0:0] x_is_NaN_reg_1109_pp0_iter21_reg;
reg   [0:0] x_is_NaN_reg_1109_pp0_iter22_reg;
reg   [0:0] x_is_NaN_reg_1109_pp0_iter23_reg;
reg   [0:0] x_is_NaN_reg_1109_pp0_iter24_reg;
reg   [0:0] x_is_NaN_reg_1109_pp0_iter25_reg;
reg   [0:0] x_is_NaN_reg_1109_pp0_iter26_reg;
reg   [0:0] x_is_NaN_reg_1109_pp0_iter27_reg;
wire   [0:0] x_is_inf_fu_328_p2;
reg   [0:0] x_is_inf_reg_1116;
reg   [0:0] x_is_inf_reg_1116_pp0_iter1_reg;
reg   [0:0] x_is_inf_reg_1116_pp0_iter2_reg;
reg   [0:0] x_is_inf_reg_1116_pp0_iter3_reg;
reg   [0:0] x_is_inf_reg_1116_pp0_iter4_reg;
reg   [0:0] x_is_inf_reg_1116_pp0_iter5_reg;
reg   [0:0] x_is_inf_reg_1116_pp0_iter6_reg;
reg   [0:0] x_is_inf_reg_1116_pp0_iter7_reg;
reg   [0:0] x_is_inf_reg_1116_pp0_iter8_reg;
reg   [0:0] x_is_inf_reg_1116_pp0_iter9_reg;
reg   [0:0] x_is_inf_reg_1116_pp0_iter10_reg;
reg   [0:0] x_is_inf_reg_1116_pp0_iter11_reg;
reg   [0:0] x_is_inf_reg_1116_pp0_iter12_reg;
reg   [0:0] x_is_inf_reg_1116_pp0_iter13_reg;
reg   [0:0] x_is_inf_reg_1116_pp0_iter14_reg;
reg   [0:0] x_is_inf_reg_1116_pp0_iter15_reg;
reg   [0:0] x_is_inf_reg_1116_pp0_iter16_reg;
reg   [0:0] x_is_inf_reg_1116_pp0_iter17_reg;
reg   [0:0] x_is_inf_reg_1116_pp0_iter18_reg;
reg   [0:0] x_is_inf_reg_1116_pp0_iter19_reg;
reg   [0:0] x_is_inf_reg_1116_pp0_iter20_reg;
reg   [0:0] x_is_inf_reg_1116_pp0_iter21_reg;
reg   [0:0] x_is_inf_reg_1116_pp0_iter22_reg;
reg   [0:0] x_is_inf_reg_1116_pp0_iter23_reg;
reg   [0:0] x_is_inf_reg_1116_pp0_iter24_reg;
reg   [0:0] x_is_inf_reg_1116_pp0_iter25_reg;
reg   [0:0] x_is_inf_reg_1116_pp0_iter26_reg;
reg   [0:0] x_is_inf_reg_1116_pp0_iter27_reg;
wire   [53:0] e_frac_2_fu_362_p3;
reg   [53:0] e_frac_2_reg_1122;
wire   [0:0] tmp_fu_370_p3;
reg   [0:0] tmp_reg_1127;
reg   [0:0] tmp_reg_1127_pp0_iter1_reg;
reg   [0:0] tmp_reg_1127_pp0_iter2_reg;
wire   [11:0] select_ln229_fu_388_p3;
reg   [11:0] select_ln229_reg_1133;
wire   [0:0] icmp_ln309_fu_396_p2;
reg   [0:0] icmp_ln309_reg_1138;
reg   [0:0] icmp_ln309_reg_1138_pp0_iter1_reg;
reg   [0:0] icmp_ln309_reg_1138_pp0_iter2_reg;
reg   [0:0] icmp_ln309_reg_1138_pp0_iter3_reg;
reg   [0:0] icmp_ln309_reg_1138_pp0_iter4_reg;
reg   [0:0] icmp_ln309_reg_1138_pp0_iter5_reg;
reg   [0:0] icmp_ln309_reg_1138_pp0_iter6_reg;
reg   [0:0] icmp_ln309_reg_1138_pp0_iter7_reg;
reg   [0:0] icmp_ln309_reg_1138_pp0_iter8_reg;
reg   [0:0] icmp_ln309_reg_1138_pp0_iter9_reg;
reg   [0:0] icmp_ln309_reg_1138_pp0_iter10_reg;
reg   [0:0] icmp_ln309_reg_1138_pp0_iter11_reg;
reg   [0:0] icmp_ln309_reg_1138_pp0_iter12_reg;
reg   [0:0] icmp_ln309_reg_1138_pp0_iter13_reg;
reg   [0:0] icmp_ln309_reg_1138_pp0_iter14_reg;
reg   [0:0] icmp_ln309_reg_1138_pp0_iter15_reg;
reg   [0:0] icmp_ln309_reg_1138_pp0_iter16_reg;
reg   [0:0] icmp_ln309_reg_1138_pp0_iter17_reg;
reg   [0:0] icmp_ln309_reg_1138_pp0_iter18_reg;
reg   [0:0] icmp_ln309_reg_1138_pp0_iter19_reg;
reg   [0:0] icmp_ln309_reg_1138_pp0_iter20_reg;
reg   [0:0] icmp_ln309_reg_1138_pp0_iter21_reg;
reg   [0:0] icmp_ln309_reg_1138_pp0_iter22_reg;
reg   [0:0] icmp_ln309_reg_1138_pp0_iter23_reg;
reg   [0:0] icmp_ln309_reg_1138_pp0_iter24_reg;
reg   [0:0] icmp_ln309_reg_1138_pp0_iter25_reg;
reg   [0:0] icmp_ln309_reg_1138_pp0_iter26_reg;
reg   [0:0] icmp_ln309_reg_1138_pp0_iter27_reg;
reg   [0:0] tmp_10_reg_1146;
reg   [0:0] tmp_10_reg_1146_pp0_iter1_reg;
reg   [0:0] tmp_10_reg_1146_pp0_iter2_reg;
reg   [0:0] tmp_10_reg_1146_pp0_iter3_reg;
reg   [0:0] tmp_10_reg_1146_pp0_iter4_reg;
reg   [0:0] tmp_10_reg_1146_pp0_iter5_reg;
reg   [0:0] tmp_10_reg_1146_pp0_iter6_reg;
reg   [0:0] tmp_10_reg_1146_pp0_iter7_reg;
reg   [0:0] tmp_10_reg_1146_pp0_iter8_reg;
reg   [0:0] tmp_10_reg_1146_pp0_iter9_reg;
reg   [0:0] tmp_10_reg_1146_pp0_iter10_reg;
reg   [0:0] tmp_10_reg_1146_pp0_iter11_reg;
reg   [0:0] tmp_10_reg_1146_pp0_iter12_reg;
reg   [0:0] tmp_10_reg_1146_pp0_iter13_reg;
reg   [0:0] tmp_10_reg_1146_pp0_iter14_reg;
reg   [0:0] tmp_10_reg_1146_pp0_iter15_reg;
reg   [0:0] tmp_10_reg_1146_pp0_iter16_reg;
reg   [0:0] tmp_10_reg_1146_pp0_iter17_reg;
reg   [0:0] tmp_10_reg_1146_pp0_iter18_reg;
reg   [0:0] tmp_10_reg_1146_pp0_iter19_reg;
reg   [0:0] tmp_10_reg_1146_pp0_iter20_reg;
reg   [0:0] tmp_10_reg_1146_pp0_iter21_reg;
reg   [0:0] tmp_10_reg_1146_pp0_iter22_reg;
reg   [0:0] tmp_10_reg_1146_pp0_iter23_reg;
reg   [0:0] tmp_10_reg_1146_pp0_iter24_reg;
reg   [0:0] tmp_10_reg_1146_pp0_iter25_reg;
reg   [0:0] tmp_10_reg_1146_pp0_iter26_reg;
reg   [0:0] tmp_10_reg_1146_pp0_iter27_reg;
wire  signed [70:0] sext_ln227_fu_417_p1;
reg  signed [70:0] sext_ln227_reg_1151;
reg  signed [70:0] sext_ln227_reg_1151_pp0_iter2_reg;
wire  signed [31:0] sext_ln229_1_fu_421_p1;
reg  signed [31:0] sext_ln229_1_reg_1156;
reg   [63:0] m_fix_l_reg_1161;
reg   [0:0] tmp_2_reg_1167;
reg   [0:0] tmp_2_reg_1167_pp0_iter2_reg;
wire   [58:0] trunc_ln255_fu_479_p1;
reg   [58:0] trunc_ln255_reg_1177;
reg   [58:0] trunc_ln255_reg_1177_pp0_iter2_reg;
reg   [58:0] trunc_ln255_reg_1177_pp0_iter3_reg;
reg   [58:0] trunc_ln255_reg_1177_pp0_iter4_reg;
reg   [58:0] trunc_ln255_reg_1177_pp0_iter5_reg;
reg   [58:0] trunc_ln255_reg_1177_pp0_iter6_reg;
reg   [58:0] trunc_ln255_reg_1177_pp0_iter7_reg;
reg   [58:0] trunc_ln255_reg_1177_pp0_iter8_reg;
reg   [58:0] trunc_ln255_reg_1177_pp0_iter9_reg;
wire   [63:0] shl_ln230_fu_486_p2;
reg   [63:0] shl_ln230_reg_1182;
wire   [63:0] ashr_ln230_fu_491_p2;
reg   [63:0] ashr_ln230_reg_1187;
wire   [0:0] icmp_ln309_2_fu_520_p2;
reg   [0:0] icmp_ln309_2_reg_1197;
reg   [0:0] icmp_ln309_2_reg_1197_pp0_iter4_reg;
reg   [0:0] icmp_ln309_2_reg_1197_pp0_iter5_reg;
reg   [0:0] icmp_ln309_2_reg_1197_pp0_iter6_reg;
reg   [0:0] icmp_ln309_2_reg_1197_pp0_iter7_reg;
reg   [0:0] icmp_ln309_2_reg_1197_pp0_iter8_reg;
reg   [0:0] icmp_ln309_2_reg_1197_pp0_iter9_reg;
reg   [0:0] icmp_ln309_2_reg_1197_pp0_iter10_reg;
reg   [0:0] icmp_ln309_2_reg_1197_pp0_iter11_reg;
reg   [0:0] icmp_ln309_2_reg_1197_pp0_iter12_reg;
reg   [0:0] icmp_ln309_2_reg_1197_pp0_iter13_reg;
reg   [0:0] icmp_ln309_2_reg_1197_pp0_iter14_reg;
reg   [0:0] icmp_ln309_2_reg_1197_pp0_iter15_reg;
reg   [0:0] icmp_ln309_2_reg_1197_pp0_iter16_reg;
reg   [0:0] icmp_ln309_2_reg_1197_pp0_iter17_reg;
reg   [0:0] icmp_ln309_2_reg_1197_pp0_iter18_reg;
reg   [0:0] icmp_ln309_2_reg_1197_pp0_iter19_reg;
reg   [0:0] icmp_ln309_2_reg_1197_pp0_iter20_reg;
reg   [0:0] icmp_ln309_2_reg_1197_pp0_iter21_reg;
reg   [0:0] icmp_ln309_2_reg_1197_pp0_iter22_reg;
reg   [0:0] icmp_ln309_2_reg_1197_pp0_iter23_reg;
reg   [0:0] icmp_ln309_2_reg_1197_pp0_iter24_reg;
reg   [0:0] icmp_ln309_2_reg_1197_pp0_iter25_reg;
reg   [0:0] icmp_ln309_2_reg_1197_pp0_iter26_reg;
reg   [0:0] icmp_ln309_2_reg_1197_pp0_iter27_reg;
wire  signed [12:0] r_exp_fu_564_p3;
reg  signed [12:0] r_exp_reg_1202;
reg  signed [12:0] r_exp_reg_1202_pp0_iter5_reg;
reg  signed [12:0] r_exp_reg_1202_pp0_iter6_reg;
reg  signed [12:0] r_exp_reg_1202_pp0_iter7_reg;
reg  signed [12:0] r_exp_reg_1202_pp0_iter8_reg;
reg  signed [12:0] r_exp_reg_1202_pp0_iter9_reg;
reg  signed [12:0] r_exp_reg_1202_pp0_iter10_reg;
reg  signed [12:0] r_exp_reg_1202_pp0_iter11_reg;
reg  signed [12:0] r_exp_reg_1202_pp0_iter12_reg;
reg  signed [12:0] r_exp_reg_1202_pp0_iter13_reg;
reg  signed [12:0] r_exp_reg_1202_pp0_iter14_reg;
reg  signed [12:0] r_exp_reg_1202_pp0_iter15_reg;
reg  signed [12:0] r_exp_reg_1202_pp0_iter16_reg;
reg  signed [12:0] r_exp_reg_1202_pp0_iter17_reg;
reg  signed [12:0] r_exp_reg_1202_pp0_iter18_reg;
reg  signed [12:0] r_exp_reg_1202_pp0_iter19_reg;
reg  signed [12:0] r_exp_reg_1202_pp0_iter20_reg;
reg  signed [12:0] r_exp_reg_1202_pp0_iter21_reg;
reg  signed [12:0] r_exp_reg_1202_pp0_iter22_reg;
reg  signed [12:0] r_exp_reg_1202_pp0_iter23_reg;
reg  signed [12:0] r_exp_reg_1202_pp0_iter24_reg;
reg  signed [12:0] r_exp_reg_1202_pp0_iter25_reg;
reg  signed [12:0] r_exp_reg_1202_pp0_iter26_reg;
reg   [57:0] tmp_8_reg_1214;
reg   [7:0] m_diff_hi_reg_1219;
reg   [7:0] m_diff_hi_reg_1219_pp0_iter11_reg;
reg   [7:0] m_diff_hi_reg_1219_pp0_iter12_reg;
reg   [7:0] m_diff_hi_reg_1219_pp0_iter13_reg;
reg   [7:0] m_diff_hi_reg_1219_pp0_iter14_reg;
reg   [7:0] m_diff_hi_reg_1219_pp0_iter15_reg;
reg   [7:0] m_diff_hi_reg_1219_pp0_iter16_reg;
reg   [7:0] m_diff_hi_reg_1219_pp0_iter17_reg;
reg   [7:0] m_diff_hi_reg_1219_pp0_iter18_reg;
reg   [7:0] m_diff_hi_reg_1219_pp0_iter19_reg;
reg   [7:0] Z2_reg_1224;
reg   [7:0] Z2_reg_1224_pp0_iter11_reg;
reg   [7:0] Z2_reg_1224_pp0_iter12_reg;
reg   [7:0] Z2_reg_1224_pp0_iter13_reg;
reg   [7:0] Z2_reg_1224_pp0_iter14_reg;
reg   [7:0] Z2_reg_1224_pp0_iter15_reg;
reg   [7:0] Z2_reg_1224_pp0_iter16_reg;
reg   [7:0] Z2_reg_1224_pp0_iter17_reg;
reg   [7:0] Z2_reg_1224_pp0_iter18_reg;
reg   [7:0] Z2_reg_1224_pp0_iter19_reg;
reg   [7:0] Z2_reg_1224_pp0_iter20_reg;
wire   [7:0] Z3_fu_618_p4;
reg   [7:0] Z3_reg_1231;
reg   [7:0] Z3_reg_1231_pp0_iter11_reg;
wire   [34:0] Z4_fu_628_p1;
reg   [34:0] Z4_reg_1236;
wire   [35:0] exp_Z4_m_1_fu_669_p2;
reg   [35:0] exp_Z4_m_1_reg_1251;
reg   [35:0] exp_Z4_m_1_reg_1251_pp0_iter12_reg;
reg   [35:0] exp_Z4_m_1_reg_1251_pp0_iter13_reg;
reg   [35:0] exp_Z4_m_1_reg_1251_pp0_iter14_reg;
reg   [25:0] f_Z3_reg_1257;
wire   [42:0] exp_Z3_m_1_fu_675_p4;
reg   [42:0] exp_Z3_m_1_reg_1262;
reg   [42:0] exp_Z3_m_1_reg_1262_pp0_iter13_reg;
reg   [42:0] exp_Z3_m_1_reg_1262_pp0_iter14_reg;
reg   [19:0] tmp_s_reg_1277;
wire   [43:0] exp_Z2P_m_1_fu_721_p2;
reg   [43:0] exp_Z2P_m_1_reg_1287;
reg   [43:0] exp_Z2P_m_1_reg_1287_pp0_iter16_reg;
reg   [43:0] exp_Z2P_m_1_reg_1287_pp0_iter17_reg;
reg   [43:0] exp_Z2P_m_1_reg_1287_pp0_iter18_reg;
reg   [43:0] exp_Z2P_m_1_reg_1287_pp0_iter19_reg;
reg   [43:0] exp_Z2P_m_1_reg_1287_pp0_iter20_reg;
reg   [39:0] tmp_1_reg_1293;
reg   [39:0] tmp_1_reg_1293_pp0_iter16_reg;
reg   [39:0] tmp_1_reg_1293_pp0_iter17_reg;
reg   [39:0] tmp_1_reg_1293_pp0_iter18_reg;
reg   [39:0] tmp_1_reg_1293_pp0_iter19_reg;
reg   [39:0] tmp_1_reg_1293_pp0_iter20_reg;
reg   [35:0] tmp_4_reg_1314;
reg   [57:0] exp_Z1_reg_1319;
reg   [57:0] exp_Z1_reg_1319_pp0_iter22_reg;
reg   [57:0] exp_Z1_reg_1319_pp0_iter23_reg;
reg   [57:0] exp_Z1_reg_1319_pp0_iter24_reg;
reg   [57:0] exp_Z1_reg_1319_pp0_iter25_reg;
reg   [49:0] exp_Z1P_m_1_reg_1324;
reg   [49:0] exp_Z1_hi_reg_1329;
wire   [57:0] add_ln297_fu_828_p2;
reg   [57:0] add_ln297_reg_1344;
wire   [98:0] grp_fu_276_p2;
reg   [98:0] mul_ln297_reg_1349;
wire   [0:0] icmp_ln309_1_fu_879_p2;
reg   [0:0] icmp_ln309_1_reg_1354;
wire   [0:0] icmp_ln326_fu_885_p2;
reg   [0:0] icmp_ln326_reg_1361;
wire   [10:0] trunc_ln336_fu_891_p1;
reg   [10:0] trunc_ln336_reg_1366;
wire   [51:0] select_ln303_fu_915_p3;
reg   [51:0] select_ln303_reg_1371;
wire   [63:0] zext_ln114_fu_642_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln119_fu_647_p1;
wire   [63:0] zext_ln138_fu_702_p1;
wire   [63:0] zext_ln292_fu_754_p1;
reg    table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce1_local;
reg    table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce0_local;
reg    table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce0_local;
reg    table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_ce0_local;
wire   [42:0] grp_fu_268_p0;
wire   [35:0] grp_fu_268_p1;
wire   [48:0] grp_fu_272_p0;
wire   [43:0] grp_fu_272_p1;
wire   [49:0] grp_fu_276_p0;
wire   [49:0] grp_fu_276_p1;
wire   [63:0] data_fu_280_p1;
wire   [10:0] es_exp_fu_292_p3;
wire   [51:0] es_sig_fu_300_p1;
wire   [0:0] icmp_ln18_fu_304_p2;
wire   [0:0] icmp_ln18_1_fu_310_p2;
wire   [0:0] icmp_ln18_2_fu_322_p2;
wire   [11:0] zext_ln486_fu_334_p1;
wire   [52:0] e_frac_fu_344_p3;
wire   [53:0] zext_ln221_fu_352_p1;
wire   [53:0] e_frac_1_fu_356_p2;
wire   [11:0] m_exp_fu_338_p2;
wire   [10:0] sub_ln229_fu_378_p2;
wire  signed [11:0] sext_ln229_fu_384_p1;
wire   [60:0] m_frac_l_fu_410_p3;
wire   [70:0] zext_ln229_fu_424_p1;
wire   [70:0] ashr_ln229_fu_428_p2;
wire   [70:0] shl_ln229_fu_434_p2;
wire   [70:0] m_fix_fu_440_p3;
wire  signed [15:0] m_fix_hi_fu_457_p4;
wire   [63:0] zext_ln230_fu_483_p1;
wire  signed [18:0] shl_ln_fu_496_p3;
wire   [63:0] select_ln230_fu_507_p3;
wire   [70:0] shl_ln2_fu_512_p3;
wire  signed [30:0] grp_fu_1093_p3;
wire   [17:0] trunc_ln243_fu_541_p1;
wire   [12:0] tmp_1_cast_fu_525_p4;
wire   [0:0] icmp_ln243_fu_544_p2;
wire   [12:0] add_ln243_1_fu_550_p2;
wire   [0:0] tmp_3_fu_534_p3;
wire   [12:0] select_ln243_fu_556_p3;
wire   [70:0] grp_fu_263_p2;
wire   [58:0] and_ln_fu_586_p3;
wire   [58:0] sub_ln255_fu_593_p2;
wire   [7:0] Z4_ind_fu_632_p4;
wire   [9:0] f_Z4_fu_652_p4;
wire   [35:0] zext_ln115_fu_662_p1;
wire   [35:0] zext_ln115_1_fu_665_p1;
wire   [78:0] grp_fu_268_p2;
wire   [35:0] zext_ln126_1_fu_709_p1;
wire   [35:0] add_ln126_fu_712_p2;
wire   [43:0] zext_ln126_fu_717_p1;
wire   [43:0] zext_ln120_fu_706_p1;
wire   [48:0] exp_Z2_m_1_fu_737_p4;
wire   [92:0] grp_fu_272_p2;
wire   [50:0] and_ln1_fu_768_p5;
wire   [43:0] zext_ln145_2_fu_782_p1;
wire   [43:0] add_ln145_fu_785_p2;
wire   [51:0] zext_ln145_1_fu_790_p1;
wire   [51:0] zext_ln145_fu_778_p1;
wire   [51:0] exp_Z1P_m_1_l_fu_794_p2;
wire   [106:0] shl_ln1_fu_833_p3;
wire   [106:0] zext_ln297_2_fu_840_p1;
wire   [106:0] add_ln297_1_fu_843_p2;
wire   [0:0] tmp_5_fu_849_p3;
wire   [12:0] r_exp_1_fu_857_p2;
wire   [12:0] r_exp_2_fu_862_p3;
wire   [2:0] tmp_9_fu_869_p4;
wire   [51:0] tmp_6_fu_895_p4;
wire   [51:0] tmp_7_fu_905_p4;
wire   [0:0] xor_ln182_fu_923_p2;
wire   [0:0] x_is_pinf_fu_928_p2;
wire   [0:0] or_ln185_fu_933_p2;
wire   [63:0] select_ln185_fu_938_p3;
wire   [10:0] out_exp_fu_968_p2;
wire   [62:0] t_fu_973_p3;
wire   [63:0] zext_ln479_fu_980_p1;
wire   [0:0] or_ln309_fu_957_p2;
wire   [0:0] xor_ln309_fu_993_p2;
wire   [0:0] and_ln309_fu_988_p2;
wire   [0:0] and_ln309_1_fu_998_p2;
wire   [0:0] or_ln185_1_fu_945_p2;
wire   [0:0] or_ln309_1_fu_1003_p2;
wire   [0:0] xor_ln185_fu_1009_p2;
wire   [0:0] xor_ln309_1_fu_1021_p2;
wire   [0:0] or_ln309_2_fu_1032_p2;
wire   [0:0] and_ln309_3_fu_1027_p2;
wire   [0:0] xor_ln309_2_fu_1036_p2;
wire   [0:0] or_ln309_3_fu_1042_p2;
wire   [0:0] and_ln309_4_fu_1048_p2;
wire   [0:0] and_ln309_2_fu_1015_p2;
wire   [0:0] and_ln309_5_fu_1054_p2;
wire   [63:0] retval_1_fu_1069_p2;
wire   [63:0] retval_1_fu_1069_p4;
wire   [63:0] retval_1_fu_1069_p8;
wire   [63:0] retval_1_fu_1069_p9;
wire   [2:0] retval_1_fu_1069_p10;
wire   [14:0] grp_fu_1093_p1;
reg    grp_fu_263_ce;
reg    grp_fu_268_ce;
reg    grp_fu_272_ce;
reg    grp_fu_276_ce;
wire   [63:0] retval_1_fu_1069_p11;
reg    grp_fu_1093_ce;
reg    ap_ce_reg;
reg   [63:0] x_int_reg;
reg   [63:0] ap_return_int_reg;
wire   [78:0] grp_fu_268_p00;
wire   [78:0] grp_fu_268_p10;
wire   [92:0] grp_fu_272_p00;
wire   [92:0] grp_fu_272_p10;
wire   [98:0] grp_fu_276_p00;
wire   [98:0] grp_fu_276_p10;
wire  signed [2:0] retval_1_fu_1069_p1;
wire   [2:0] retval_1_fu_1069_p3;
wire   [2:0] retval_1_fu_1069_p5;
wire   [2:0] retval_1_fu_1069_p7;

LSTM_Top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb #(
    .DataWidth( 58 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_address0),
    .ce0(table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_ce0_local),
    .q0(table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_q0)
);

LSTM_Top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud #(
    .DataWidth( 26 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_address0),
    .ce0(table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce0_local),
    .q0(table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_q0),
    .address1(table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_address1),
    .ce1(table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce1_local),
    .q1(table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_q1)
);

LSTM_Top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe #(
    .DataWidth( 42 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_address0),
    .ce0(table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce0_local),
    .q0(table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_q0)
);

LSTM_Top_mul_13s_71s_71_5_0 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 71 ),
    .dout_WIDTH( 71 ))
mul_13s_71s_71_5_0_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_exp_reg_1202),
    .din1(71'd1636647506585939924452),
    .ce(grp_fu_263_ce),
    .dout(grp_fu_263_p2)
);

LSTM_Top_mul_43ns_36ns_79_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 43 ),
    .din1_WIDTH( 36 ),
    .dout_WIDTH( 79 ))
mul_43ns_36ns_79_3_0_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_268_p0),
    .din1(grp_fu_268_p1),
    .ce(grp_fu_268_ce),
    .dout(grp_fu_268_p2)
);

LSTM_Top_mul_49ns_44ns_93_5_0 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 44 ),
    .dout_WIDTH( 93 ))
mul_49ns_44ns_93_5_0_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_272_p0),
    .din1(grp_fu_272_p1),
    .ce(grp_fu_272_ce),
    .dout(grp_fu_272_p2)
);

LSTM_Top_mul_50ns_50ns_99_5_0 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 50 ),
    .din1_WIDTH( 50 ),
    .dout_WIDTH( 99 ))
mul_50ns_50ns_99_5_0_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_276_p0),
    .din1(grp_fu_276_p1),
    .ce(grp_fu_276_ce),
    .dout(grp_fu_276_p2)
);

(* dissolve_hierarchy = "yes" *) LSTM_Top_sparsemux_9_3_64_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 64 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 64 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 64 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 64 ),
    .def_WIDTH( 64 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 64 ))
sparsemux_9_3_64_1_0_U58(
    .din0(retval_1_fu_1069_p2),
    .din1(retval_1_fu_1069_p4),
    .din2(64'd0),
    .din3(retval_1_fu_1069_p8),
    .def(retval_1_fu_1069_p9),
    .sel(retval_1_fu_1069_p10),
    .dout(retval_1_fu_1069_p11)
);

LSTM_Top_mac_muladd_16s_15ns_19s_31_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_15ns_19s_31_4_0_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(m_fix_hi_fu_457_p4),
    .din1(grp_fu_1093_p1),
    .din2(shl_ln_fu_496_p3),
    .ce(grp_fu_1093_ce),
    .dout(grp_fu_1093_p3)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        Z2_reg_1224 <= {{sub_ln255_fu_593_p2[50:43]}};
        Z2_reg_1224_pp0_iter11_reg <= Z2_reg_1224;
        Z2_reg_1224_pp0_iter12_reg <= Z2_reg_1224_pp0_iter11_reg;
        Z2_reg_1224_pp0_iter13_reg <= Z2_reg_1224_pp0_iter12_reg;
        Z2_reg_1224_pp0_iter14_reg <= Z2_reg_1224_pp0_iter13_reg;
        Z2_reg_1224_pp0_iter15_reg <= Z2_reg_1224_pp0_iter14_reg;
        Z2_reg_1224_pp0_iter16_reg <= Z2_reg_1224_pp0_iter15_reg;
        Z2_reg_1224_pp0_iter17_reg <= Z2_reg_1224_pp0_iter16_reg;
        Z2_reg_1224_pp0_iter18_reg <= Z2_reg_1224_pp0_iter17_reg;
        Z2_reg_1224_pp0_iter19_reg <= Z2_reg_1224_pp0_iter18_reg;
        Z2_reg_1224_pp0_iter20_reg <= Z2_reg_1224_pp0_iter19_reg;
        Z3_reg_1231 <= {{sub_ln255_fu_593_p2[42:35]}};
        Z3_reg_1231_pp0_iter11_reg <= Z3_reg_1231;
        Z4_reg_1236 <= Z4_fu_628_p1;
        add_ln297_reg_1344 <= add_ln297_fu_828_p2;
        ashr_ln230_reg_1187 <= ashr_ln230_fu_491_p2;
        e_frac_2_reg_1122 <= e_frac_2_fu_362_p3;
        es_sign_reg_1104 <= data_fu_280_p1[32'd63];
        es_sign_reg_1104_pp0_iter10_reg <= es_sign_reg_1104_pp0_iter9_reg;
        es_sign_reg_1104_pp0_iter11_reg <= es_sign_reg_1104_pp0_iter10_reg;
        es_sign_reg_1104_pp0_iter12_reg <= es_sign_reg_1104_pp0_iter11_reg;
        es_sign_reg_1104_pp0_iter13_reg <= es_sign_reg_1104_pp0_iter12_reg;
        es_sign_reg_1104_pp0_iter14_reg <= es_sign_reg_1104_pp0_iter13_reg;
        es_sign_reg_1104_pp0_iter15_reg <= es_sign_reg_1104_pp0_iter14_reg;
        es_sign_reg_1104_pp0_iter16_reg <= es_sign_reg_1104_pp0_iter15_reg;
        es_sign_reg_1104_pp0_iter17_reg <= es_sign_reg_1104_pp0_iter16_reg;
        es_sign_reg_1104_pp0_iter18_reg <= es_sign_reg_1104_pp0_iter17_reg;
        es_sign_reg_1104_pp0_iter19_reg <= es_sign_reg_1104_pp0_iter18_reg;
        es_sign_reg_1104_pp0_iter1_reg <= es_sign_reg_1104;
        es_sign_reg_1104_pp0_iter20_reg <= es_sign_reg_1104_pp0_iter19_reg;
        es_sign_reg_1104_pp0_iter21_reg <= es_sign_reg_1104_pp0_iter20_reg;
        es_sign_reg_1104_pp0_iter22_reg <= es_sign_reg_1104_pp0_iter21_reg;
        es_sign_reg_1104_pp0_iter23_reg <= es_sign_reg_1104_pp0_iter22_reg;
        es_sign_reg_1104_pp0_iter24_reg <= es_sign_reg_1104_pp0_iter23_reg;
        es_sign_reg_1104_pp0_iter25_reg <= es_sign_reg_1104_pp0_iter24_reg;
        es_sign_reg_1104_pp0_iter26_reg <= es_sign_reg_1104_pp0_iter25_reg;
        es_sign_reg_1104_pp0_iter27_reg <= es_sign_reg_1104_pp0_iter26_reg;
        es_sign_reg_1104_pp0_iter2_reg <= es_sign_reg_1104_pp0_iter1_reg;
        es_sign_reg_1104_pp0_iter3_reg <= es_sign_reg_1104_pp0_iter2_reg;
        es_sign_reg_1104_pp0_iter4_reg <= es_sign_reg_1104_pp0_iter3_reg;
        es_sign_reg_1104_pp0_iter5_reg <= es_sign_reg_1104_pp0_iter4_reg;
        es_sign_reg_1104_pp0_iter6_reg <= es_sign_reg_1104_pp0_iter5_reg;
        es_sign_reg_1104_pp0_iter7_reg <= es_sign_reg_1104_pp0_iter6_reg;
        es_sign_reg_1104_pp0_iter8_reg <= es_sign_reg_1104_pp0_iter7_reg;
        es_sign_reg_1104_pp0_iter9_reg <= es_sign_reg_1104_pp0_iter8_reg;
        exp_Z1P_m_1_reg_1324 <= {{exp_Z1P_m_1_l_fu_794_p2[51:2]}};
        exp_Z1_hi_reg_1329 <= {{table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_q0[57:8]}};
        exp_Z1_reg_1319 <= table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_q0;
        exp_Z1_reg_1319_pp0_iter22_reg <= exp_Z1_reg_1319;
        exp_Z1_reg_1319_pp0_iter23_reg <= exp_Z1_reg_1319_pp0_iter22_reg;
        exp_Z1_reg_1319_pp0_iter24_reg <= exp_Z1_reg_1319_pp0_iter23_reg;
        exp_Z1_reg_1319_pp0_iter25_reg <= exp_Z1_reg_1319_pp0_iter24_reg;
        exp_Z2P_m_1_reg_1287 <= exp_Z2P_m_1_fu_721_p2;
        exp_Z2P_m_1_reg_1287_pp0_iter16_reg <= exp_Z2P_m_1_reg_1287;
        exp_Z2P_m_1_reg_1287_pp0_iter17_reg <= exp_Z2P_m_1_reg_1287_pp0_iter16_reg;
        exp_Z2P_m_1_reg_1287_pp0_iter18_reg <= exp_Z2P_m_1_reg_1287_pp0_iter17_reg;
        exp_Z2P_m_1_reg_1287_pp0_iter19_reg <= exp_Z2P_m_1_reg_1287_pp0_iter18_reg;
        exp_Z2P_m_1_reg_1287_pp0_iter20_reg <= exp_Z2P_m_1_reg_1287_pp0_iter19_reg;
        exp_Z3_m_1_reg_1262[25 : 0] <= exp_Z3_m_1_fu_675_p4[25 : 0];
exp_Z3_m_1_reg_1262[42 : 35] <= exp_Z3_m_1_fu_675_p4[42 : 35];
        exp_Z3_m_1_reg_1262_pp0_iter13_reg[25 : 0] <= exp_Z3_m_1_reg_1262[25 : 0];
exp_Z3_m_1_reg_1262_pp0_iter13_reg[42 : 35] <= exp_Z3_m_1_reg_1262[42 : 35];
        exp_Z3_m_1_reg_1262_pp0_iter14_reg[25 : 0] <= exp_Z3_m_1_reg_1262_pp0_iter13_reg[25 : 0];
exp_Z3_m_1_reg_1262_pp0_iter14_reg[42 : 35] <= exp_Z3_m_1_reg_1262_pp0_iter13_reg[42 : 35];
        exp_Z4_m_1_reg_1251 <= exp_Z4_m_1_fu_669_p2;
        exp_Z4_m_1_reg_1251_pp0_iter12_reg <= exp_Z4_m_1_reg_1251;
        exp_Z4_m_1_reg_1251_pp0_iter13_reg <= exp_Z4_m_1_reg_1251_pp0_iter12_reg;
        exp_Z4_m_1_reg_1251_pp0_iter14_reg <= exp_Z4_m_1_reg_1251_pp0_iter13_reg;
        f_Z3_reg_1257 <= table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_q0;
        icmp_ln309_1_reg_1354 <= icmp_ln309_1_fu_879_p2;
        icmp_ln309_2_reg_1197 <= icmp_ln309_2_fu_520_p2;
        icmp_ln309_2_reg_1197_pp0_iter10_reg <= icmp_ln309_2_reg_1197_pp0_iter9_reg;
        icmp_ln309_2_reg_1197_pp0_iter11_reg <= icmp_ln309_2_reg_1197_pp0_iter10_reg;
        icmp_ln309_2_reg_1197_pp0_iter12_reg <= icmp_ln309_2_reg_1197_pp0_iter11_reg;
        icmp_ln309_2_reg_1197_pp0_iter13_reg <= icmp_ln309_2_reg_1197_pp0_iter12_reg;
        icmp_ln309_2_reg_1197_pp0_iter14_reg <= icmp_ln309_2_reg_1197_pp0_iter13_reg;
        icmp_ln309_2_reg_1197_pp0_iter15_reg <= icmp_ln309_2_reg_1197_pp0_iter14_reg;
        icmp_ln309_2_reg_1197_pp0_iter16_reg <= icmp_ln309_2_reg_1197_pp0_iter15_reg;
        icmp_ln309_2_reg_1197_pp0_iter17_reg <= icmp_ln309_2_reg_1197_pp0_iter16_reg;
        icmp_ln309_2_reg_1197_pp0_iter18_reg <= icmp_ln309_2_reg_1197_pp0_iter17_reg;
        icmp_ln309_2_reg_1197_pp0_iter19_reg <= icmp_ln309_2_reg_1197_pp0_iter18_reg;
        icmp_ln309_2_reg_1197_pp0_iter20_reg <= icmp_ln309_2_reg_1197_pp0_iter19_reg;
        icmp_ln309_2_reg_1197_pp0_iter21_reg <= icmp_ln309_2_reg_1197_pp0_iter20_reg;
        icmp_ln309_2_reg_1197_pp0_iter22_reg <= icmp_ln309_2_reg_1197_pp0_iter21_reg;
        icmp_ln309_2_reg_1197_pp0_iter23_reg <= icmp_ln309_2_reg_1197_pp0_iter22_reg;
        icmp_ln309_2_reg_1197_pp0_iter24_reg <= icmp_ln309_2_reg_1197_pp0_iter23_reg;
        icmp_ln309_2_reg_1197_pp0_iter25_reg <= icmp_ln309_2_reg_1197_pp0_iter24_reg;
        icmp_ln309_2_reg_1197_pp0_iter26_reg <= icmp_ln309_2_reg_1197_pp0_iter25_reg;
        icmp_ln309_2_reg_1197_pp0_iter27_reg <= icmp_ln309_2_reg_1197_pp0_iter26_reg;
        icmp_ln309_2_reg_1197_pp0_iter4_reg <= icmp_ln309_2_reg_1197;
        icmp_ln309_2_reg_1197_pp0_iter5_reg <= icmp_ln309_2_reg_1197_pp0_iter4_reg;
        icmp_ln309_2_reg_1197_pp0_iter6_reg <= icmp_ln309_2_reg_1197_pp0_iter5_reg;
        icmp_ln309_2_reg_1197_pp0_iter7_reg <= icmp_ln309_2_reg_1197_pp0_iter6_reg;
        icmp_ln309_2_reg_1197_pp0_iter8_reg <= icmp_ln309_2_reg_1197_pp0_iter7_reg;
        icmp_ln309_2_reg_1197_pp0_iter9_reg <= icmp_ln309_2_reg_1197_pp0_iter8_reg;
        icmp_ln309_reg_1138 <= icmp_ln309_fu_396_p2;
        icmp_ln309_reg_1138_pp0_iter10_reg <= icmp_ln309_reg_1138_pp0_iter9_reg;
        icmp_ln309_reg_1138_pp0_iter11_reg <= icmp_ln309_reg_1138_pp0_iter10_reg;
        icmp_ln309_reg_1138_pp0_iter12_reg <= icmp_ln309_reg_1138_pp0_iter11_reg;
        icmp_ln309_reg_1138_pp0_iter13_reg <= icmp_ln309_reg_1138_pp0_iter12_reg;
        icmp_ln309_reg_1138_pp0_iter14_reg <= icmp_ln309_reg_1138_pp0_iter13_reg;
        icmp_ln309_reg_1138_pp0_iter15_reg <= icmp_ln309_reg_1138_pp0_iter14_reg;
        icmp_ln309_reg_1138_pp0_iter16_reg <= icmp_ln309_reg_1138_pp0_iter15_reg;
        icmp_ln309_reg_1138_pp0_iter17_reg <= icmp_ln309_reg_1138_pp0_iter16_reg;
        icmp_ln309_reg_1138_pp0_iter18_reg <= icmp_ln309_reg_1138_pp0_iter17_reg;
        icmp_ln309_reg_1138_pp0_iter19_reg <= icmp_ln309_reg_1138_pp0_iter18_reg;
        icmp_ln309_reg_1138_pp0_iter1_reg <= icmp_ln309_reg_1138;
        icmp_ln309_reg_1138_pp0_iter20_reg <= icmp_ln309_reg_1138_pp0_iter19_reg;
        icmp_ln309_reg_1138_pp0_iter21_reg <= icmp_ln309_reg_1138_pp0_iter20_reg;
        icmp_ln309_reg_1138_pp0_iter22_reg <= icmp_ln309_reg_1138_pp0_iter21_reg;
        icmp_ln309_reg_1138_pp0_iter23_reg <= icmp_ln309_reg_1138_pp0_iter22_reg;
        icmp_ln309_reg_1138_pp0_iter24_reg <= icmp_ln309_reg_1138_pp0_iter23_reg;
        icmp_ln309_reg_1138_pp0_iter25_reg <= icmp_ln309_reg_1138_pp0_iter24_reg;
        icmp_ln309_reg_1138_pp0_iter26_reg <= icmp_ln309_reg_1138_pp0_iter25_reg;
        icmp_ln309_reg_1138_pp0_iter27_reg <= icmp_ln309_reg_1138_pp0_iter26_reg;
        icmp_ln309_reg_1138_pp0_iter2_reg <= icmp_ln309_reg_1138_pp0_iter1_reg;
        icmp_ln309_reg_1138_pp0_iter3_reg <= icmp_ln309_reg_1138_pp0_iter2_reg;
        icmp_ln309_reg_1138_pp0_iter4_reg <= icmp_ln309_reg_1138_pp0_iter3_reg;
        icmp_ln309_reg_1138_pp0_iter5_reg <= icmp_ln309_reg_1138_pp0_iter4_reg;
        icmp_ln309_reg_1138_pp0_iter6_reg <= icmp_ln309_reg_1138_pp0_iter5_reg;
        icmp_ln309_reg_1138_pp0_iter7_reg <= icmp_ln309_reg_1138_pp0_iter6_reg;
        icmp_ln309_reg_1138_pp0_iter8_reg <= icmp_ln309_reg_1138_pp0_iter7_reg;
        icmp_ln309_reg_1138_pp0_iter9_reg <= icmp_ln309_reg_1138_pp0_iter8_reg;
        icmp_ln326_reg_1361 <= icmp_ln326_fu_885_p2;
        m_diff_hi_reg_1219 <= {{sub_ln255_fu_593_p2[58:51]}};
        m_diff_hi_reg_1219_pp0_iter11_reg <= m_diff_hi_reg_1219;
        m_diff_hi_reg_1219_pp0_iter12_reg <= m_diff_hi_reg_1219_pp0_iter11_reg;
        m_diff_hi_reg_1219_pp0_iter13_reg <= m_diff_hi_reg_1219_pp0_iter12_reg;
        m_diff_hi_reg_1219_pp0_iter14_reg <= m_diff_hi_reg_1219_pp0_iter13_reg;
        m_diff_hi_reg_1219_pp0_iter15_reg <= m_diff_hi_reg_1219_pp0_iter14_reg;
        m_diff_hi_reg_1219_pp0_iter16_reg <= m_diff_hi_reg_1219_pp0_iter15_reg;
        m_diff_hi_reg_1219_pp0_iter17_reg <= m_diff_hi_reg_1219_pp0_iter16_reg;
        m_diff_hi_reg_1219_pp0_iter18_reg <= m_diff_hi_reg_1219_pp0_iter17_reg;
        m_diff_hi_reg_1219_pp0_iter19_reg <= m_diff_hi_reg_1219_pp0_iter18_reg;
        m_fix_l_reg_1161 <= {{m_fix_fu_440_p3[70:7]}};
        mul_ln297_reg_1349 <= grp_fu_276_p2;
        r_exp_reg_1202 <= r_exp_fu_564_p3;
        r_exp_reg_1202_pp0_iter10_reg <= r_exp_reg_1202_pp0_iter9_reg;
        r_exp_reg_1202_pp0_iter11_reg <= r_exp_reg_1202_pp0_iter10_reg;
        r_exp_reg_1202_pp0_iter12_reg <= r_exp_reg_1202_pp0_iter11_reg;
        r_exp_reg_1202_pp0_iter13_reg <= r_exp_reg_1202_pp0_iter12_reg;
        r_exp_reg_1202_pp0_iter14_reg <= r_exp_reg_1202_pp0_iter13_reg;
        r_exp_reg_1202_pp0_iter15_reg <= r_exp_reg_1202_pp0_iter14_reg;
        r_exp_reg_1202_pp0_iter16_reg <= r_exp_reg_1202_pp0_iter15_reg;
        r_exp_reg_1202_pp0_iter17_reg <= r_exp_reg_1202_pp0_iter16_reg;
        r_exp_reg_1202_pp0_iter18_reg <= r_exp_reg_1202_pp0_iter17_reg;
        r_exp_reg_1202_pp0_iter19_reg <= r_exp_reg_1202_pp0_iter18_reg;
        r_exp_reg_1202_pp0_iter20_reg <= r_exp_reg_1202_pp0_iter19_reg;
        r_exp_reg_1202_pp0_iter21_reg <= r_exp_reg_1202_pp0_iter20_reg;
        r_exp_reg_1202_pp0_iter22_reg <= r_exp_reg_1202_pp0_iter21_reg;
        r_exp_reg_1202_pp0_iter23_reg <= r_exp_reg_1202_pp0_iter22_reg;
        r_exp_reg_1202_pp0_iter24_reg <= r_exp_reg_1202_pp0_iter23_reg;
        r_exp_reg_1202_pp0_iter25_reg <= r_exp_reg_1202_pp0_iter24_reg;
        r_exp_reg_1202_pp0_iter26_reg <= r_exp_reg_1202_pp0_iter25_reg;
        r_exp_reg_1202_pp0_iter5_reg <= r_exp_reg_1202;
        r_exp_reg_1202_pp0_iter6_reg <= r_exp_reg_1202_pp0_iter5_reg;
        r_exp_reg_1202_pp0_iter7_reg <= r_exp_reg_1202_pp0_iter6_reg;
        r_exp_reg_1202_pp0_iter8_reg <= r_exp_reg_1202_pp0_iter7_reg;
        r_exp_reg_1202_pp0_iter9_reg <= r_exp_reg_1202_pp0_iter8_reg;
        select_ln229_reg_1133 <= select_ln229_fu_388_p3;
        select_ln303_reg_1371 <= select_ln303_fu_915_p3;
        sext_ln227_reg_1151[70 : 7] <= sext_ln227_fu_417_p1[70 : 7];
        sext_ln227_reg_1151_pp0_iter2_reg[70 : 7] <= sext_ln227_reg_1151[70 : 7];
        sext_ln229_1_reg_1156 <= sext_ln229_1_fu_421_p1;
        shl_ln230_reg_1182 <= shl_ln230_fu_486_p2;
        tmp_10_reg_1146 <= e_frac_2_fu_362_p3[32'd53];
        tmp_10_reg_1146_pp0_iter10_reg <= tmp_10_reg_1146_pp0_iter9_reg;
        tmp_10_reg_1146_pp0_iter11_reg <= tmp_10_reg_1146_pp0_iter10_reg;
        tmp_10_reg_1146_pp0_iter12_reg <= tmp_10_reg_1146_pp0_iter11_reg;
        tmp_10_reg_1146_pp0_iter13_reg <= tmp_10_reg_1146_pp0_iter12_reg;
        tmp_10_reg_1146_pp0_iter14_reg <= tmp_10_reg_1146_pp0_iter13_reg;
        tmp_10_reg_1146_pp0_iter15_reg <= tmp_10_reg_1146_pp0_iter14_reg;
        tmp_10_reg_1146_pp0_iter16_reg <= tmp_10_reg_1146_pp0_iter15_reg;
        tmp_10_reg_1146_pp0_iter17_reg <= tmp_10_reg_1146_pp0_iter16_reg;
        tmp_10_reg_1146_pp0_iter18_reg <= tmp_10_reg_1146_pp0_iter17_reg;
        tmp_10_reg_1146_pp0_iter19_reg <= tmp_10_reg_1146_pp0_iter18_reg;
        tmp_10_reg_1146_pp0_iter1_reg <= tmp_10_reg_1146;
        tmp_10_reg_1146_pp0_iter20_reg <= tmp_10_reg_1146_pp0_iter19_reg;
        tmp_10_reg_1146_pp0_iter21_reg <= tmp_10_reg_1146_pp0_iter20_reg;
        tmp_10_reg_1146_pp0_iter22_reg <= tmp_10_reg_1146_pp0_iter21_reg;
        tmp_10_reg_1146_pp0_iter23_reg <= tmp_10_reg_1146_pp0_iter22_reg;
        tmp_10_reg_1146_pp0_iter24_reg <= tmp_10_reg_1146_pp0_iter23_reg;
        tmp_10_reg_1146_pp0_iter25_reg <= tmp_10_reg_1146_pp0_iter24_reg;
        tmp_10_reg_1146_pp0_iter26_reg <= tmp_10_reg_1146_pp0_iter25_reg;
        tmp_10_reg_1146_pp0_iter27_reg <= tmp_10_reg_1146_pp0_iter26_reg;
        tmp_10_reg_1146_pp0_iter2_reg <= tmp_10_reg_1146_pp0_iter1_reg;
        tmp_10_reg_1146_pp0_iter3_reg <= tmp_10_reg_1146_pp0_iter2_reg;
        tmp_10_reg_1146_pp0_iter4_reg <= tmp_10_reg_1146_pp0_iter3_reg;
        tmp_10_reg_1146_pp0_iter5_reg <= tmp_10_reg_1146_pp0_iter4_reg;
        tmp_10_reg_1146_pp0_iter6_reg <= tmp_10_reg_1146_pp0_iter5_reg;
        tmp_10_reg_1146_pp0_iter7_reg <= tmp_10_reg_1146_pp0_iter6_reg;
        tmp_10_reg_1146_pp0_iter8_reg <= tmp_10_reg_1146_pp0_iter7_reg;
        tmp_10_reg_1146_pp0_iter9_reg <= tmp_10_reg_1146_pp0_iter8_reg;
        tmp_1_reg_1293 <= {{table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_q0[41:2]}};
        tmp_1_reg_1293_pp0_iter16_reg <= tmp_1_reg_1293;
        tmp_1_reg_1293_pp0_iter17_reg <= tmp_1_reg_1293_pp0_iter16_reg;
        tmp_1_reg_1293_pp0_iter18_reg <= tmp_1_reg_1293_pp0_iter17_reg;
        tmp_1_reg_1293_pp0_iter19_reg <= tmp_1_reg_1293_pp0_iter18_reg;
        tmp_1_reg_1293_pp0_iter20_reg <= tmp_1_reg_1293_pp0_iter19_reg;
        tmp_2_reg_1167 <= m_fix_fu_440_p3[32'd70];
        tmp_2_reg_1167_pp0_iter2_reg <= tmp_2_reg_1167;
        tmp_4_reg_1314 <= {{grp_fu_272_p2[92:57]}};
        tmp_8_reg_1214 <= {{grp_fu_263_p2[70:13]}};
        tmp_reg_1127 <= m_exp_fu_338_p2[32'd11];
        tmp_reg_1127_pp0_iter1_reg <= tmp_reg_1127;
        tmp_reg_1127_pp0_iter2_reg <= tmp_reg_1127_pp0_iter1_reg;
        tmp_s_reg_1277 <= {{grp_fu_268_p2[78:59]}};
        trunc_ln255_reg_1177 <= trunc_ln255_fu_479_p1;
        trunc_ln255_reg_1177_pp0_iter2_reg <= trunc_ln255_reg_1177;
        trunc_ln255_reg_1177_pp0_iter3_reg <= trunc_ln255_reg_1177_pp0_iter2_reg;
        trunc_ln255_reg_1177_pp0_iter4_reg <= trunc_ln255_reg_1177_pp0_iter3_reg;
        trunc_ln255_reg_1177_pp0_iter5_reg <= trunc_ln255_reg_1177_pp0_iter4_reg;
        trunc_ln255_reg_1177_pp0_iter6_reg <= trunc_ln255_reg_1177_pp0_iter5_reg;
        trunc_ln255_reg_1177_pp0_iter7_reg <= trunc_ln255_reg_1177_pp0_iter6_reg;
        trunc_ln255_reg_1177_pp0_iter8_reg <= trunc_ln255_reg_1177_pp0_iter7_reg;
        trunc_ln255_reg_1177_pp0_iter9_reg <= trunc_ln255_reg_1177_pp0_iter8_reg;
        trunc_ln336_reg_1366 <= trunc_ln336_fu_891_p1;
        x_is_NaN_reg_1109 <= x_is_NaN_fu_316_p2;
        x_is_NaN_reg_1109_pp0_iter10_reg <= x_is_NaN_reg_1109_pp0_iter9_reg;
        x_is_NaN_reg_1109_pp0_iter11_reg <= x_is_NaN_reg_1109_pp0_iter10_reg;
        x_is_NaN_reg_1109_pp0_iter12_reg <= x_is_NaN_reg_1109_pp0_iter11_reg;
        x_is_NaN_reg_1109_pp0_iter13_reg <= x_is_NaN_reg_1109_pp0_iter12_reg;
        x_is_NaN_reg_1109_pp0_iter14_reg <= x_is_NaN_reg_1109_pp0_iter13_reg;
        x_is_NaN_reg_1109_pp0_iter15_reg <= x_is_NaN_reg_1109_pp0_iter14_reg;
        x_is_NaN_reg_1109_pp0_iter16_reg <= x_is_NaN_reg_1109_pp0_iter15_reg;
        x_is_NaN_reg_1109_pp0_iter17_reg <= x_is_NaN_reg_1109_pp0_iter16_reg;
        x_is_NaN_reg_1109_pp0_iter18_reg <= x_is_NaN_reg_1109_pp0_iter17_reg;
        x_is_NaN_reg_1109_pp0_iter19_reg <= x_is_NaN_reg_1109_pp0_iter18_reg;
        x_is_NaN_reg_1109_pp0_iter1_reg <= x_is_NaN_reg_1109;
        x_is_NaN_reg_1109_pp0_iter20_reg <= x_is_NaN_reg_1109_pp0_iter19_reg;
        x_is_NaN_reg_1109_pp0_iter21_reg <= x_is_NaN_reg_1109_pp0_iter20_reg;
        x_is_NaN_reg_1109_pp0_iter22_reg <= x_is_NaN_reg_1109_pp0_iter21_reg;
        x_is_NaN_reg_1109_pp0_iter23_reg <= x_is_NaN_reg_1109_pp0_iter22_reg;
        x_is_NaN_reg_1109_pp0_iter24_reg <= x_is_NaN_reg_1109_pp0_iter23_reg;
        x_is_NaN_reg_1109_pp0_iter25_reg <= x_is_NaN_reg_1109_pp0_iter24_reg;
        x_is_NaN_reg_1109_pp0_iter26_reg <= x_is_NaN_reg_1109_pp0_iter25_reg;
        x_is_NaN_reg_1109_pp0_iter27_reg <= x_is_NaN_reg_1109_pp0_iter26_reg;
        x_is_NaN_reg_1109_pp0_iter2_reg <= x_is_NaN_reg_1109_pp0_iter1_reg;
        x_is_NaN_reg_1109_pp0_iter3_reg <= x_is_NaN_reg_1109_pp0_iter2_reg;
        x_is_NaN_reg_1109_pp0_iter4_reg <= x_is_NaN_reg_1109_pp0_iter3_reg;
        x_is_NaN_reg_1109_pp0_iter5_reg <= x_is_NaN_reg_1109_pp0_iter4_reg;
        x_is_NaN_reg_1109_pp0_iter6_reg <= x_is_NaN_reg_1109_pp0_iter5_reg;
        x_is_NaN_reg_1109_pp0_iter7_reg <= x_is_NaN_reg_1109_pp0_iter6_reg;
        x_is_NaN_reg_1109_pp0_iter8_reg <= x_is_NaN_reg_1109_pp0_iter7_reg;
        x_is_NaN_reg_1109_pp0_iter9_reg <= x_is_NaN_reg_1109_pp0_iter8_reg;
        x_is_inf_reg_1116 <= x_is_inf_fu_328_p2;
        x_is_inf_reg_1116_pp0_iter10_reg <= x_is_inf_reg_1116_pp0_iter9_reg;
        x_is_inf_reg_1116_pp0_iter11_reg <= x_is_inf_reg_1116_pp0_iter10_reg;
        x_is_inf_reg_1116_pp0_iter12_reg <= x_is_inf_reg_1116_pp0_iter11_reg;
        x_is_inf_reg_1116_pp0_iter13_reg <= x_is_inf_reg_1116_pp0_iter12_reg;
        x_is_inf_reg_1116_pp0_iter14_reg <= x_is_inf_reg_1116_pp0_iter13_reg;
        x_is_inf_reg_1116_pp0_iter15_reg <= x_is_inf_reg_1116_pp0_iter14_reg;
        x_is_inf_reg_1116_pp0_iter16_reg <= x_is_inf_reg_1116_pp0_iter15_reg;
        x_is_inf_reg_1116_pp0_iter17_reg <= x_is_inf_reg_1116_pp0_iter16_reg;
        x_is_inf_reg_1116_pp0_iter18_reg <= x_is_inf_reg_1116_pp0_iter17_reg;
        x_is_inf_reg_1116_pp0_iter19_reg <= x_is_inf_reg_1116_pp0_iter18_reg;
        x_is_inf_reg_1116_pp0_iter1_reg <= x_is_inf_reg_1116;
        x_is_inf_reg_1116_pp0_iter20_reg <= x_is_inf_reg_1116_pp0_iter19_reg;
        x_is_inf_reg_1116_pp0_iter21_reg <= x_is_inf_reg_1116_pp0_iter20_reg;
        x_is_inf_reg_1116_pp0_iter22_reg <= x_is_inf_reg_1116_pp0_iter21_reg;
        x_is_inf_reg_1116_pp0_iter23_reg <= x_is_inf_reg_1116_pp0_iter22_reg;
        x_is_inf_reg_1116_pp0_iter24_reg <= x_is_inf_reg_1116_pp0_iter23_reg;
        x_is_inf_reg_1116_pp0_iter25_reg <= x_is_inf_reg_1116_pp0_iter24_reg;
        x_is_inf_reg_1116_pp0_iter26_reg <= x_is_inf_reg_1116_pp0_iter25_reg;
        x_is_inf_reg_1116_pp0_iter27_reg <= x_is_inf_reg_1116_pp0_iter26_reg;
        x_is_inf_reg_1116_pp0_iter2_reg <= x_is_inf_reg_1116_pp0_iter1_reg;
        x_is_inf_reg_1116_pp0_iter3_reg <= x_is_inf_reg_1116_pp0_iter2_reg;
        x_is_inf_reg_1116_pp0_iter4_reg <= x_is_inf_reg_1116_pp0_iter3_reg;
        x_is_inf_reg_1116_pp0_iter5_reg <= x_is_inf_reg_1116_pp0_iter4_reg;
        x_is_inf_reg_1116_pp0_iter6_reg <= x_is_inf_reg_1116_pp0_iter5_reg;
        x_is_inf_reg_1116_pp0_iter7_reg <= x_is_inf_reg_1116_pp0_iter6_reg;
        x_is_inf_reg_1116_pp0_iter8_reg <= x_is_inf_reg_1116_pp0_iter7_reg;
        x_is_inf_reg_1116_pp0_iter9_reg <= x_is_inf_reg_1116_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= retval_1_fu_1069_p11;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_int_reg <= x;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = retval_1_fu_1069_p11;
    end else begin
        ap_return = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_1093_ce = 1'b1;
    end else begin
        grp_fu_1093_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_263_ce = 1'b1;
    end else begin
        grp_fu_263_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_268_ce = 1'b1;
    end else begin
        grp_fu_268_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_272_ce = 1'b1;
    end else begin
        grp_fu_272_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_276_ce = 1'b1;
    end else begin
        grp_fu_276_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_ce0_local = 1'b1;
    end else begin
        table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce0_local = 1'b1;
    end else begin
        table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce0_local = 1'b1;
    end else begin
        table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce1_local = 1'b1;
    end else begin
        table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ce1_local = 1'b0;
    end
end

assign Z3_fu_618_p4 = {{sub_ln255_fu_593_p2[42:35]}};

assign Z4_fu_628_p1 = sub_ln255_fu_593_p2[34:0];

assign Z4_ind_fu_632_p4 = {{sub_ln255_fu_593_p2[34:27]}};

assign add_ln126_fu_712_p2 = (exp_Z4_m_1_reg_1251_pp0_iter14_reg + zext_ln126_1_fu_709_p1);

assign add_ln145_fu_785_p2 = (exp_Z2P_m_1_reg_1287_pp0_iter20_reg + zext_ln145_2_fu_782_p1);

assign add_ln243_1_fu_550_p2 = (tmp_1_cast_fu_525_p4 + 13'd1);

assign add_ln297_1_fu_843_p2 = (shl_ln1_fu_833_p3 + zext_ln297_2_fu_840_p1);

assign add_ln297_fu_828_p2 = (exp_Z1_reg_1319_pp0_iter25_reg + 58'd16);

assign and_ln1_fu_768_p5 = {{{{Z2_reg_1224_pp0_iter20_reg}, {1'd0}}, {tmp_1_reg_1293_pp0_iter20_reg}}, {2'd0}};

assign and_ln309_1_fu_998_p2 = (xor_ln309_fu_993_p2 & icmp_ln309_1_reg_1354);

assign and_ln309_2_fu_1015_p2 = (xor_ln185_fu_1009_p2 & or_ln309_1_fu_1003_p2);

assign and_ln309_3_fu_1027_p2 = (xor_ln309_1_fu_1021_p2 & icmp_ln309_reg_1138_pp0_iter27_reg);

assign and_ln309_4_fu_1048_p2 = (xor_ln185_fu_1009_p2 & or_ln309_3_fu_1042_p2);

assign and_ln309_5_fu_1054_p2 = (icmp_ln326_reg_1361 & and_ln309_4_fu_1048_p2);

assign and_ln309_fu_988_p2 = (or_ln309_fu_957_p2 & icmp_ln309_reg_1138_pp0_iter27_reg);

assign and_ln_fu_586_p3 = {{tmp_8_reg_1214}, {1'd0}};

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ashr_ln229_fu_428_p2 = $signed(sext_ln227_fu_417_p1) >>> zext_ln229_fu_424_p1;

assign ashr_ln230_fu_491_p2 = $signed(m_fix_l_reg_1161) >>> zext_ln230_fu_483_p1;

assign data_fu_280_p1 = x_int_reg;

assign e_frac_1_fu_356_p2 = (54'd0 - zext_ln221_fu_352_p1);

assign e_frac_2_fu_362_p3 = ((es_sign_fu_284_p3[0:0] == 1'b1) ? e_frac_1_fu_356_p2 : zext_ln221_fu_352_p1);

assign e_frac_fu_344_p3 = {{1'd1}, {es_sig_fu_300_p1}};

assign es_exp_fu_292_p3 = {{data_fu_280_p1[62:52]}};

assign es_sig_fu_300_p1 = data_fu_280_p1[51:0];

assign es_sign_fu_284_p3 = data_fu_280_p1[32'd63];

assign exp_Z1P_m_1_l_fu_794_p2 = (zext_ln145_1_fu_790_p1 + zext_ln145_fu_778_p1);

assign exp_Z2P_m_1_fu_721_p2 = (zext_ln126_fu_717_p1 + zext_ln120_fu_706_p1);

assign exp_Z2_m_1_fu_737_p4 = {{{Z2_reg_1224_pp0_iter15_reg}, {1'd0}}, {tmp_1_reg_1293}};

assign exp_Z3_m_1_fu_675_p4 = {{{Z3_reg_1231_pp0_iter11_reg}, {9'd0}}, {f_Z3_reg_1257}};

assign exp_Z4_m_1_fu_669_p2 = (zext_ln115_fu_662_p1 + zext_ln115_1_fu_665_p1);

assign f_Z4_fu_652_p4 = {{table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_q1[25:16]}};

assign grp_fu_1093_p1 = 31'd23637;

assign grp_fu_268_p0 = grp_fu_268_p00;

assign grp_fu_268_p00 = exp_Z3_m_1_fu_675_p4;

assign grp_fu_268_p1 = grp_fu_268_p10;

assign grp_fu_268_p10 = exp_Z4_m_1_reg_1251;

assign grp_fu_272_p0 = grp_fu_272_p00;

assign grp_fu_272_p00 = exp_Z2_m_1_fu_737_p4;

assign grp_fu_272_p1 = grp_fu_272_p10;

assign grp_fu_272_p10 = exp_Z2P_m_1_reg_1287;

assign grp_fu_276_p0 = grp_fu_276_p00;

assign grp_fu_276_p00 = exp_Z1P_m_1_reg_1324;

assign grp_fu_276_p1 = grp_fu_276_p10;

assign grp_fu_276_p10 = exp_Z1_hi_reg_1329;

assign icmp_ln18_1_fu_310_p2 = ((es_sig_fu_300_p1 != 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln18_2_fu_322_p2 = ((es_sig_fu_300_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_304_p2 = ((es_exp_fu_292_p3 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln243_fu_544_p2 = ((trunc_ln243_fu_541_p1 != 18'd0) ? 1'b1 : 1'b0);

assign icmp_ln309_1_fu_879_p2 = (($signed(tmp_9_fu_869_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln309_2_fu_520_p2 = ((shl_ln2_fu_512_p3 != sext_ln227_reg_1151_pp0_iter2_reg) ? 1'b1 : 1'b0);

assign icmp_ln309_fu_396_p2 = (($signed(m_exp_fu_338_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln326_fu_885_p2 = (($signed(r_exp_2_fu_862_p3) < $signed(13'd7170)) ? 1'b1 : 1'b0);

assign m_exp_fu_338_p2 = ($signed(zext_ln486_fu_334_p1) + $signed(12'd3073));

assign m_fix_fu_440_p3 = ((tmp_reg_1127[0:0] == 1'b1) ? ashr_ln229_fu_428_p2 : shl_ln229_fu_434_p2);

assign m_fix_hi_fu_457_p4 = {{m_fix_fu_440_p3[70:55]}};

assign m_frac_l_fu_410_p3 = {{e_frac_2_reg_1122}, {7'd0}};

assign or_ln185_1_fu_945_p2 = (x_is_inf_reg_1116_pp0_iter27_reg | x_is_NaN_reg_1109_pp0_iter27_reg);

assign or_ln185_fu_933_p2 = (x_is_pinf_fu_928_p2 | x_is_NaN_reg_1109_pp0_iter27_reg);

assign or_ln309_1_fu_1003_p2 = (and_ln309_fu_988_p2 | and_ln309_1_fu_998_p2);

assign or_ln309_2_fu_1032_p2 = (icmp_ln309_reg_1138_pp0_iter27_reg | icmp_ln309_1_reg_1354);

assign or_ln309_3_fu_1042_p2 = (xor_ln309_2_fu_1036_p2 | and_ln309_3_fu_1027_p2);

assign or_ln309_fu_957_p2 = (icmp_ln309_2_reg_1197_pp0_iter27_reg | icmp_ln309_1_reg_1354);

assign out_exp_fu_968_p2 = (trunc_ln336_reg_1366 + 11'd1023);

assign r_exp_1_fu_857_p2 = ($signed(r_exp_reg_1202_pp0_iter26_reg) + $signed(13'd8191));

assign r_exp_2_fu_862_p3 = ((tmp_5_fu_849_p3[0:0] == 1'b1) ? r_exp_reg_1202_pp0_iter26_reg : r_exp_1_fu_857_p2);

assign r_exp_fu_564_p3 = ((tmp_3_fu_534_p3[0:0] == 1'b1) ? select_ln243_fu_556_p3 : tmp_1_cast_fu_525_p4);

assign retval_1_fu_1069_p10 = {{{or_ln185_1_fu_945_p2}, {and_ln309_2_fu_1015_p2}}, {and_ln309_5_fu_1054_p2}};

assign retval_1_fu_1069_p2 = ((or_ln185_fu_933_p2[0:0] == 1'b1) ? select_ln185_fu_938_p3 : 64'd0);

assign retval_1_fu_1069_p4 = ((tmp_10_reg_1146_pp0_iter27_reg[0:0] == 1'b1) ? 64'd0 : 64'd9218868437227405312);

assign retval_1_fu_1069_p8 = zext_ln479_fu_980_p1;

assign retval_1_fu_1069_p9 = 'bx;

assign select_ln185_fu_938_p3 = ((x_is_NaN_reg_1109_pp0_iter27_reg[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd9218868437227405312);

assign select_ln229_fu_388_p3 = ((tmp_fu_370_p3[0:0] == 1'b1) ? sext_ln229_fu_384_p1 : m_exp_fu_338_p2);

assign select_ln230_fu_507_p3 = ((tmp_reg_1127_pp0_iter2_reg[0:0] == 1'b1) ? shl_ln230_reg_1182 : ashr_ln230_reg_1187);

assign select_ln243_fu_556_p3 = ((icmp_ln243_fu_544_p2[0:0] == 1'b1) ? add_ln243_1_fu_550_p2 : tmp_1_cast_fu_525_p4);

assign select_ln303_fu_915_p3 = ((tmp_5_fu_849_p3[0:0] == 1'b1) ? tmp_6_fu_895_p4 : tmp_7_fu_905_p4);

assign sext_ln227_fu_417_p1 = $signed(m_frac_l_fu_410_p3);

assign sext_ln229_1_fu_421_p1 = $signed(select_ln229_reg_1133);

assign sext_ln229_fu_384_p1 = $signed(sub_ln229_fu_378_p2);

assign shl_ln1_fu_833_p3 = {{add_ln297_reg_1344}, {49'd0}};

assign shl_ln229_fu_434_p2 = sext_ln227_fu_417_p1 << zext_ln229_fu_424_p1;

assign shl_ln230_fu_486_p2 = m_fix_l_reg_1161 << zext_ln230_fu_483_p1;

assign shl_ln2_fu_512_p3 = {{select_ln230_fu_507_p3}, {7'd0}};

assign shl_ln_fu_496_p3 = {{tmp_2_reg_1167_pp0_iter2_reg}, {18'd131072}};

assign sub_ln229_fu_378_p2 = (11'd1023 - es_exp_fu_292_p3);

assign sub_ln255_fu_593_p2 = (trunc_ln255_reg_1177_pp0_iter9_reg - and_ln_fu_586_p3);

assign t_fu_973_p3 = {{out_exp_fu_968_p2}, {select_ln303_reg_1371}};

assign table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_address0 = zext_ln292_fu_754_p1;

assign table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_address0 = zext_ln138_fu_702_p1;

assign table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_address0 = zext_ln119_fu_647_p1;

assign table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_address1 = zext_ln114_fu_642_p1;

assign tmp_1_cast_fu_525_p4 = {{grp_fu_1093_p3[30:18]}};

assign tmp_3_fu_534_p3 = grp_fu_1093_p3[32'd30];

assign tmp_5_fu_849_p3 = add_ln297_1_fu_843_p2[32'd106];

assign tmp_6_fu_895_p4 = {{add_ln297_1_fu_843_p2[105:54]}};

assign tmp_7_fu_905_p4 = {{add_ln297_1_fu_843_p2[104:53]}};

assign tmp_9_fu_869_p4 = {{r_exp_2_fu_862_p3[12:10]}};

assign tmp_fu_370_p3 = m_exp_fu_338_p2[32'd11];

assign trunc_ln243_fu_541_p1 = grp_fu_1093_p3[17:0];

assign trunc_ln255_fu_479_p1 = m_fix_fu_440_p3[58:0];

assign trunc_ln336_fu_891_p1 = r_exp_2_fu_862_p3[10:0];

assign x_is_NaN_fu_316_p2 = (icmp_ln18_fu_304_p2 & icmp_ln18_1_fu_310_p2);

assign x_is_inf_fu_328_p2 = (icmp_ln18_fu_304_p2 & icmp_ln18_2_fu_322_p2);

assign x_is_pinf_fu_928_p2 = (xor_ln182_fu_923_p2 & x_is_inf_reg_1116_pp0_iter27_reg);

assign xor_ln182_fu_923_p2 = (es_sign_reg_1104_pp0_iter27_reg ^ 1'd1);

assign xor_ln185_fu_1009_p2 = (or_ln185_1_fu_945_p2 ^ 1'd1);

assign xor_ln309_1_fu_1021_p2 = (or_ln309_fu_957_p2 ^ 1'd1);

assign xor_ln309_2_fu_1036_p2 = (or_ln309_2_fu_1032_p2 ^ 1'd1);

assign xor_ln309_fu_993_p2 = (icmp_ln309_reg_1138_pp0_iter27_reg ^ 1'd1);

assign zext_ln114_fu_642_p1 = Z4_ind_fu_632_p4;

assign zext_ln115_1_fu_665_p1 = f_Z4_fu_652_p4;

assign zext_ln115_fu_662_p1 = Z4_reg_1236;

assign zext_ln119_fu_647_p1 = Z3_fu_618_p4;

assign zext_ln120_fu_706_p1 = exp_Z3_m_1_reg_1262_pp0_iter14_reg;

assign zext_ln126_1_fu_709_p1 = tmp_s_reg_1277;

assign zext_ln126_fu_717_p1 = add_ln126_fu_712_p2;

assign zext_ln138_fu_702_p1 = Z2_reg_1224_pp0_iter13_reg;

assign zext_ln145_1_fu_790_p1 = add_ln145_fu_785_p2;

assign zext_ln145_2_fu_782_p1 = tmp_4_reg_1314;

assign zext_ln145_fu_778_p1 = and_ln1_fu_768_p5;

assign zext_ln221_fu_352_p1 = e_frac_fu_344_p3;

assign zext_ln229_fu_424_p1 = $unsigned(sext_ln229_1_fu_421_p1);

assign zext_ln230_fu_483_p1 = $unsigned(sext_ln229_1_reg_1156);

assign zext_ln292_fu_754_p1 = m_diff_hi_reg_1219_pp0_iter19_reg;

assign zext_ln297_2_fu_840_p1 = mul_ln297_reg_1349;

assign zext_ln479_fu_980_p1 = t_fu_973_p3;

assign zext_ln486_fu_334_p1 = es_exp_fu_292_p3;

always @ (posedge ap_clk) begin
    sext_ln227_reg_1151[6:0] <= 7'b0000000;
    sext_ln227_reg_1151_pp0_iter2_reg[6:0] <= 7'b0000000;
    exp_Z3_m_1_reg_1262[34:26] <= 9'b000000000;
    exp_Z3_m_1_reg_1262_pp0_iter13_reg[34:26] <= 9'b000000000;
    exp_Z3_m_1_reg_1262_pp0_iter14_reg[34:26] <= 9'b000000000;
end

endmodule //LSTM_Top_exp_generic_double_s
