INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/swath/binary_to_bcd/binary_to_bcd.srcs/sources_1/new/binary_to_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/swath/bcd_to_8s/bcd_to_8s.srcs/sources_1/new/bcd_to_8s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_8s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/swath/bcd_to_8s/bcd_to_8s.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
