INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/flexbusClock/flexbusClock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexbusClock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/flexbusClock/flexbusClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexbusClock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/jitterFifo/sim/jitterFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jitterFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/reciprocalLut/sim/reciprocalLut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciprocalLut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/resamplerTap0/sim/resamplerTap0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resamplerTap0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/resamplerTap1/sim/resamplerTap1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resamplerTap1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/resamplerTap2/sim/resamplerTap2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resamplerTap2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/resamplerTap3/sim/resamplerTap3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resamplerTap3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/resamplerTap4/sim/resamplerTap4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resamplerTap4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/resamplerTap5/sim/resamplerTap5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resamplerTap5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/resamplerTap6/sim/resamplerTap6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resamplerTap6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/resamplerTap7/sim/resamplerTap7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resamplerTap7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/resamplerTap8/sim/resamplerTap8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resamplerTap8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/systemClock/systemClock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systemClock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/systemClock/systemClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systemClock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.srcs/sources_1/ip/dataFifo/sim/dataFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/mpy18x18WithCe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpy18x18WithCe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/shifter18to48.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter18to48
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/dualFirCoeffRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dualFirCoeffRegs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/singleFir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleFir
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/mpy18x18PL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpy18x18PL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/cicRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cicRegs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/cicDecimator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cicDecimator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/agcLoopRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module agcLoopRegs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/multihSuperbaudH1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multihSuperbaudH1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/mpy18x18PL0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpy18x18PL0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/divSqrt2WIthCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divSqrt2WithCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/loopRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loopRegs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/resampler/resampRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resamplerRegs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/ddcRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddcRegs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/halfband/dualHalfband.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dualHalfbandDecimate
INFO: [VRFC 10-2458] undeclared symbol evenFirIReady, assumed default net type wire [C:/modem/vivado/halfband/dualHalfband.v:40]
INFO: [VRFC 10-2458] undeclared symbol evenOutIValid, assumed default net type wire [C:/modem/vivado/halfband/dualHalfband.v:42]
INFO: [VRFC 10-2458] undeclared symbol evenFirQReady, assumed default net type wire [C:/modem/vivado/halfband/dualHalfband.v:52]
INFO: [VRFC 10-2458] undeclared symbol evenOutQValid, assumed default net type wire [C:/modem/vivado/halfband/dualHalfband.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/dualFir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dualFir
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/cmpy18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmpy18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/dualDecimator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dualDecimator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/variableGain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module variableGain
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/cicComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cicComp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/log2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/agcLoopFilter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module agcLoopFilter
INFO: [VRFC 10-2458] undeclared symbol invertError, assumed default net type wire [C:/modem/vivado/agcLoopFilter.v:42]
INFO: [VRFC 10-2458] undeclared symbol zeroError, assumed default net type wire [C:/modem/vivado/agcLoopFilter.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/vm_cordic_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vm_cordic_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/lagGain12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lagGain12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/leadGain12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leadGain12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/carrierLoopRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carrierLoopRegs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/resampler/resampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/multihSuperbaudTED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multihSuperbaudTED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/vm_cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vm_cordic
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2458] undeclared symbol qTx, assumed default net type wire [C:/modem/vivado/vm_cordic.v:392]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/loopFilter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loopFilter
INFO: [VRFC 10-2458] undeclared symbol invertError, assumed default net type wire [C:/modem/vivado/loopFilter.v:50]
INFO: [VRFC 10-2458] undeclared symbol zeroError, assumed default net type wire [C:/modem/vivado/loopFilter.v:51]
INFO: [VRFC 10-2458] undeclared symbol clearAccum, assumed default net type wire [C:/modem/vivado/loopFilter.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/bitsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitsync
INFO: [VRFC 10-2458] undeclared symbol timingErrorEn, assumed default net type wire [C:/modem/vivado/bitsync.v:341]
INFO: [VRFC 10-2458] undeclared symbol satPos, assumed default net type wire [C:/modem/vivado/bitsync.v:642]
INFO: [VRFC 10-2458] undeclared symbol satNeg, assumed default net type wire [C:/modem/vivado/bitsync.v:643]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/demodRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demodRegs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/ddc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddc
INFO: [VRFC 10-2458] undeclared symbol bypassCic, assumed default net type wire [C:/modem/vivado/ddc.v:82]
INFO: [VRFC 10-2458] undeclared symbol bypassHb, assumed default net type wire [C:/modem/vivado/ddc.v:83]
INFO: [VRFC 10-2458] undeclared symbol bypassFir, assumed default net type wire [C:/modem/vivado/ddc.v:85]
INFO: [VRFC 10-2458] undeclared symbol enableBasebandInputs, assumed default net type wire [C:/modem/vivado/ddc.v:87]
INFO: [VRFC 10-2458] undeclared symbol hb0SyncOut, assumed default net type wire [C:/modem/vivado/ddc.v:174]
INFO: [VRFC 10-2458] undeclared symbol hbSyncOut, assumed default net type wire [C:/modem/vivado/ddc.v:358]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/channelAgc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channelAGC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/fmDemod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmDemod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/carrierLoop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carrierLoop
INFO: [VRFC 10-2458] undeclared symbol invertError, assumed default net type wire [C:/modem/vivado/carrierLoop.v:71]
INFO: [VRFC 10-2458] undeclared symbol zeroError, assumed default net type wire [C:/modem/vivado/carrierLoop.v:72]
INFO: [VRFC 10-2458] undeclared symbol sweepEnable, assumed default net type wire [C:/modem/vivado/carrierLoop.v:73]
INFO: [VRFC 10-2458] undeclared symbol clearAccum, assumed default net type wire [C:/modem/vivado/carrierLoop.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/dualResampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dualResampler
INFO: [VRFC 10-2458] undeclared symbol resetPhase, assumed default net type wire [C:/modem/vivado/dualResampler.v:65]
INFO: [VRFC 10-2458] undeclared symbol auCicSyncOut, assumed default net type wire [C:/modem/vivado/dualResampler.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/decoder/biphase_to_nrz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biphase_to_nrz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/decoder/mrk_spc_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mrk_spc_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/decoder/decoderRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoderRegs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/millerDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module millerDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/interpRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpRegs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/cicInterpolate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cicInterpolate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/shift48To18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift48to18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/videoFir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module videoFir
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/cicCompMpy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cicCompMpy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/decoder/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2458] undeclared symbol clk_sel, assumed default net type wire [C:/modem/vivado/decoder/decoder.v:52]
INFO: [VRFC 10-2458] undeclared symbol data_inv, assumed default net type wire [C:/modem/vivado/decoder/decoder.v:53]
INFO: [VRFC 10-2458] undeclared symbol demux, assumed default net type wire [C:/modem/vivado/decoder/decoder.v:55]
INFO: [VRFC 10-2458] undeclared symbol feher, assumed default net type wire [C:/modem/vivado/decoder/decoder.v:56]
INFO: [VRFC 10-2458] undeclared symbol swap, assumed default net type wire [C:/modem/vivado/decoder/decoder.v:57]
INFO: [VRFC 10-2458] undeclared symbol biphase, assumed default net type wire [C:/modem/vivado/decoder/decoder.v:58]
INFO: [VRFC 10-2458] undeclared symbol miller, assumed default net type wire [C:/modem/vivado/decoder/decoder.v:59]
INFO: [VRFC 10-2458] undeclared symbol millerBitEn, assumed default net type wire [C:/modem/vivado/decoder/decoder.v:157]
INFO: [VRFC 10-2458] undeclared symbol millerBit, assumed default net type wire [C:/modem/vivado/decoder/decoder.v:158]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/demod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demod
INFO: [VRFC 10-2458] undeclared symbol bitsyncLock, assumed default net type wire [C:/modem/vivado/demod.v:94]
INFO: [VRFC 10-2458] undeclared symbol auBitsyncLock, assumed default net type wire [C:/modem/vivado/demod.v:95]
INFO: [VRFC 10-2458] undeclared symbol oqpskIthenQ, assumed default net type wire [C:/modem/vivado/demod.v:106]
INFO: [VRFC 10-2458] undeclared symbol carrierOffsetEn, assumed default net type wire [C:/modem/vivado/demod.v:137]
INFO: [VRFC 10-2458] undeclared symbol ddcSync, assumed default net type wire [C:/modem/vivado/demod.v:149]
INFO: [VRFC 10-2458] undeclared symbol demodSync, assumed default net type wire [C:/modem/vivado/demod.v:260]
INFO: [VRFC 10-2458] undeclared symbol resampSync, assumed default net type wire [C:/modem/vivado/demod.v:457]
INFO: [VRFC 10-2458] undeclared symbol auResampSync, assumed default net type wire [C:/modem/vivado/demod.v:525]
INFO: [VRFC 10-2458] undeclared symbol bsErrorEn, assumed default net type wire [C:/modem/vivado/demod.v:676]
INFO: [VRFC 10-2458] undeclared symbol tedOutputEn, assumed default net type wire [C:/modem/vivado/demod.v:677]
INFO: [VRFC 10-2458] undeclared symbol tedSyncPulse, assumed default net type wire [C:/modem/vivado/demod.v:678]
INFO: [VRFC 10-2458] undeclared symbol cordicModes, assumed default net type wire [C:/modem/vivado/demod.v:743]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/decoder/pcmDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcmDecoder
INFO: [VRFC 10-2458] undeclared symbol clk_sel, assumed default net type wire [C:/modem/vivado/decoder/pcmDecoder.v:40]
INFO: [VRFC 10-2458] undeclared symbol data_inv, assumed default net type wire [C:/modem/vivado/decoder/pcmDecoder.v:41]
INFO: [VRFC 10-2458] undeclared symbol demux, assumed default net type wire [C:/modem/vivado/decoder/pcmDecoder.v:43]
INFO: [VRFC 10-2458] undeclared symbol feher, assumed default net type wire [C:/modem/vivado/decoder/pcmDecoder.v:44]
INFO: [VRFC 10-2458] undeclared symbol swap, assumed default net type wire [C:/modem/vivado/decoder/pcmDecoder.v:45]
INFO: [VRFC 10-2458] undeclared symbol biphase, assumed default net type wire [C:/modem/vivado/decoder/pcmDecoder.v:46]
INFO: [VRFC 10-2458] undeclared symbol miller, assumed default net type wire [C:/modem/vivado/decoder/pcmDecoder.v:47]
INFO: [VRFC 10-2458] undeclared symbol millerBitEn, assumed default net type wire [C:/modem/vivado/decoder/pcmDecoder.v:121]
INFO: [VRFC 10-2458] undeclared symbol millerBit, assumed default net type wire [C:/modem/vivado/decoder/pcmDecoder.v:122]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/digitalPLL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digitalPLL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/ics307Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ics307Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/interpolate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolate
INFO: [VRFC 10-2458] undeclared symbol bypass, assumed default net type wire [C:/modem/vivado/interpolate.v:68]
INFO: [VRFC 10-2458] undeclared symbol test, assumed default net type wire [C:/modem/vivado/interpolate.v:69]
INFO: [VRFC 10-2458] undeclared symbol invert, assumed default net type wire [C:/modem/vivado/interpolate.v:70]
INFO: [VRFC 10-2458] undeclared symbol bypassEQ, assumed default net type wire [C:/modem/vivado/interpolate.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/flexbus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexbus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoTopRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module semcoTopRegs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemodTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module semcoDemodTop
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:142]
INFO: [VRFC 10-2458] undeclared symbol clkLocked, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:143]
INFO: [VRFC 10-2458] undeclared symbol busClk, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:148]
INFO: [VRFC 10-2458] undeclared symbol fbClkLocked, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:149]
INFO: [VRFC 10-2458] undeclared symbol cs, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:194]
INFO: [VRFC 10-2458] undeclared symbol wr0, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:195]
INFO: [VRFC 10-2458] undeclared symbol wr1, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:196]
INFO: [VRFC 10-2458] undeclared symbol wr2, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:197]
INFO: [VRFC 10-2458] undeclared symbol wr3, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:198]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:244]
INFO: [VRFC 10-2458] undeclared symbol reboot, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:245]
INFO: [VRFC 10-2458] undeclared symbol iDemodSym2xEn, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:284]
INFO: [VRFC 10-2458] undeclared symbol iDemodSymEn, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:285]
INFO: [VRFC 10-2458] undeclared symbol iDemodSymClk, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:287]
INFO: [VRFC 10-2458] undeclared symbol iDemodBit, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:288]
INFO: [VRFC 10-2458] undeclared symbol qDemodSym2xEn, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:289]
INFO: [VRFC 10-2458] undeclared symbol qDemodSymEn, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:290]
INFO: [VRFC 10-2458] undeclared symbol qDemodSymClk, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:291]
INFO: [VRFC 10-2458] undeclared symbol qDemodBit, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:293]
INFO: [VRFC 10-2458] undeclared symbol auDemodSymClk, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:294]
INFO: [VRFC 10-2458] undeclared symbol auDemodBit, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:295]
INFO: [VRFC 10-2458] undeclared symbol demodTimingLock, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:296]
INFO: [VRFC 10-2458] undeclared symbol demodCarrierLock, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:297]
INFO: [VRFC 10-2458] undeclared symbol trellisSymEn, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:298]
INFO: [VRFC 10-2458] undeclared symbol trellisSymEnEven, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:302]
INFO: [VRFC 10-2458] undeclared symbol demodDac0ClkEn, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:307]
INFO: [VRFC 10-2458] undeclared symbol demodDac1ClkEn, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:309]
INFO: [VRFC 10-2458] undeclared symbol demodDac2ClkEn, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:311]
INFO: [VRFC 10-2458] undeclared symbol demodSdiSymEn, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:322]
INFO: [VRFC 10-2458] undeclared symbol demodEyeClkEn, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:323]
INFO: [VRFC 10-2458] undeclared symbol pcmDac0ClkEn, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:362]
INFO: [VRFC 10-2458] undeclared symbol pcmDac1ClkEn, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:364]
INFO: [VRFC 10-2458] undeclared symbol pcmDac2ClkEn, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:366]
INFO: [VRFC 10-2458] undeclared symbol pcmTrellisBit, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:368]
INFO: [VRFC 10-2458] undeclared symbol pcmTrellisSymEnOut, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:369]
INFO: [VRFC 10-2458] undeclared symbol pcmTrellisSym2xEnOut, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:370]
INFO: [VRFC 10-2458] undeclared symbol dualDataI, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:424]
INFO: [VRFC 10-2458] undeclared symbol dualDataQ, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:425]
INFO: [VRFC 10-2458] undeclared symbol dualPcmClkEn, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:426]
INFO: [VRFC 10-2458] undeclared symbol dualPcmSymClk, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:430]
INFO: [VRFC 10-2458] undeclared symbol dualDecInputSelect, assumed default net type wire [C:/modem/vivado/semcoDemodTop.v:431]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/clkAndDataRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkAndDataRegs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/clkAndDataOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkAndDataOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/sdi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uartRegs
INFO: [VRFC 10-311] analyzing module uartBaudGen
INFO: [VRFC 10-311] analyzing module uartTx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/trellis/traceBackTableLWK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traceBackTableDeeper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/trellis/trellis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trellis
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/trellis/trellisCarrierLoop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trellisCarrierLoop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/trellis/acs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder2s
INFO: [VRFC 10-311] analyzing module comp
INFO: [VRFC 10-311] analyzing module mux_2_1
INFO: [VRFC 10-311] analyzing module acs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/trellis/mfilter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mfilter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/trellis/viteri_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module viterbi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/trellis/maxMetricEvenOdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxMetricEvenOdd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/trellis/bitLifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitLifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/trellis/rotator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rotator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/trellis/rotMult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rotMult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/trellis/comp4twosComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp4twosComp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/bitFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/cmpy18Sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmpy18Sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leadGain
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/lagGain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lagGain
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado/semcoDemod.sim/simCordic/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
