
SympleSensorBoard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c694  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000338  0800c828  0800c828  0001c828  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000138  0800cb60  0800cb60  0001cb60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          000001a8  0800cc98  0800cc98  0001cc98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000004  0800ce40  0800ce40  0001ce40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  0800ce44  0800ce44  0001ce44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         0000067c  20000000  0800ce48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .ccmram       00000000  10000000  10000000  0002067c  2**0
                  CONTENTS
  9 .bss          000002f4  2000067c  2000067c  0002067c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000970  20000970  0002067c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002067c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025d98  00000000  00000000  000206ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000044fc  00000000  00000000  00046444  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001468  00000000  00000000  0004a940  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000012a0  00000000  00000000  0004bda8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000b396  00000000  00000000  0004d048  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00006f41  00000000  00000000  000583de  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0005f31f  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00006a20  00000000  00000000  0005f39c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000067c 	.word	0x2000067c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c80c 	.word	0x0800c80c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000680 	.word	0x20000680
 80001cc:	0800c80c 	.word	0x0800c80c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f001 b8f6 	b.w	8001da4 <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	468c      	mov	ip, r1
 8000bd6:	460d      	mov	r5, r1
 8000bd8:	4604      	mov	r4, r0
 8000bda:	9e08      	ldr	r6, [sp, #32]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d151      	bne.n	8000c84 <__udivmoddi4+0xb4>
 8000be0:	428a      	cmp	r2, r1
 8000be2:	4617      	mov	r7, r2
 8000be4:	d96d      	bls.n	8000cc2 <__udivmoddi4+0xf2>
 8000be6:	fab2 fe82 	clz	lr, r2
 8000bea:	f1be 0f00 	cmp.w	lr, #0
 8000bee:	d00b      	beq.n	8000c08 <__udivmoddi4+0x38>
 8000bf0:	f1ce 0c20 	rsb	ip, lr, #32
 8000bf4:	fa01 f50e 	lsl.w	r5, r1, lr
 8000bf8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000bfc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c00:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c04:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c08:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c0c:	0c25      	lsrs	r5, r4, #16
 8000c0e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c12:	fa1f f987 	uxth.w	r9, r7
 8000c16:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c1a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c1e:	fb08 f309 	mul.w	r3, r8, r9
 8000c22:	42ab      	cmp	r3, r5
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x6c>
 8000c26:	19ed      	adds	r5, r5, r7
 8000c28:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c2c:	f080 8123 	bcs.w	8000e76 <__udivmoddi4+0x2a6>
 8000c30:	42ab      	cmp	r3, r5
 8000c32:	f240 8120 	bls.w	8000e76 <__udivmoddi4+0x2a6>
 8000c36:	f1a8 0802 	sub.w	r8, r8, #2
 8000c3a:	443d      	add	r5, r7
 8000c3c:	1aed      	subs	r5, r5, r3
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c44:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c48:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c4c:	fb00 f909 	mul.w	r9, r0, r9
 8000c50:	45a1      	cmp	r9, r4
 8000c52:	d909      	bls.n	8000c68 <__udivmoddi4+0x98>
 8000c54:	19e4      	adds	r4, r4, r7
 8000c56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5a:	f080 810a 	bcs.w	8000e72 <__udivmoddi4+0x2a2>
 8000c5e:	45a1      	cmp	r9, r4
 8000c60:	f240 8107 	bls.w	8000e72 <__udivmoddi4+0x2a2>
 8000c64:	3802      	subs	r0, #2
 8000c66:	443c      	add	r4, r7
 8000c68:	eba4 0409 	sub.w	r4, r4, r9
 8000c6c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c70:	2100      	movs	r1, #0
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	d061      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000c76:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	6034      	str	r4, [r6, #0]
 8000c7e:	6073      	str	r3, [r6, #4]
 8000c80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c84:	428b      	cmp	r3, r1
 8000c86:	d907      	bls.n	8000c98 <__udivmoddi4+0xc8>
 8000c88:	2e00      	cmp	r6, #0
 8000c8a:	d054      	beq.n	8000d36 <__udivmoddi4+0x166>
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000c92:	4608      	mov	r0, r1
 8000c94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c98:	fab3 f183 	clz	r1, r3
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	f040 808e 	bne.w	8000dbe <__udivmoddi4+0x1ee>
 8000ca2:	42ab      	cmp	r3, r5
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xdc>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80fa 	bhi.w	8000ea0 <__udivmoddi4+0x2d0>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb65 0503 	sbc.w	r5, r5, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	46ac      	mov	ip, r5
 8000cb6:	2e00      	cmp	r6, #0
 8000cb8:	d03f      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000cba:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	b912      	cbnz	r2, 8000cca <__udivmoddi4+0xfa>
 8000cc4:	2701      	movs	r7, #1
 8000cc6:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cca:	fab7 fe87 	clz	lr, r7
 8000cce:	f1be 0f00 	cmp.w	lr, #0
 8000cd2:	d134      	bne.n	8000d3e <__udivmoddi4+0x16e>
 8000cd4:	1beb      	subs	r3, r5, r7
 8000cd6:	0c3a      	lsrs	r2, r7, #16
 8000cd8:	fa1f fc87 	uxth.w	ip, r7
 8000cdc:	2101      	movs	r1, #1
 8000cde:	fbb3 f8f2 	udiv	r8, r3, r2
 8000ce2:	0c25      	lsrs	r5, r4, #16
 8000ce4:	fb02 3318 	mls	r3, r2, r8, r3
 8000ce8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cec:	fb0c f308 	mul.w	r3, ip, r8
 8000cf0:	42ab      	cmp	r3, r5
 8000cf2:	d907      	bls.n	8000d04 <__udivmoddi4+0x134>
 8000cf4:	19ed      	adds	r5, r5, r7
 8000cf6:	f108 30ff 	add.w	r0, r8, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x132>
 8000cfc:	42ab      	cmp	r3, r5
 8000cfe:	f200 80d1 	bhi.w	8000ea4 <__udivmoddi4+0x2d4>
 8000d02:	4680      	mov	r8, r0
 8000d04:	1aed      	subs	r5, r5, r3
 8000d06:	b2a3      	uxth	r3, r4
 8000d08:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d0c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d10:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d14:	fb0c fc00 	mul.w	ip, ip, r0
 8000d18:	45a4      	cmp	ip, r4
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x15c>
 8000d1c:	19e4      	adds	r4, r4, r7
 8000d1e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x15a>
 8000d24:	45a4      	cmp	ip, r4
 8000d26:	f200 80b8 	bhi.w	8000e9a <__udivmoddi4+0x2ca>
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	eba4 040c 	sub.w	r4, r4, ip
 8000d30:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d34:	e79d      	b.n	8000c72 <__udivmoddi4+0xa2>
 8000d36:	4631      	mov	r1, r6
 8000d38:	4630      	mov	r0, r6
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	f1ce 0420 	rsb	r4, lr, #32
 8000d42:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d46:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d4a:	fa20 f804 	lsr.w	r8, r0, r4
 8000d4e:	0c3a      	lsrs	r2, r7, #16
 8000d50:	fa25 f404 	lsr.w	r4, r5, r4
 8000d54:	ea48 0803 	orr.w	r8, r8, r3
 8000d58:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d5c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d60:	fb02 4411 	mls	r4, r2, r1, r4
 8000d64:	fa1f fc87 	uxth.w	ip, r7
 8000d68:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d6c:	fb01 f30c 	mul.w	r3, r1, ip
 8000d70:	42ab      	cmp	r3, r5
 8000d72:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d76:	d909      	bls.n	8000d8c <__udivmoddi4+0x1bc>
 8000d78:	19ed      	adds	r5, r5, r7
 8000d7a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d7e:	f080 808a 	bcs.w	8000e96 <__udivmoddi4+0x2c6>
 8000d82:	42ab      	cmp	r3, r5
 8000d84:	f240 8087 	bls.w	8000e96 <__udivmoddi4+0x2c6>
 8000d88:	3902      	subs	r1, #2
 8000d8a:	443d      	add	r5, r7
 8000d8c:	1aeb      	subs	r3, r5, r3
 8000d8e:	fa1f f588 	uxth.w	r5, r8
 8000d92:	fbb3 f0f2 	udiv	r0, r3, r2
 8000d96:	fb02 3310 	mls	r3, r2, r0, r3
 8000d9a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d9e:	fb00 f30c 	mul.w	r3, r0, ip
 8000da2:	42ab      	cmp	r3, r5
 8000da4:	d907      	bls.n	8000db6 <__udivmoddi4+0x1e6>
 8000da6:	19ed      	adds	r5, r5, r7
 8000da8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dac:	d26f      	bcs.n	8000e8e <__udivmoddi4+0x2be>
 8000dae:	42ab      	cmp	r3, r5
 8000db0:	d96d      	bls.n	8000e8e <__udivmoddi4+0x2be>
 8000db2:	3802      	subs	r0, #2
 8000db4:	443d      	add	r5, r7
 8000db6:	1aeb      	subs	r3, r5, r3
 8000db8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbc:	e78f      	b.n	8000cde <__udivmoddi4+0x10e>
 8000dbe:	f1c1 0720 	rsb	r7, r1, #32
 8000dc2:	fa22 f807 	lsr.w	r8, r2, r7
 8000dc6:	408b      	lsls	r3, r1
 8000dc8:	fa05 f401 	lsl.w	r4, r5, r1
 8000dcc:	ea48 0303 	orr.w	r3, r8, r3
 8000dd0:	fa20 fe07 	lsr.w	lr, r0, r7
 8000dd4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	ea4e 0e04 	orr.w	lr, lr, r4
 8000dde:	fbb5 f9fc 	udiv	r9, r5, ip
 8000de2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000de6:	fb0c 5519 	mls	r5, ip, r9, r5
 8000dea:	fa1f f883 	uxth.w	r8, r3
 8000dee:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000df2:	fb09 f408 	mul.w	r4, r9, r8
 8000df6:	42ac      	cmp	r4, r5
 8000df8:	fa02 f201 	lsl.w	r2, r2, r1
 8000dfc:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0x244>
 8000e02:	18ed      	adds	r5, r5, r3
 8000e04:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e08:	d243      	bcs.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0a:	42ac      	cmp	r4, r5
 8000e0c:	d941      	bls.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e12:	441d      	add	r5, r3
 8000e14:	1b2d      	subs	r5, r5, r4
 8000e16:	fa1f fe8e 	uxth.w	lr, lr
 8000e1a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e1e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e22:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e26:	fb00 f808 	mul.w	r8, r0, r8
 8000e2a:	45a0      	cmp	r8, r4
 8000e2c:	d907      	bls.n	8000e3e <__udivmoddi4+0x26e>
 8000e2e:	18e4      	adds	r4, r4, r3
 8000e30:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e34:	d229      	bcs.n	8000e8a <__udivmoddi4+0x2ba>
 8000e36:	45a0      	cmp	r8, r4
 8000e38:	d927      	bls.n	8000e8a <__udivmoddi4+0x2ba>
 8000e3a:	3802      	subs	r0, #2
 8000e3c:	441c      	add	r4, r3
 8000e3e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e42:	eba4 0408 	sub.w	r4, r4, r8
 8000e46:	fba0 8902 	umull	r8, r9, r0, r2
 8000e4a:	454c      	cmp	r4, r9
 8000e4c:	46c6      	mov	lr, r8
 8000e4e:	464d      	mov	r5, r9
 8000e50:	d315      	bcc.n	8000e7e <__udivmoddi4+0x2ae>
 8000e52:	d012      	beq.n	8000e7a <__udivmoddi4+0x2aa>
 8000e54:	b156      	cbz	r6, 8000e6c <__udivmoddi4+0x29c>
 8000e56:	ebba 030e 	subs.w	r3, sl, lr
 8000e5a:	eb64 0405 	sbc.w	r4, r4, r5
 8000e5e:	fa04 f707 	lsl.w	r7, r4, r7
 8000e62:	40cb      	lsrs	r3, r1
 8000e64:	431f      	orrs	r7, r3
 8000e66:	40cc      	lsrs	r4, r1
 8000e68:	6037      	str	r7, [r6, #0]
 8000e6a:	6074      	str	r4, [r6, #4]
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	4618      	mov	r0, r3
 8000e74:	e6f8      	b.n	8000c68 <__udivmoddi4+0x98>
 8000e76:	4690      	mov	r8, r2
 8000e78:	e6e0      	b.n	8000c3c <__udivmoddi4+0x6c>
 8000e7a:	45c2      	cmp	sl, r8
 8000e7c:	d2ea      	bcs.n	8000e54 <__udivmoddi4+0x284>
 8000e7e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e82:	eb69 0503 	sbc.w	r5, r9, r3
 8000e86:	3801      	subs	r0, #1
 8000e88:	e7e4      	b.n	8000e54 <__udivmoddi4+0x284>
 8000e8a:	4628      	mov	r0, r5
 8000e8c:	e7d7      	b.n	8000e3e <__udivmoddi4+0x26e>
 8000e8e:	4640      	mov	r0, r8
 8000e90:	e791      	b.n	8000db6 <__udivmoddi4+0x1e6>
 8000e92:	4681      	mov	r9, r0
 8000e94:	e7be      	b.n	8000e14 <__udivmoddi4+0x244>
 8000e96:	4601      	mov	r1, r0
 8000e98:	e778      	b.n	8000d8c <__udivmoddi4+0x1bc>
 8000e9a:	3802      	subs	r0, #2
 8000e9c:	443c      	add	r4, r7
 8000e9e:	e745      	b.n	8000d2c <__udivmoddi4+0x15c>
 8000ea0:	4608      	mov	r0, r1
 8000ea2:	e708      	b.n	8000cb6 <__udivmoddi4+0xe6>
 8000ea4:	f1a8 0802 	sub.w	r8, r8, #2
 8000ea8:	443d      	add	r5, r7
 8000eaa:	e72b      	b.n	8000d04 <__udivmoddi4+0x134>

08000eac <selfrel_offset31>:
 8000eac:	6803      	ldr	r3, [r0, #0]
 8000eae:	005a      	lsls	r2, r3, #1
 8000eb0:	bf4c      	ite	mi
 8000eb2:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8000eb6:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 8000eba:	4418      	add	r0, r3
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop

08000ec0 <search_EIT_table>:
 8000ec0:	b361      	cbz	r1, 8000f1c <search_EIT_table+0x5c>
 8000ec2:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ec6:	f101 3aff 	add.w	sl, r1, #4294967295
 8000eca:	4690      	mov	r8, r2
 8000ecc:	4606      	mov	r6, r0
 8000ece:	46d1      	mov	r9, sl
 8000ed0:	2700      	movs	r7, #0
 8000ed2:	eb07 0409 	add.w	r4, r7, r9
 8000ed6:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 8000eda:	1064      	asrs	r4, r4, #1
 8000edc:	00e5      	lsls	r5, r4, #3
 8000ede:	1971      	adds	r1, r6, r5
 8000ee0:	4608      	mov	r0, r1
 8000ee2:	f7ff ffe3 	bl	8000eac <selfrel_offset31>
 8000ee6:	45a2      	cmp	sl, r4
 8000ee8:	4683      	mov	fp, r0
 8000eea:	f105 0008 	add.w	r0, r5, #8
 8000eee:	4430      	add	r0, r6
 8000ef0:	d009      	beq.n	8000f06 <search_EIT_table+0x46>
 8000ef2:	f7ff ffdb 	bl	8000eac <selfrel_offset31>
 8000ef6:	45c3      	cmp	fp, r8
 8000ef8:	f100 30ff 	add.w	r0, r0, #4294967295
 8000efc:	d805      	bhi.n	8000f0a <search_EIT_table+0x4a>
 8000efe:	4540      	cmp	r0, r8
 8000f00:	d209      	bcs.n	8000f16 <search_EIT_table+0x56>
 8000f02:	1c67      	adds	r7, r4, #1
 8000f04:	e7e5      	b.n	8000ed2 <search_EIT_table+0x12>
 8000f06:	45c3      	cmp	fp, r8
 8000f08:	d905      	bls.n	8000f16 <search_EIT_table+0x56>
 8000f0a:	42a7      	cmp	r7, r4
 8000f0c:	d002      	beq.n	8000f14 <search_EIT_table+0x54>
 8000f0e:	f104 39ff 	add.w	r9, r4, #4294967295
 8000f12:	e7de      	b.n	8000ed2 <search_EIT_table+0x12>
 8000f14:	2100      	movs	r1, #0
 8000f16:	4608      	mov	r0, r1
 8000f18:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000f1c:	4608      	mov	r0, r1
 8000f1e:	4770      	bx	lr

08000f20 <__gnu_unwind_get_pr_addr>:
 8000f20:	2801      	cmp	r0, #1
 8000f22:	d007      	beq.n	8000f34 <__gnu_unwind_get_pr_addr+0x14>
 8000f24:	2802      	cmp	r0, #2
 8000f26:	d007      	beq.n	8000f38 <__gnu_unwind_get_pr_addr+0x18>
 8000f28:	4b04      	ldr	r3, [pc, #16]	; (8000f3c <__gnu_unwind_get_pr_addr+0x1c>)
 8000f2a:	2800      	cmp	r0, #0
 8000f2c:	bf0c      	ite	eq
 8000f2e:	4618      	moveq	r0, r3
 8000f30:	2000      	movne	r0, #0
 8000f32:	4770      	bx	lr
 8000f34:	4802      	ldr	r0, [pc, #8]	; (8000f40 <__gnu_unwind_get_pr_addr+0x20>)
 8000f36:	4770      	bx	lr
 8000f38:	4802      	ldr	r0, [pc, #8]	; (8000f44 <__gnu_unwind_get_pr_addr+0x24>)
 8000f3a:	4770      	bx	lr
 8000f3c:	08001625 	.word	0x08001625
 8000f40:	08001629 	.word	0x08001629
 8000f44:	0800162d 	.word	0x0800162d

08000f48 <get_eit_entry>:
 8000f48:	b530      	push	{r4, r5, lr}
 8000f4a:	4b24      	ldr	r3, [pc, #144]	; (8000fdc <get_eit_entry+0x94>)
 8000f4c:	b083      	sub	sp, #12
 8000f4e:	4604      	mov	r4, r0
 8000f50:	1e8d      	subs	r5, r1, #2
 8000f52:	b37b      	cbz	r3, 8000fb4 <get_eit_entry+0x6c>
 8000f54:	a901      	add	r1, sp, #4
 8000f56:	4628      	mov	r0, r5
 8000f58:	f3af 8000 	nop.w
 8000f5c:	b320      	cbz	r0, 8000fa8 <get_eit_entry+0x60>
 8000f5e:	9901      	ldr	r1, [sp, #4]
 8000f60:	462a      	mov	r2, r5
 8000f62:	f7ff ffad 	bl	8000ec0 <search_EIT_table>
 8000f66:	4601      	mov	r1, r0
 8000f68:	b1f0      	cbz	r0, 8000fa8 <get_eit_entry+0x60>
 8000f6a:	f7ff ff9f 	bl	8000eac <selfrel_offset31>
 8000f6e:	684b      	ldr	r3, [r1, #4]
 8000f70:	64a0      	str	r0, [r4, #72]	; 0x48
 8000f72:	2b01      	cmp	r3, #1
 8000f74:	d012      	beq.n	8000f9c <get_eit_entry+0x54>
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	f101 0004 	add.w	r0, r1, #4
 8000f7c:	db20      	blt.n	8000fc0 <get_eit_entry+0x78>
 8000f7e:	f7ff ff95 	bl	8000eac <selfrel_offset31>
 8000f82:	2300      	movs	r3, #0
 8000f84:	64e0      	str	r0, [r4, #76]	; 0x4c
 8000f86:	6523      	str	r3, [r4, #80]	; 0x50
 8000f88:	6803      	ldr	r3, [r0, #0]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	db1c      	blt.n	8000fc8 <get_eit_entry+0x80>
 8000f8e:	f7ff ff8d 	bl	8000eac <selfrel_offset31>
 8000f92:	2300      	movs	r3, #0
 8000f94:	6120      	str	r0, [r4, #16]
 8000f96:	4618      	mov	r0, r3
 8000f98:	b003      	add	sp, #12
 8000f9a:	bd30      	pop	{r4, r5, pc}
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	6123      	str	r3, [r4, #16]
 8000fa0:	2305      	movs	r3, #5
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	b003      	add	sp, #12
 8000fa6:	bd30      	pop	{r4, r5, pc}
 8000fa8:	2300      	movs	r3, #0
 8000faa:	6123      	str	r3, [r4, #16]
 8000fac:	2309      	movs	r3, #9
 8000fae:	4618      	mov	r0, r3
 8000fb0:	b003      	add	sp, #12
 8000fb2:	bd30      	pop	{r4, r5, pc}
 8000fb4:	490a      	ldr	r1, [pc, #40]	; (8000fe0 <get_eit_entry+0x98>)
 8000fb6:	480b      	ldr	r0, [pc, #44]	; (8000fe4 <get_eit_entry+0x9c>)
 8000fb8:	1a09      	subs	r1, r1, r0
 8000fba:	10c9      	asrs	r1, r1, #3
 8000fbc:	9101      	str	r1, [sp, #4]
 8000fbe:	e7cf      	b.n	8000f60 <get_eit_entry+0x18>
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	64e0      	str	r0, [r4, #76]	; 0x4c
 8000fc4:	6523      	str	r3, [r4, #80]	; 0x50
 8000fc6:	e7df      	b.n	8000f88 <get_eit_entry+0x40>
 8000fc8:	f3c3 6003 	ubfx	r0, r3, #24, #4
 8000fcc:	f7ff ffa8 	bl	8000f20 <__gnu_unwind_get_pr_addr>
 8000fd0:	2800      	cmp	r0, #0
 8000fd2:	6120      	str	r0, [r4, #16]
 8000fd4:	bf14      	ite	ne
 8000fd6:	2300      	movne	r3, #0
 8000fd8:	2309      	moveq	r3, #9
 8000fda:	e7dc      	b.n	8000f96 <get_eit_entry+0x4e>
 8000fdc:	00000000 	.word	0x00000000
 8000fe0:	0800ce40 	.word	0x0800ce40
 8000fe4:	0800cc98 	.word	0x0800cc98

08000fe8 <restore_non_core_regs>:
 8000fe8:	6803      	ldr	r3, [r0, #0]
 8000fea:	07da      	lsls	r2, r3, #31
 8000fec:	b510      	push	{r4, lr}
 8000fee:	4604      	mov	r4, r0
 8000ff0:	d406      	bmi.n	8001000 <restore_non_core_regs+0x18>
 8000ff2:	079b      	lsls	r3, r3, #30
 8000ff4:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8000ff8:	d509      	bpl.n	800100e <restore_non_core_regs+0x26>
 8000ffa:	f000 fc51 	bl	80018a0 <__gnu_Unwind_Restore_VFP_D>
 8000ffe:	6823      	ldr	r3, [r4, #0]
 8001000:	0759      	lsls	r1, r3, #29
 8001002:	d509      	bpl.n	8001018 <restore_non_core_regs+0x30>
 8001004:	071a      	lsls	r2, r3, #28
 8001006:	d50e      	bpl.n	8001026 <restore_non_core_regs+0x3e>
 8001008:	06db      	lsls	r3, r3, #27
 800100a:	d513      	bpl.n	8001034 <restore_non_core_regs+0x4c>
 800100c:	bd10      	pop	{r4, pc}
 800100e:	f000 fc3f 	bl	8001890 <__gnu_Unwind_Restore_VFP>
 8001012:	6823      	ldr	r3, [r4, #0]
 8001014:	0759      	lsls	r1, r3, #29
 8001016:	d4f5      	bmi.n	8001004 <restore_non_core_regs+0x1c>
 8001018:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800101c:	f000 fc48 	bl	80018b0 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8001020:	6823      	ldr	r3, [r4, #0]
 8001022:	071a      	lsls	r2, r3, #28
 8001024:	d4f0      	bmi.n	8001008 <restore_non_core_regs+0x20>
 8001026:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 800102a:	f000 fc49 	bl	80018c0 <__gnu_Unwind_Restore_WMMXD>
 800102e:	6823      	ldr	r3, [r4, #0]
 8001030:	06db      	lsls	r3, r3, #27
 8001032:	d4eb      	bmi.n	800100c <restore_non_core_regs+0x24>
 8001034:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8001038:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800103c:	f000 bc84 	b.w	8001948 <__gnu_Unwind_Restore_WMMXC>

08001040 <_Unwind_decode_typeinfo_ptr.isra.0>:
 8001040:	6803      	ldr	r3, [r0, #0]
 8001042:	b103      	cbz	r3, 8001046 <_Unwind_decode_typeinfo_ptr.isra.0+0x6>
 8001044:	4403      	add	r3, r0
 8001046:	4618      	mov	r0, r3
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop

0800104c <__gnu_unwind_24bit.isra.1>:
 800104c:	2009      	movs	r0, #9
 800104e:	4770      	bx	lr

08001050 <_Unwind_DebugHook>:
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <unwind_phase2>:
 8001054:	b570      	push	{r4, r5, r6, lr}
 8001056:	4604      	mov	r4, r0
 8001058:	460d      	mov	r5, r1
 800105a:	e008      	b.n	800106e <unwind_phase2+0x1a>
 800105c:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 800105e:	6163      	str	r3, [r4, #20]
 8001060:	462a      	mov	r2, r5
 8001062:	6923      	ldr	r3, [r4, #16]
 8001064:	4621      	mov	r1, r4
 8001066:	2001      	movs	r0, #1
 8001068:	4798      	blx	r3
 800106a:	2808      	cmp	r0, #8
 800106c:	d108      	bne.n	8001080 <unwind_phase2+0x2c>
 800106e:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8001070:	4620      	mov	r0, r4
 8001072:	f7ff ff69 	bl	8000f48 <get_eit_entry>
 8001076:	4606      	mov	r6, r0
 8001078:	2800      	cmp	r0, #0
 800107a:	d0ef      	beq.n	800105c <unwind_phase2+0x8>
 800107c:	f00b fb7b 	bl	800c776 <abort>
 8001080:	2807      	cmp	r0, #7
 8001082:	d1fb      	bne.n	800107c <unwind_phase2+0x28>
 8001084:	4630      	mov	r0, r6
 8001086:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8001088:	f7ff ffe2 	bl	8001050 <_Unwind_DebugHook>
 800108c:	1d28      	adds	r0, r5, #4
 800108e:	f000 fbf3 	bl	8001878 <__restore_core_regs>
 8001092:	bf00      	nop

08001094 <unwind_phase2_forced>:
 8001094:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001098:	1d0c      	adds	r4, r1, #4
 800109a:	4605      	mov	r5, r0
 800109c:	4692      	mov	sl, r2
 800109e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010a0:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 80010a4:	ae03      	add	r6, sp, #12
 80010a6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80010a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010aa:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80010ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010ae:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80010b0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80010b4:	ac02      	add	r4, sp, #8
 80010b6:	f8d5 800c 	ldr.w	r8, [r5, #12]
 80010ba:	f8d5 9018 	ldr.w	r9, [r5, #24]
 80010be:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 80010c2:	2300      	movs	r3, #0
 80010c4:	4628      	mov	r0, r5
 80010c6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80010c8:	6023      	str	r3, [r4, #0]
 80010ca:	f7ff ff3d 	bl	8000f48 <get_eit_entry>
 80010ce:	f1ba 0f00 	cmp.w	sl, #0
 80010d2:	4607      	mov	r7, r0
 80010d4:	bf14      	ite	ne
 80010d6:	260a      	movne	r6, #10
 80010d8:	2609      	moveq	r6, #9
 80010da:	b17f      	cbz	r7, 80010fc <unwind_phase2_forced+0x68>
 80010dc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80010de:	f046 0110 	orr.w	r1, r6, #16
 80010e2:	e88d 0210 	stmia.w	sp, {r4, r9}
 80010e6:	462a      	mov	r2, r5
 80010e8:	6463      	str	r3, [r4, #68]	; 0x44
 80010ea:	2001      	movs	r0, #1
 80010ec:	462b      	mov	r3, r5
 80010ee:	47c0      	blx	r8
 80010f0:	bb78      	cbnz	r0, 8001152 <unwind_phase2_forced+0xbe>
 80010f2:	4638      	mov	r0, r7
 80010f4:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 80010f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010fc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80010fe:	616b      	str	r3, [r5, #20]
 8001100:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001104:	4621      	mov	r1, r4
 8001106:	a87a      	add	r0, sp, #488	; 0x1e8
 8001108:	f00a fabe 	bl	800b688 <memcpy>
 800110c:	692b      	ldr	r3, [r5, #16]
 800110e:	aa7a      	add	r2, sp, #488	; 0x1e8
 8001110:	4629      	mov	r1, r5
 8001112:	4630      	mov	r0, r6
 8001114:	4798      	blx	r3
 8001116:	9b88      	ldr	r3, [sp, #544]	; 0x220
 8001118:	4682      	mov	sl, r0
 800111a:	e88d 0210 	stmia.w	sp, {r4, r9}
 800111e:	4631      	mov	r1, r6
 8001120:	6463      	str	r3, [r4, #68]	; 0x44
 8001122:	462a      	mov	r2, r5
 8001124:	462b      	mov	r3, r5
 8001126:	2001      	movs	r0, #1
 8001128:	47c0      	blx	r8
 800112a:	b990      	cbnz	r0, 8001152 <unwind_phase2_forced+0xbe>
 800112c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001130:	a97a      	add	r1, sp, #488	; 0x1e8
 8001132:	4620      	mov	r0, r4
 8001134:	f00a faa8 	bl	800b688 <memcpy>
 8001138:	f1ba 0f08 	cmp.w	sl, #8
 800113c:	d106      	bne.n	800114c <unwind_phase2_forced+0xb8>
 800113e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001140:	4628      	mov	r0, r5
 8001142:	f7ff ff01 	bl	8000f48 <get_eit_entry>
 8001146:	2609      	movs	r6, #9
 8001148:	4607      	mov	r7, r0
 800114a:	e7c6      	b.n	80010da <unwind_phase2_forced+0x46>
 800114c:	f1ba 0f07 	cmp.w	sl, #7
 8001150:	d005      	beq.n	800115e <unwind_phase2_forced+0xca>
 8001152:	2709      	movs	r7, #9
 8001154:	4638      	mov	r0, r7
 8001156:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 800115a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800115e:	4638      	mov	r0, r7
 8001160:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001162:	f7ff ff75 	bl	8001050 <_Unwind_DebugHook>
 8001166:	a803      	add	r0, sp, #12
 8001168:	f000 fb86 	bl	8001878 <__restore_core_regs>

0800116c <_Unwind_GetCFA>:
 800116c:	6c40      	ldr	r0, [r0, #68]	; 0x44
 800116e:	4770      	bx	lr

08001170 <__gnu_Unwind_RaiseException>:
 8001170:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001172:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8001174:	640b      	str	r3, [r1, #64]	; 0x40
 8001176:	1d0e      	adds	r6, r1, #4
 8001178:	460f      	mov	r7, r1
 800117a:	4604      	mov	r4, r0
 800117c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800117e:	b0f9      	sub	sp, #484	; 0x1e4
 8001180:	ad01      	add	r5, sp, #4
 8001182:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001184:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001186:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001188:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800118a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800118c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001190:	f04f 36ff 	mov.w	r6, #4294967295
 8001194:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001198:	9600      	str	r6, [sp, #0]
 800119a:	e006      	b.n	80011aa <__gnu_Unwind_RaiseException+0x3a>
 800119c:	6923      	ldr	r3, [r4, #16]
 800119e:	466a      	mov	r2, sp
 80011a0:	4621      	mov	r1, r4
 80011a2:	4798      	blx	r3
 80011a4:	2808      	cmp	r0, #8
 80011a6:	4605      	mov	r5, r0
 80011a8:	d108      	bne.n	80011bc <__gnu_Unwind_RaiseException+0x4c>
 80011aa:	9910      	ldr	r1, [sp, #64]	; 0x40
 80011ac:	4620      	mov	r0, r4
 80011ae:	f7ff fecb 	bl	8000f48 <get_eit_entry>
 80011b2:	2800      	cmp	r0, #0
 80011b4:	d0f2      	beq.n	800119c <__gnu_Unwind_RaiseException+0x2c>
 80011b6:	2009      	movs	r0, #9
 80011b8:	b079      	add	sp, #484	; 0x1e4
 80011ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011bc:	4668      	mov	r0, sp
 80011be:	f7ff ff13 	bl	8000fe8 <restore_non_core_regs>
 80011c2:	2d06      	cmp	r5, #6
 80011c4:	d1f7      	bne.n	80011b6 <__gnu_Unwind_RaiseException+0x46>
 80011c6:	4639      	mov	r1, r7
 80011c8:	4620      	mov	r0, r4
 80011ca:	f7ff ff43 	bl	8001054 <unwind_phase2>
 80011ce:	bf00      	nop

080011d0 <__gnu_Unwind_ForcedUnwind>:
 80011d0:	b430      	push	{r4, r5}
 80011d2:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 80011d4:	60c1      	str	r1, [r0, #12]
 80011d6:	6182      	str	r2, [r0, #24]
 80011d8:	4619      	mov	r1, r3
 80011da:	641d      	str	r5, [r3, #64]	; 0x40
 80011dc:	2200      	movs	r2, #0
 80011de:	bc30      	pop	{r4, r5}
 80011e0:	e758      	b.n	8001094 <unwind_phase2_forced>
 80011e2:	bf00      	nop

080011e4 <__gnu_Unwind_Resume>:
 80011e4:	b570      	push	{r4, r5, r6, lr}
 80011e6:	68c6      	ldr	r6, [r0, #12]
 80011e8:	6943      	ldr	r3, [r0, #20]
 80011ea:	640b      	str	r3, [r1, #64]	; 0x40
 80011ec:	b126      	cbz	r6, 80011f8 <__gnu_Unwind_Resume+0x14>
 80011ee:	2201      	movs	r2, #1
 80011f0:	f7ff ff50 	bl	8001094 <unwind_phase2_forced>
 80011f4:	f00b fabf 	bl	800c776 <abort>
 80011f8:	6903      	ldr	r3, [r0, #16]
 80011fa:	460a      	mov	r2, r1
 80011fc:	4604      	mov	r4, r0
 80011fe:	460d      	mov	r5, r1
 8001200:	4601      	mov	r1, r0
 8001202:	2002      	movs	r0, #2
 8001204:	4798      	blx	r3
 8001206:	2807      	cmp	r0, #7
 8001208:	d007      	beq.n	800121a <__gnu_Unwind_Resume+0x36>
 800120a:	2808      	cmp	r0, #8
 800120c:	d103      	bne.n	8001216 <__gnu_Unwind_Resume+0x32>
 800120e:	4629      	mov	r1, r5
 8001210:	4620      	mov	r0, r4
 8001212:	f7ff ff1f 	bl	8001054 <unwind_phase2>
 8001216:	f00b faae 	bl	800c776 <abort>
 800121a:	4630      	mov	r0, r6
 800121c:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800121e:	f7ff ff17 	bl	8001050 <_Unwind_DebugHook>
 8001222:	1d28      	adds	r0, r5, #4
 8001224:	f000 fb28 	bl	8001878 <__restore_core_regs>

08001228 <__gnu_Unwind_Resume_or_Rethrow>:
 8001228:	68c2      	ldr	r2, [r0, #12]
 800122a:	b11a      	cbz	r2, 8001234 <__gnu_Unwind_Resume_or_Rethrow+0xc>
 800122c:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 800122e:	640a      	str	r2, [r1, #64]	; 0x40
 8001230:	2200      	movs	r2, #0
 8001232:	e72f      	b.n	8001094 <unwind_phase2_forced>
 8001234:	e79c      	b.n	8001170 <__gnu_Unwind_RaiseException>
 8001236:	bf00      	nop

08001238 <_Unwind_Complete>:
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop

0800123c <_Unwind_DeleteException>:
 800123c:	6883      	ldr	r3, [r0, #8]
 800123e:	b113      	cbz	r3, 8001246 <_Unwind_DeleteException+0xa>
 8001240:	4601      	mov	r1, r0
 8001242:	2001      	movs	r0, #1
 8001244:	4718      	bx	r3
 8001246:	4770      	bx	lr

08001248 <_Unwind_VRS_Get>:
 8001248:	b500      	push	{lr}
 800124a:	2904      	cmp	r1, #4
 800124c:	d807      	bhi.n	800125e <_Unwind_VRS_Get+0x16>
 800124e:	e8df f001 	tbb	[pc, r1]
 8001252:	0903      	.short	0x0903
 8001254:	0906      	.short	0x0906
 8001256:	09          	.byte	0x09
 8001257:	00          	.byte	0x00
 8001258:	b90b      	cbnz	r3, 800125e <_Unwind_VRS_Get+0x16>
 800125a:	2a0f      	cmp	r2, #15
 800125c:	d905      	bls.n	800126a <_Unwind_VRS_Get+0x22>
 800125e:	2002      	movs	r0, #2
 8001260:	f85d fb04 	ldr.w	pc, [sp], #4
 8001264:	2001      	movs	r0, #1
 8001266:	f85d fb04 	ldr.w	pc, [sp], #4
 800126a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800126e:	4618      	mov	r0, r3
 8001270:	6853      	ldr	r3, [r2, #4]
 8001272:	9a01      	ldr	r2, [sp, #4]
 8001274:	6013      	str	r3, [r2, #0]
 8001276:	f85d fb04 	ldr.w	pc, [sp], #4
 800127a:	bf00      	nop

0800127c <_Unwind_GetGR>:
 800127c:	b510      	push	{r4, lr}
 800127e:	b084      	sub	sp, #16
 8001280:	2300      	movs	r3, #0
 8001282:	ac03      	add	r4, sp, #12
 8001284:	460a      	mov	r2, r1
 8001286:	9400      	str	r4, [sp, #0]
 8001288:	4619      	mov	r1, r3
 800128a:	f7ff ffdd 	bl	8001248 <_Unwind_VRS_Get>
 800128e:	9803      	ldr	r0, [sp, #12]
 8001290:	b004      	add	sp, #16
 8001292:	bd10      	pop	{r4, pc}

08001294 <_Unwind_VRS_Set>:
 8001294:	b500      	push	{lr}
 8001296:	2904      	cmp	r1, #4
 8001298:	d807      	bhi.n	80012aa <_Unwind_VRS_Set+0x16>
 800129a:	e8df f001 	tbb	[pc, r1]
 800129e:	0903      	.short	0x0903
 80012a0:	0906      	.short	0x0906
 80012a2:	09          	.byte	0x09
 80012a3:	00          	.byte	0x00
 80012a4:	b90b      	cbnz	r3, 80012aa <_Unwind_VRS_Set+0x16>
 80012a6:	2a0f      	cmp	r2, #15
 80012a8:	d905      	bls.n	80012b6 <_Unwind_VRS_Set+0x22>
 80012aa:	2002      	movs	r0, #2
 80012ac:	f85d fb04 	ldr.w	pc, [sp], #4
 80012b0:	2001      	movs	r0, #1
 80012b2:	f85d fb04 	ldr.w	pc, [sp], #4
 80012b6:	9901      	ldr	r1, [sp, #4]
 80012b8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80012bc:	6809      	ldr	r1, [r1, #0]
 80012be:	6051      	str	r1, [r2, #4]
 80012c0:	4618      	mov	r0, r3
 80012c2:	f85d fb04 	ldr.w	pc, [sp], #4
 80012c6:	bf00      	nop

080012c8 <_Unwind_SetGR>:
 80012c8:	b510      	push	{r4, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	ac04      	add	r4, sp, #16
 80012ce:	2300      	movs	r3, #0
 80012d0:	f844 2d04 	str.w	r2, [r4, #-4]!
 80012d4:	460a      	mov	r2, r1
 80012d6:	9400      	str	r4, [sp, #0]
 80012d8:	4619      	mov	r1, r3
 80012da:	f7ff ffdb 	bl	8001294 <_Unwind_VRS_Set>
 80012de:	b004      	add	sp, #16
 80012e0:	bd10      	pop	{r4, pc}
 80012e2:	bf00      	nop

080012e4 <__gnu_Unwind_Backtrace>:
 80012e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012e6:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80012e8:	6413      	str	r3, [r2, #64]	; 0x40
 80012ea:	1d15      	adds	r5, r2, #4
 80012ec:	4607      	mov	r7, r0
 80012ee:	460e      	mov	r6, r1
 80012f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012f2:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 80012f6:	ac17      	add	r4, sp, #92	; 0x5c
 80012f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001300:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001302:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001306:	f04f 35ff 	mov.w	r5, #4294967295
 800130a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800130e:	9516      	str	r5, [sp, #88]	; 0x58
 8001310:	e010      	b.n	8001334 <__gnu_Unwind_Backtrace+0x50>
 8001312:	a816      	add	r0, sp, #88	; 0x58
 8001314:	f7ff ffd8 	bl	80012c8 <_Unwind_SetGR>
 8001318:	4631      	mov	r1, r6
 800131a:	a816      	add	r0, sp, #88	; 0x58
 800131c:	47b8      	blx	r7
 800131e:	aa16      	add	r2, sp, #88	; 0x58
 8001320:	4669      	mov	r1, sp
 8001322:	b978      	cbnz	r0, 8001344 <__gnu_Unwind_Backtrace+0x60>
 8001324:	9b04      	ldr	r3, [sp, #16]
 8001326:	2008      	movs	r0, #8
 8001328:	4798      	blx	r3
 800132a:	2805      	cmp	r0, #5
 800132c:	4604      	mov	r4, r0
 800132e:	d00a      	beq.n	8001346 <__gnu_Unwind_Backtrace+0x62>
 8001330:	2809      	cmp	r0, #9
 8001332:	d007      	beq.n	8001344 <__gnu_Unwind_Backtrace+0x60>
 8001334:	9926      	ldr	r1, [sp, #152]	; 0x98
 8001336:	4668      	mov	r0, sp
 8001338:	f7ff fe06 	bl	8000f48 <get_eit_entry>
 800133c:	466a      	mov	r2, sp
 800133e:	210c      	movs	r1, #12
 8001340:	2800      	cmp	r0, #0
 8001342:	d0e6      	beq.n	8001312 <__gnu_Unwind_Backtrace+0x2e>
 8001344:	2409      	movs	r4, #9
 8001346:	a816      	add	r0, sp, #88	; 0x58
 8001348:	f7ff fe4e 	bl	8000fe8 <restore_non_core_regs>
 800134c:	4620      	mov	r0, r4
 800134e:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 8001352:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001354 <__gnu_unwind_pr_common>:
 8001354:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001358:	460d      	mov	r5, r1
 800135a:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 800135c:	b08b      	sub	sp, #44	; 0x2c
 800135e:	1d0c      	adds	r4, r1, #4
 8001360:	6809      	ldr	r1, [r1, #0]
 8001362:	9107      	str	r1, [sp, #28]
 8001364:	4691      	mov	r9, r2
 8001366:	9408      	str	r4, [sp, #32]
 8001368:	f000 0b03 	and.w	fp, r0, #3
 800136c:	461e      	mov	r6, r3
 800136e:	2b00      	cmp	r3, #0
 8001370:	d160      	bne.n	8001434 <__gnu_unwind_pr_common+0xe0>
 8001372:	0209      	lsls	r1, r1, #8
 8001374:	2303      	movs	r3, #3
 8001376:	9107      	str	r1, [sp, #28]
 8001378:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 800137c:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8001380:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8001382:	f1bb 0f02 	cmp.w	fp, #2
 8001386:	bf08      	it	eq
 8001388:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 800138a:	f013 0301 	ands.w	r3, r3, #1
 800138e:	d140      	bne.n	8001412 <__gnu_unwind_pr_common+0xbe>
 8001390:	9301      	str	r3, [sp, #4]
 8001392:	f000 0308 	and.w	r3, r0, #8
 8001396:	9303      	str	r3, [sp, #12]
 8001398:	f8d4 8000 	ldr.w	r8, [r4]
 800139c:	f1b8 0f00 	cmp.w	r8, #0
 80013a0:	d039      	beq.n	8001416 <__gnu_unwind_pr_common+0xc2>
 80013a2:	2e02      	cmp	r6, #2
 80013a4:	d043      	beq.n	800142e <__gnu_unwind_pr_common+0xda>
 80013a6:	f8b4 8000 	ldrh.w	r8, [r4]
 80013aa:	8867      	ldrh	r7, [r4, #2]
 80013ac:	3404      	adds	r4, #4
 80013ae:	6cab      	ldr	r3, [r5, #72]	; 0x48
 80013b0:	f027 0a01 	bic.w	sl, r7, #1
 80013b4:	210f      	movs	r1, #15
 80013b6:	4648      	mov	r0, r9
 80013b8:	449a      	add	sl, r3
 80013ba:	f7ff ff5f 	bl	800127c <_Unwind_GetGR>
 80013be:	4582      	cmp	sl, r0
 80013c0:	d833      	bhi.n	800142a <__gnu_unwind_pr_common+0xd6>
 80013c2:	f028 0301 	bic.w	r3, r8, #1
 80013c6:	449a      	add	sl, r3
 80013c8:	4550      	cmp	r0, sl
 80013ca:	bf2c      	ite	cs
 80013cc:	2000      	movcs	r0, #0
 80013ce:	2001      	movcc	r0, #1
 80013d0:	007f      	lsls	r7, r7, #1
 80013d2:	f007 0702 	and.w	r7, r7, #2
 80013d6:	f008 0801 	and.w	r8, r8, #1
 80013da:	ea47 0708 	orr.w	r7, r7, r8
 80013de:	2f01      	cmp	r7, #1
 80013e0:	d03e      	beq.n	8001460 <__gnu_unwind_pr_common+0x10c>
 80013e2:	d335      	bcc.n	8001450 <__gnu_unwind_pr_common+0xfc>
 80013e4:	2f02      	cmp	r7, #2
 80013e6:	d11c      	bne.n	8001422 <__gnu_unwind_pr_common+0xce>
 80013e8:	6823      	ldr	r3, [r4, #0]
 80013ea:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80013ee:	9202      	str	r2, [sp, #8]
 80013f0:	f1bb 0f00 	cmp.w	fp, #0
 80013f4:	d176      	bne.n	80014e4 <__gnu_unwind_pr_common+0x190>
 80013f6:	b128      	cbz	r0, 8001404 <__gnu_unwind_pr_common+0xb0>
 80013f8:	9903      	ldr	r1, [sp, #12]
 80013fa:	2900      	cmp	r1, #0
 80013fc:	d07e      	beq.n	80014fc <__gnu_unwind_pr_common+0x1a8>
 80013fe:	2a00      	cmp	r2, #0
 8001400:	f000 80a6 	beq.w	8001550 <__gnu_unwind_pr_common+0x1fc>
 8001404:	2b00      	cmp	r3, #0
 8001406:	db77      	blt.n	80014f8 <__gnu_unwind_pr_common+0x1a4>
 8001408:	9b02      	ldr	r3, [sp, #8]
 800140a:	3301      	adds	r3, #1
 800140c:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8001410:	e7c2      	b.n	8001398 <__gnu_unwind_pr_common+0x44>
 8001412:	2300      	movs	r3, #0
 8001414:	9301      	str	r3, [sp, #4]
 8001416:	2e02      	cmp	r6, #2
 8001418:	dd3e      	ble.n	8001498 <__gnu_unwind_pr_common+0x144>
 800141a:	f7ff fe17 	bl	800104c <__gnu_unwind_24bit.isra.1>
 800141e:	2800      	cmp	r0, #0
 8001420:	d040      	beq.n	80014a4 <__gnu_unwind_pr_common+0x150>
 8001422:	2009      	movs	r0, #9
 8001424:	b00b      	add	sp, #44	; 0x2c
 8001426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800142a:	2000      	movs	r0, #0
 800142c:	e7d0      	b.n	80013d0 <__gnu_unwind_pr_common+0x7c>
 800142e:	6867      	ldr	r7, [r4, #4]
 8001430:	3408      	adds	r4, #8
 8001432:	e7bc      	b.n	80013ae <__gnu_unwind_pr_common+0x5a>
 8001434:	2b02      	cmp	r3, #2
 8001436:	dca3      	bgt.n	8001380 <__gnu_unwind_pr_common+0x2c>
 8001438:	0c0b      	lsrs	r3, r1, #16
 800143a:	b2da      	uxtb	r2, r3
 800143c:	0409      	lsls	r1, r1, #16
 800143e:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
 8001442:	2302      	movs	r3, #2
 8001444:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 8001448:	9107      	str	r1, [sp, #28]
 800144a:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 800144e:	e797      	b.n	8001380 <__gnu_unwind_pr_common+0x2c>
 8001450:	f1bb 0f00 	cmp.w	fp, #0
 8001454:	d002      	beq.n	800145c <__gnu_unwind_pr_common+0x108>
 8001456:	2800      	cmp	r0, #0
 8001458:	f040 80bd 	bne.w	80015d6 <__gnu_unwind_pr_common+0x282>
 800145c:	3404      	adds	r4, #4
 800145e:	e79b      	b.n	8001398 <__gnu_unwind_pr_common+0x44>
 8001460:	f1bb 0f00 	cmp.w	fp, #0
 8001464:	d125      	bne.n	80014b2 <__gnu_unwind_pr_common+0x15e>
 8001466:	b1a8      	cbz	r0, 8001494 <__gnu_unwind_pr_common+0x140>
 8001468:	e894 000c 	ldmia.w	r4, {r2, r3}
 800146c:	1c99      	adds	r1, r3, #2
 800146e:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 8001472:	d0d6      	beq.n	8001422 <__gnu_unwind_pr_common+0xce>
 8001474:	f105 0158 	add.w	r1, r5, #88	; 0x58
 8001478:	3301      	adds	r3, #1
 800147a:	9106      	str	r1, [sp, #24]
 800147c:	f000 80a3 	beq.w	80015c6 <__gnu_unwind_pr_common+0x272>
 8001480:	1d20      	adds	r0, r4, #4
 8001482:	f7ff fddd 	bl	8001040 <_Unwind_decode_typeinfo_ptr.isra.0>
 8001486:	ab06      	add	r3, sp, #24
 8001488:	4601      	mov	r1, r0
 800148a:	4628      	mov	r0, r5
 800148c:	f3af 8000 	nop.w
 8001490:	2800      	cmp	r0, #0
 8001492:	d177      	bne.n	8001584 <__gnu_unwind_pr_common+0x230>
 8001494:	3408      	adds	r4, #8
 8001496:	e77f      	b.n	8001398 <__gnu_unwind_pr_common+0x44>
 8001498:	a907      	add	r1, sp, #28
 800149a:	4648      	mov	r0, r9
 800149c:	f000 faee 	bl	8001a7c <__gnu_unwind_execute>
 80014a0:	2800      	cmp	r0, #0
 80014a2:	d1be      	bne.n	8001422 <__gnu_unwind_pr_common+0xce>
 80014a4:	9b01      	ldr	r3, [sp, #4]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d15c      	bne.n	8001564 <__gnu_unwind_pr_common+0x210>
 80014aa:	2008      	movs	r0, #8
 80014ac:	b00b      	add	sp, #44	; 0x2c
 80014ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80014b2:	210d      	movs	r1, #13
 80014b4:	4648      	mov	r0, r9
 80014b6:	6a2f      	ldr	r7, [r5, #32]
 80014b8:	f7ff fee0 	bl	800127c <_Unwind_GetGR>
 80014bc:	4287      	cmp	r7, r0
 80014be:	d1e9      	bne.n	8001494 <__gnu_unwind_pr_common+0x140>
 80014c0:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80014c2:	429c      	cmp	r4, r3
 80014c4:	d1e6      	bne.n	8001494 <__gnu_unwind_pr_common+0x140>
 80014c6:	4620      	mov	r0, r4
 80014c8:	f7ff fcf0 	bl	8000eac <selfrel_offset31>
 80014cc:	210f      	movs	r1, #15
 80014ce:	4602      	mov	r2, r0
 80014d0:	4648      	mov	r0, r9
 80014d2:	f7ff fef9 	bl	80012c8 <_Unwind_SetGR>
 80014d6:	4648      	mov	r0, r9
 80014d8:	462a      	mov	r2, r5
 80014da:	2100      	movs	r1, #0
 80014dc:	f7ff fef4 	bl	80012c8 <_Unwind_SetGR>
 80014e0:	2007      	movs	r0, #7
 80014e2:	e79f      	b.n	8001424 <__gnu_unwind_pr_common+0xd0>
 80014e4:	210d      	movs	r1, #13
 80014e6:	4648      	mov	r0, r9
 80014e8:	6a2f      	ldr	r7, [r5, #32]
 80014ea:	f7ff fec7 	bl	800127c <_Unwind_GetGR>
 80014ee:	4287      	cmp	r7, r0
 80014f0:	d058      	beq.n	80015a4 <__gnu_unwind_pr_common+0x250>
 80014f2:	6823      	ldr	r3, [r4, #0]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	da87      	bge.n	8001408 <__gnu_unwind_pr_common+0xb4>
 80014f8:	3404      	adds	r4, #4
 80014fa:	e785      	b.n	8001408 <__gnu_unwind_pr_common+0xb4>
 80014fc:	9b02      	ldr	r3, [sp, #8]
 80014fe:	b33b      	cbz	r3, 8001550 <__gnu_unwind_pr_common+0x1fc>
 8001500:	f105 0358 	add.w	r3, r5, #88	; 0x58
 8001504:	1d27      	adds	r7, r4, #4
 8001506:	f8cd b010 	str.w	fp, [sp, #16]
 800150a:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800150e:	f8dd a008 	ldr.w	sl, [sp, #8]
 8001512:	9605      	str	r6, [sp, #20]
 8001514:	46a3      	mov	fp, r4
 8001516:	461c      	mov	r4, r3
 8001518:	e002      	b.n	8001520 <__gnu_unwind_pr_common+0x1cc>
 800151a:	45b2      	cmp	sl, r6
 800151c:	46b0      	mov	r8, r6
 800151e:	d016      	beq.n	800154e <__gnu_unwind_pr_common+0x1fa>
 8001520:	4638      	mov	r0, r7
 8001522:	9406      	str	r4, [sp, #24]
 8001524:	f7ff fd8c 	bl	8001040 <_Unwind_decode_typeinfo_ptr.isra.0>
 8001528:	ab06      	add	r3, sp, #24
 800152a:	4601      	mov	r1, r0
 800152c:	2200      	movs	r2, #0
 800152e:	4628      	mov	r0, r5
 8001530:	f3af 8000 	nop.w
 8001534:	f108 0601 	add.w	r6, r8, #1
 8001538:	3704      	adds	r7, #4
 800153a:	2800      	cmp	r0, #0
 800153c:	d0ed      	beq.n	800151a <__gnu_unwind_pr_common+0x1c6>
 800153e:	9b02      	ldr	r3, [sp, #8]
 8001540:	9e05      	ldr	r6, [sp, #20]
 8001542:	4543      	cmp	r3, r8
 8001544:	465c      	mov	r4, fp
 8001546:	f8dd b010 	ldr.w	fp, [sp, #16]
 800154a:	d1d2      	bne.n	80014f2 <__gnu_unwind_pr_common+0x19e>
 800154c:	e000      	b.n	8001550 <__gnu_unwind_pr_common+0x1fc>
 800154e:	465c      	mov	r4, fp
 8001550:	4648      	mov	r0, r9
 8001552:	210d      	movs	r1, #13
 8001554:	f7ff fe92 	bl	800127c <_Unwind_GetGR>
 8001558:	9b06      	ldr	r3, [sp, #24]
 800155a:	6228      	str	r0, [r5, #32]
 800155c:	62ac      	str	r4, [r5, #40]	; 0x28
 800155e:	626b      	str	r3, [r5, #36]	; 0x24
 8001560:	2006      	movs	r0, #6
 8001562:	e75f      	b.n	8001424 <__gnu_unwind_pr_common+0xd0>
 8001564:	210f      	movs	r1, #15
 8001566:	4648      	mov	r0, r9
 8001568:	f7ff fe88 	bl	800127c <_Unwind_GetGR>
 800156c:	210e      	movs	r1, #14
 800156e:	4602      	mov	r2, r0
 8001570:	4648      	mov	r0, r9
 8001572:	f7ff fea9 	bl	80012c8 <_Unwind_SetGR>
 8001576:	4648      	mov	r0, r9
 8001578:	4a29      	ldr	r2, [pc, #164]	; (8001620 <__gnu_unwind_pr_common+0x2cc>)
 800157a:	210f      	movs	r1, #15
 800157c:	f7ff fea4 	bl	80012c8 <_Unwind_SetGR>
 8001580:	2007      	movs	r0, #7
 8001582:	e74f      	b.n	8001424 <__gnu_unwind_pr_common+0xd0>
 8001584:	4607      	mov	r7, r0
 8001586:	210d      	movs	r1, #13
 8001588:	4648      	mov	r0, r9
 800158a:	f7ff fe77 	bl	800127c <_Unwind_GetGR>
 800158e:	2f02      	cmp	r7, #2
 8001590:	6228      	str	r0, [r5, #32]
 8001592:	d11d      	bne.n	80015d0 <__gnu_unwind_pr_common+0x27c>
 8001594:	462b      	mov	r3, r5
 8001596:	9a06      	ldr	r2, [sp, #24]
 8001598:	f843 2f2c 	str.w	r2, [r3, #44]!
 800159c:	626b      	str	r3, [r5, #36]	; 0x24
 800159e:	62ac      	str	r4, [r5, #40]	; 0x28
 80015a0:	2006      	movs	r0, #6
 80015a2:	e73f      	b.n	8001424 <__gnu_unwind_pr_common+0xd0>
 80015a4:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80015a6:	429c      	cmp	r4, r3
 80015a8:	d1a3      	bne.n	80014f2 <__gnu_unwind_pr_common+0x19e>
 80015aa:	2204      	movs	r2, #4
 80015ac:	2700      	movs	r7, #0
 80015ae:	18a3      	adds	r3, r4, r2
 80015b0:	9902      	ldr	r1, [sp, #8]
 80015b2:	62a9      	str	r1, [r5, #40]	; 0x28
 80015b4:	62ef      	str	r7, [r5, #44]	; 0x2c
 80015b6:	632a      	str	r2, [r5, #48]	; 0x30
 80015b8:	636b      	str	r3, [r5, #52]	; 0x34
 80015ba:	6823      	ldr	r3, [r4, #0]
 80015bc:	42bb      	cmp	r3, r7
 80015be:	db1d      	blt.n	80015fc <__gnu_unwind_pr_common+0x2a8>
 80015c0:	2301      	movs	r3, #1
 80015c2:	9301      	str	r3, [sp, #4]
 80015c4:	e720      	b.n	8001408 <__gnu_unwind_pr_common+0xb4>
 80015c6:	4648      	mov	r0, r9
 80015c8:	210d      	movs	r1, #13
 80015ca:	f7ff fe57 	bl	800127c <_Unwind_GetGR>
 80015ce:	6228      	str	r0, [r5, #32]
 80015d0:	9b06      	ldr	r3, [sp, #24]
 80015d2:	626b      	str	r3, [r5, #36]	; 0x24
 80015d4:	e7e3      	b.n	800159e <__gnu_unwind_pr_common+0x24a>
 80015d6:	4620      	mov	r0, r4
 80015d8:	f7ff fc68 	bl	8000eac <selfrel_offset31>
 80015dc:	3404      	adds	r4, #4
 80015de:	4606      	mov	r6, r0
 80015e0:	63ac      	str	r4, [r5, #56]	; 0x38
 80015e2:	4628      	mov	r0, r5
 80015e4:	f3af 8000 	nop.w
 80015e8:	2800      	cmp	r0, #0
 80015ea:	f43f af1a 	beq.w	8001422 <__gnu_unwind_pr_common+0xce>
 80015ee:	4648      	mov	r0, r9
 80015f0:	4632      	mov	r2, r6
 80015f2:	210f      	movs	r1, #15
 80015f4:	f7ff fe68 	bl	80012c8 <_Unwind_SetGR>
 80015f8:	2007      	movs	r0, #7
 80015fa:	e713      	b.n	8001424 <__gnu_unwind_pr_common+0xd0>
 80015fc:	4608      	mov	r0, r1
 80015fe:	3001      	adds	r0, #1
 8001600:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8001604:	f7ff fc52 	bl	8000eac <selfrel_offset31>
 8001608:	210f      	movs	r1, #15
 800160a:	4602      	mov	r2, r0
 800160c:	4648      	mov	r0, r9
 800160e:	f7ff fe5b 	bl	80012c8 <_Unwind_SetGR>
 8001612:	4648      	mov	r0, r9
 8001614:	462a      	mov	r2, r5
 8001616:	4639      	mov	r1, r7
 8001618:	f7ff fe56 	bl	80012c8 <_Unwind_SetGR>
 800161c:	2007      	movs	r0, #7
 800161e:	e701      	b.n	8001424 <__gnu_unwind_pr_common+0xd0>
 8001620:	00000000 	.word	0x00000000

08001624 <__aeabi_unwind_cpp_pr0>:
 8001624:	2300      	movs	r3, #0
 8001626:	e695      	b.n	8001354 <__gnu_unwind_pr_common>

08001628 <__aeabi_unwind_cpp_pr1>:
 8001628:	2301      	movs	r3, #1
 800162a:	e693      	b.n	8001354 <__gnu_unwind_pr_common>

0800162c <__aeabi_unwind_cpp_pr2>:
 800162c:	2302      	movs	r3, #2
 800162e:	e691      	b.n	8001354 <__gnu_unwind_pr_common>

08001630 <_Unwind_VRS_Pop>:
 8001630:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001632:	4604      	mov	r4, r0
 8001634:	b0c5      	sub	sp, #276	; 0x114
 8001636:	2904      	cmp	r1, #4
 8001638:	d80d      	bhi.n	8001656 <_Unwind_VRS_Pop+0x26>
 800163a:	e8df f001 	tbb	[pc, r1]
 800163e:	0353      	.short	0x0353
 8001640:	310c      	.short	0x310c
 8001642:	0f          	.byte	0x0f
 8001643:	00          	.byte	0x00
 8001644:	2b01      	cmp	r3, #1
 8001646:	ea4f 4612 	mov.w	r6, r2, lsr #16
 800164a:	b295      	uxth	r5, r2
 800164c:	d162      	bne.n	8001714 <_Unwind_VRS_Pop+0xe4>
 800164e:	1972      	adds	r2, r6, r5
 8001650:	2a10      	cmp	r2, #16
 8001652:	f240 809b 	bls.w	800178c <_Unwind_VRS_Pop+0x15c>
 8001656:	2002      	movs	r0, #2
 8001658:	b045      	add	sp, #276	; 0x114
 800165a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800165c:	2b00      	cmp	r3, #0
 800165e:	d1fa      	bne.n	8001656 <_Unwind_VRS_Pop+0x26>
 8001660:	2a10      	cmp	r2, #16
 8001662:	d8f8      	bhi.n	8001656 <_Unwind_VRS_Pop+0x26>
 8001664:	6823      	ldr	r3, [r4, #0]
 8001666:	06d8      	lsls	r0, r3, #27
 8001668:	f100 80c6 	bmi.w	80017f8 <_Unwind_VRS_Pop+0x1c8>
 800166c:	ae22      	add	r6, sp, #136	; 0x88
 800166e:	4630      	mov	r0, r6
 8001670:	9201      	str	r2, [sp, #4]
 8001672:	f000 f973 	bl	800195c <__gnu_Unwind_Save_WMMXC>
 8001676:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001678:	9a01      	ldr	r2, [sp, #4]
 800167a:	2300      	movs	r3, #0
 800167c:	2501      	movs	r5, #1
 800167e:	fa05 f103 	lsl.w	r1, r5, r3
 8001682:	4211      	tst	r1, r2
 8001684:	d003      	beq.n	800168e <_Unwind_VRS_Pop+0x5e>
 8001686:	6801      	ldr	r1, [r0, #0]
 8001688:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
 800168c:	3004      	adds	r0, #4
 800168e:	3301      	adds	r3, #1
 8001690:	2b04      	cmp	r3, #4
 8001692:	d1f4      	bne.n	800167e <_Unwind_VRS_Pop+0x4e>
 8001694:	63a0      	str	r0, [r4, #56]	; 0x38
 8001696:	4630      	mov	r0, r6
 8001698:	f000 f956 	bl	8001948 <__gnu_Unwind_Restore_WMMXC>
 800169c:	2000      	movs	r0, #0
 800169e:	e7db      	b.n	8001658 <_Unwind_VRS_Pop+0x28>
 80016a0:	2b03      	cmp	r3, #3
 80016a2:	d1d8      	bne.n	8001656 <_Unwind_VRS_Pop+0x26>
 80016a4:	0c15      	lsrs	r5, r2, #16
 80016a6:	b297      	uxth	r7, r2
 80016a8:	19eb      	adds	r3, r5, r7
 80016aa:	2b10      	cmp	r3, #16
 80016ac:	d8d3      	bhi.n	8001656 <_Unwind_VRS_Pop+0x26>
 80016ae:	6823      	ldr	r3, [r4, #0]
 80016b0:	071e      	lsls	r6, r3, #28
 80016b2:	f100 80b5 	bmi.w	8001820 <_Unwind_VRS_Pop+0x1f0>
 80016b6:	ae22      	add	r6, sp, #136	; 0x88
 80016b8:	4630      	mov	r0, r6
 80016ba:	f000 f923 	bl	8001904 <__gnu_Unwind_Save_WMMXD>
 80016be:	00ed      	lsls	r5, r5, #3
 80016c0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80016c2:	b14f      	cbz	r7, 80016d8 <_Unwind_VRS_Pop+0xa8>
 80016c4:	3d04      	subs	r5, #4
 80016c6:	1971      	adds	r1, r6, r5
 80016c8:	eb03 00c7 	add.w	r0, r3, r7, lsl #3
 80016cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80016d0:	f841 2f04 	str.w	r2, [r1, #4]!
 80016d4:	4283      	cmp	r3, r0
 80016d6:	d1f9      	bne.n	80016cc <_Unwind_VRS_Pop+0x9c>
 80016d8:	4630      	mov	r0, r6
 80016da:	63a3      	str	r3, [r4, #56]	; 0x38
 80016dc:	f000 f8f0 	bl	80018c0 <__gnu_Unwind_Restore_WMMXD>
 80016e0:	2000      	movs	r0, #0
 80016e2:	e7b9      	b.n	8001658 <_Unwind_VRS_Pop+0x28>
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d1b6      	bne.n	8001656 <_Unwind_VRS_Pop+0x26>
 80016e8:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 80016ea:	b297      	uxth	r7, r2
 80016ec:	1d20      	adds	r0, r4, #4
 80016ee:	2601      	movs	r6, #1
 80016f0:	fa06 f103 	lsl.w	r1, r6, r3
 80016f4:	4239      	tst	r1, r7
 80016f6:	f103 0301 	add.w	r3, r3, #1
 80016fa:	d002      	beq.n	8001702 <_Unwind_VRS_Pop+0xd2>
 80016fc:	6829      	ldr	r1, [r5, #0]
 80016fe:	6001      	str	r1, [r0, #0]
 8001700:	3504      	adds	r5, #4
 8001702:	2b10      	cmp	r3, #16
 8001704:	f100 0004 	add.w	r0, r0, #4
 8001708:	d1f2      	bne.n	80016f0 <_Unwind_VRS_Pop+0xc0>
 800170a:	f412 5000 	ands.w	r0, r2, #8192	; 0x2000
 800170e:	d13b      	bne.n	8001788 <_Unwind_VRS_Pop+0x158>
 8001710:	63a5      	str	r5, [r4, #56]	; 0x38
 8001712:	e7a1      	b.n	8001658 <_Unwind_VRS_Pop+0x28>
 8001714:	2b05      	cmp	r3, #5
 8001716:	d19e      	bne.n	8001656 <_Unwind_VRS_Pop+0x26>
 8001718:	1977      	adds	r7, r6, r5
 800171a:	2f20      	cmp	r7, #32
 800171c:	d89b      	bhi.n	8001656 <_Unwind_VRS_Pop+0x26>
 800171e:	2e0f      	cmp	r6, #15
 8001720:	d966      	bls.n	80017f0 <_Unwind_VRS_Pop+0x1c0>
 8001722:	462f      	mov	r7, r5
 8001724:	2d00      	cmp	r5, #0
 8001726:	d13a      	bne.n	800179e <_Unwind_VRS_Pop+0x16e>
 8001728:	462a      	mov	r2, r5
 800172a:	2700      	movs	r7, #0
 800172c:	2a00      	cmp	r2, #0
 800172e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001730:	dd72      	ble.n	8001818 <_Unwind_VRS_Pop+0x1e8>
 8001732:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8001736:	4601      	mov	r1, r0
 8001738:	a844      	add	r0, sp, #272	; 0x110
 800173a:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 800173e:	388c      	subs	r0, #140	; 0x8c
 8001740:	f851 5b04 	ldr.w	r5, [r1], #4
 8001744:	f840 5f04 	str.w	r5, [r0, #4]!
 8001748:	4291      	cmp	r1, r2
 800174a:	d1f9      	bne.n	8001740 <_Unwind_VRS_Pop+0x110>
 800174c:	4608      	mov	r0, r1
 800174e:	b197      	cbz	r7, 8001776 <_Unwind_VRS_Pop+0x146>
 8001750:	2e10      	cmp	r6, #16
 8001752:	4632      	mov	r2, r6
 8001754:	a944      	add	r1, sp, #272	; 0x110
 8001756:	bf38      	it	cc
 8001758:	2210      	movcc	r2, #16
 800175a:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800175e:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 8001762:	0079      	lsls	r1, r7, #1
 8001764:	3a04      	subs	r2, #4
 8001766:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800176a:	f850 5b04 	ldr.w	r5, [r0], #4
 800176e:	f842 5f04 	str.w	r5, [r2, #4]!
 8001772:	4288      	cmp	r0, r1
 8001774:	d1f9      	bne.n	800176a <_Unwind_VRS_Pop+0x13a>
 8001776:	2b01      	cmp	r3, #1
 8001778:	d048      	beq.n	800180c <_Unwind_VRS_Pop+0x1dc>
 800177a:	2e0f      	cmp	r6, #15
 800177c:	63a1      	str	r1, [r4, #56]	; 0x38
 800177e:	d933      	bls.n	80017e8 <_Unwind_VRS_Pop+0x1b8>
 8001780:	b117      	cbz	r7, 8001788 <_Unwind_VRS_Pop+0x158>
 8001782:	a802      	add	r0, sp, #8
 8001784:	f000 f894 	bl	80018b0 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8001788:	2000      	movs	r0, #0
 800178a:	e765      	b.n	8001658 <_Unwind_VRS_Pop+0x28>
 800178c:	2e0f      	cmp	r6, #15
 800178e:	f63f af62 	bhi.w	8001656 <_Unwind_VRS_Pop+0x26>
 8001792:	2700      	movs	r7, #0
 8001794:	6822      	ldr	r2, [r4, #0]
 8001796:	07d1      	lsls	r1, r2, #31
 8001798:	d417      	bmi.n	80017ca <_Unwind_VRS_Pop+0x19a>
 800179a:	2f00      	cmp	r7, #0
 800179c:	d060      	beq.n	8001860 <_Unwind_VRS_Pop+0x230>
 800179e:	6822      	ldr	r2, [r4, #0]
 80017a0:	0751      	lsls	r1, r2, #29
 80017a2:	d445      	bmi.n	8001830 <_Unwind_VRS_Pop+0x200>
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d04d      	beq.n	8001844 <_Unwind_VRS_Pop+0x214>
 80017a8:	2e0f      	cmp	r6, #15
 80017aa:	d806      	bhi.n	80017ba <_Unwind_VRS_Pop+0x18a>
 80017ac:	a822      	add	r0, sp, #136	; 0x88
 80017ae:	9301      	str	r3, [sp, #4]
 80017b0:	f000 f87a 	bl	80018a8 <__gnu_Unwind_Save_VFP_D>
 80017b4:	9b01      	ldr	r3, [sp, #4]
 80017b6:	2f00      	cmp	r7, #0
 80017b8:	d0b6      	beq.n	8001728 <_Unwind_VRS_Pop+0xf8>
 80017ba:	a802      	add	r0, sp, #8
 80017bc:	9301      	str	r3, [sp, #4]
 80017be:	f000 f87b 	bl	80018b8 <__gnu_Unwind_Save_VFP_D_16_to_31>
 80017c2:	9b01      	ldr	r3, [sp, #4]
 80017c4:	f1c6 0210 	rsb	r2, r6, #16
 80017c8:	e7b0      	b.n	800172c <_Unwind_VRS_Pop+0xfc>
 80017ca:	f022 0101 	bic.w	r1, r2, #1
 80017ce:	2b05      	cmp	r3, #5
 80017d0:	6021      	str	r1, [r4, #0]
 80017d2:	9301      	str	r3, [sp, #4]
 80017d4:	4620      	mov	r0, r4
 80017d6:	d03b      	beq.n	8001850 <_Unwind_VRS_Pop+0x220>
 80017d8:	f022 0203 	bic.w	r2, r2, #3
 80017dc:	f840 2b48 	str.w	r2, [r0], #72
 80017e0:	f000 f85a 	bl	8001898 <__gnu_Unwind_Save_VFP>
 80017e4:	9b01      	ldr	r3, [sp, #4]
 80017e6:	e7d8      	b.n	800179a <_Unwind_VRS_Pop+0x16a>
 80017e8:	a822      	add	r0, sp, #136	; 0x88
 80017ea:	f000 f859 	bl	80018a0 <__gnu_Unwind_Restore_VFP_D>
 80017ee:	e7c7      	b.n	8001780 <_Unwind_VRS_Pop+0x150>
 80017f0:	2f10      	cmp	r7, #16
 80017f2:	d9ce      	bls.n	8001792 <_Unwind_VRS_Pop+0x162>
 80017f4:	3f10      	subs	r7, #16
 80017f6:	e7cd      	b.n	8001794 <_Unwind_VRS_Pop+0x164>
 80017f8:	f023 0310 	bic.w	r3, r3, #16
 80017fc:	6023      	str	r3, [r4, #0]
 80017fe:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8001802:	9201      	str	r2, [sp, #4]
 8001804:	f000 f8aa 	bl	800195c <__gnu_Unwind_Save_WMMXC>
 8001808:	9a01      	ldr	r2, [sp, #4]
 800180a:	e72f      	b.n	800166c <_Unwind_VRS_Pop+0x3c>
 800180c:	3104      	adds	r1, #4
 800180e:	63a1      	str	r1, [r4, #56]	; 0x38
 8001810:	a822      	add	r0, sp, #136	; 0x88
 8001812:	f000 f83d 	bl	8001890 <__gnu_Unwind_Restore_VFP>
 8001816:	e7b7      	b.n	8001788 <_Unwind_VRS_Pop+0x158>
 8001818:	2f00      	cmp	r7, #0
 800181a:	d199      	bne.n	8001750 <_Unwind_VRS_Pop+0x120>
 800181c:	4601      	mov	r1, r0
 800181e:	e7aa      	b.n	8001776 <_Unwind_VRS_Pop+0x146>
 8001820:	f023 0308 	bic.w	r3, r3, #8
 8001824:	6023      	str	r3, [r4, #0]
 8001826:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 800182a:	f000 f86b 	bl	8001904 <__gnu_Unwind_Save_WMMXD>
 800182e:	e742      	b.n	80016b6 <_Unwind_VRS_Pop+0x86>
 8001830:	4620      	mov	r0, r4
 8001832:	f022 0204 	bic.w	r2, r2, #4
 8001836:	f840 2bd0 	str.w	r2, [r0], #208
 800183a:	9301      	str	r3, [sp, #4]
 800183c:	f000 f83c 	bl	80018b8 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8001840:	9b01      	ldr	r3, [sp, #4]
 8001842:	e7af      	b.n	80017a4 <_Unwind_VRS_Pop+0x174>
 8001844:	a822      	add	r0, sp, #136	; 0x88
 8001846:	9301      	str	r3, [sp, #4]
 8001848:	f000 f826 	bl	8001898 <__gnu_Unwind_Save_VFP>
 800184c:	9b01      	ldr	r3, [sp, #4]
 800184e:	e7b9      	b.n	80017c4 <_Unwind_VRS_Pop+0x194>
 8001850:	f041 0102 	orr.w	r1, r1, #2
 8001854:	f840 1b48 	str.w	r1, [r0], #72
 8001858:	f000 f826 	bl	80018a8 <__gnu_Unwind_Save_VFP_D>
 800185c:	9b01      	ldr	r3, [sp, #4]
 800185e:	e79c      	b.n	800179a <_Unwind_VRS_Pop+0x16a>
 8001860:	2b01      	cmp	r3, #1
 8001862:	d003      	beq.n	800186c <_Unwind_VRS_Pop+0x23c>
 8001864:	2e0f      	cmp	r6, #15
 8001866:	f63f af5f 	bhi.w	8001728 <_Unwind_VRS_Pop+0xf8>
 800186a:	e79f      	b.n	80017ac <_Unwind_VRS_Pop+0x17c>
 800186c:	a822      	add	r0, sp, #136	; 0x88
 800186e:	9301      	str	r3, [sp, #4]
 8001870:	f000 f812 	bl	8001898 <__gnu_Unwind_Save_VFP>
 8001874:	9b01      	ldr	r3, [sp, #4]
 8001876:	e757      	b.n	8001728 <_Unwind_VRS_Pop+0xf8>

08001878 <__restore_core_regs>:
 8001878:	f100 0134 	add.w	r1, r0, #52	; 0x34
 800187c:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 8001880:	469c      	mov	ip, r3
 8001882:	46a6      	mov	lr, r4
 8001884:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8001888:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 800188c:	46e5      	mov	sp, ip
 800188e:	bd00      	pop	{pc}

08001890 <__gnu_Unwind_Restore_VFP>:
 8001890:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop

08001898 <__gnu_Unwind_Save_VFP>:
 8001898:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop

080018a0 <__gnu_Unwind_Restore_VFP_D>:
 80018a0:	ec90 0b20 	vldmia	r0, {d0-d15}
 80018a4:	4770      	bx	lr
 80018a6:	bf00      	nop

080018a8 <__gnu_Unwind_Save_VFP_D>:
 80018a8:	ec80 0b20 	vstmia	r0, {d0-d15}
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop

080018b0 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 80018b0:	ecd0 0b20 	vldmia	r0, {d16-d31}
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop

080018b8 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 80018b8:	ecc0 0b20 	vstmia	r0, {d16-d31}
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop

080018c0 <__gnu_Unwind_Restore_WMMXD>:
 80018c0:	ecf0 0102 	ldfe	f0, [r0], #8
 80018c4:	ecf0 1102 	ldfe	f1, [r0], #8
 80018c8:	ecf0 2102 	ldfe	f2, [r0], #8
 80018cc:	ecf0 3102 	ldfe	f3, [r0], #8
 80018d0:	ecf0 4102 	ldfe	f4, [r0], #8
 80018d4:	ecf0 5102 	ldfe	f5, [r0], #8
 80018d8:	ecf0 6102 	ldfe	f6, [r0], #8
 80018dc:	ecf0 7102 	ldfe	f7, [r0], #8
 80018e0:	ecf0 8102 	ldfp	f0, [r0], #8
 80018e4:	ecf0 9102 	ldfp	f1, [r0], #8
 80018e8:	ecf0 a102 	ldfp	f2, [r0], #8
 80018ec:	ecf0 b102 	ldfp	f3, [r0], #8
 80018f0:	ecf0 c102 	ldfp	f4, [r0], #8
 80018f4:	ecf0 d102 	ldfp	f5, [r0], #8
 80018f8:	ecf0 e102 	ldfp	f6, [r0], #8
 80018fc:	ecf0 f102 	ldfp	f7, [r0], #8
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop

08001904 <__gnu_Unwind_Save_WMMXD>:
 8001904:	ece0 0102 	stfe	f0, [r0], #8
 8001908:	ece0 1102 	stfe	f1, [r0], #8
 800190c:	ece0 2102 	stfe	f2, [r0], #8
 8001910:	ece0 3102 	stfe	f3, [r0], #8
 8001914:	ece0 4102 	stfe	f4, [r0], #8
 8001918:	ece0 5102 	stfe	f5, [r0], #8
 800191c:	ece0 6102 	stfe	f6, [r0], #8
 8001920:	ece0 7102 	stfe	f7, [r0], #8
 8001924:	ece0 8102 	stfp	f0, [r0], #8
 8001928:	ece0 9102 	stfp	f1, [r0], #8
 800192c:	ece0 a102 	stfp	f2, [r0], #8
 8001930:	ece0 b102 	stfp	f3, [r0], #8
 8001934:	ece0 c102 	stfp	f4, [r0], #8
 8001938:	ece0 d102 	stfp	f5, [r0], #8
 800193c:	ece0 e102 	stfp	f6, [r0], #8
 8001940:	ece0 f102 	stfp	f7, [r0], #8
 8001944:	4770      	bx	lr
 8001946:	bf00      	nop

08001948 <__gnu_Unwind_Restore_WMMXC>:
 8001948:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 800194c:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8001950:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8001954:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop

0800195c <__gnu_Unwind_Save_WMMXC>:
 800195c:	fca0 8101 	stc2	1, cr8, [r0], #4
 8001960:	fca0 9101 	stc2	1, cr9, [r0], #4
 8001964:	fca0 a101 	stc2	1, cr10, [r0], #4
 8001968:	fca0 b101 	stc2	1, cr11, [r0], #4
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop

08001970 <_Unwind_RaiseException>:
 8001970:	46ec      	mov	ip, sp
 8001972:	b500      	push	{lr}
 8001974:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001978:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 800197c:	f04f 0300 	mov.w	r3, #0
 8001980:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001984:	a901      	add	r1, sp, #4
 8001986:	f7ff fbf3 	bl	8001170 <__gnu_Unwind_RaiseException>
 800198a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 800198e:	b012      	add	sp, #72	; 0x48
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop

08001994 <_Unwind_Resume>:
 8001994:	46ec      	mov	ip, sp
 8001996:	b500      	push	{lr}
 8001998:	e92d 5000 	stmdb	sp!, {ip, lr}
 800199c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80019a0:	f04f 0300 	mov.w	r3, #0
 80019a4:	e92d 000c 	stmdb	sp!, {r2, r3}
 80019a8:	a901      	add	r1, sp, #4
 80019aa:	f7ff fc1b 	bl	80011e4 <__gnu_Unwind_Resume>
 80019ae:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80019b2:	b012      	add	sp, #72	; 0x48
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop

080019b8 <_Unwind_Resume_or_Rethrow>:
 80019b8:	46ec      	mov	ip, sp
 80019ba:	b500      	push	{lr}
 80019bc:	e92d 5000 	stmdb	sp!, {ip, lr}
 80019c0:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80019c4:	f04f 0300 	mov.w	r3, #0
 80019c8:	e92d 000c 	stmdb	sp!, {r2, r3}
 80019cc:	a901      	add	r1, sp, #4
 80019ce:	f7ff fc2b 	bl	8001228 <__gnu_Unwind_Resume_or_Rethrow>
 80019d2:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80019d6:	b012      	add	sp, #72	; 0x48
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop

080019dc <_Unwind_ForcedUnwind>:
 80019dc:	46ec      	mov	ip, sp
 80019de:	b500      	push	{lr}
 80019e0:	e92d 5000 	stmdb	sp!, {ip, lr}
 80019e4:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80019e8:	f04f 0300 	mov.w	r3, #0
 80019ec:	e92d 000c 	stmdb	sp!, {r2, r3}
 80019f0:	ab01      	add	r3, sp, #4
 80019f2:	f7ff fbed 	bl	80011d0 <__gnu_Unwind_ForcedUnwind>
 80019f6:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80019fa:	b012      	add	sp, #72	; 0x48
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop

08001a00 <_Unwind_Backtrace>:
 8001a00:	46ec      	mov	ip, sp
 8001a02:	b500      	push	{lr}
 8001a04:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001a08:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001a0c:	f04f 0300 	mov.w	r3, #0
 8001a10:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001a14:	aa01      	add	r2, sp, #4
 8001a16:	f7ff fc65 	bl	80012e4 <__gnu_Unwind_Backtrace>
 8001a1a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001a1e:	b012      	add	sp, #72	; 0x48
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop

08001a24 <next_unwind_byte>:
 8001a24:	7a02      	ldrb	r2, [r0, #8]
 8001a26:	b91a      	cbnz	r2, 8001a30 <next_unwind_byte+0xc>
 8001a28:	7a43      	ldrb	r3, [r0, #9]
 8001a2a:	b943      	cbnz	r3, 8001a3e <next_unwind_byte+0x1a>
 8001a2c:	20b0      	movs	r0, #176	; 0xb0
 8001a2e:	4770      	bx	lr
 8001a30:	6803      	ldr	r3, [r0, #0]
 8001a32:	3a01      	subs	r2, #1
 8001a34:	7202      	strb	r2, [r0, #8]
 8001a36:	021a      	lsls	r2, r3, #8
 8001a38:	6002      	str	r2, [r0, #0]
 8001a3a:	0e18      	lsrs	r0, r3, #24
 8001a3c:	4770      	bx	lr
 8001a3e:	6842      	ldr	r2, [r0, #4]
 8001a40:	3b01      	subs	r3, #1
 8001a42:	b410      	push	{r4}
 8001a44:	7243      	strb	r3, [r0, #9]
 8001a46:	6813      	ldr	r3, [r2, #0]
 8001a48:	2103      	movs	r1, #3
 8001a4a:	1d14      	adds	r4, r2, #4
 8001a4c:	7201      	strb	r1, [r0, #8]
 8001a4e:	021a      	lsls	r2, r3, #8
 8001a50:	6044      	str	r4, [r0, #4]
 8001a52:	6002      	str	r2, [r0, #0]
 8001a54:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001a58:	0e18      	lsrs	r0, r3, #24
 8001a5a:	4770      	bx	lr

08001a5c <_Unwind_GetGR.constprop.0>:
 8001a5c:	b500      	push	{lr}
 8001a5e:	b085      	sub	sp, #20
 8001a60:	aa03      	add	r2, sp, #12
 8001a62:	2300      	movs	r3, #0
 8001a64:	9200      	str	r2, [sp, #0]
 8001a66:	4619      	mov	r1, r3
 8001a68:	220c      	movs	r2, #12
 8001a6a:	f7ff fbed 	bl	8001248 <_Unwind_VRS_Get>
 8001a6e:	9803      	ldr	r0, [sp, #12]
 8001a70:	b005      	add	sp, #20
 8001a72:	f85d fb04 	ldr.w	pc, [sp], #4
 8001a76:	bf00      	nop

08001a78 <unwind_UCB_from_context>:
 8001a78:	e7f0      	b.n	8001a5c <_Unwind_GetGR.constprop.0>
 8001a7a:	bf00      	nop

08001a7c <__gnu_unwind_execute>:
 8001a7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001a80:	4606      	mov	r6, r0
 8001a82:	b085      	sub	sp, #20
 8001a84:	460f      	mov	r7, r1
 8001a86:	f04f 0800 	mov.w	r8, #0
 8001a8a:	4638      	mov	r0, r7
 8001a8c:	f7ff ffca 	bl	8001a24 <next_unwind_byte>
 8001a90:	28b0      	cmp	r0, #176	; 0xb0
 8001a92:	4604      	mov	r4, r0
 8001a94:	d023      	beq.n	8001ade <__gnu_unwind_execute+0x62>
 8001a96:	0605      	lsls	r5, r0, #24
 8001a98:	d427      	bmi.n	8001aea <__gnu_unwind_execute+0x6e>
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	f10d 090c 	add.w	r9, sp, #12
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	0085      	lsls	r5, r0, #2
 8001aa4:	220d      	movs	r2, #13
 8001aa6:	f8cd 9000 	str.w	r9, [sp]
 8001aaa:	4630      	mov	r0, r6
 8001aac:	f7ff fbcc 	bl	8001248 <_Unwind_VRS_Get>
 8001ab0:	b2ed      	uxtb	r5, r5
 8001ab2:	9b03      	ldr	r3, [sp, #12]
 8001ab4:	f8cd 9000 	str.w	r9, [sp]
 8001ab8:	0660      	lsls	r0, r4, #25
 8001aba:	f105 0504 	add.w	r5, r5, #4
 8001abe:	bf4c      	ite	mi
 8001ac0:	1b5d      	submi	r5, r3, r5
 8001ac2:	18ed      	addpl	r5, r5, r3
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	220d      	movs	r2, #13
 8001aca:	4630      	mov	r0, r6
 8001acc:	9503      	str	r5, [sp, #12]
 8001ace:	f7ff fbe1 	bl	8001294 <_Unwind_VRS_Set>
 8001ad2:	4638      	mov	r0, r7
 8001ad4:	f7ff ffa6 	bl	8001a24 <next_unwind_byte>
 8001ad8:	28b0      	cmp	r0, #176	; 0xb0
 8001ada:	4604      	mov	r4, r0
 8001adc:	d1db      	bne.n	8001a96 <__gnu_unwind_execute+0x1a>
 8001ade:	f1b8 0f00 	cmp.w	r8, #0
 8001ae2:	f000 8095 	beq.w	8001c10 <__gnu_unwind_execute+0x194>
 8001ae6:	2000      	movs	r0, #0
 8001ae8:	e01c      	b.n	8001b24 <__gnu_unwind_execute+0xa8>
 8001aea:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8001aee:	2b80      	cmp	r3, #128	; 0x80
 8001af0:	d05d      	beq.n	8001bae <__gnu_unwind_execute+0x132>
 8001af2:	2b90      	cmp	r3, #144	; 0x90
 8001af4:	d019      	beq.n	8001b2a <__gnu_unwind_execute+0xae>
 8001af6:	2ba0      	cmp	r3, #160	; 0xa0
 8001af8:	d02c      	beq.n	8001b54 <__gnu_unwind_execute+0xd8>
 8001afa:	2bb0      	cmp	r3, #176	; 0xb0
 8001afc:	d03f      	beq.n	8001b7e <__gnu_unwind_execute+0x102>
 8001afe:	2bc0      	cmp	r3, #192	; 0xc0
 8001b00:	d06c      	beq.n	8001bdc <__gnu_unwind_execute+0x160>
 8001b02:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001b06:	2bd0      	cmp	r3, #208	; 0xd0
 8001b08:	d10b      	bne.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001b0a:	f000 0207 	and.w	r2, r0, #7
 8001b0e:	3201      	adds	r2, #1
 8001b10:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001b14:	2305      	movs	r3, #5
 8001b16:	2101      	movs	r1, #1
 8001b18:	4630      	mov	r0, r6
 8001b1a:	f7ff fd89 	bl	8001630 <_Unwind_VRS_Pop>
 8001b1e:	2800      	cmp	r0, #0
 8001b20:	d0b3      	beq.n	8001a8a <__gnu_unwind_execute+0xe>
 8001b22:	2009      	movs	r0, #9
 8001b24:	b005      	add	sp, #20
 8001b26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001b2a:	f000 030d 	and.w	r3, r0, #13
 8001b2e:	2b0d      	cmp	r3, #13
 8001b30:	d0f7      	beq.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001b32:	ad03      	add	r5, sp, #12
 8001b34:	2300      	movs	r3, #0
 8001b36:	f000 020f 	and.w	r2, r0, #15
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	9500      	str	r5, [sp, #0]
 8001b3e:	4630      	mov	r0, r6
 8001b40:	f7ff fb82 	bl	8001248 <_Unwind_VRS_Get>
 8001b44:	2300      	movs	r3, #0
 8001b46:	9500      	str	r5, [sp, #0]
 8001b48:	4619      	mov	r1, r3
 8001b4a:	220d      	movs	r2, #13
 8001b4c:	4630      	mov	r0, r6
 8001b4e:	f7ff fba1 	bl	8001294 <_Unwind_VRS_Set>
 8001b52:	e79a      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001b54:	43c2      	mvns	r2, r0
 8001b56:	f002 0307 	and.w	r3, r2, #7
 8001b5a:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8001b5e:	411a      	asrs	r2, r3
 8001b60:	0701      	lsls	r1, r0, #28
 8001b62:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8001b66:	f04f 0300 	mov.w	r3, #0
 8001b6a:	bf48      	it	mi
 8001b6c:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8001b70:	4619      	mov	r1, r3
 8001b72:	4630      	mov	r0, r6
 8001b74:	f7ff fd5c 	bl	8001630 <_Unwind_VRS_Pop>
 8001b78:	2800      	cmp	r0, #0
 8001b7a:	d1d2      	bne.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001b7c:	e785      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001b7e:	28b1      	cmp	r0, #177	; 0xb1
 8001b80:	d057      	beq.n	8001c32 <__gnu_unwind_execute+0x1b6>
 8001b82:	28b2      	cmp	r0, #178	; 0xb2
 8001b84:	d068      	beq.n	8001c58 <__gnu_unwind_execute+0x1dc>
 8001b86:	28b3      	cmp	r0, #179	; 0xb3
 8001b88:	f000 8095 	beq.w	8001cb6 <__gnu_unwind_execute+0x23a>
 8001b8c:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8001b90:	2bb4      	cmp	r3, #180	; 0xb4
 8001b92:	d0c6      	beq.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001b94:	f000 0207 	and.w	r2, r0, #7
 8001b98:	3201      	adds	r2, #1
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	4630      	mov	r0, r6
 8001ba4:	f7ff fd44 	bl	8001630 <_Unwind_VRS_Pop>
 8001ba8:	2800      	cmp	r0, #0
 8001baa:	d1ba      	bne.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001bac:	e76d      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001bae:	4638      	mov	r0, r7
 8001bb0:	f7ff ff38 	bl	8001a24 <next_unwind_byte>
 8001bb4:	0224      	lsls	r4, r4, #8
 8001bb6:	4304      	orrs	r4, r0
 8001bb8:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8001bbc:	d0b1      	beq.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001bbe:	0124      	lsls	r4, r4, #4
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	b2a2      	uxth	r2, r4
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	4630      	mov	r0, r6
 8001bc8:	f7ff fd32 	bl	8001630 <_Unwind_VRS_Pop>
 8001bcc:	2800      	cmp	r0, #0
 8001bce:	d1a8      	bne.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001bd0:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8001bd4:	bf18      	it	ne
 8001bd6:	f04f 0801 	movne.w	r8, #1
 8001bda:	e756      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001bdc:	28c6      	cmp	r0, #198	; 0xc6
 8001bde:	d07d      	beq.n	8001cdc <__gnu_unwind_execute+0x260>
 8001be0:	28c7      	cmp	r0, #199	; 0xc7
 8001be2:	f000 8086 	beq.w	8001cf2 <__gnu_unwind_execute+0x276>
 8001be6:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001bea:	2bc0      	cmp	r3, #192	; 0xc0
 8001bec:	f000 8094 	beq.w	8001d18 <__gnu_unwind_execute+0x29c>
 8001bf0:	28c8      	cmp	r0, #200	; 0xc8
 8001bf2:	f000 809f 	beq.w	8001d34 <__gnu_unwind_execute+0x2b8>
 8001bf6:	28c9      	cmp	r0, #201	; 0xc9
 8001bf8:	d193      	bne.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001bfa:	4638      	mov	r0, r7
 8001bfc:	f7ff ff12 	bl	8001a24 <next_unwind_byte>
 8001c00:	0302      	lsls	r2, r0, #12
 8001c02:	f000 000f 	and.w	r0, r0, #15
 8001c06:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8001c0a:	3001      	adds	r0, #1
 8001c0c:	4302      	orrs	r2, r0
 8001c0e:	e781      	b.n	8001b14 <__gnu_unwind_execute+0x98>
 8001c10:	ac03      	add	r4, sp, #12
 8001c12:	4643      	mov	r3, r8
 8001c14:	220e      	movs	r2, #14
 8001c16:	4641      	mov	r1, r8
 8001c18:	9400      	str	r4, [sp, #0]
 8001c1a:	4630      	mov	r0, r6
 8001c1c:	f7ff fb14 	bl	8001248 <_Unwind_VRS_Get>
 8001c20:	9400      	str	r4, [sp, #0]
 8001c22:	4630      	mov	r0, r6
 8001c24:	4643      	mov	r3, r8
 8001c26:	220f      	movs	r2, #15
 8001c28:	4641      	mov	r1, r8
 8001c2a:	f7ff fb33 	bl	8001294 <_Unwind_VRS_Set>
 8001c2e:	4640      	mov	r0, r8
 8001c30:	e778      	b.n	8001b24 <__gnu_unwind_execute+0xa8>
 8001c32:	4638      	mov	r0, r7
 8001c34:	f7ff fef6 	bl	8001a24 <next_unwind_byte>
 8001c38:	2800      	cmp	r0, #0
 8001c3a:	f43f af72 	beq.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001c3e:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001c42:	f47f af6e 	bne.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001c46:	4602      	mov	r2, r0
 8001c48:	4619      	mov	r1, r3
 8001c4a:	4630      	mov	r0, r6
 8001c4c:	f7ff fcf0 	bl	8001630 <_Unwind_VRS_Pop>
 8001c50:	2800      	cmp	r0, #0
 8001c52:	f47f af66 	bne.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001c56:	e718      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001c58:	2300      	movs	r3, #0
 8001c5a:	f10d 090c 	add.w	r9, sp, #12
 8001c5e:	220d      	movs	r2, #13
 8001c60:	4619      	mov	r1, r3
 8001c62:	f8cd 9000 	str.w	r9, [sp]
 8001c66:	4630      	mov	r0, r6
 8001c68:	f7ff faee 	bl	8001248 <_Unwind_VRS_Get>
 8001c6c:	4638      	mov	r0, r7
 8001c6e:	f7ff fed9 	bl	8001a24 <next_unwind_byte>
 8001c72:	0602      	lsls	r2, r0, #24
 8001c74:	f04f 0402 	mov.w	r4, #2
 8001c78:	d50c      	bpl.n	8001c94 <__gnu_unwind_execute+0x218>
 8001c7a:	9b03      	ldr	r3, [sp, #12]
 8001c7c:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8001c80:	40a0      	lsls	r0, r4
 8001c82:	4403      	add	r3, r0
 8001c84:	4638      	mov	r0, r7
 8001c86:	9303      	str	r3, [sp, #12]
 8001c88:	f7ff fecc 	bl	8001a24 <next_unwind_byte>
 8001c8c:	0603      	lsls	r3, r0, #24
 8001c8e:	f104 0407 	add.w	r4, r4, #7
 8001c92:	d4f2      	bmi.n	8001c7a <__gnu_unwind_execute+0x1fe>
 8001c94:	9b03      	ldr	r3, [sp, #12]
 8001c96:	f8cd 9000 	str.w	r9, [sp]
 8001c9a:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8001c9e:	40a2      	lsls	r2, r4
 8001ca0:	f503 7401 	add.w	r4, r3, #516	; 0x204
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	4414      	add	r4, r2
 8001ca8:	4619      	mov	r1, r3
 8001caa:	220d      	movs	r2, #13
 8001cac:	4630      	mov	r0, r6
 8001cae:	9403      	str	r4, [sp, #12]
 8001cb0:	f7ff faf0 	bl	8001294 <_Unwind_VRS_Set>
 8001cb4:	e6e9      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001cb6:	4638      	mov	r0, r7
 8001cb8:	f7ff feb4 	bl	8001a24 <next_unwind_byte>
 8001cbc:	0301      	lsls	r1, r0, #12
 8001cbe:	f000 000f 	and.w	r0, r0, #15
 8001cc2:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001cc6:	1c42      	adds	r2, r0, #1
 8001cc8:	2301      	movs	r3, #1
 8001cca:	430a      	orrs	r2, r1
 8001ccc:	4630      	mov	r0, r6
 8001cce:	4619      	mov	r1, r3
 8001cd0:	f7ff fcae 	bl	8001630 <_Unwind_VRS_Pop>
 8001cd4:	2800      	cmp	r0, #0
 8001cd6:	f47f af24 	bne.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001cda:	e6d6      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001cdc:	4638      	mov	r0, r7
 8001cde:	f7ff fea1 	bl	8001a24 <next_unwind_byte>
 8001ce2:	0301      	lsls	r1, r0, #12
 8001ce4:	f000 000f 	and.w	r0, r0, #15
 8001ce8:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001cec:	1c42      	adds	r2, r0, #1
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e7eb      	b.n	8001cca <__gnu_unwind_execute+0x24e>
 8001cf2:	4638      	mov	r0, r7
 8001cf4:	f7ff fe96 	bl	8001a24 <next_unwind_byte>
 8001cf8:	2800      	cmp	r0, #0
 8001cfa:	f43f af12 	beq.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001cfe:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001d02:	f47f af0e 	bne.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001d06:	4602      	mov	r2, r0
 8001d08:	2104      	movs	r1, #4
 8001d0a:	4630      	mov	r0, r6
 8001d0c:	f7ff fc90 	bl	8001630 <_Unwind_VRS_Pop>
 8001d10:	2800      	cmp	r0, #0
 8001d12:	f47f af06 	bne.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001d16:	e6b8      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001d18:	f000 020f 	and.w	r2, r0, #15
 8001d1c:	3201      	adds	r2, #1
 8001d1e:	2303      	movs	r3, #3
 8001d20:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8001d24:	4619      	mov	r1, r3
 8001d26:	4630      	mov	r0, r6
 8001d28:	f7ff fc82 	bl	8001630 <_Unwind_VRS_Pop>
 8001d2c:	2800      	cmp	r0, #0
 8001d2e:	f47f aef8 	bne.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001d32:	e6aa      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001d34:	4638      	mov	r0, r7
 8001d36:	f7ff fe75 	bl	8001a24 <next_unwind_byte>
 8001d3a:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8001d3e:	f000 030f 	and.w	r3, r0, #15
 8001d42:	3210      	adds	r2, #16
 8001d44:	3301      	adds	r3, #1
 8001d46:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 8001d4a:	e6e3      	b.n	8001b14 <__gnu_unwind_execute+0x98>

08001d4c <__gnu_unwind_frame>:
 8001d4c:	b510      	push	{r4, lr}
 8001d4e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001d50:	b084      	sub	sp, #16
 8001d52:	685a      	ldr	r2, [r3, #4]
 8001d54:	2003      	movs	r0, #3
 8001d56:	f88d 000c 	strb.w	r0, [sp, #12]
 8001d5a:	79dc      	ldrb	r4, [r3, #7]
 8001d5c:	f88d 400d 	strb.w	r4, [sp, #13]
 8001d60:	0212      	lsls	r2, r2, #8
 8001d62:	3308      	adds	r3, #8
 8001d64:	4608      	mov	r0, r1
 8001d66:	a901      	add	r1, sp, #4
 8001d68:	9201      	str	r2, [sp, #4]
 8001d6a:	9302      	str	r3, [sp, #8]
 8001d6c:	f7ff fe86 	bl	8001a7c <__gnu_unwind_execute>
 8001d70:	b004      	add	sp, #16
 8001d72:	bd10      	pop	{r4, pc}

08001d74 <_Unwind_GetRegionStart>:
 8001d74:	b508      	push	{r3, lr}
 8001d76:	f7ff fe7f 	bl	8001a78 <unwind_UCB_from_context>
 8001d7a:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8001d7c:	bd08      	pop	{r3, pc}
 8001d7e:	bf00      	nop

08001d80 <_Unwind_GetLanguageSpecificData>:
 8001d80:	b508      	push	{r3, lr}
 8001d82:	f7ff fe79 	bl	8001a78 <unwind_UCB_from_context>
 8001d86:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8001d88:	79c3      	ldrb	r3, [r0, #7]
 8001d8a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8001d8e:	3008      	adds	r0, #8
 8001d90:	bd08      	pop	{r3, pc}
 8001d92:	bf00      	nop

08001d94 <_Unwind_GetTextRelBase>:
 8001d94:	b508      	push	{r3, lr}
 8001d96:	f00a fcee 	bl	800c776 <abort>
 8001d9a:	bf00      	nop

08001d9c <_Unwind_GetDataRelBase>:
 8001d9c:	b508      	push	{r3, lr}
 8001d9e:	f7ff fff9 	bl	8001d94 <_Unwind_GetTextRelBase>
 8001da2:	bf00      	nop

08001da4 <__aeabi_idiv0>:
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop

08001da8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001dac:	4a08      	ldr	r2, [pc, #32]	; (8001dd0 <HAL_Init+0x28>)
 8001dae:	4b08      	ldr	r3, [pc, #32]	; (8001dd0 <HAL_Init+0x28>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f043 0310 	orr.w	r3, r3, #16
 8001db6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001db8:	2003      	movs	r0, #3
 8001dba:	f001 fc23 	bl	8003604 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dbe:	2000      	movs	r0, #0
 8001dc0:	f000 f808 	bl	8001dd4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001dc4:	f006 fc0e 	bl	80085e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001dc8:	2300      	movs	r3, #0
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	40022000 	.word	0x40022000

08001dd4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ddc:	4b12      	ldr	r3, [pc, #72]	; (8001e28 <HAL_InitTick+0x54>)
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	4b12      	ldr	r3, [pc, #72]	; (8001e2c <HAL_InitTick+0x58>)
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	4619      	mov	r1, r3
 8001de6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001dea:	fbb3 f3f1 	udiv	r3, r3, r1
 8001dee:	fbb2 f3f3 	udiv	r3, r2, r3
 8001df2:	4618      	mov	r0, r3
 8001df4:	f001 fc3b 	bl	800366e <HAL_SYSTICK_Config>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d001      	beq.n	8001e02 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e00e      	b.n	8001e20 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2b0f      	cmp	r3, #15
 8001e06:	d80a      	bhi.n	8001e1e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e08:	2200      	movs	r2, #0
 8001e0a:	6879      	ldr	r1, [r7, #4]
 8001e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e10:	f001 fc03 	bl	800361a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e14:	4a06      	ldr	r2, [pc, #24]	; (8001e30 <HAL_InitTick+0x5c>)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	e000      	b.n	8001e20 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	3708      	adds	r7, #8
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	20000008 	.word	0x20000008
 8001e2c:	20000004 	.word	0x20000004
 8001e30:	20000000 	.word	0x20000000

08001e34 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e38:	4b06      	ldr	r3, [pc, #24]	; (8001e54 <HAL_IncTick+0x20>)
 8001e3a:	781b      	ldrb	r3, [r3, #0]
 8001e3c:	461a      	mov	r2, r3
 8001e3e:	4b06      	ldr	r3, [pc, #24]	; (8001e58 <HAL_IncTick+0x24>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4413      	add	r3, r2
 8001e44:	4a04      	ldr	r2, [pc, #16]	; (8001e58 <HAL_IncTick+0x24>)
 8001e46:	6013      	str	r3, [r2, #0]
}
 8001e48:	bf00      	nop
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr
 8001e52:	bf00      	nop
 8001e54:	20000004 	.word	0x20000004
 8001e58:	20000708 	.word	0x20000708

08001e5c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  return uwTick;  
 8001e60:	4b03      	ldr	r3, [pc, #12]	; (8001e70 <HAL_GetTick+0x14>)
 8001e62:	681b      	ldr	r3, [r3, #0]
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	20000708 	.word	0x20000708

08001e74 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b084      	sub	sp, #16
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e7c:	f7ff ffee 	bl	8001e5c <HAL_GetTick>
 8001e80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e8c:	d005      	beq.n	8001e9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e8e:	4b09      	ldr	r3, [pc, #36]	; (8001eb4 <HAL_Delay+0x40>)
 8001e90:	781b      	ldrb	r3, [r3, #0]
 8001e92:	461a      	mov	r2, r3
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	4413      	add	r3, r2
 8001e98:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001e9a:	bf00      	nop
 8001e9c:	f7ff ffde 	bl	8001e5c <HAL_GetTick>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	68bb      	ldr	r3, [r7, #8]
 8001ea4:	1ad2      	subs	r2, r2, r3
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	d3f7      	bcc.n	8001e9c <HAL_Delay+0x28>
  {
  }
}
 8001eac:	bf00      	nop
 8001eae:	3710      	adds	r7, #16
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	20000004 	.word	0x20000004

08001eb8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b09c      	sub	sp, #112	; 0x70
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	66bb      	str	r3, [r7, #104]	; 0x68
  __IO uint32_t wait_loop_index = 0U;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d101      	bne.n	8001ed8 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	e170      	b.n	80021ba <HAL_ADC_Init+0x302>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	691b      	ldr	r3, [r3, #16]
 8001edc:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ee2:	f003 0310 	and.w	r3, r3, #16
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d176      	bne.n	8001fd8 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d152      	bne.n	8001f98 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2200      	movs	r2, #0
 8001efc:	651a      	str	r2, [r3, #80]	; 0x50
      hadc->InjectionConfig.ContextQueue = 0U;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2200      	movs	r2, #0
 8001f02:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2200      	movs	r2, #0
 8001f08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      
      /* Init the low level hardware */
      HAL_ADC_MspInit(hadc);
 8001f0c:	6878      	ldr	r0, [r7, #4]
 8001f0e:	f005 fe6b 	bl	8007be8 <HAL_ADC_MspInit>
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d13b      	bne.n	8001f98 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001f20:	6878      	ldr	r0, [r7, #4]
 8001f22:	f000 fcdb 	bl	80028dc <ADC_Disable>
 8001f26:	4603      	mov	r3, r0
 8001f28:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f30:	f003 0310 	and.w	r3, r3, #16
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d12f      	bne.n	8001f98 <HAL_ADC_Init+0xe0>
 8001f38:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d12b      	bne.n	8001f98 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f44:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001f48:	f023 0302 	bic.w	r3, r3, #2
 8001f4c:	f043 0202 	orr.w	r2, r3, #2
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	645a      	str	r2, [r3, #68]	; 0x44
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	687a      	ldr	r2, [r7, #4]
 8001f5a:	6812      	ldr	r2, [r2, #0]
 8001f5c:	6892      	ldr	r2, [r2, #8]
 8001f5e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001f62:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	687a      	ldr	r2, [r7, #4]
 8001f6a:	6812      	ldr	r2, [r2, #0]
 8001f6c:	6892      	ldr	r2, [r2, #8]
 8001f6e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001f72:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001f74:	4b93      	ldr	r3, [pc, #588]	; (80021c4 <HAL_ADC_Init+0x30c>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a93      	ldr	r2, [pc, #588]	; (80021c8 <HAL_ADC_Init+0x310>)
 8001f7a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f7e:	0c9a      	lsrs	r2, r3, #18
 8001f80:	4613      	mov	r3, r2
 8001f82:	009b      	lsls	r3, r3, #2
 8001f84:	4413      	add	r3, r2
 8001f86:	005b      	lsls	r3, r3, #1
 8001f88:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8001f8a:	e002      	b.n	8001f92 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	3b01      	subs	r3, #1
 8001f90:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d1f9      	bne.n	8001f8c <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d007      	beq.n	8001fb6 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001fb0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001fb4:	d110      	bne.n	8001fd8 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fba:	f023 0312 	bic.w	r3, r3, #18
 8001fbe:	f043 0210 	orr.w	r2, r3, #16
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	645a      	str	r2, [r3, #68]	; 0x44
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fca:	f043 0201 	orr.w	r2, r3, #1
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	649a      	str	r2, [r3, #72]	; 0x48
      
      tmp_hal_status = HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fdc:	f003 0310 	and.w	r3, r3, #16
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	f040 80dd 	bne.w	80021a0 <HAL_ADC_Init+0x2e8>
 8001fe6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	f040 80d8 	bne.w	80021a0 <HAL_ADC_Init+0x2e8>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	f040 80d0 	bne.w	80021a0 <HAL_ADC_Init+0x2e8>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002004:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002008:	f043 0202 	orr.w	r2, r3, #2
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002010:	4b6e      	ldr	r3, [pc, #440]	; (80021cc <HAL_ADC_Init+0x314>)
 8002012:	667b      	str	r3, [r7, #100]	; 0x64
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800201c:	d102      	bne.n	8002024 <HAL_ADC_Init+0x16c>
 800201e:	4b6c      	ldr	r3, [pc, #432]	; (80021d0 <HAL_ADC_Init+0x318>)
 8002020:	613b      	str	r3, [r7, #16]
 8002022:	e002      	b.n	800202a <HAL_ADC_Init+0x172>
 8002024:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002028:	613b      	str	r3, [r7, #16]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	689b      	ldr	r3, [r3, #8]
 8002030:	f003 0303 	and.w	r3, r3, #3
 8002034:	2b01      	cmp	r3, #1
 8002036:	d108      	bne.n	800204a <HAL_ADC_Init+0x192>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f003 0301 	and.w	r3, r3, #1
 8002042:	2b01      	cmp	r3, #1
 8002044:	d101      	bne.n	800204a <HAL_ADC_Init+0x192>
 8002046:	2301      	movs	r3, #1
 8002048:	e000      	b.n	800204c <HAL_ADC_Init+0x194>
 800204a:	2300      	movs	r3, #0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d11c      	bne.n	800208a <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002050:	693b      	ldr	r3, [r7, #16]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002052:	2b00      	cmp	r3, #0
 8002054:	d010      	beq.n	8002078 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	689b      	ldr	r3, [r3, #8]
 800205a:	f003 0303 	and.w	r3, r3, #3
 800205e:	2b01      	cmp	r3, #1
 8002060:	d107      	bne.n	8002072 <HAL_ADC_Init+0x1ba>
 8002062:	693b      	ldr	r3, [r7, #16]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f003 0301 	and.w	r3, r3, #1
 800206a:	2b01      	cmp	r3, #1
 800206c:	d101      	bne.n	8002072 <HAL_ADC_Init+0x1ba>
 800206e:	2301      	movs	r3, #1
 8002070:	e000      	b.n	8002074 <HAL_ADC_Init+0x1bc>
 8002072:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002074:	2b00      	cmp	r3, #0
 8002076:	d108      	bne.n	800208a <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002078:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	431a      	orrs	r2, r3
 8002086:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002088:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	69db      	ldr	r3, [r3, #28]
 800208e:	035a      	lsls	r2, r3, #13
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002094:	2b01      	cmp	r3, #1
 8002096:	d002      	beq.n	800209e <HAL_ADC_Init+0x1e6>
 8002098:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800209c:	e000      	b.n	80020a0 <HAL_ADC_Init+0x1e8>
 800209e:	2300      	movs	r3, #0
 80020a0:	431a      	orrs	r2, r3
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	68db      	ldr	r3, [r3, #12]
 80020a6:	431a      	orrs	r2, r3
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80020b0:	4313      	orrs	r3, r2
 80020b2:	66bb      	str	r3, [r7, #104]	; 0x68
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020b8:	2b01      	cmp	r3, #1
 80020ba:	d11b      	bne.n	80020f4 <HAL_ADC_Init+0x23c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	69db      	ldr	r3, [r3, #28]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d109      	bne.n	80020d8 <HAL_ADC_Init+0x220>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020c8:	3b01      	subs	r3, #1
 80020ca:	045a      	lsls	r2, r3, #17
 80020cc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80020ce:	4313      	orrs	r3, r2
 80020d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020d4:	66bb      	str	r3, [r7, #104]	; 0x68
 80020d6:	e00d      	b.n	80020f4 <HAL_ADC_Init+0x23c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020dc:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80020e0:	f043 0220 	orr.w	r2, r3, #32
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	645a      	str	r2, [r3, #68]	; 0x44
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020ec:	f043 0201 	orr.w	r2, r3, #1
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	649a      	str	r2, [r3, #72]	; 0x48
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	d007      	beq.n	800210c <HAL_ADC_Init+0x254>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002104:	4313      	orrs	r3, r2
 8002106:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002108:	4313      	orrs	r3, r2
 800210a:	66bb      	str	r3, [r7, #104]	; 0x68
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	689b      	ldr	r3, [r3, #8]
 8002112:	f003 030c 	and.w	r3, r3, #12
 8002116:	2b00      	cmp	r3, #0
 8002118:	d113      	bne.n	8002142 <HAL_ADC_Init+0x28a>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002128:	f023 0302 	bic.w	r3, r3, #2
 800212c:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	699b      	ldr	r3, [r3, #24]
 8002132:	039a      	lsls	r2, r3, #14
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002138:	005b      	lsls	r3, r3, #1
 800213a:	4313      	orrs	r3, r2
 800213c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800213e:	4313      	orrs	r3, r2
 8002140:	66bb      	str	r3, [r7, #104]	; 0x68
                       ADC_CFGR_DMACONTREQ(hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	68d9      	ldr	r1, [r3, #12]
 800214c:	4b21      	ldr	r3, [pc, #132]	; (80021d4 <HAL_ADC_Init+0x31c>)
 800214e:	400b      	ands	r3, r1
 8002150:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002152:	430b      	orrs	r3, r1
 8002154:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	691b      	ldr	r3, [r3, #16]
 800215a:	2b01      	cmp	r3, #1
 800215c:	d10c      	bne.n	8002178 <HAL_ADC_Init+0x2c0>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	687a      	ldr	r2, [r7, #4]
 8002164:	6812      	ldr	r2, [r2, #0]
 8002166:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002168:	f022 010f 	bic.w	r1, r2, #15
 800216c:	687a      	ldr	r2, [r7, #4]
 800216e:	6a12      	ldr	r2, [r2, #32]
 8002170:	3a01      	subs	r2, #1
 8002172:	430a      	orrs	r2, r1
 8002174:	631a      	str	r2, [r3, #48]	; 0x30
 8002176:	e007      	b.n	8002188 <HAL_ADC_Init+0x2d0>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	687a      	ldr	r2, [r7, #4]
 800217e:	6812      	ldr	r2, [r2, #0]
 8002180:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002182:	f022 020f 	bic.w	r2, r2, #15
 8002186:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2200      	movs	r2, #0
 800218c:	649a      	str	r2, [r3, #72]	; 0x48
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002192:	f023 0303 	bic.w	r3, r3, #3
 8002196:	f043 0201 	orr.w	r2, r3, #1
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	645a      	str	r2, [r3, #68]	; 0x44
 800219e:	e00a      	b.n	80021b6 <HAL_ADC_Init+0x2fe>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021a4:	f023 0312 	bic.w	r3, r3, #18
 80021a8:	f043 0210 	orr.w	r2, r3, #16
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	645a      	str	r2, [r3, #68]	; 0x44
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80021b0:	2301      	movs	r3, #1
 80021b2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80021b6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	3770      	adds	r7, #112	; 0x70
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	20000008 	.word	0x20000008
 80021c8:	431bde83 	.word	0x431bde83
 80021cc:	50000300 	.word	0x50000300
 80021d0:	50000100 	.word	0x50000100
 80021d4:	fff0c007 	.word	0xfff0c007

080021d8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80021d8:	b490      	push	{r4, r7}
 80021da:	b09c      	sub	sp, #112	; 0x70
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021e2:	2300      	movs	r3, #0
 80021e4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80021e8:	2300      	movs	r3, #0
 80021ea:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80021f2:	2b01      	cmp	r3, #1
 80021f4:	d101      	bne.n	80021fa <HAL_ADC_ConfigChannel+0x22>
 80021f6:	2302      	movs	r3, #2
 80021f8:	e2a3      	b.n	8002742 <HAL_ADC_ConfigChannel+0x56a>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2201      	movs	r2, #1
 80021fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	f003 0304 	and.w	r3, r3, #4
 800220c:	2b00      	cmp	r3, #0
 800220e:	f040 8287 	bne.w	8002720 <HAL_ADC_ConfigChannel+0x548>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	2b04      	cmp	r3, #4
 8002218:	d81c      	bhi.n	8002254 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6819      	ldr	r1, [r3, #0]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	685a      	ldr	r2, [r3, #4]
 8002228:	4613      	mov	r3, r2
 800222a:	005b      	lsls	r3, r3, #1
 800222c:	4413      	add	r3, r2
 800222e:	005b      	lsls	r3, r3, #1
 8002230:	461a      	mov	r2, r3
 8002232:	231f      	movs	r3, #31
 8002234:	4093      	lsls	r3, r2
 8002236:	43db      	mvns	r3, r3
 8002238:	4018      	ands	r0, r3
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	681c      	ldr	r4, [r3, #0]
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	685a      	ldr	r2, [r3, #4]
 8002242:	4613      	mov	r3, r2
 8002244:	005b      	lsls	r3, r3, #1
 8002246:	4413      	add	r3, r2
 8002248:	005b      	lsls	r3, r3, #1
 800224a:	fa04 f303 	lsl.w	r3, r4, r3
 800224e:	4303      	orrs	r3, r0
 8002250:	630b      	str	r3, [r1, #48]	; 0x30
 8002252:	e063      	b.n	800231c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	2b09      	cmp	r3, #9
 800225a:	d81e      	bhi.n	800229a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6819      	ldr	r1, [r3, #0]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	685a      	ldr	r2, [r3, #4]
 800226a:	4613      	mov	r3, r2
 800226c:	005b      	lsls	r3, r3, #1
 800226e:	4413      	add	r3, r2
 8002270:	005b      	lsls	r3, r3, #1
 8002272:	3b1e      	subs	r3, #30
 8002274:	221f      	movs	r2, #31
 8002276:	fa02 f303 	lsl.w	r3, r2, r3
 800227a:	43db      	mvns	r3, r3
 800227c:	4018      	ands	r0, r3
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	681c      	ldr	r4, [r3, #0]
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	685a      	ldr	r2, [r3, #4]
 8002286:	4613      	mov	r3, r2
 8002288:	005b      	lsls	r3, r3, #1
 800228a:	4413      	add	r3, r2
 800228c:	005b      	lsls	r3, r3, #1
 800228e:	3b1e      	subs	r3, #30
 8002290:	fa04 f303 	lsl.w	r3, r4, r3
 8002294:	4303      	orrs	r3, r0
 8002296:	634b      	str	r3, [r1, #52]	; 0x34
 8002298:	e040      	b.n	800231c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	2b0e      	cmp	r3, #14
 80022a0:	d81e      	bhi.n	80022e0 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6819      	ldr	r1, [r3, #0]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	685a      	ldr	r2, [r3, #4]
 80022b0:	4613      	mov	r3, r2
 80022b2:	005b      	lsls	r3, r3, #1
 80022b4:	4413      	add	r3, r2
 80022b6:	005b      	lsls	r3, r3, #1
 80022b8:	3b3c      	subs	r3, #60	; 0x3c
 80022ba:	221f      	movs	r2, #31
 80022bc:	fa02 f303 	lsl.w	r3, r2, r3
 80022c0:	43db      	mvns	r3, r3
 80022c2:	4018      	ands	r0, r3
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	681c      	ldr	r4, [r3, #0]
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	685a      	ldr	r2, [r3, #4]
 80022cc:	4613      	mov	r3, r2
 80022ce:	005b      	lsls	r3, r3, #1
 80022d0:	4413      	add	r3, r2
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	3b3c      	subs	r3, #60	; 0x3c
 80022d6:	fa04 f303 	lsl.w	r3, r4, r3
 80022da:	4303      	orrs	r3, r0
 80022dc:	638b      	str	r3, [r1, #56]	; 0x38
 80022de:	e01d      	b.n	800231c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6819      	ldr	r1, [r3, #0]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	685a      	ldr	r2, [r3, #4]
 80022ee:	4613      	mov	r3, r2
 80022f0:	005b      	lsls	r3, r3, #1
 80022f2:	4413      	add	r3, r2
 80022f4:	005b      	lsls	r3, r3, #1
 80022f6:	3b5a      	subs	r3, #90	; 0x5a
 80022f8:	221f      	movs	r2, #31
 80022fa:	fa02 f303 	lsl.w	r3, r2, r3
 80022fe:	43db      	mvns	r3, r3
 8002300:	4018      	ands	r0, r3
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	681c      	ldr	r4, [r3, #0]
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	685a      	ldr	r2, [r3, #4]
 800230a:	4613      	mov	r3, r2
 800230c:	005b      	lsls	r3, r3, #1
 800230e:	4413      	add	r3, r2
 8002310:	005b      	lsls	r3, r3, #1
 8002312:	3b5a      	subs	r3, #90	; 0x5a
 8002314:	fa04 f303 	lsl.w	r3, r4, r3
 8002318:	4303      	orrs	r3, r0
 800231a:	63cb      	str	r3, [r1, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	f003 030c 	and.w	r3, r3, #12
 8002326:	2b00      	cmp	r3, #0
 8002328:	f040 80e5 	bne.w	80024f6 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	2b09      	cmp	r3, #9
 8002332:	d91c      	bls.n	800236e <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6819      	ldr	r1, [r3, #0]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	6998      	ldr	r0, [r3, #24]
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	4613      	mov	r3, r2
 8002344:	005b      	lsls	r3, r3, #1
 8002346:	4413      	add	r3, r2
 8002348:	3b1e      	subs	r3, #30
 800234a:	2207      	movs	r2, #7
 800234c:	fa02 f303 	lsl.w	r3, r2, r3
 8002350:	43db      	mvns	r3, r3
 8002352:	4018      	ands	r0, r3
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	689c      	ldr	r4, [r3, #8]
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	4613      	mov	r3, r2
 800235e:	005b      	lsls	r3, r3, #1
 8002360:	4413      	add	r3, r2
 8002362:	3b1e      	subs	r3, #30
 8002364:	fa04 f303 	lsl.w	r3, r4, r3
 8002368:	4303      	orrs	r3, r0
 800236a:	618b      	str	r3, [r1, #24]
 800236c:	e019      	b.n	80023a2 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6819      	ldr	r1, [r3, #0]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	6958      	ldr	r0, [r3, #20]
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	4613      	mov	r3, r2
 800237e:	005b      	lsls	r3, r3, #1
 8002380:	4413      	add	r3, r2
 8002382:	2207      	movs	r2, #7
 8002384:	fa02 f303 	lsl.w	r3, r2, r3
 8002388:	43db      	mvns	r3, r3
 800238a:	4018      	ands	r0, r3
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	689c      	ldr	r4, [r3, #8]
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	4613      	mov	r3, r2
 8002396:	005b      	lsls	r3, r3, #1
 8002398:	4413      	add	r3, r2
 800239a:	fa04 f303 	lsl.w	r3, r4, r3
 800239e:	4303      	orrs	r3, r0
 80023a0:	614b      	str	r3, [r1, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	695a      	ldr	r2, [r3, #20]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	08db      	lsrs	r3, r3, #3
 80023ae:	f003 0303 	and.w	r3, r3, #3
 80023b2:	005b      	lsls	r3, r3, #1
 80023b4:	fa02 f303 	lsl.w	r3, r2, r3
 80023b8:	66bb      	str	r3, [r7, #104]	; 0x68
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	691b      	ldr	r3, [r3, #16]
 80023be:	3b01      	subs	r3, #1
 80023c0:	2b03      	cmp	r3, #3
 80023c2:	d84f      	bhi.n	8002464 <HAL_ADC_ConfigChannel+0x28c>
 80023c4:	a201      	add	r2, pc, #4	; (adr r2, 80023cc <HAL_ADC_ConfigChannel+0x1f4>)
 80023c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023ca:	bf00      	nop
 80023cc:	080023dd 	.word	0x080023dd
 80023d0:	080023ff 	.word	0x080023ff
 80023d4:	08002421 	.word	0x08002421
 80023d8:	08002443 	.word	0x08002443
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681a      	ldr	r2, [r3, #0]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	6e19      	ldr	r1, [r3, #96]	; 0x60
 80023e6:	4b9c      	ldr	r3, [pc, #624]	; (8002658 <HAL_ADC_ConfigChannel+0x480>)
 80023e8:	400b      	ands	r3, r1
 80023ea:	6839      	ldr	r1, [r7, #0]
 80023ec:	6809      	ldr	r1, [r1, #0]
 80023ee:	0688      	lsls	r0, r1, #26
 80023f0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80023f2:	4301      	orrs	r1, r0
 80023f4:	430b      	orrs	r3, r1
 80023f6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80023fa:	6613      	str	r3, [r2, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80023fc:	e07b      	b.n	80024f6 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	6e59      	ldr	r1, [r3, #100]	; 0x64
 8002408:	4b93      	ldr	r3, [pc, #588]	; (8002658 <HAL_ADC_ConfigChannel+0x480>)
 800240a:	400b      	ands	r3, r1
 800240c:	6839      	ldr	r1, [r7, #0]
 800240e:	6809      	ldr	r1, [r1, #0]
 8002410:	0688      	lsls	r0, r1, #26
 8002412:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002414:	4301      	orrs	r1, r0
 8002416:	430b      	orrs	r3, r1
 8002418:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800241c:	6653      	str	r3, [r2, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800241e:	e06a      	b.n	80024f6 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	6e99      	ldr	r1, [r3, #104]	; 0x68
 800242a:	4b8b      	ldr	r3, [pc, #556]	; (8002658 <HAL_ADC_ConfigChannel+0x480>)
 800242c:	400b      	ands	r3, r1
 800242e:	6839      	ldr	r1, [r7, #0]
 8002430:	6809      	ldr	r1, [r1, #0]
 8002432:	0688      	lsls	r0, r1, #26
 8002434:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002436:	4301      	orrs	r1, r0
 8002438:	430b      	orrs	r3, r1
 800243a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800243e:	6693      	str	r3, [r2, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002440:	e059      	b.n	80024f6 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 800244c:	4b82      	ldr	r3, [pc, #520]	; (8002658 <HAL_ADC_ConfigChannel+0x480>)
 800244e:	400b      	ands	r3, r1
 8002450:	6839      	ldr	r1, [r7, #0]
 8002452:	6809      	ldr	r1, [r1, #0]
 8002454:	0688      	lsls	r0, r1, #26
 8002456:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002458:	4301      	orrs	r1, r0
 800245a:	430b      	orrs	r3, r1
 800245c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002460:	66d3      	str	r3, [r2, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002462:	e048      	b.n	80024f6 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800246a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	069b      	lsls	r3, r3, #26
 8002474:	429a      	cmp	r2, r3
 8002476:	d107      	bne.n	8002488 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	687a      	ldr	r2, [r7, #4]
 800247e:	6812      	ldr	r2, [r2, #0]
 8002480:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8002482:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002486:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800248e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	069b      	lsls	r3, r3, #26
 8002498:	429a      	cmp	r2, r3
 800249a:	d107      	bne.n	80024ac <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	687a      	ldr	r2, [r7, #4]
 80024a2:	6812      	ldr	r2, [r2, #0]
 80024a4:	6e52      	ldr	r2, [r2, #100]	; 0x64
 80024a6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80024aa:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80024b2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	069b      	lsls	r3, r3, #26
 80024bc:	429a      	cmp	r2, r3
 80024be:	d107      	bne.n	80024d0 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	687a      	ldr	r2, [r7, #4]
 80024c6:	6812      	ldr	r2, [r2, #0]
 80024c8:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80024ca:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80024ce:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80024d6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	069b      	lsls	r3, r3, #26
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d107      	bne.n	80024f4 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	687a      	ldr	r2, [r7, #4]
 80024ea:	6812      	ldr	r2, [r2, #0]
 80024ec:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80024ee:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80024f2:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80024f4:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	f003 0303 	and.w	r3, r3, #3
 8002500:	2b01      	cmp	r3, #1
 8002502:	d108      	bne.n	8002516 <HAL_ADC_ConfigChannel+0x33e>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f003 0301 	and.w	r3, r3, #1
 800250e:	2b01      	cmp	r3, #1
 8002510:	d101      	bne.n	8002516 <HAL_ADC_ConfigChannel+0x33e>
 8002512:	2301      	movs	r3, #1
 8002514:	e000      	b.n	8002518 <HAL_ADC_ConfigChannel+0x340>
 8002516:	2300      	movs	r3, #0
 8002518:	2b00      	cmp	r3, #0
 800251a:	f040 810c 	bne.w	8002736 <HAL_ADC_ConfigChannel+0x55e>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	68db      	ldr	r3, [r3, #12]
 8002522:	2b01      	cmp	r3, #1
 8002524:	d00f      	beq.n	8002546 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	687a      	ldr	r2, [r7, #4]
 800252c:	6812      	ldr	r2, [r2, #0]
 800252e:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 8002532:	683a      	ldr	r2, [r7, #0]
 8002534:	6812      	ldr	r2, [r2, #0]
 8002536:	2001      	movs	r0, #1
 8002538:	fa00 f202 	lsl.w	r2, r0, r2
 800253c:	43d2      	mvns	r2, r2
 800253e:	400a      	ands	r2, r1
 8002540:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002544:	e04a      	b.n	80025dc <HAL_ADC_ConfigChannel+0x404>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	687a      	ldr	r2, [r7, #4]
 800254c:	6812      	ldr	r2, [r2, #0]
 800254e:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 8002552:	683a      	ldr	r2, [r7, #0]
 8002554:	6812      	ldr	r2, [r2, #0]
 8002556:	2001      	movs	r0, #1
 8002558:	fa00 f202 	lsl.w	r2, r0, r2
 800255c:	430a      	orrs	r2, r1
 800255e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	2b09      	cmp	r3, #9
 8002568:	d91c      	bls.n	80025a4 <HAL_ADC_ConfigChannel+0x3cc>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6819      	ldr	r1, [r3, #0]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	6998      	ldr	r0, [r3, #24]
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	4613      	mov	r3, r2
 800257a:	005b      	lsls	r3, r3, #1
 800257c:	4413      	add	r3, r2
 800257e:	3b1b      	subs	r3, #27
 8002580:	2207      	movs	r2, #7
 8002582:	fa02 f303 	lsl.w	r3, r2, r3
 8002586:	43db      	mvns	r3, r3
 8002588:	4018      	ands	r0, r3
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	689c      	ldr	r4, [r3, #8]
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	4613      	mov	r3, r2
 8002594:	005b      	lsls	r3, r3, #1
 8002596:	4413      	add	r3, r2
 8002598:	3b1b      	subs	r3, #27
 800259a:	fa04 f303 	lsl.w	r3, r4, r3
 800259e:	4303      	orrs	r3, r0
 80025a0:	618b      	str	r3, [r1, #24]
 80025a2:	e01b      	b.n	80025dc <HAL_ADC_ConfigChannel+0x404>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6819      	ldr	r1, [r3, #0]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	6958      	ldr	r0, [r3, #20]
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	1c5a      	adds	r2, r3, #1
 80025b4:	4613      	mov	r3, r2
 80025b6:	005b      	lsls	r3, r3, #1
 80025b8:	4413      	add	r3, r2
 80025ba:	2207      	movs	r2, #7
 80025bc:	fa02 f303 	lsl.w	r3, r2, r3
 80025c0:	43db      	mvns	r3, r3
 80025c2:	4018      	ands	r0, r3
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	689c      	ldr	r4, [r3, #8]
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	1c5a      	adds	r2, r3, #1
 80025ce:	4613      	mov	r3, r2
 80025d0:	005b      	lsls	r3, r3, #1
 80025d2:	4413      	add	r3, r2
 80025d4:	fa04 f303 	lsl.w	r3, r4, r3
 80025d8:	4303      	orrs	r3, r0
 80025da:	614b      	str	r3, [r1, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80025dc:	4b1f      	ldr	r3, [pc, #124]	; (800265c <HAL_ADC_ConfigChannel+0x484>)
 80025de:	667b      	str	r3, [r7, #100]	; 0x64
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	2b10      	cmp	r3, #16
 80025e6:	d105      	bne.n	80025f4 <HAL_ADC_ConfigChannel+0x41c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80025e8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d015      	beq.n	8002620 <HAL_ADC_ConfigChannel+0x448>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80025f8:	2b11      	cmp	r3, #17
 80025fa:	d105      	bne.n	8002608 <HAL_ADC_ConfigChannel+0x430>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80025fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002604:	2b00      	cmp	r3, #0
 8002606:	d00b      	beq.n	8002620 <HAL_ADC_ConfigChannel+0x448>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800260c:	2b12      	cmp	r3, #18
 800260e:	f040 8092 	bne.w	8002736 <HAL_ADC_ConfigChannel+0x55e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002612:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800261a:	2b00      	cmp	r3, #0
 800261c:	f040 808b 	bne.w	8002736 <HAL_ADC_ConfigChannel+0x55e>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002628:	d102      	bne.n	8002630 <HAL_ADC_ConfigChannel+0x458>
 800262a:	4b0d      	ldr	r3, [pc, #52]	; (8002660 <HAL_ADC_ConfigChannel+0x488>)
 800262c:	613b      	str	r3, [r7, #16]
 800262e:	e002      	b.n	8002636 <HAL_ADC_ConfigChannel+0x45e>
 8002630:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002634:	613b      	str	r3, [r7, #16]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	f003 0303 	and.w	r3, r3, #3
 8002640:	2b01      	cmp	r3, #1
 8002642:	d10f      	bne.n	8002664 <HAL_ADC_ConfigChannel+0x48c>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f003 0301 	and.w	r3, r3, #1
 800264e:	2b01      	cmp	r3, #1
 8002650:	d108      	bne.n	8002664 <HAL_ADC_ConfigChannel+0x48c>
 8002652:	2301      	movs	r3, #1
 8002654:	e007      	b.n	8002666 <HAL_ADC_ConfigChannel+0x48e>
 8002656:	bf00      	nop
 8002658:	83fff000 	.word	0x83fff000
 800265c:	50000300 	.word	0x50000300
 8002660:	50000100 	.word	0x50000100
 8002664:	2300      	movs	r3, #0
 8002666:	2b00      	cmp	r3, #0
 8002668:	d150      	bne.n	800270c <HAL_ADC_ConfigChannel+0x534>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800266a:	693b      	ldr	r3, [r7, #16]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800266c:	2b00      	cmp	r3, #0
 800266e:	d010      	beq.n	8002692 <HAL_ADC_ConfigChannel+0x4ba>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	f003 0303 	and.w	r3, r3, #3
 8002678:	2b01      	cmp	r3, #1
 800267a:	d107      	bne.n	800268c <HAL_ADC_ConfigChannel+0x4b4>
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f003 0301 	and.w	r3, r3, #1
 8002684:	2b01      	cmp	r3, #1
 8002686:	d101      	bne.n	800268c <HAL_ADC_ConfigChannel+0x4b4>
 8002688:	2301      	movs	r3, #1
 800268a:	e000      	b.n	800268e <HAL_ADC_ConfigChannel+0x4b6>
 800268c:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800268e:	2b00      	cmp	r3, #0
 8002690:	d13c      	bne.n	800270c <HAL_ADC_ConfigChannel+0x534>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	2b10      	cmp	r3, #16
 8002698:	d11d      	bne.n	80026d6 <HAL_ADC_ConfigChannel+0x4fe>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80026a2:	d118      	bne.n	80026d6 <HAL_ADC_ConfigChannel+0x4fe>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80026a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80026ac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80026ae:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80026b0:	4b26      	ldr	r3, [pc, #152]	; (800274c <HAL_ADC_ConfigChannel+0x574>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a26      	ldr	r2, [pc, #152]	; (8002750 <HAL_ADC_ConfigChannel+0x578>)
 80026b6:	fba2 2303 	umull	r2, r3, r2, r3
 80026ba:	0c9a      	lsrs	r2, r3, #18
 80026bc:	4613      	mov	r3, r2
 80026be:	009b      	lsls	r3, r3, #2
 80026c0:	4413      	add	r3, r2
 80026c2:	005b      	lsls	r3, r3, #1
 80026c4:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 80026c6:	e002      	b.n	80026ce <HAL_ADC_ConfigChannel+0x4f6>
          {
            wait_loop_index--;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	3b01      	subs	r3, #1
 80026cc:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d1f9      	bne.n	80026c8 <HAL_ADC_ConfigChannel+0x4f0>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80026d4:	e02e      	b.n	8002734 <HAL_ADC_ConfigChannel+0x55c>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	2b11      	cmp	r3, #17
 80026dc:	d10b      	bne.n	80026f6 <HAL_ADC_ConfigChannel+0x51e>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80026e6:	d106      	bne.n	80026f6 <HAL_ADC_ConfigChannel+0x51e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80026e8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80026f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80026f2:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80026f4:	e01e      	b.n	8002734 <HAL_ADC_ConfigChannel+0x55c>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	2b12      	cmp	r3, #18
 80026fc:	d11a      	bne.n	8002734 <HAL_ADC_ConfigChannel+0x55c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80026fe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002706:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002708:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800270a:	e013      	b.n	8002734 <HAL_ADC_ConfigChannel+0x55c>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002710:	f043 0220 	orr.w	r2, r3, #32
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	645a      	str	r2, [r3, #68]	; 0x44
        
        tmp_hal_status = HAL_ERROR;
 8002718:	2301      	movs	r3, #1
 800271a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 800271e:	e00a      	b.n	8002736 <HAL_ADC_ConfigChannel+0x55e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002724:	f043 0220 	orr.w	r2, r3, #32
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	645a      	str	r2, [r3, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8002732:	e000      	b.n	8002736 <HAL_ADC_ConfigChannel+0x55e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002734:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2200      	movs	r2, #0
 800273a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  
  /* Return function status */
  return tmp_hal_status;
 800273e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8002742:	4618      	mov	r0, r3
 8002744:	3770      	adds	r7, #112	; 0x70
 8002746:	46bd      	mov	sp, r7
 8002748:	bc90      	pop	{r4, r7}
 800274a:	4770      	bx	lr
 800274c:	20000008 	.word	0x20000008
 8002750:	431bde83 	.word	0x431bde83

08002754 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002754:	b480      	push	{r7}
 8002756:	b09b      	sub	sp, #108	; 0x6c
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
 800275c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800275e:	2300      	movs	r3, #0
 8002760:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800276c:	d102      	bne.n	8002774 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800276e:	4b59      	ldr	r3, [pc, #356]	; (80028d4 <HAL_ADCEx_MultiModeConfigChannel+0x180>)
 8002770:	60fb      	str	r3, [r7, #12]
 8002772:	e002      	b.n	800277a <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8002774:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002778:	60fb      	str	r3, [r7, #12]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d101      	bne.n	8002784 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e0a1      	b.n	80028c8 <HAL_ADCEx_MultiModeConfigChannel+0x174>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800278a:	2b01      	cmp	r3, #1
 800278c:	d101      	bne.n	8002792 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800278e:	2302      	movs	r3, #2
 8002790:	e09a      	b.n	80028c8 <HAL_ADCEx_MultiModeConfigChannel+0x174>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2201      	movs	r2, #1
 8002796:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	f003 0304 	and.w	r3, r3, #4
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d17e      	bne.n	80028a6 <HAL_ADCEx_MultiModeConfigChannel+0x152>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	f003 0304 	and.w	r3, r3, #4
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d178      	bne.n	80028a6 <HAL_ADCEx_MultiModeConfigChannel+0x152>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80027b4:	4b48      	ldr	r3, [pc, #288]	; (80028d8 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 80027b6:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d03f      	beq.n	8002840 <HAL_ADCEx_MultiModeConfigChannel+0xec>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80027c0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	6859      	ldr	r1, [r3, #4]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027d0:	035b      	lsls	r3, r3, #13
 80027d2:	430b      	orrs	r3, r1
 80027d4:	431a      	orrs	r2, r3
 80027d6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80027d8:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	f003 0303 	and.w	r3, r3, #3
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d108      	bne.n	80027fa <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f003 0301 	and.w	r3, r3, #1
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d101      	bne.n	80027fa <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 80027f6:	2301      	movs	r3, #1
 80027f8:	e000      	b.n	80027fc <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80027fa:	2300      	movs	r3, #0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d15c      	bne.n	80028ba <HAL_ADCEx_MultiModeConfigChannel+0x166>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	f003 0303 	and.w	r3, r3, #3
 8002808:	2b01      	cmp	r3, #1
 800280a:	d107      	bne.n	800281c <HAL_ADCEx_MultiModeConfigChannel+0xc8>
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0301 	and.w	r3, r3, #1
 8002814:	2b01      	cmp	r3, #1
 8002816:	d101      	bne.n	800281c <HAL_ADCEx_MultiModeConfigChannel+0xc8>
 8002818:	2301      	movs	r3, #1
 800281a:	e000      	b.n	800281e <HAL_ADCEx_MultiModeConfigChannel+0xca>
 800281c:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800281e:	2b00      	cmp	r3, #0
 8002820:	d14b      	bne.n	80028ba <HAL_ADCEx_MultiModeConfigChannel+0x166>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002822:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800282a:	f023 030f 	bic.w	r3, r3, #15
 800282e:	683a      	ldr	r2, [r7, #0]
 8002830:	6811      	ldr	r1, [r2, #0]
 8002832:	683a      	ldr	r2, [r7, #0]
 8002834:	6892      	ldr	r2, [r2, #8]
 8002836:	430a      	orrs	r2, r1
 8002838:	431a      	orrs	r2, r3
 800283a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800283c:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800283e:	e03c      	b.n	80028ba <HAL_ADCEx_MultiModeConfigChannel+0x166>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002840:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002848:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800284a:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	689b      	ldr	r3, [r3, #8]
 8002852:	f003 0303 	and.w	r3, r3, #3
 8002856:	2b01      	cmp	r3, #1
 8002858:	d108      	bne.n	800286c <HAL_ADCEx_MultiModeConfigChannel+0x118>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f003 0301 	and.w	r3, r3, #1
 8002864:	2b01      	cmp	r3, #1
 8002866:	d101      	bne.n	800286c <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8002868:	2301      	movs	r3, #1
 800286a:	e000      	b.n	800286e <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 800286c:	2300      	movs	r3, #0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d123      	bne.n	80028ba <HAL_ADCEx_MultiModeConfigChannel+0x166>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	f003 0303 	and.w	r3, r3, #3
 800287a:	2b01      	cmp	r3, #1
 800287c:	d107      	bne.n	800288e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 0301 	and.w	r3, r3, #1
 8002886:	2b01      	cmp	r3, #1
 8002888:	d101      	bne.n	800288e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
 800288a:	2301      	movs	r3, #1
 800288c:	e000      	b.n	8002890 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 800288e:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002890:	2b00      	cmp	r3, #0
 8002892:	d112      	bne.n	80028ba <HAL_ADCEx_MultiModeConfigChannel+0x166>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8002894:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800289c:	f023 030f 	bic.w	r3, r3, #15
 80028a0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80028a2:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80028a4:	e009      	b.n	80028ba <HAL_ADCEx_MultiModeConfigChannel+0x166>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028aa:	f043 0220 	orr.w	r2, r3, #32
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	645a      	str	r2, [r3, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80028b8:	e000      	b.n	80028bc <HAL_ADCEx_MultiModeConfigChannel+0x168>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80028ba:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2200      	movs	r2, #0
 80028c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  
  /* Return function status */
  return tmp_hal_status;
 80028c4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
} 
 80028c8:	4618      	mov	r0, r3
 80028ca:	376c      	adds	r7, #108	; 0x6c
 80028cc:	46bd      	mov	sp, r7
 80028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d2:	4770      	bx	lr
 80028d4:	50000100 	.word	0x50000100
 80028d8:	50000300 	.word	0x50000300

080028dc <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b084      	sub	sp, #16
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80028e4:	2300      	movs	r3, #0
 80028e6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	f003 0303 	and.w	r3, r3, #3
 80028f2:	2b01      	cmp	r3, #1
 80028f4:	d108      	bne.n	8002908 <ADC_Disable+0x2c>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f003 0301 	and.w	r3, r3, #1
 8002900:	2b01      	cmp	r3, #1
 8002902:	d101      	bne.n	8002908 <ADC_Disable+0x2c>
 8002904:	2301      	movs	r3, #1
 8002906:	e000      	b.n	800290a <ADC_Disable+0x2e>
 8002908:	2300      	movs	r3, #0
 800290a:	2b00      	cmp	r3, #0
 800290c:	d040      	beq.n	8002990 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	f003 030d 	and.w	r3, r3, #13
 8002918:	2b01      	cmp	r3, #1
 800291a:	d10f      	bne.n	800293c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	687a      	ldr	r2, [r7, #4]
 8002922:	6812      	ldr	r2, [r2, #0]
 8002924:	6892      	ldr	r2, [r2, #8]
 8002926:	f042 0202 	orr.w	r2, r2, #2
 800292a:	609a      	str	r2, [r3, #8]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	2203      	movs	r2, #3
 8002932:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002934:	f7ff fa92 	bl	8001e5c <HAL_GetTick>
 8002938:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800293a:	e022      	b.n	8002982 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002940:	f043 0210 	orr.w	r2, r3, #16
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	645a      	str	r2, [r3, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800294c:	f043 0201 	orr.w	r2, r3, #1
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	649a      	str	r2, [r3, #72]	; 0x48
      return HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	e01c      	b.n	8002992 <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002958:	f7ff fa80 	bl	8001e5c <HAL_GetTick>
 800295c:	4602      	mov	r2, r0
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	1ad3      	subs	r3, r2, r3
 8002962:	2b02      	cmp	r3, #2
 8002964:	d90d      	bls.n	8002982 <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800296a:	f043 0210 	orr.w	r2, r3, #16
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002976:	f043 0201 	orr.w	r2, r3, #1
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	649a      	str	r2, [r3, #72]	; 0x48
        
        return HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	e007      	b.n	8002992 <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	f003 0301 	and.w	r3, r3, #1
 800298c:	2b01      	cmp	r3, #1
 800298e:	d0e3      	beq.n	8002958 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002990:	2300      	movs	r3, #0
}
 8002992:	4618      	mov	r0, r3
 8002994:	3710      	adds	r7, #16
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}

0800299a <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800299a:	b580      	push	{r7, lr}
 800299c:	b084      	sub	sp, #16
 800299e:	af00      	add	r7, sp, #0
 80029a0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d101      	bne.n	80029ac <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80029a8:	2301      	movs	r3, #1
 80029aa:	e0ec      	b.n	8002b86 <HAL_CAN_Init+0x1ec>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d102      	bne.n	80029be <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f005 fa21 	bl	8007e00 <HAL_CAN_MspInit>
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	687a      	ldr	r2, [r7, #4]
 80029c4:	6812      	ldr	r2, [r2, #0]
 80029c6:	6812      	ldr	r2, [r2, #0]
 80029c8:	f022 0202 	bic.w	r2, r2, #2
 80029cc:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80029ce:	f7ff fa45 	bl	8001e5c <HAL_GetTick>
 80029d2:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80029d4:	e012      	b.n	80029fc <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80029d6:	f7ff fa41 	bl	8001e5c <HAL_GetTick>
 80029da:	4602      	mov	r2, r0
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	1ad3      	subs	r3, r2, r3
 80029e0:	2b0a      	cmp	r3, #10
 80029e2:	d90b      	bls.n	80029fc <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e8:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2205      	movs	r2, #5
 80029f4:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e0c4      	b.n	8002b86 <HAL_CAN_Init+0x1ec>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	f003 0302 	and.w	r3, r3, #2
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d1e5      	bne.n	80029d6 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	687a      	ldr	r2, [r7, #4]
 8002a10:	6812      	ldr	r2, [r2, #0]
 8002a12:	6812      	ldr	r2, [r2, #0]
 8002a14:	f042 0201 	orr.w	r2, r2, #1
 8002a18:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a1a:	f7ff fa1f 	bl	8001e5c <HAL_GetTick>
 8002a1e:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002a20:	e012      	b.n	8002a48 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002a22:	f7ff fa1b 	bl	8001e5c <HAL_GetTick>
 8002a26:	4602      	mov	r2, r0
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	1ad3      	subs	r3, r2, r3
 8002a2c:	2b0a      	cmp	r3, #10
 8002a2e:	d90b      	bls.n	8002a48 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a34:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2205      	movs	r2, #5
 8002a40:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	e09e      	b.n	8002b86 <HAL_CAN_Init+0x1ec>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	f003 0301 	and.w	r3, r3, #1
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d0e5      	beq.n	8002a22 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	7e1b      	ldrb	r3, [r3, #24]
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d108      	bne.n	8002a70 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	687a      	ldr	r2, [r7, #4]
 8002a64:	6812      	ldr	r2, [r2, #0]
 8002a66:	6812      	ldr	r2, [r2, #0]
 8002a68:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002a6c:	601a      	str	r2, [r3, #0]
 8002a6e:	e007      	b.n	8002a80 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	687a      	ldr	r2, [r7, #4]
 8002a76:	6812      	ldr	r2, [r2, #0]
 8002a78:	6812      	ldr	r2, [r2, #0]
 8002a7a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a7e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	7e5b      	ldrb	r3, [r3, #25]
 8002a84:	2b01      	cmp	r3, #1
 8002a86:	d108      	bne.n	8002a9a <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	687a      	ldr	r2, [r7, #4]
 8002a8e:	6812      	ldr	r2, [r2, #0]
 8002a90:	6812      	ldr	r2, [r2, #0]
 8002a92:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002a96:	601a      	str	r2, [r3, #0]
 8002a98:	e007      	b.n	8002aaa <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	687a      	ldr	r2, [r7, #4]
 8002aa0:	6812      	ldr	r2, [r2, #0]
 8002aa2:	6812      	ldr	r2, [r2, #0]
 8002aa4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002aa8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	7e9b      	ldrb	r3, [r3, #26]
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d108      	bne.n	8002ac4 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	687a      	ldr	r2, [r7, #4]
 8002ab8:	6812      	ldr	r2, [r2, #0]
 8002aba:	6812      	ldr	r2, [r2, #0]
 8002abc:	f042 0220 	orr.w	r2, r2, #32
 8002ac0:	601a      	str	r2, [r3, #0]
 8002ac2:	e007      	b.n	8002ad4 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	687a      	ldr	r2, [r7, #4]
 8002aca:	6812      	ldr	r2, [r2, #0]
 8002acc:	6812      	ldr	r2, [r2, #0]
 8002ace:	f022 0220 	bic.w	r2, r2, #32
 8002ad2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	7edb      	ldrb	r3, [r3, #27]
 8002ad8:	2b01      	cmp	r3, #1
 8002ada:	d108      	bne.n	8002aee <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	687a      	ldr	r2, [r7, #4]
 8002ae2:	6812      	ldr	r2, [r2, #0]
 8002ae4:	6812      	ldr	r2, [r2, #0]
 8002ae6:	f022 0210 	bic.w	r2, r2, #16
 8002aea:	601a      	str	r2, [r3, #0]
 8002aec:	e007      	b.n	8002afe <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	687a      	ldr	r2, [r7, #4]
 8002af4:	6812      	ldr	r2, [r2, #0]
 8002af6:	6812      	ldr	r2, [r2, #0]
 8002af8:	f042 0210 	orr.w	r2, r2, #16
 8002afc:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	7f1b      	ldrb	r3, [r3, #28]
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	d108      	bne.n	8002b18 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	687a      	ldr	r2, [r7, #4]
 8002b0c:	6812      	ldr	r2, [r2, #0]
 8002b0e:	6812      	ldr	r2, [r2, #0]
 8002b10:	f042 0208 	orr.w	r2, r2, #8
 8002b14:	601a      	str	r2, [r3, #0]
 8002b16:	e007      	b.n	8002b28 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	687a      	ldr	r2, [r7, #4]
 8002b1e:	6812      	ldr	r2, [r2, #0]
 8002b20:	6812      	ldr	r2, [r2, #0]
 8002b22:	f022 0208 	bic.w	r2, r2, #8
 8002b26:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	7f5b      	ldrb	r3, [r3, #29]
 8002b2c:	2b01      	cmp	r3, #1
 8002b2e:	d108      	bne.n	8002b42 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	687a      	ldr	r2, [r7, #4]
 8002b36:	6812      	ldr	r2, [r2, #0]
 8002b38:	6812      	ldr	r2, [r2, #0]
 8002b3a:	f042 0204 	orr.w	r2, r2, #4
 8002b3e:	601a      	str	r2, [r3, #0]
 8002b40:	e007      	b.n	8002b52 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	687a      	ldr	r2, [r7, #4]
 8002b48:	6812      	ldr	r2, [r2, #0]
 8002b4a:	6812      	ldr	r2, [r2, #0]
 8002b4c:	f022 0204 	bic.w	r2, r2, #4
 8002b50:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	687a      	ldr	r2, [r7, #4]
 8002b58:	6891      	ldr	r1, [r2, #8]
 8002b5a:	687a      	ldr	r2, [r7, #4]
 8002b5c:	68d2      	ldr	r2, [r2, #12]
 8002b5e:	4311      	orrs	r1, r2
 8002b60:	687a      	ldr	r2, [r7, #4]
 8002b62:	6912      	ldr	r2, [r2, #16]
 8002b64:	4311      	orrs	r1, r2
 8002b66:	687a      	ldr	r2, [r7, #4]
 8002b68:	6952      	ldr	r2, [r2, #20]
 8002b6a:	4311      	orrs	r1, r2
 8002b6c:	687a      	ldr	r2, [r7, #4]
 8002b6e:	6852      	ldr	r2, [r2, #4]
 8002b70:	3a01      	subs	r2, #1
 8002b72:	430a      	orrs	r2, r1
 8002b74:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2201      	movs	r2, #1
 8002b80:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002b84:	2300      	movs	r3, #0
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	3710      	adds	r7, #16
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}

08002b8e <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8002b8e:	b480      	push	{r7}
 8002b90:	b087      	sub	sp, #28
 8002b92:	af00      	add	r7, sp, #0
 8002b94:	6078      	str	r0, [r7, #4]
 8002b96:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ba4:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002ba6:	7cfb      	ldrb	r3, [r7, #19]
 8002ba8:	2b01      	cmp	r3, #1
 8002baa:	d003      	beq.n	8002bb4 <HAL_CAN_ConfigFilter+0x26>
 8002bac:	7cfb      	ldrb	r3, [r7, #19]
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	f040 80aa 	bne.w	8002d08 <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002bba:	f043 0201 	orr.w	r2, r3, #1
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	695b      	ldr	r3, [r3, #20]
 8002bc8:	f003 031f 	and.w	r3, r3, #31
 8002bcc:	2201      	movs	r2, #1
 8002bce:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd2:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	43db      	mvns	r3, r3
 8002bde:	401a      	ands	r2, r3
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	69db      	ldr	r3, [r3, #28]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d123      	bne.n	8002c36 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	43db      	mvns	r3, r3
 8002bf8:	401a      	ands	r2, r3
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	b29b      	uxth	r3, r3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002c10:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	3248      	adds	r2, #72	; 0x48
 8002c16:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002c1e:	683a      	ldr	r2, [r7, #0]
 8002c20:	6892      	ldr	r2, [r2, #8]
 8002c22:	0411      	lsls	r1, r2, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002c24:	683a      	ldr	r2, [r7, #0]
 8002c26:	6812      	ldr	r2, [r2, #0]
 8002c28:	b292      	uxth	r2, r2
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002c2a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002c2c:	6979      	ldr	r1, [r7, #20]
 8002c2e:	3348      	adds	r3, #72	; 0x48
 8002c30:	00db      	lsls	r3, r3, #3
 8002c32:	440b      	add	r3, r1
 8002c34:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	69db      	ldr	r3, [r3, #28]
 8002c3a:	2b01      	cmp	r3, #1
 8002c3c:	d122      	bne.n	8002c84 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	431a      	orrs	r2, r3
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	b29b      	uxth	r3, r3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002c5e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	3248      	adds	r2, #72	; 0x48
 8002c64:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002c6c:	683a      	ldr	r2, [r7, #0]
 8002c6e:	6892      	ldr	r2, [r2, #8]
 8002c70:	0411      	lsls	r1, r2, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002c72:	683a      	ldr	r2, [r7, #0]
 8002c74:	68d2      	ldr	r2, [r2, #12]
 8002c76:	b292      	uxth	r2, r2
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002c78:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002c7a:	6979      	ldr	r1, [r7, #20]
 8002c7c:	3348      	adds	r3, #72	; 0x48
 8002c7e:	00db      	lsls	r3, r3, #3
 8002c80:	440b      	add	r3, r1
 8002c82:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	699b      	ldr	r3, [r3, #24]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d109      	bne.n	8002ca0 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	43db      	mvns	r3, r3
 8002c96:	401a      	ands	r2, r3
 8002c98:	697b      	ldr	r3, [r7, #20]
 8002c9a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002c9e:	e007      	b.n	8002cb0 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	431a      	orrs	r2, r3
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	691b      	ldr	r3, [r3, #16]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d109      	bne.n	8002ccc <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002cb8:	697b      	ldr	r3, [r7, #20]
 8002cba:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	43db      	mvns	r3, r3
 8002cc2:	401a      	ands	r2, r3
 8002cc4:	697b      	ldr	r3, [r7, #20]
 8002cc6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002cca:	e007      	b.n	8002cdc <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002ccc:	697b      	ldr	r3, [r7, #20]
 8002cce:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	431a      	orrs	r2, r3
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	6a1b      	ldr	r3, [r3, #32]
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d107      	bne.n	8002cf4 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	431a      	orrs	r2, r3
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002cfa:	f023 0201 	bic.w	r2, r3, #1
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002d04:	2300      	movs	r3, #0
 8002d06:	e006      	b.n	8002d16 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d0c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
  }
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	371c      	adds	r7, #28
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d20:	4770      	bx	lr

08002d22 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002d22:	b580      	push	{r7, lr}
 8002d24:	b084      	sub	sp, #16
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d12e      	bne.n	8002d94 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2202      	movs	r2, #2
 8002d3a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	687a      	ldr	r2, [r7, #4]
 8002d44:	6812      	ldr	r2, [r2, #0]
 8002d46:	6812      	ldr	r2, [r2, #0]
 8002d48:	f022 0201 	bic.w	r2, r2, #1
 8002d4c:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002d4e:	f7ff f885 	bl	8001e5c <HAL_GetTick>
 8002d52:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002d54:	e012      	b.n	8002d7c <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002d56:	f7ff f881 	bl	8001e5c <HAL_GetTick>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	1ad3      	subs	r3, r2, r3
 8002d60:	2b0a      	cmp	r3, #10
 8002d62:	d90b      	bls.n	8002d7c <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d68:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2205      	movs	r2, #5
 8002d74:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e012      	b.n	8002da2 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	f003 0301 	and.w	r3, r3, #1
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d1e5      	bne.n	8002d56 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002d90:	2300      	movs	r3, #0
 8002d92:	e006      	b.n	8002da2 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d98:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
  }
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	3710      	adds	r7, #16
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}

08002daa <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002daa:	b480      	push	{r7}
 8002dac:	b087      	sub	sp, #28
 8002dae:	af00      	add	r7, sp, #0
 8002db0:	60f8      	str	r0, [r7, #12]
 8002db2:	60b9      	str	r1, [r7, #8]
 8002db4:	607a      	str	r2, [r7, #4]
 8002db6:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002dbe:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002dc0:	7dfb      	ldrb	r3, [r7, #23]
 8002dc2:	2b01      	cmp	r3, #1
 8002dc4:	d003      	beq.n	8002dce <HAL_CAN_GetRxMessage+0x24>
 8002dc6:	7dfb      	ldrb	r3, [r7, #23]
 8002dc8:	2b02      	cmp	r3, #2
 8002dca:	f040 80f4 	bne.w	8002fb6 <HAL_CAN_GetRxMessage+0x20c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d10e      	bne.n	8002df2 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	68db      	ldr	r3, [r3, #12]
 8002dda:	f003 0303 	and.w	r3, r3, #3
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d116      	bne.n	8002e10 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	e0e8      	b.n	8002fc4 <HAL_CAN_GetRxMessage+0x21a>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	691b      	ldr	r3, [r3, #16]
 8002df8:	f003 0303 	and.w	r3, r3, #3
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d107      	bne.n	8002e10 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e04:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e0d9      	b.n	8002fc4 <HAL_CAN_GetRxMessage+0x21a>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	331b      	adds	r3, #27
 8002e18:	011b      	lsls	r3, r3, #4
 8002e1a:	4413      	add	r3, r2
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f003 0204 	and.w	r2, r3, #4
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d10c      	bne.n	8002e48 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	68bb      	ldr	r3, [r7, #8]
 8002e34:	331b      	adds	r3, #27
 8002e36:	011b      	lsls	r3, r3, #4
 8002e38:	4413      	add	r3, r2
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	0d5b      	lsrs	r3, r3, #21
 8002e3e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	601a      	str	r2, [r3, #0]
 8002e46:	e00b      	b.n	8002e60 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	331b      	adds	r3, #27
 8002e50:	011b      	lsls	r3, r3, #4
 8002e52:	4413      	add	r3, r2
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	08db      	lsrs	r3, r3, #3
 8002e58:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	331b      	adds	r3, #27
 8002e68:	011b      	lsls	r3, r3, #4
 8002e6a:	4413      	add	r3, r2
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	085b      	lsrs	r3, r3, #1
 8002e70:	f003 0201 	and.w	r2, r3, #1
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	331b      	adds	r3, #27
 8002e80:	011b      	lsls	r3, r3, #4
 8002e82:	4413      	add	r3, r2
 8002e84:	3304      	adds	r3, #4
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 020f 	and.w	r2, r3, #15
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681a      	ldr	r2, [r3, #0]
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	331b      	adds	r3, #27
 8002e98:	011b      	lsls	r3, r3, #4
 8002e9a:	4413      	add	r3, r2
 8002e9c:	3304      	adds	r3, #4
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	0a1b      	lsrs	r3, r3, #8
 8002ea2:	b2da      	uxtb	r2, r3
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	331b      	adds	r3, #27
 8002eb0:	011b      	lsls	r3, r3, #4
 8002eb2:	4413      	add	r3, r2
 8002eb4:	3304      	adds	r3, #4
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	0c1b      	lsrs	r3, r3, #16
 8002eba:	b29a      	uxth	r2, r3
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681a      	ldr	r2, [r3, #0]
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	011b      	lsls	r3, r3, #4
 8002ec8:	4413      	add	r3, r2
 8002eca:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	b2da      	uxtb	r2, r3
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	3301      	adds	r3, #1
 8002eda:	68fa      	ldr	r2, [r7, #12]
 8002edc:	6811      	ldr	r1, [r2, #0]
 8002ede:	68ba      	ldr	r2, [r7, #8]
 8002ee0:	0112      	lsls	r2, r2, #4
 8002ee2:	440a      	add	r2, r1
 8002ee4:	f502 72dc 	add.w	r2, r2, #440	; 0x1b8
 8002ee8:	6812      	ldr	r2, [r2, #0]
 8002eea:	0a12      	lsrs	r2, r2, #8
 8002eec:	b2d2      	uxtb	r2, r2
 8002eee:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	3302      	adds	r3, #2
 8002ef4:	68fa      	ldr	r2, [r7, #12]
 8002ef6:	6811      	ldr	r1, [r2, #0]
 8002ef8:	68ba      	ldr	r2, [r7, #8]
 8002efa:	0112      	lsls	r2, r2, #4
 8002efc:	440a      	add	r2, r1
 8002efe:	f502 72dc 	add.w	r2, r2, #440	; 0x1b8
 8002f02:	6812      	ldr	r2, [r2, #0]
 8002f04:	0c12      	lsrs	r2, r2, #16
 8002f06:	b2d2      	uxtb	r2, r2
 8002f08:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	3303      	adds	r3, #3
 8002f0e:	68fa      	ldr	r2, [r7, #12]
 8002f10:	6811      	ldr	r1, [r2, #0]
 8002f12:	68ba      	ldr	r2, [r7, #8]
 8002f14:	0112      	lsls	r2, r2, #4
 8002f16:	440a      	add	r2, r1
 8002f18:	f502 72dc 	add.w	r2, r2, #440	; 0x1b8
 8002f1c:	6812      	ldr	r2, [r2, #0]
 8002f1e:	0e12      	lsrs	r2, r2, #24
 8002f20:	b2d2      	uxtb	r2, r2
 8002f22:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	3304      	adds	r3, #4
 8002f28:	68fa      	ldr	r2, [r7, #12]
 8002f2a:	6811      	ldr	r1, [r2, #0]
 8002f2c:	68ba      	ldr	r2, [r7, #8]
 8002f2e:	0112      	lsls	r2, r2, #4
 8002f30:	440a      	add	r2, r1
 8002f32:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 8002f36:	6812      	ldr	r2, [r2, #0]
 8002f38:	b2d2      	uxtb	r2, r2
 8002f3a:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	3305      	adds	r3, #5
 8002f40:	68fa      	ldr	r2, [r7, #12]
 8002f42:	6811      	ldr	r1, [r2, #0]
 8002f44:	68ba      	ldr	r2, [r7, #8]
 8002f46:	0112      	lsls	r2, r2, #4
 8002f48:	440a      	add	r2, r1
 8002f4a:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 8002f4e:	6812      	ldr	r2, [r2, #0]
 8002f50:	0a12      	lsrs	r2, r2, #8
 8002f52:	b2d2      	uxtb	r2, r2
 8002f54:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	3306      	adds	r3, #6
 8002f5a:	68fa      	ldr	r2, [r7, #12]
 8002f5c:	6811      	ldr	r1, [r2, #0]
 8002f5e:	68ba      	ldr	r2, [r7, #8]
 8002f60:	0112      	lsls	r2, r2, #4
 8002f62:	440a      	add	r2, r1
 8002f64:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 8002f68:	6812      	ldr	r2, [r2, #0]
 8002f6a:	0c12      	lsrs	r2, r2, #16
 8002f6c:	b2d2      	uxtb	r2, r2
 8002f6e:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	3307      	adds	r3, #7
 8002f74:	68fa      	ldr	r2, [r7, #12]
 8002f76:	6811      	ldr	r1, [r2, #0]
 8002f78:	68ba      	ldr	r2, [r7, #8]
 8002f7a:	0112      	lsls	r2, r2, #4
 8002f7c:	440a      	add	r2, r1
 8002f7e:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 8002f82:	6812      	ldr	r2, [r2, #0]
 8002f84:	0e12      	lsrs	r2, r2, #24
 8002f86:	b2d2      	uxtb	r2, r2
 8002f88:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d108      	bne.n	8002fa2 <HAL_CAN_GetRxMessage+0x1f8>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	68fa      	ldr	r2, [r7, #12]
 8002f96:	6812      	ldr	r2, [r2, #0]
 8002f98:	68d2      	ldr	r2, [r2, #12]
 8002f9a:	f042 0220 	orr.w	r2, r2, #32
 8002f9e:	60da      	str	r2, [r3, #12]
 8002fa0:	e007      	b.n	8002fb2 <HAL_CAN_GetRxMessage+0x208>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	68fa      	ldr	r2, [r7, #12]
 8002fa8:	6812      	ldr	r2, [r2, #0]
 8002faa:	6912      	ldr	r2, [r2, #16]
 8002fac:	f042 0220 	orr.w	r2, r2, #32
 8002fb0:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	e006      	b.n	8002fc4 <HAL_CAN_GetRxMessage+0x21a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fba:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
  }
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	371c      	adds	r7, #28
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr

08002fd0 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b085      	sub	sp, #20
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
 8002fd8:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fe0:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002fe2:	7bfb      	ldrb	r3, [r7, #15]
 8002fe4:	2b01      	cmp	r3, #1
 8002fe6:	d002      	beq.n	8002fee <HAL_CAN_ActivateNotification+0x1e>
 8002fe8:	7bfb      	ldrb	r3, [r7, #15]
 8002fea:	2b02      	cmp	r3, #2
 8002fec:	d109      	bne.n	8003002 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	687a      	ldr	r2, [r7, #4]
 8002ff4:	6812      	ldr	r2, [r2, #0]
 8002ff6:	6951      	ldr	r1, [r2, #20]
 8002ff8:	683a      	ldr	r2, [r7, #0]
 8002ffa:	430a      	orrs	r2, r1
 8002ffc:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002ffe:	2300      	movs	r3, #0
 8003000:	e006      	b.n	8003010 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003006:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
  }
}
 8003010:	4618      	mov	r0, r3
 8003012:	3714      	adds	r7, #20
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr

0800301c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b08a      	sub	sp, #40	; 0x28
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003024:	2300      	movs	r3, #0
 8003026:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	695b      	ldr	r3, [r3, #20]
 800302e:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	68db      	ldr	r3, [r3, #12]
 8003046:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	691b      	ldr	r3, [r3, #16]
 800304e:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	699b      	ldr	r3, [r3, #24]
 8003056:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003058:	6a3b      	ldr	r3, [r7, #32]
 800305a:	f003 0301 	and.w	r3, r3, #1
 800305e:	2b00      	cmp	r3, #0
 8003060:	d07c      	beq.n	800315c <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003062:	69bb      	ldr	r3, [r7, #24]
 8003064:	f003 0301 	and.w	r3, r3, #1
 8003068:	2b00      	cmp	r3, #0
 800306a:	d023      	beq.n	80030b4 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	2201      	movs	r2, #1
 8003072:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003074:	69bb      	ldr	r3, [r7, #24]
 8003076:	f003 0302 	and.w	r3, r3, #2
 800307a:	2b00      	cmp	r3, #0
 800307c:	d003      	beq.n	8003086 <HAL_CAN_IRQHandler+0x6a>
      {
        /* Transmission Mailbox 0 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f000 f97d 	bl	800337e <HAL_CAN_TxMailbox0CompleteCallback>
 8003084:	e016      	b.n	80030b4 <HAL_CAN_IRQHandler+0x98>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003086:	69bb      	ldr	r3, [r7, #24]
 8003088:	f003 0304 	and.w	r3, r3, #4
 800308c:	2b00      	cmp	r3, #0
 800308e:	d004      	beq.n	800309a <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003092:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003096:	627b      	str	r3, [r7, #36]	; 0x24
 8003098:	e00c      	b.n	80030b4 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800309a:	69bb      	ldr	r3, [r7, #24]
 800309c:	f003 0308 	and.w	r3, r3, #8
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d004      	beq.n	80030ae <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80030a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80030aa:	627b      	str	r3, [r7, #36]	; 0x24
 80030ac:	e002      	b.n	80030b4 <HAL_CAN_IRQHandler+0x98>
        }
        else
        {
          /* Transmission Mailbox 0 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80030ae:	6878      	ldr	r0, [r7, #4]
 80030b0:	f000 f983 	bl	80033ba <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80030b4:	69bb      	ldr	r3, [r7, #24]
 80030b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d024      	beq.n	8003108 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80030c6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80030c8:	69bb      	ldr	r3, [r7, #24]
 80030ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d003      	beq.n	80030da <HAL_CAN_IRQHandler+0xbe>
      {
        /* Transmission Mailbox 1 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80030d2:	6878      	ldr	r0, [r7, #4]
 80030d4:	f000 f95d 	bl	8003392 <HAL_CAN_TxMailbox1CompleteCallback>
 80030d8:	e016      	b.n	8003108 <HAL_CAN_IRQHandler+0xec>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80030da:	69bb      	ldr	r3, [r7, #24]
 80030dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d004      	beq.n	80030ee <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80030e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80030ea:	627b      	str	r3, [r7, #36]	; 0x24
 80030ec:	e00c      	b.n	8003108 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80030ee:	69bb      	ldr	r3, [r7, #24]
 80030f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d004      	beq.n	8003102 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80030f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030fe:	627b      	str	r3, [r7, #36]	; 0x24
 8003100:	e002      	b.n	8003108 <HAL_CAN_IRQHandler+0xec>
        }
        else
        {
          /* Transmission Mailbox 1 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f000 f963 	bl	80033ce <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003108:	69bb      	ldr	r3, [r7, #24]
 800310a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800310e:	2b00      	cmp	r3, #0
 8003110:	d024      	beq.n	800315c <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800311a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800311c:	69bb      	ldr	r3, [r7, #24]
 800311e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003122:	2b00      	cmp	r3, #0
 8003124:	d003      	beq.n	800312e <HAL_CAN_IRQHandler+0x112>
      {
        /* Transmission Mailbox 2 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003126:	6878      	ldr	r0, [r7, #4]
 8003128:	f000 f93d 	bl	80033a6 <HAL_CAN_TxMailbox2CompleteCallback>
 800312c:	e016      	b.n	800315c <HAL_CAN_IRQHandler+0x140>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800312e:	69bb      	ldr	r3, [r7, #24]
 8003130:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003134:	2b00      	cmp	r3, #0
 8003136:	d004      	beq.n	8003142 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800313a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800313e:	627b      	str	r3, [r7, #36]	; 0x24
 8003140:	e00c      	b.n	800315c <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003142:	69bb      	ldr	r3, [r7, #24]
 8003144:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003148:	2b00      	cmp	r3, #0
 800314a:	d004      	beq.n	8003156 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800314c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800314e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003152:	627b      	str	r3, [r7, #36]	; 0x24
 8003154:	e002      	b.n	800315c <HAL_CAN_IRQHandler+0x140>
        }
        else
        {
          /* Transmission Mailbox 2 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f000 f943 	bl	80033e2 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800315c:	6a3b      	ldr	r3, [r7, #32]
 800315e:	f003 0308 	and.w	r3, r3, #8
 8003162:	2b00      	cmp	r3, #0
 8003164:	d00c      	beq.n	8003180 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	f003 0310 	and.w	r3, r3, #16
 800316c:	2b00      	cmp	r3, #0
 800316e:	d007      	beq.n	8003180 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003172:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003176:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	2210      	movs	r2, #16
 800317e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003180:	6a3b      	ldr	r3, [r7, #32]
 8003182:	f003 0304 	and.w	r3, r3, #4
 8003186:	2b00      	cmp	r3, #0
 8003188:	d00b      	beq.n	80031a2 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	f003 0308 	and.w	r3, r3, #8
 8003190:	2b00      	cmp	r3, #0
 8003192:	d006      	beq.n	80031a2 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	2208      	movs	r2, #8
 800319a:	60da      	str	r2, [r3, #12]

      /* Receive FIFO 0 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800319c:	6878      	ldr	r0, [r7, #4]
 800319e:	f000 f92a 	bl	80033f6 <HAL_CAN_RxFifo0FullCallback>
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80031a2:	6a3b      	ldr	r3, [r7, #32]
 80031a4:	f003 0302 	and.w	r3, r3, #2
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d009      	beq.n	80031c0 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	68db      	ldr	r3, [r3, #12]
 80031b2:	f003 0303 	and.w	r3, r3, #3
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d002      	beq.n	80031c0 <HAL_CAN_IRQHandler+0x1a4>
    {
      /* Receive FIFO 0 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f003 fbca 	bl	8006954 <HAL_CAN_RxFifo0MsgPendingCallback>
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80031c0:	6a3b      	ldr	r3, [r7, #32]
 80031c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d00c      	beq.n	80031e4 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	f003 0310 	and.w	r3, r3, #16
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d007      	beq.n	80031e4 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80031d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80031da:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	2210      	movs	r2, #16
 80031e2:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80031e4:	6a3b      	ldr	r3, [r7, #32]
 80031e6:	f003 0320 	and.w	r3, r3, #32
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d00b      	beq.n	8003206 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	f003 0308 	and.w	r3, r3, #8
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d006      	beq.n	8003206 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	2208      	movs	r2, #8
 80031fe:	611a      	str	r2, [r3, #16]

      /* Receive FIFO 1 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003200:	6878      	ldr	r0, [r7, #4]
 8003202:	f000 f90c 	bl	800341e <HAL_CAN_RxFifo1FullCallback>
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003206:	6a3b      	ldr	r3, [r7, #32]
 8003208:	f003 0310 	and.w	r3, r3, #16
 800320c:	2b00      	cmp	r3, #0
 800320e:	d009      	beq.n	8003224 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	691b      	ldr	r3, [r3, #16]
 8003216:	f003 0303 	and.w	r3, r3, #3
 800321a:	2b00      	cmp	r3, #0
 800321c:	d002      	beq.n	8003224 <HAL_CAN_IRQHandler+0x208>
    {
      /* Receive FIFO 1 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800321e:	6878      	ldr	r0, [r7, #4]
 8003220:	f000 f8f3 	bl	800340a <HAL_CAN_RxFifo1MsgPendingCallback>
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003224:	6a3b      	ldr	r3, [r7, #32]
 8003226:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800322a:	2b00      	cmp	r3, #0
 800322c:	d00b      	beq.n	8003246 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800322e:	69fb      	ldr	r3, [r7, #28]
 8003230:	f003 0310 	and.w	r3, r3, #16
 8003234:	2b00      	cmp	r3, #0
 8003236:	d006      	beq.n	8003246 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	2210      	movs	r2, #16
 800323e:	605a      	str	r2, [r3, #4]

      /* Sleep Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003240:	6878      	ldr	r0, [r7, #4]
 8003242:	f000 f8f6 	bl	8003432 <HAL_CAN_SleepCallback>
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003246:	6a3b      	ldr	r3, [r7, #32]
 8003248:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800324c:	2b00      	cmp	r3, #0
 800324e:	d00b      	beq.n	8003268 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003250:	69fb      	ldr	r3, [r7, #28]
 8003252:	f003 0308 	and.w	r3, r3, #8
 8003256:	2b00      	cmp	r3, #0
 8003258:	d006      	beq.n	8003268 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	2208      	movs	r2, #8
 8003260:	605a      	str	r2, [r3, #4]

      /* WakeUp Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	f000 f8ef 	bl	8003446 <HAL_CAN_WakeUpFromRxMsgCallback>
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003268:	6a3b      	ldr	r3, [r7, #32]
 800326a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800326e:	2b00      	cmp	r3, #0
 8003270:	d075      	beq.n	800335e <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003272:	69fb      	ldr	r3, [r7, #28]
 8003274:	f003 0304 	and.w	r3, r3, #4
 8003278:	2b00      	cmp	r3, #0
 800327a:	d06c      	beq.n	8003356 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800327c:	6a3b      	ldr	r3, [r7, #32]
 800327e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003282:	2b00      	cmp	r3, #0
 8003284:	d008      	beq.n	8003298 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800328c:	2b00      	cmp	r3, #0
 800328e:	d003      	beq.n	8003298 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003292:	f043 0301 	orr.w	r3, r3, #1
 8003296:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003298:	6a3b      	ldr	r3, [r7, #32]
 800329a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d008      	beq.n	80032b4 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d003      	beq.n	80032b4 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80032ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ae:	f043 0302 	orr.w	r3, r3, #2
 80032b2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80032b4:	6a3b      	ldr	r3, [r7, #32]
 80032b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d008      	beq.n	80032d0 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d003      	beq.n	80032d0 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80032c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ca:	f043 0304 	orr.w	r3, r3, #4
 80032ce:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80032d0:	6a3b      	ldr	r3, [r7, #32]
 80032d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d03d      	beq.n	8003356 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d038      	beq.n	8003356 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80032ea:	2b30      	cmp	r3, #48	; 0x30
 80032ec:	d017      	beq.n	800331e <HAL_CAN_IRQHandler+0x302>
 80032ee:	2b30      	cmp	r3, #48	; 0x30
 80032f0:	d804      	bhi.n	80032fc <HAL_CAN_IRQHandler+0x2e0>
 80032f2:	2b10      	cmp	r3, #16
 80032f4:	d009      	beq.n	800330a <HAL_CAN_IRQHandler+0x2ee>
 80032f6:	2b20      	cmp	r3, #32
 80032f8:	d00c      	beq.n	8003314 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80032fa:	e024      	b.n	8003346 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 80032fc:	2b50      	cmp	r3, #80	; 0x50
 80032fe:	d018      	beq.n	8003332 <HAL_CAN_IRQHandler+0x316>
 8003300:	2b60      	cmp	r3, #96	; 0x60
 8003302:	d01b      	beq.n	800333c <HAL_CAN_IRQHandler+0x320>
 8003304:	2b40      	cmp	r3, #64	; 0x40
 8003306:	d00f      	beq.n	8003328 <HAL_CAN_IRQHandler+0x30c>
            break;
 8003308:	e01d      	b.n	8003346 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 800330a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800330c:	f043 0308 	orr.w	r3, r3, #8
 8003310:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003312:	e018      	b.n	8003346 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003316:	f043 0310 	orr.w	r3, r3, #16
 800331a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800331c:	e013      	b.n	8003346 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 800331e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003320:	f043 0320 	orr.w	r3, r3, #32
 8003324:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003326:	e00e      	b.n	8003346 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8003328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800332a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800332e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003330:	e009      	b.n	8003346 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8003332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003334:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003338:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800333a:	e004      	b.n	8003346 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 800333c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800333e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003342:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003344:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	687a      	ldr	r2, [r7, #4]
 800334c:	6812      	ldr	r2, [r2, #0]
 800334e:	6992      	ldr	r2, [r2, #24]
 8003350:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003354:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	2204      	movs	r2, #4
 800335c:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800335e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003360:	2b00      	cmp	r3, #0
 8003362:	d008      	beq.n	8003376 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800336a:	431a      	orrs	r2, r3
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call Error callback function */
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003370:	6878      	ldr	r0, [r7, #4]
 8003372:	f000 f872 	bl	800345a <HAL_CAN_ErrorCallback>
  }
}
 8003376:	bf00      	nop
 8003378:	3728      	adds	r7, #40	; 0x28
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}

0800337e <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800337e:	b480      	push	{r7}
 8003380:	b083      	sub	sp, #12
 8003382:	af00      	add	r7, sp, #0
 8003384:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003386:	bf00      	nop
 8003388:	370c      	adds	r7, #12
 800338a:	46bd      	mov	sp, r7
 800338c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003390:	4770      	bx	lr

08003392 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003392:	b480      	push	{r7}
 8003394:	b083      	sub	sp, #12
 8003396:	af00      	add	r7, sp, #0
 8003398:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800339a:	bf00      	nop
 800339c:	370c      	adds	r7, #12
 800339e:	46bd      	mov	sp, r7
 80033a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a4:	4770      	bx	lr

080033a6 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80033a6:	b480      	push	{r7}
 80033a8:	b083      	sub	sp, #12
 80033aa:	af00      	add	r7, sp, #0
 80033ac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80033ae:	bf00      	nop
 80033b0:	370c      	adds	r7, #12
 80033b2:	46bd      	mov	sp, r7
 80033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b8:	4770      	bx	lr

080033ba <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80033ba:	b480      	push	{r7}
 80033bc:	b083      	sub	sp, #12
 80033be:	af00      	add	r7, sp, #0
 80033c0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80033c2:	bf00      	nop
 80033c4:	370c      	adds	r7, #12
 80033c6:	46bd      	mov	sp, r7
 80033c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033cc:	4770      	bx	lr

080033ce <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80033ce:	b480      	push	{r7}
 80033d0:	b083      	sub	sp, #12
 80033d2:	af00      	add	r7, sp, #0
 80033d4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80033d6:	bf00      	nop
 80033d8:	370c      	adds	r7, #12
 80033da:	46bd      	mov	sp, r7
 80033dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e0:	4770      	bx	lr

080033e2 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80033e2:	b480      	push	{r7}
 80033e4:	b083      	sub	sp, #12
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80033ea:	bf00      	nop
 80033ec:	370c      	adds	r7, #12
 80033ee:	46bd      	mov	sp, r7
 80033f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f4:	4770      	bx	lr

080033f6 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80033f6:	b480      	push	{r7}
 80033f8:	b083      	sub	sp, #12
 80033fa:	af00      	add	r7, sp, #0
 80033fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80033fe:	bf00      	nop
 8003400:	370c      	adds	r7, #12
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr

0800340a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800340a:	b480      	push	{r7}
 800340c:	b083      	sub	sp, #12
 800340e:	af00      	add	r7, sp, #0
 8003410:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003412:	bf00      	nop
 8003414:	370c      	adds	r7, #12
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr

0800341e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800341e:	b480      	push	{r7}
 8003420:	b083      	sub	sp, #12
 8003422:	af00      	add	r7, sp, #0
 8003424:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003426:	bf00      	nop
 8003428:	370c      	adds	r7, #12
 800342a:	46bd      	mov	sp, r7
 800342c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003430:	4770      	bx	lr

08003432 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003432:	b480      	push	{r7}
 8003434:	b083      	sub	sp, #12
 8003436:	af00      	add	r7, sp, #0
 8003438:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800343a:	bf00      	nop
 800343c:	370c      	adds	r7, #12
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr

08003446 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003446:	b480      	push	{r7}
 8003448:	b083      	sub	sp, #12
 800344a:	af00      	add	r7, sp, #0
 800344c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800344e:	bf00      	nop
 8003450:	370c      	adds	r7, #12
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr

0800345a <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800345a:	b480      	push	{r7}
 800345c:	b083      	sub	sp, #12
 800345e:	af00      	add	r7, sp, #0
 8003460:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003462:	bf00      	nop
 8003464:	370c      	adds	r7, #12
 8003466:	46bd      	mov	sp, r7
 8003468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346c:	4770      	bx	lr
	...

08003470 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003470:	b480      	push	{r7}
 8003472:	b085      	sub	sp, #20
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	f003 0307 	and.w	r3, r3, #7
 800347e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003480:	4b0c      	ldr	r3, [pc, #48]	; (80034b4 <NVIC_SetPriorityGrouping+0x44>)
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003486:	68ba      	ldr	r2, [r7, #8]
 8003488:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800348c:	4013      	ands	r3, r2
 800348e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003498:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800349c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034a2:	4a04      	ldr	r2, [pc, #16]	; (80034b4 <NVIC_SetPriorityGrouping+0x44>)
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	60d3      	str	r3, [r2, #12]
}
 80034a8:	bf00      	nop
 80034aa:	3714      	adds	r7, #20
 80034ac:	46bd      	mov	sp, r7
 80034ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b2:	4770      	bx	lr
 80034b4:	e000ed00 	.word	0xe000ed00

080034b8 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80034b8:	b480      	push	{r7}
 80034ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034bc:	4b04      	ldr	r3, [pc, #16]	; (80034d0 <NVIC_GetPriorityGrouping+0x18>)
 80034be:	68db      	ldr	r3, [r3, #12]
 80034c0:	0a1b      	lsrs	r3, r3, #8
 80034c2:	f003 0307 	and.w	r3, r3, #7
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr
 80034d0:	e000ed00 	.word	0xe000ed00

080034d4 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b083      	sub	sp, #12
 80034d8:	af00      	add	r7, sp, #0
 80034da:	4603      	mov	r3, r0
 80034dc:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80034de:	4909      	ldr	r1, [pc, #36]	; (8003504 <NVIC_EnableIRQ+0x30>)
 80034e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034e4:	095b      	lsrs	r3, r3, #5
 80034e6:	79fa      	ldrb	r2, [r7, #7]
 80034e8:	f002 021f 	and.w	r2, r2, #31
 80034ec:	2001      	movs	r0, #1
 80034ee:	fa00 f202 	lsl.w	r2, r0, r2
 80034f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80034f6:	bf00      	nop
 80034f8:	370c      	adds	r7, #12
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr
 8003502:	bf00      	nop
 8003504:	e000e100 	.word	0xe000e100

08003508 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003508:	b480      	push	{r7}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
 800350e:	4603      	mov	r3, r0
 8003510:	6039      	str	r1, [r7, #0]
 8003512:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8003514:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003518:	2b00      	cmp	r3, #0
 800351a:	da0b      	bge.n	8003534 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800351c:	490d      	ldr	r1, [pc, #52]	; (8003554 <NVIC_SetPriority+0x4c>)
 800351e:	79fb      	ldrb	r3, [r7, #7]
 8003520:	f003 030f 	and.w	r3, r3, #15
 8003524:	3b04      	subs	r3, #4
 8003526:	683a      	ldr	r2, [r7, #0]
 8003528:	b2d2      	uxtb	r2, r2
 800352a:	0112      	lsls	r2, r2, #4
 800352c:	b2d2      	uxtb	r2, r2
 800352e:	440b      	add	r3, r1
 8003530:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003532:	e009      	b.n	8003548 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003534:	4908      	ldr	r1, [pc, #32]	; (8003558 <NVIC_SetPriority+0x50>)
 8003536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800353a:	683a      	ldr	r2, [r7, #0]
 800353c:	b2d2      	uxtb	r2, r2
 800353e:	0112      	lsls	r2, r2, #4
 8003540:	b2d2      	uxtb	r2, r2
 8003542:	440b      	add	r3, r1
 8003544:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003548:	bf00      	nop
 800354a:	370c      	adds	r7, #12
 800354c:	46bd      	mov	sp, r7
 800354e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003552:	4770      	bx	lr
 8003554:	e000ed00 	.word	0xe000ed00
 8003558:	e000e100 	.word	0xe000e100

0800355c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800355c:	b480      	push	{r7}
 800355e:	b089      	sub	sp, #36	; 0x24
 8003560:	af00      	add	r7, sp, #0
 8003562:	60f8      	str	r0, [r7, #12]
 8003564:	60b9      	str	r1, [r7, #8]
 8003566:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f003 0307 	and.w	r3, r3, #7
 800356e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	f1c3 0307 	rsb	r3, r3, #7
 8003576:	2b04      	cmp	r3, #4
 8003578:	bf28      	it	cs
 800357a:	2304      	movcs	r3, #4
 800357c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	3304      	adds	r3, #4
 8003582:	2b06      	cmp	r3, #6
 8003584:	d902      	bls.n	800358c <NVIC_EncodePriority+0x30>
 8003586:	69fb      	ldr	r3, [r7, #28]
 8003588:	3b03      	subs	r3, #3
 800358a:	e000      	b.n	800358e <NVIC_EncodePriority+0x32>
 800358c:	2300      	movs	r3, #0
 800358e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003590:	2201      	movs	r2, #1
 8003592:	69bb      	ldr	r3, [r7, #24]
 8003594:	fa02 f303 	lsl.w	r3, r2, r3
 8003598:	1e5a      	subs	r2, r3, #1
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	401a      	ands	r2, r3
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035a2:	2101      	movs	r1, #1
 80035a4:	697b      	ldr	r3, [r7, #20]
 80035a6:	fa01 f303 	lsl.w	r3, r1, r3
 80035aa:	1e59      	subs	r1, r3, #1
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035b0:	4313      	orrs	r3, r2
         );
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	3724      	adds	r7, #36	; 0x24
 80035b6:	46bd      	mov	sp, r7
 80035b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035bc:	4770      	bx	lr
	...

080035c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b082      	sub	sp, #8
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	3b01      	subs	r3, #1
 80035cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80035d0:	d301      	bcc.n	80035d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035d2:	2301      	movs	r3, #1
 80035d4:	e00f      	b.n	80035f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035d6:	4a0a      	ldr	r2, [pc, #40]	; (8003600 <SysTick_Config+0x40>)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	3b01      	subs	r3, #1
 80035dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035de:	210f      	movs	r1, #15
 80035e0:	f04f 30ff 	mov.w	r0, #4294967295
 80035e4:	f7ff ff90 	bl	8003508 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035e8:	4b05      	ldr	r3, [pc, #20]	; (8003600 <SysTick_Config+0x40>)
 80035ea:	2200      	movs	r2, #0
 80035ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035ee:	4b04      	ldr	r3, [pc, #16]	; (8003600 <SysTick_Config+0x40>)
 80035f0:	2207      	movs	r2, #7
 80035f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035f4:	2300      	movs	r3, #0
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	3708      	adds	r7, #8
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}
 80035fe:	bf00      	nop
 8003600:	e000e010 	.word	0xe000e010

08003604 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b082      	sub	sp, #8
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800360c:	6878      	ldr	r0, [r7, #4]
 800360e:	f7ff ff2f 	bl	8003470 <NVIC_SetPriorityGrouping>
}
 8003612:	bf00      	nop
 8003614:	3708      	adds	r7, #8
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}

0800361a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800361a:	b580      	push	{r7, lr}
 800361c:	b086      	sub	sp, #24
 800361e:	af00      	add	r7, sp, #0
 8003620:	4603      	mov	r3, r0
 8003622:	60b9      	str	r1, [r7, #8]
 8003624:	607a      	str	r2, [r7, #4]
 8003626:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003628:	2300      	movs	r3, #0
 800362a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800362c:	f7ff ff44 	bl	80034b8 <NVIC_GetPriorityGrouping>
 8003630:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003632:	687a      	ldr	r2, [r7, #4]
 8003634:	68b9      	ldr	r1, [r7, #8]
 8003636:	6978      	ldr	r0, [r7, #20]
 8003638:	f7ff ff90 	bl	800355c <NVIC_EncodePriority>
 800363c:	4602      	mov	r2, r0
 800363e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003642:	4611      	mov	r1, r2
 8003644:	4618      	mov	r0, r3
 8003646:	f7ff ff5f 	bl	8003508 <NVIC_SetPriority>
}
 800364a:	bf00      	nop
 800364c:	3718      	adds	r7, #24
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}

08003652 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003652:	b580      	push	{r7, lr}
 8003654:	b082      	sub	sp, #8
 8003656:	af00      	add	r7, sp, #0
 8003658:	4603      	mov	r3, r0
 800365a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800365c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003660:	4618      	mov	r0, r3
 8003662:	f7ff ff37 	bl	80034d4 <NVIC_EnableIRQ>
}
 8003666:	bf00      	nop
 8003668:	3708      	adds	r7, #8
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}

0800366e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800366e:	b580      	push	{r7, lr}
 8003670:	b082      	sub	sp, #8
 8003672:	af00      	add	r7, sp, #0
 8003674:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	f7ff ffa2 	bl	80035c0 <SysTick_Config>
 800367c:	4603      	mov	r3, r0
}
 800367e:	4618      	mov	r0, r3
 8003680:	3708      	adds	r7, #8
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}

08003686 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8003686:	b580      	push	{r7, lr}
 8003688:	b084      	sub	sp, #16
 800368a:	af00      	add	r7, sp, #0
 800368c:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800368e:	2300      	movs	r3, #0
 8003690:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d101      	bne.n	800369c <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003698:	2301      	movs	r3, #1
 800369a:	e037      	b.n	800370c <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2202      	movs	r2, #2
 80036a0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80036b2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80036b6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80036c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	68db      	ldr	r3, [r3, #12]
 80036c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	695b      	ldr	r3, [r3, #20]
 80036d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036d8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	69db      	ldr	r3, [r3, #28]
 80036de:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80036e0:	68fa      	ldr	r2, [r7, #12]
 80036e2:	4313      	orrs	r3, r2
 80036e4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	68fa      	ldr	r2, [r7, #12]
 80036ec:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80036ee:	6878      	ldr	r0, [r7, #4]
 80036f0:	f000 f8b4 	bl	800385c <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2200      	movs	r2, #0
 80036f8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2201      	movs	r2, #1
 80036fe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2200      	movs	r2, #0
 8003706:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 800370a:	2300      	movs	r3, #0
}  
 800370c:	4618      	mov	r0, r3
 800370e:	3710      	adds	r7, #16
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}

08003714 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b084      	sub	sp, #16
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003730:	2204      	movs	r2, #4
 8003732:	409a      	lsls	r2, r3
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	4013      	ands	r3, r2
 8003738:	2b00      	cmp	r3, #0
 800373a:	d024      	beq.n	8003786 <HAL_DMA_IRQHandler+0x72>
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	f003 0304 	and.w	r3, r3, #4
 8003742:	2b00      	cmp	r3, #0
 8003744:	d01f      	beq.n	8003786 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 0320 	and.w	r3, r3, #32
 8003750:	2b00      	cmp	r3, #0
 8003752:	d107      	bne.n	8003764 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	687a      	ldr	r2, [r7, #4]
 800375a:	6812      	ldr	r2, [r2, #0]
 800375c:	6812      	ldr	r2, [r2, #0]
 800375e:	f022 0204 	bic.w	r2, r2, #4
 8003762:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003768:	687a      	ldr	r2, [r7, #4]
 800376a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800376c:	2104      	movs	r1, #4
 800376e:	fa01 f202 	lsl.w	r2, r1, r2
 8003772:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003778:	2b00      	cmp	r3, #0
 800377a:	d06a      	beq.n	8003852 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003780:	6878      	ldr	r0, [r7, #4]
 8003782:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8003784:	e065      	b.n	8003852 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800378a:	2202      	movs	r2, #2
 800378c:	409a      	lsls	r2, r3
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	4013      	ands	r3, r2
 8003792:	2b00      	cmp	r3, #0
 8003794:	d02c      	beq.n	80037f0 <HAL_DMA_IRQHandler+0xdc>
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	f003 0302 	and.w	r3, r3, #2
 800379c:	2b00      	cmp	r3, #0
 800379e:	d027      	beq.n	80037f0 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 0320 	and.w	r3, r3, #32
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d10b      	bne.n	80037c6 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	687a      	ldr	r2, [r7, #4]
 80037b4:	6812      	ldr	r2, [r2, #0]
 80037b6:	6812      	ldr	r2, [r2, #0]
 80037b8:	f022 020a 	bic.w	r2, r2, #10
 80037bc:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2201      	movs	r2, #1
 80037c2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80037ce:	2102      	movs	r1, #2
 80037d0:	fa01 f202 	lsl.w	r2, r1, r2
 80037d4:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2200      	movs	r2, #0
 80037da:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d035      	beq.n	8003852 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037ea:	6878      	ldr	r0, [r7, #4]
 80037ec:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 80037ee:	e030      	b.n	8003852 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f4:	2208      	movs	r2, #8
 80037f6:	409a      	lsls	r2, r3
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	4013      	ands	r3, r2
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d028      	beq.n	8003852 <HAL_DMA_IRQHandler+0x13e>
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	f003 0308 	and.w	r3, r3, #8
 8003806:	2b00      	cmp	r3, #0
 8003808:	d023      	beq.n	8003852 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	687a      	ldr	r2, [r7, #4]
 8003810:	6812      	ldr	r2, [r2, #0]
 8003812:	6812      	ldr	r2, [r2, #0]
 8003814:	f022 020e 	bic.w	r2, r2, #14
 8003818:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800381e:	687a      	ldr	r2, [r7, #4]
 8003820:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003822:	2101      	movs	r1, #1
 8003824:	fa01 f202 	lsl.w	r2, r1, r2
 8003828:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2201      	movs	r2, #1
 800382e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2201      	movs	r2, #1
 8003834:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2200      	movs	r2, #0
 800383c:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003844:	2b00      	cmp	r3, #0
 8003846:	d004      	beq.n	8003852 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800384c:	6878      	ldr	r0, [r7, #4]
 800384e:	4798      	blx	r3
    }
  }
}  
 8003850:	e7ff      	b.n	8003852 <HAL_DMA_IRQHandler+0x13e>
 8003852:	bf00      	nop
 8003854:	3710      	adds	r7, #16
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}
	...

0800385c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800385c:	b480      	push	{r7}
 800385e:	b083      	sub	sp, #12
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	461a      	mov	r2, r3
 800386a:	4b09      	ldr	r3, [pc, #36]	; (8003890 <DMA_CalcBaseAndBitshift+0x34>)
 800386c:	4413      	add	r3, r2
 800386e:	4a09      	ldr	r2, [pc, #36]	; (8003894 <DMA_CalcBaseAndBitshift+0x38>)
 8003870:	fba2 2303 	umull	r2, r3, r2, r3
 8003874:	091b      	lsrs	r3, r3, #4
 8003876:	009a      	lsls	r2, r3, #2
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	4a06      	ldr	r2, [pc, #24]	; (8003898 <DMA_CalcBaseAndBitshift+0x3c>)
 8003880:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8003882:	bf00      	nop
 8003884:	370c      	adds	r7, #12
 8003886:	46bd      	mov	sp, r7
 8003888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388c:	4770      	bx	lr
 800388e:	bf00      	nop
 8003890:	bffdfff8 	.word	0xbffdfff8
 8003894:	cccccccd 	.word	0xcccccccd
 8003898:	40020000 	.word	0x40020000

0800389c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800389c:	b480      	push	{r7}
 800389e:	b087      	sub	sp, #28
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
 80038a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80038a6:	2300      	movs	r3, #0
 80038a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80038aa:	2300      	movs	r3, #0
 80038ac:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80038ae:	2300      	movs	r3, #0
 80038b0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80038b2:	e14e      	b.n	8003b52 <HAL_GPIO_Init+0x2b6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	2101      	movs	r1, #1
 80038ba:	697b      	ldr	r3, [r7, #20]
 80038bc:	fa01 f303 	lsl.w	r3, r1, r3
 80038c0:	4013      	ands	r3, r2
 80038c2:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	f000 8140 	beq.w	8003b4c <HAL_GPIO_Init+0x2b0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	2b02      	cmp	r3, #2
 80038d2:	d003      	beq.n	80038dc <HAL_GPIO_Init+0x40>
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	2b12      	cmp	r3, #18
 80038da:	d123      	bne.n	8003924 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	08da      	lsrs	r2, r3, #3
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	3208      	adds	r2, #8
 80038e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	f003 0307 	and.w	r3, r3, #7
 80038f0:	009b      	lsls	r3, r3, #2
 80038f2:	220f      	movs	r2, #15
 80038f4:	fa02 f303 	lsl.w	r3, r2, r3
 80038f8:	43db      	mvns	r3, r3
 80038fa:	693a      	ldr	r2, [r7, #16]
 80038fc:	4013      	ands	r3, r2
 80038fe:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	691a      	ldr	r2, [r3, #16]
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	f003 0307 	and.w	r3, r3, #7
 800390a:	009b      	lsls	r3, r3, #2
 800390c:	fa02 f303 	lsl.w	r3, r2, r3
 8003910:	693a      	ldr	r2, [r7, #16]
 8003912:	4313      	orrs	r3, r2
 8003914:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	08da      	lsrs	r2, r3, #3
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	3208      	adds	r2, #8
 800391e:	6939      	ldr	r1, [r7, #16]
 8003920:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	005b      	lsls	r3, r3, #1
 800392e:	2203      	movs	r2, #3
 8003930:	fa02 f303 	lsl.w	r3, r2, r3
 8003934:	43db      	mvns	r3, r3
 8003936:	693a      	ldr	r2, [r7, #16]
 8003938:	4013      	ands	r3, r2
 800393a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	f003 0203 	and.w	r2, r3, #3
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	005b      	lsls	r3, r3, #1
 8003948:	fa02 f303 	lsl.w	r3, r2, r3
 800394c:	693a      	ldr	r2, [r7, #16]
 800394e:	4313      	orrs	r3, r2
 8003950:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	693a      	ldr	r2, [r7, #16]
 8003956:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	2b01      	cmp	r3, #1
 800395e:	d00b      	beq.n	8003978 <HAL_GPIO_Init+0xdc>
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	2b02      	cmp	r3, #2
 8003966:	d007      	beq.n	8003978 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800396c:	2b11      	cmp	r3, #17
 800396e:	d003      	beq.n	8003978 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	2b12      	cmp	r3, #18
 8003976:	d130      	bne.n	80039da <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	689b      	ldr	r3, [r3, #8]
 800397c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	005b      	lsls	r3, r3, #1
 8003982:	2203      	movs	r2, #3
 8003984:	fa02 f303 	lsl.w	r3, r2, r3
 8003988:	43db      	mvns	r3, r3
 800398a:	693a      	ldr	r2, [r7, #16]
 800398c:	4013      	ands	r3, r2
 800398e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	68da      	ldr	r2, [r3, #12]
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	005b      	lsls	r3, r3, #1
 8003998:	fa02 f303 	lsl.w	r3, r2, r3
 800399c:	693a      	ldr	r2, [r7, #16]
 800399e:	4313      	orrs	r3, r2
 80039a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	693a      	ldr	r2, [r7, #16]
 80039a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80039ae:	2201      	movs	r2, #1
 80039b0:	697b      	ldr	r3, [r7, #20]
 80039b2:	fa02 f303 	lsl.w	r3, r2, r3
 80039b6:	43db      	mvns	r3, r3
 80039b8:	693a      	ldr	r2, [r7, #16]
 80039ba:	4013      	ands	r3, r2
 80039bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	091b      	lsrs	r3, r3, #4
 80039c4:	f003 0201 	and.w	r2, r3, #1
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	fa02 f303 	lsl.w	r3, r2, r3
 80039ce:	693a      	ldr	r2, [r7, #16]
 80039d0:	4313      	orrs	r3, r2
 80039d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	693a      	ldr	r2, [r7, #16]
 80039d8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	68db      	ldr	r3, [r3, #12]
 80039de:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	005b      	lsls	r3, r3, #1
 80039e4:	2203      	movs	r2, #3
 80039e6:	fa02 f303 	lsl.w	r3, r2, r3
 80039ea:	43db      	mvns	r3, r3
 80039ec:	693a      	ldr	r2, [r7, #16]
 80039ee:	4013      	ands	r3, r2
 80039f0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	689a      	ldr	r2, [r3, #8]
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	005b      	lsls	r3, r3, #1
 80039fa:	fa02 f303 	lsl.w	r3, r2, r3
 80039fe:	693a      	ldr	r2, [r7, #16]
 8003a00:	4313      	orrs	r3, r2
 8003a02:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	693a      	ldr	r2, [r7, #16]
 8003a08:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	f000 809a 	beq.w	8003b4c <HAL_GPIO_Init+0x2b0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a18:	4a55      	ldr	r2, [pc, #340]	; (8003b70 <HAL_GPIO_Init+0x2d4>)
 8003a1a:	4b55      	ldr	r3, [pc, #340]	; (8003b70 <HAL_GPIO_Init+0x2d4>)
 8003a1c:	699b      	ldr	r3, [r3, #24]
 8003a1e:	f043 0301 	orr.w	r3, r3, #1
 8003a22:	6193      	str	r3, [r2, #24]
 8003a24:	4b52      	ldr	r3, [pc, #328]	; (8003b70 <HAL_GPIO_Init+0x2d4>)
 8003a26:	699b      	ldr	r3, [r3, #24]
 8003a28:	f003 0301 	and.w	r3, r3, #1
 8003a2c:	60bb      	str	r3, [r7, #8]
 8003a2e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8003a30:	4a50      	ldr	r2, [pc, #320]	; (8003b74 <HAL_GPIO_Init+0x2d8>)
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	089b      	lsrs	r3, r3, #2
 8003a36:	3302      	adds	r3, #2
 8003a38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a3c:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8003a3e:	697b      	ldr	r3, [r7, #20]
 8003a40:	f003 0303 	and.w	r3, r3, #3
 8003a44:	009b      	lsls	r3, r3, #2
 8003a46:	220f      	movs	r2, #15
 8003a48:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4c:	43db      	mvns	r3, r3
 8003a4e:	693a      	ldr	r2, [r7, #16]
 8003a50:	4013      	ands	r3, r2
 8003a52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003a5a:	d013      	beq.n	8003a84 <HAL_GPIO_Init+0x1e8>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	4a46      	ldr	r2, [pc, #280]	; (8003b78 <HAL_GPIO_Init+0x2dc>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d00d      	beq.n	8003a80 <HAL_GPIO_Init+0x1e4>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	4a45      	ldr	r2, [pc, #276]	; (8003b7c <HAL_GPIO_Init+0x2e0>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d007      	beq.n	8003a7c <HAL_GPIO_Init+0x1e0>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	4a44      	ldr	r2, [pc, #272]	; (8003b80 <HAL_GPIO_Init+0x2e4>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d101      	bne.n	8003a78 <HAL_GPIO_Init+0x1dc>
 8003a74:	2303      	movs	r3, #3
 8003a76:	e006      	b.n	8003a86 <HAL_GPIO_Init+0x1ea>
 8003a78:	2305      	movs	r3, #5
 8003a7a:	e004      	b.n	8003a86 <HAL_GPIO_Init+0x1ea>
 8003a7c:	2302      	movs	r3, #2
 8003a7e:	e002      	b.n	8003a86 <HAL_GPIO_Init+0x1ea>
 8003a80:	2301      	movs	r3, #1
 8003a82:	e000      	b.n	8003a86 <HAL_GPIO_Init+0x1ea>
 8003a84:	2300      	movs	r3, #0
 8003a86:	697a      	ldr	r2, [r7, #20]
 8003a88:	f002 0203 	and.w	r2, r2, #3
 8003a8c:	0092      	lsls	r2, r2, #2
 8003a8e:	4093      	lsls	r3, r2
 8003a90:	693a      	ldr	r2, [r7, #16]
 8003a92:	4313      	orrs	r3, r2
 8003a94:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003a96:	4937      	ldr	r1, [pc, #220]	; (8003b74 <HAL_GPIO_Init+0x2d8>)
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	089b      	lsrs	r3, r3, #2
 8003a9c:	3302      	adds	r3, #2
 8003a9e:	693a      	ldr	r2, [r7, #16]
 8003aa0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003aa4:	4b37      	ldr	r3, [pc, #220]	; (8003b84 <HAL_GPIO_Init+0x2e8>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	43db      	mvns	r3, r3
 8003aae:	693a      	ldr	r2, [r7, #16]
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d003      	beq.n	8003ac8 <HAL_GPIO_Init+0x22c>
        {
          temp |= iocurrent;
 8003ac0:	693a      	ldr	r2, [r7, #16]
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003ac8:	4a2e      	ldr	r2, [pc, #184]	; (8003b84 <HAL_GPIO_Init+0x2e8>)
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003ace:	4b2d      	ldr	r3, [pc, #180]	; (8003b84 <HAL_GPIO_Init+0x2e8>)
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	43db      	mvns	r3, r3
 8003ad8:	693a      	ldr	r2, [r7, #16]
 8003ada:	4013      	ands	r3, r2
 8003adc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d003      	beq.n	8003af2 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8003aea:	693a      	ldr	r2, [r7, #16]
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	4313      	orrs	r3, r2
 8003af0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003af2:	4a24      	ldr	r2, [pc, #144]	; (8003b84 <HAL_GPIO_Init+0x2e8>)
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003af8:	4b22      	ldr	r3, [pc, #136]	; (8003b84 <HAL_GPIO_Init+0x2e8>)
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	43db      	mvns	r3, r3
 8003b02:	693a      	ldr	r2, [r7, #16]
 8003b04:	4013      	ands	r3, r2
 8003b06:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d003      	beq.n	8003b1c <HAL_GPIO_Init+0x280>
        {
          temp |= iocurrent;
 8003b14:	693a      	ldr	r2, [r7, #16]
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003b1c:	4a19      	ldr	r2, [pc, #100]	; (8003b84 <HAL_GPIO_Init+0x2e8>)
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b22:	4b18      	ldr	r3, [pc, #96]	; (8003b84 <HAL_GPIO_Init+0x2e8>)
 8003b24:	68db      	ldr	r3, [r3, #12]
 8003b26:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	43db      	mvns	r3, r3
 8003b2c:	693a      	ldr	r2, [r7, #16]
 8003b2e:	4013      	ands	r3, r2
 8003b30:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d003      	beq.n	8003b46 <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 8003b3e:	693a      	ldr	r2, [r7, #16]
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003b46:	4a0f      	ldr	r2, [pc, #60]	; (8003b84 <HAL_GPIO_Init+0x2e8>)
 8003b48:	693b      	ldr	r3, [r7, #16]
 8003b4a:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	3301      	adds	r3, #1
 8003b50:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	fa22 f303 	lsr.w	r3, r2, r3
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	f47f aea9 	bne.w	80038b4 <HAL_GPIO_Init+0x18>
  }
}
 8003b62:	bf00      	nop
 8003b64:	371c      	adds	r7, #28
 8003b66:	46bd      	mov	sp, r7
 8003b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6c:	4770      	bx	lr
 8003b6e:	bf00      	nop
 8003b70:	40021000 	.word	0x40021000
 8003b74:	40010000 	.word	0x40010000
 8003b78:	48000400 	.word	0x48000400
 8003b7c:	48000800 	.word	0x48000800
 8003b80:	48000c00 	.word	0x48000c00
 8003b84:	40010400 	.word	0x40010400

08003b88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b083      	sub	sp, #12
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
 8003b90:	460b      	mov	r3, r1
 8003b92:	807b      	strh	r3, [r7, #2]
 8003b94:	4613      	mov	r3, r2
 8003b96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b98:	787b      	ldrb	r3, [r7, #1]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d003      	beq.n	8003ba6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003b9e:	887a      	ldrh	r2, [r7, #2]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003ba4:	e002      	b.n	8003bac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003ba6:	887a      	ldrh	r2, [r7, #2]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003bac:	bf00      	nop
 8003bae:	370c      	adds	r7, #12
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb6:	4770      	bx	lr

08003bb8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b082      	sub	sp, #8
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d101      	bne.n	8003bca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e080      	b.n	8003ccc <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003bd0:	b2db      	uxtb	r3, r3
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d106      	bne.n	8003be4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	f004 fa12 	bl	8008008 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2224      	movs	r2, #36	; 0x24
 8003be8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	687a      	ldr	r2, [r7, #4]
 8003bf2:	6812      	ldr	r2, [r2, #0]
 8003bf4:	6812      	ldr	r2, [r2, #0]
 8003bf6:	f022 0201 	bic.w	r2, r2, #1
 8003bfa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	687a      	ldr	r2, [r7, #4]
 8003c02:	6852      	ldr	r2, [r2, #4]
 8003c04:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003c08:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	687a      	ldr	r2, [r7, #4]
 8003c10:	6812      	ldr	r2, [r2, #0]
 8003c12:	6892      	ldr	r2, [r2, #8]
 8003c14:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003c18:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	68db      	ldr	r3, [r3, #12]
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d107      	bne.n	8003c32 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	687a      	ldr	r2, [r7, #4]
 8003c28:	6892      	ldr	r2, [r2, #8]
 8003c2a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c2e:	609a      	str	r2, [r3, #8]
 8003c30:	e006      	b.n	8003c40 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	687a      	ldr	r2, [r7, #4]
 8003c38:	6892      	ldr	r2, [r2, #8]
 8003c3a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003c3e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	68db      	ldr	r3, [r3, #12]
 8003c44:	2b02      	cmp	r3, #2
 8003c46:	d104      	bne.n	8003c52 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003c50:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003c60:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c64:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	6812      	ldr	r2, [r2, #0]
 8003c6e:	68d2      	ldr	r2, [r2, #12]
 8003c70:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003c74:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	687a      	ldr	r2, [r7, #4]
 8003c7c:	6911      	ldr	r1, [r2, #16]
 8003c7e:	687a      	ldr	r2, [r7, #4]
 8003c80:	6952      	ldr	r2, [r2, #20]
 8003c82:	4311      	orrs	r1, r2
 8003c84:	687a      	ldr	r2, [r7, #4]
 8003c86:	6992      	ldr	r2, [r2, #24]
 8003c88:	0212      	lsls	r2, r2, #8
 8003c8a:	430a      	orrs	r2, r1
 8003c8c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	687a      	ldr	r2, [r7, #4]
 8003c94:	69d1      	ldr	r1, [r2, #28]
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	6a12      	ldr	r2, [r2, #32]
 8003c9a:	430a      	orrs	r2, r1
 8003c9c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	687a      	ldr	r2, [r7, #4]
 8003ca4:	6812      	ldr	r2, [r2, #0]
 8003ca6:	6812      	ldr	r2, [r2, #0]
 8003ca8:	f042 0201 	orr.w	r2, r2, #1
 8003cac:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2220      	movs	r2, #32
 8003cb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003cca:	2300      	movs	r3, #0
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3708      	adds	r7, #8
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}

08003cd4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b088      	sub	sp, #32
 8003cd8:	af02      	add	r7, sp, #8
 8003cda:	60f8      	str	r0, [r7, #12]
 8003cdc:	4608      	mov	r0, r1
 8003cde:	4611      	mov	r1, r2
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	817b      	strh	r3, [r7, #10]
 8003ce6:	460b      	mov	r3, r1
 8003ce8:	813b      	strh	r3, [r7, #8]
 8003cea:	4613      	mov	r3, r2
 8003cec:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	2b20      	cmp	r3, #32
 8003cfc:	f040 8109 	bne.w	8003f12 <HAL_I2C_Mem_Write+0x23e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d00:	6a3b      	ldr	r3, [r7, #32]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d002      	beq.n	8003d0c <HAL_I2C_Mem_Write+0x38>
 8003d06:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d101      	bne.n	8003d10 <HAL_I2C_Mem_Write+0x3c>
    {
      return  HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e101      	b.n	8003f14 <HAL_I2C_Mem_Write+0x240>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d16:	2b01      	cmp	r3, #1
 8003d18:	d101      	bne.n	8003d1e <HAL_I2C_Mem_Write+0x4a>
 8003d1a:	2302      	movs	r3, #2
 8003d1c:	e0fa      	b.n	8003f14 <HAL_I2C_Mem_Write+0x240>
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2201      	movs	r2, #1
 8003d22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003d26:	f7fe f899 	bl	8001e5c <HAL_GetTick>
 8003d2a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	9300      	str	r3, [sp, #0]
 8003d30:	2319      	movs	r3, #25
 8003d32:	2201      	movs	r2, #1
 8003d34:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003d38:	68f8      	ldr	r0, [r7, #12]
 8003d3a:	f000 fafb 	bl	8004334 <I2C_WaitOnFlagUntilTimeout>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d001      	beq.n	8003d48 <HAL_I2C_Mem_Write+0x74>
    {
      return HAL_TIMEOUT;
 8003d44:	2303      	movs	r3, #3
 8003d46:	e0e5      	b.n	8003f14 <HAL_I2C_Mem_Write+0x240>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	2221      	movs	r2, #33	; 0x21
 8003d4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2240      	movs	r2, #64	; 0x40
 8003d54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	6a3a      	ldr	r2, [r7, #32]
 8003d62:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003d68:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d70:	88f8      	ldrh	r0, [r7, #6]
 8003d72:	893a      	ldrh	r2, [r7, #8]
 8003d74:	8979      	ldrh	r1, [r7, #10]
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	9301      	str	r3, [sp, #4]
 8003d7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d7c:	9300      	str	r3, [sp, #0]
 8003d7e:	4603      	mov	r3, r0
 8003d80:	68f8      	ldr	r0, [r7, #12]
 8003d82:	f000 f9f3 	bl	800416c <I2C_RequestMemoryWrite>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d00f      	beq.n	8003dac <HAL_I2C_Mem_Write+0xd8>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d90:	2b04      	cmp	r3, #4
 8003d92:	d105      	bne.n	8003da0 <HAL_I2C_Mem_Write+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2200      	movs	r2, #0
 8003d98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e0b9      	b.n	8003f14 <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2200      	movs	r2, #0
 8003da4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8003da8:	2303      	movs	r3, #3
 8003daa:	e0b3      	b.n	8003f14 <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003db0:	b29b      	uxth	r3, r3
 8003db2:	2bff      	cmp	r3, #255	; 0xff
 8003db4:	d90e      	bls.n	8003dd4 <HAL_I2C_Mem_Write+0x100>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	22ff      	movs	r2, #255	; 0xff
 8003dba:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dc0:	b2da      	uxtb	r2, r3
 8003dc2:	8979      	ldrh	r1, [r7, #10]
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	9300      	str	r3, [sp, #0]
 8003dc8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003dcc:	68f8      	ldr	r0, [r7, #12]
 8003dce:	f000 fbc5 	bl	800455c <I2C_TransferConfig>
 8003dd2:	e00f      	b.n	8003df4 <HAL_I2C_Mem_Write+0x120>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dd8:	b29a      	uxth	r2, r3
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003de2:	b2da      	uxtb	r2, r3
 8003de4:	8979      	ldrh	r1, [r7, #10]
 8003de6:	2300      	movs	r3, #0
 8003de8:	9300      	str	r3, [sp, #0]
 8003dea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003dee:	68f8      	ldr	r0, [r7, #12]
 8003df0:	f000 fbb4 	bl	800455c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003df4:	697a      	ldr	r2, [r7, #20]
 8003df6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003df8:	68f8      	ldr	r0, [r7, #12]
 8003dfa:	f000 fad5 	bl	80043a8 <I2C_WaitOnTXISFlagUntilTimeout>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d007      	beq.n	8003e14 <HAL_I2C_Mem_Write+0x140>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e08:	2b04      	cmp	r3, #4
 8003e0a:	d101      	bne.n	8003e10 <HAL_I2C_Mem_Write+0x13c>
        {
          return HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	e081      	b.n	8003f14 <HAL_I2C_Mem_Write+0x240>
        }
        else
        {
          return HAL_TIMEOUT;
 8003e10:	2303      	movs	r3, #3
 8003e12:	e07f      	b.n	8003f14 <HAL_I2C_Mem_Write+0x240>
        }
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681a      	ldr	r2, [r3, #0]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e1c:	1c58      	adds	r0, r3, #1
 8003e1e:	68f9      	ldr	r1, [r7, #12]
 8003e20:	6248      	str	r0, [r1, #36]	; 0x24
 8003e22:	781b      	ldrb	r3, [r3, #0]
 8003e24:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e2a:	b29b      	uxth	r3, r3
 8003e2c:	3b01      	subs	r3, #1
 8003e2e:	b29a      	uxth	r2, r3
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e38:	3b01      	subs	r3, #1
 8003e3a:	b29a      	uxth	r2, r3
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d135      	bne.n	8003eb4 <HAL_I2C_Mem_Write+0x1e0>
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e4c:	b29b      	uxth	r3, r3
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d030      	beq.n	8003eb4 <HAL_I2C_Mem_Write+0x1e0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	9300      	str	r3, [sp, #0]
 8003e56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e58:	2200      	movs	r2, #0
 8003e5a:	2180      	movs	r1, #128	; 0x80
 8003e5c:	68f8      	ldr	r0, [r7, #12]
 8003e5e:	f000 fa69 	bl	8004334 <I2C_WaitOnFlagUntilTimeout>
 8003e62:	4603      	mov	r3, r0
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d001      	beq.n	8003e6c <HAL_I2C_Mem_Write+0x198>
        {
          return HAL_TIMEOUT;
 8003e68:	2303      	movs	r3, #3
 8003e6a:	e053      	b.n	8003f14 <HAL_I2C_Mem_Write+0x240>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e70:	b29b      	uxth	r3, r3
 8003e72:	2bff      	cmp	r3, #255	; 0xff
 8003e74:	d90e      	bls.n	8003e94 <HAL_I2C_Mem_Write+0x1c0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	22ff      	movs	r2, #255	; 0xff
 8003e7a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e80:	b2da      	uxtb	r2, r3
 8003e82:	8979      	ldrh	r1, [r7, #10]
 8003e84:	2300      	movs	r3, #0
 8003e86:	9300      	str	r3, [sp, #0]
 8003e88:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003e8c:	68f8      	ldr	r0, [r7, #12]
 8003e8e:	f000 fb65 	bl	800455c <I2C_TransferConfig>
 8003e92:	e00f      	b.n	8003eb4 <HAL_I2C_Mem_Write+0x1e0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e98:	b29a      	uxth	r2, r3
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ea2:	b2da      	uxtb	r2, r3
 8003ea4:	8979      	ldrh	r1, [r7, #10]
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	9300      	str	r3, [sp, #0]
 8003eaa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003eae:	68f8      	ldr	r0, [r7, #12]
 8003eb0:	f000 fb54 	bl	800455c <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003eb8:	b29b      	uxth	r3, r3
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d19a      	bne.n	8003df4 <HAL_I2C_Mem_Write+0x120>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ebe:	697a      	ldr	r2, [r7, #20]
 8003ec0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003ec2:	68f8      	ldr	r0, [r7, #12]
 8003ec4:	f000 fab0 	bl	8004428 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d007      	beq.n	8003ede <HAL_I2C_Mem_Write+0x20a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ed2:	2b04      	cmp	r3, #4
 8003ed4:	d101      	bne.n	8003eda <HAL_I2C_Mem_Write+0x206>
      {
        return HAL_ERROR;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	e01c      	b.n	8003f14 <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        return HAL_TIMEOUT;
 8003eda:	2303      	movs	r3, #3
 8003edc:	e01a      	b.n	8003f14 <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	2220      	movs	r2, #32
 8003ee4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681a      	ldr	r2, [r3, #0]
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	6859      	ldr	r1, [r3, #4]
 8003ef0:	4b0a      	ldr	r3, [pc, #40]	; (8003f1c <HAL_I2C_Mem_Write+0x248>)
 8003ef2:	400b      	ands	r3, r1
 8003ef4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2220      	movs	r2, #32
 8003efa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	2200      	movs	r2, #0
 8003f02:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	e000      	b.n	8003f14 <HAL_I2C_Mem_Write+0x240>
  }
  else
  {
    return HAL_BUSY;
 8003f12:	2302      	movs	r3, #2
  }
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3718      	adds	r7, #24
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}
 8003f1c:	fe00e800 	.word	0xfe00e800

08003f20 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b088      	sub	sp, #32
 8003f24:	af02      	add	r7, sp, #8
 8003f26:	60f8      	str	r0, [r7, #12]
 8003f28:	4608      	mov	r0, r1
 8003f2a:	4611      	mov	r1, r2
 8003f2c:	461a      	mov	r2, r3
 8003f2e:	4603      	mov	r3, r0
 8003f30:	817b      	strh	r3, [r7, #10]
 8003f32:	460b      	mov	r3, r1
 8003f34:	813b      	strh	r3, [r7, #8]
 8003f36:	4613      	mov	r3, r2
 8003f38:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	2b20      	cmp	r3, #32
 8003f48:	f040 8107 	bne.w	800415a <HAL_I2C_Mem_Read+0x23a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f4c:	6a3b      	ldr	r3, [r7, #32]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d002      	beq.n	8003f58 <HAL_I2C_Mem_Read+0x38>
 8003f52:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d101      	bne.n	8003f5c <HAL_I2C_Mem_Read+0x3c>
    {
      return  HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e0ff      	b.n	800415c <HAL_I2C_Mem_Read+0x23c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003f62:	2b01      	cmp	r3, #1
 8003f64:	d101      	bne.n	8003f6a <HAL_I2C_Mem_Read+0x4a>
 8003f66:	2302      	movs	r3, #2
 8003f68:	e0f8      	b.n	800415c <HAL_I2C_Mem_Read+0x23c>
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	2201      	movs	r2, #1
 8003f6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003f72:	f7fd ff73 	bl	8001e5c <HAL_GetTick>
 8003f76:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	9300      	str	r3, [sp, #0]
 8003f7c:	2319      	movs	r3, #25
 8003f7e:	2201      	movs	r2, #1
 8003f80:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003f84:	68f8      	ldr	r0, [r7, #12]
 8003f86:	f000 f9d5 	bl	8004334 <I2C_WaitOnFlagUntilTimeout>
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d001      	beq.n	8003f94 <HAL_I2C_Mem_Read+0x74>
    {
      return HAL_TIMEOUT;
 8003f90:	2303      	movs	r3, #3
 8003f92:	e0e3      	b.n	800415c <HAL_I2C_Mem_Read+0x23c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2222      	movs	r2, #34	; 0x22
 8003f98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2240      	movs	r2, #64	; 0x40
 8003fa0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	6a3a      	ldr	r2, [r7, #32]
 8003fae:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003fb4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003fbc:	88f8      	ldrh	r0, [r7, #6]
 8003fbe:	893a      	ldrh	r2, [r7, #8]
 8003fc0:	8979      	ldrh	r1, [r7, #10]
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	9301      	str	r3, [sp, #4]
 8003fc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fc8:	9300      	str	r3, [sp, #0]
 8003fca:	4603      	mov	r3, r0
 8003fcc:	68f8      	ldr	r0, [r7, #12]
 8003fce:	f000 f92d 	bl	800422c <I2C_RequestMemoryRead>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d00f      	beq.n	8003ff8 <HAL_I2C_Mem_Read+0xd8>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fdc:	2b04      	cmp	r3, #4
 8003fde:	d105      	bne.n	8003fec <HAL_I2C_Mem_Read+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003fe8:	2301      	movs	r3, #1
 8003fea:	e0b7      	b.n	800415c <HAL_I2C_Mem_Read+0x23c>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8003ff4:	2303      	movs	r3, #3
 8003ff6:	e0b1      	b.n	800415c <HAL_I2C_Mem_Read+0x23c>
      }
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ffc:	b29b      	uxth	r3, r3
 8003ffe:	2bff      	cmp	r3, #255	; 0xff
 8004000:	d90e      	bls.n	8004020 <HAL_I2C_Mem_Read+0x100>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	22ff      	movs	r2, #255	; 0xff
 8004006:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800400c:	b2da      	uxtb	r2, r3
 800400e:	8979      	ldrh	r1, [r7, #10]
 8004010:	4b54      	ldr	r3, [pc, #336]	; (8004164 <HAL_I2C_Mem_Read+0x244>)
 8004012:	9300      	str	r3, [sp, #0]
 8004014:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004018:	68f8      	ldr	r0, [r7, #12]
 800401a:	f000 fa9f 	bl	800455c <I2C_TransferConfig>
 800401e:	e00f      	b.n	8004040 <HAL_I2C_Mem_Read+0x120>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004024:	b29a      	uxth	r2, r3
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800402e:	b2da      	uxtb	r2, r3
 8004030:	8979      	ldrh	r1, [r7, #10]
 8004032:	4b4c      	ldr	r3, [pc, #304]	; (8004164 <HAL_I2C_Mem_Read+0x244>)
 8004034:	9300      	str	r3, [sp, #0]
 8004036:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800403a:	68f8      	ldr	r0, [r7, #12]
 800403c:	f000 fa8e 	bl	800455c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	9300      	str	r3, [sp, #0]
 8004044:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004046:	2200      	movs	r2, #0
 8004048:	2104      	movs	r1, #4
 800404a:	68f8      	ldr	r0, [r7, #12]
 800404c:	f000 f972 	bl	8004334 <I2C_WaitOnFlagUntilTimeout>
 8004050:	4603      	mov	r3, r0
 8004052:	2b00      	cmp	r3, #0
 8004054:	d001      	beq.n	800405a <HAL_I2C_Mem_Read+0x13a>
      {
        return HAL_TIMEOUT;
 8004056:	2303      	movs	r3, #3
 8004058:	e080      	b.n	800415c <HAL_I2C_Mem_Read+0x23c>
      }

      /* Read data from RXDR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800405e:	1c59      	adds	r1, r3, #1
 8004060:	68fa      	ldr	r2, [r7, #12]
 8004062:	6251      	str	r1, [r2, #36]	; 0x24
 8004064:	68fa      	ldr	r2, [r7, #12]
 8004066:	6812      	ldr	r2, [r2, #0]
 8004068:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800406a:	b2d2      	uxtb	r2, r2
 800406c:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004072:	3b01      	subs	r3, #1
 8004074:	b29a      	uxth	r2, r3
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800407e:	b29b      	uxth	r3, r3
 8004080:	3b01      	subs	r3, #1
 8004082:	b29a      	uxth	r2, r3
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800408c:	2b00      	cmp	r3, #0
 800408e:	d135      	bne.n	80040fc <HAL_I2C_Mem_Read+0x1dc>
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004094:	b29b      	uxth	r3, r3
 8004096:	2b00      	cmp	r3, #0
 8004098:	d030      	beq.n	80040fc <HAL_I2C_Mem_Read+0x1dc>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	9300      	str	r3, [sp, #0]
 800409e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040a0:	2200      	movs	r2, #0
 80040a2:	2180      	movs	r1, #128	; 0x80
 80040a4:	68f8      	ldr	r0, [r7, #12]
 80040a6:	f000 f945 	bl	8004334 <I2C_WaitOnFlagUntilTimeout>
 80040aa:	4603      	mov	r3, r0
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d001      	beq.n	80040b4 <HAL_I2C_Mem_Read+0x194>
        {
          return HAL_TIMEOUT;
 80040b0:	2303      	movs	r3, #3
 80040b2:	e053      	b.n	800415c <HAL_I2C_Mem_Read+0x23c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040b8:	b29b      	uxth	r3, r3
 80040ba:	2bff      	cmp	r3, #255	; 0xff
 80040bc:	d90e      	bls.n	80040dc <HAL_I2C_Mem_Read+0x1bc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	22ff      	movs	r2, #255	; 0xff
 80040c2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040c8:	b2da      	uxtb	r2, r3
 80040ca:	8979      	ldrh	r1, [r7, #10]
 80040cc:	2300      	movs	r3, #0
 80040ce:	9300      	str	r3, [sp, #0]
 80040d0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80040d4:	68f8      	ldr	r0, [r7, #12]
 80040d6:	f000 fa41 	bl	800455c <I2C_TransferConfig>
 80040da:	e00f      	b.n	80040fc <HAL_I2C_Mem_Read+0x1dc>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040e0:	b29a      	uxth	r2, r3
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040ea:	b2da      	uxtb	r2, r3
 80040ec:	8979      	ldrh	r1, [r7, #10]
 80040ee:	2300      	movs	r3, #0
 80040f0:	9300      	str	r3, [sp, #0]
 80040f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80040f6:	68f8      	ldr	r0, [r7, #12]
 80040f8:	f000 fa30 	bl	800455c <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004100:	b29b      	uxth	r3, r3
 8004102:	2b00      	cmp	r3, #0
 8004104:	d19c      	bne.n	8004040 <HAL_I2C_Mem_Read+0x120>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004106:	697a      	ldr	r2, [r7, #20]
 8004108:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800410a:	68f8      	ldr	r0, [r7, #12]
 800410c:	f000 f98c 	bl	8004428 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004110:	4603      	mov	r3, r0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d007      	beq.n	8004126 <HAL_I2C_Mem_Read+0x206>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800411a:	2b04      	cmp	r3, #4
 800411c:	d101      	bne.n	8004122 <HAL_I2C_Mem_Read+0x202>
      {
        return HAL_ERROR;
 800411e:	2301      	movs	r3, #1
 8004120:	e01c      	b.n	800415c <HAL_I2C_Mem_Read+0x23c>
      }
      else
      {
        return HAL_TIMEOUT;
 8004122:	2303      	movs	r3, #3
 8004124:	e01a      	b.n	800415c <HAL_I2C_Mem_Read+0x23c>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	2220      	movs	r2, #32
 800412c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	6859      	ldr	r1, [r3, #4]
 8004138:	4b0b      	ldr	r3, [pc, #44]	; (8004168 <HAL_I2C_Mem_Read+0x248>)
 800413a:	400b      	ands	r3, r1
 800413c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	2220      	movs	r2, #32
 8004142:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2200      	movs	r2, #0
 800414a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	2200      	movs	r2, #0
 8004152:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004156:	2300      	movs	r3, #0
 8004158:	e000      	b.n	800415c <HAL_I2C_Mem_Read+0x23c>
  }
  else
  {
    return HAL_BUSY;
 800415a:	2302      	movs	r3, #2
  }
}
 800415c:	4618      	mov	r0, r3
 800415e:	3718      	adds	r7, #24
 8004160:	46bd      	mov	sp, r7
 8004162:	bd80      	pop	{r7, pc}
 8004164:	80002400 	.word	0x80002400
 8004168:	fe00e800 	.word	0xfe00e800

0800416c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b086      	sub	sp, #24
 8004170:	af02      	add	r7, sp, #8
 8004172:	60f8      	str	r0, [r7, #12]
 8004174:	4608      	mov	r0, r1
 8004176:	4611      	mov	r1, r2
 8004178:	461a      	mov	r2, r3
 800417a:	4603      	mov	r3, r0
 800417c:	817b      	strh	r3, [r7, #10]
 800417e:	460b      	mov	r3, r1
 8004180:	813b      	strh	r3, [r7, #8]
 8004182:	4613      	mov	r3, r2
 8004184:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004186:	88fb      	ldrh	r3, [r7, #6]
 8004188:	b2da      	uxtb	r2, r3
 800418a:	8979      	ldrh	r1, [r7, #10]
 800418c:	4b26      	ldr	r3, [pc, #152]	; (8004228 <I2C_RequestMemoryWrite+0xbc>)
 800418e:	9300      	str	r3, [sp, #0]
 8004190:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004194:	68f8      	ldr	r0, [r7, #12]
 8004196:	f000 f9e1 	bl	800455c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800419a:	69fa      	ldr	r2, [r7, #28]
 800419c:	69b9      	ldr	r1, [r7, #24]
 800419e:	68f8      	ldr	r0, [r7, #12]
 80041a0:	f000 f902 	bl	80043a8 <I2C_WaitOnTXISFlagUntilTimeout>
 80041a4:	4603      	mov	r3, r0
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d007      	beq.n	80041ba <I2C_RequestMemoryWrite+0x4e>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041ae:	2b04      	cmp	r3, #4
 80041b0:	d101      	bne.n	80041b6 <I2C_RequestMemoryWrite+0x4a>
    {
      return HAL_ERROR;
 80041b2:	2301      	movs	r3, #1
 80041b4:	e034      	b.n	8004220 <I2C_RequestMemoryWrite+0xb4>
    }
    else
    {
      return HAL_TIMEOUT;
 80041b6:	2303      	movs	r3, #3
 80041b8:	e032      	b.n	8004220 <I2C_RequestMemoryWrite+0xb4>
    }
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80041ba:	88fb      	ldrh	r3, [r7, #6]
 80041bc:	2b01      	cmp	r3, #1
 80041be:	d105      	bne.n	80041cc <I2C_RequestMemoryWrite+0x60>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	893a      	ldrh	r2, [r7, #8]
 80041c6:	b2d2      	uxtb	r2, r2
 80041c8:	629a      	str	r2, [r3, #40]	; 0x28
 80041ca:	e01b      	b.n	8004204 <I2C_RequestMemoryWrite+0x98>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	893a      	ldrh	r2, [r7, #8]
 80041d2:	0a12      	lsrs	r2, r2, #8
 80041d4:	b292      	uxth	r2, r2
 80041d6:	b2d2      	uxtb	r2, r2
 80041d8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041da:	69fa      	ldr	r2, [r7, #28]
 80041dc:	69b9      	ldr	r1, [r7, #24]
 80041de:	68f8      	ldr	r0, [r7, #12]
 80041e0:	f000 f8e2 	bl	80043a8 <I2C_WaitOnTXISFlagUntilTimeout>
 80041e4:	4603      	mov	r3, r0
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d007      	beq.n	80041fa <I2C_RequestMemoryWrite+0x8e>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041ee:	2b04      	cmp	r3, #4
 80041f0:	d101      	bne.n	80041f6 <I2C_RequestMemoryWrite+0x8a>
      {
        return HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	e014      	b.n	8004220 <I2C_RequestMemoryWrite+0xb4>
      }
      else
      {
        return HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	e012      	b.n	8004220 <I2C_RequestMemoryWrite+0xb4>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	893a      	ldrh	r2, [r7, #8]
 8004200:	b2d2      	uxtb	r2, r2
 8004202:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004204:	69fb      	ldr	r3, [r7, #28]
 8004206:	9300      	str	r3, [sp, #0]
 8004208:	69bb      	ldr	r3, [r7, #24]
 800420a:	2200      	movs	r2, #0
 800420c:	2180      	movs	r1, #128	; 0x80
 800420e:	68f8      	ldr	r0, [r7, #12]
 8004210:	f000 f890 	bl	8004334 <I2C_WaitOnFlagUntilTimeout>
 8004214:	4603      	mov	r3, r0
 8004216:	2b00      	cmp	r3, #0
 8004218:	d001      	beq.n	800421e <I2C_RequestMemoryWrite+0xb2>
  {
    return HAL_TIMEOUT;
 800421a:	2303      	movs	r3, #3
 800421c:	e000      	b.n	8004220 <I2C_RequestMemoryWrite+0xb4>
  }

  return HAL_OK;
 800421e:	2300      	movs	r3, #0
}
 8004220:	4618      	mov	r0, r3
 8004222:	3710      	adds	r7, #16
 8004224:	46bd      	mov	sp, r7
 8004226:	bd80      	pop	{r7, pc}
 8004228:	80002000 	.word	0x80002000

0800422c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b086      	sub	sp, #24
 8004230:	af02      	add	r7, sp, #8
 8004232:	60f8      	str	r0, [r7, #12]
 8004234:	4608      	mov	r0, r1
 8004236:	4611      	mov	r1, r2
 8004238:	461a      	mov	r2, r3
 800423a:	4603      	mov	r3, r0
 800423c:	817b      	strh	r3, [r7, #10]
 800423e:	460b      	mov	r3, r1
 8004240:	813b      	strh	r3, [r7, #8]
 8004242:	4613      	mov	r3, r2
 8004244:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004246:	88fb      	ldrh	r3, [r7, #6]
 8004248:	b2da      	uxtb	r2, r3
 800424a:	8979      	ldrh	r1, [r7, #10]
 800424c:	4b26      	ldr	r3, [pc, #152]	; (80042e8 <I2C_RequestMemoryRead+0xbc>)
 800424e:	9300      	str	r3, [sp, #0]
 8004250:	2300      	movs	r3, #0
 8004252:	68f8      	ldr	r0, [r7, #12]
 8004254:	f000 f982 	bl	800455c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004258:	69fa      	ldr	r2, [r7, #28]
 800425a:	69b9      	ldr	r1, [r7, #24]
 800425c:	68f8      	ldr	r0, [r7, #12]
 800425e:	f000 f8a3 	bl	80043a8 <I2C_WaitOnTXISFlagUntilTimeout>
 8004262:	4603      	mov	r3, r0
 8004264:	2b00      	cmp	r3, #0
 8004266:	d007      	beq.n	8004278 <I2C_RequestMemoryRead+0x4c>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800426c:	2b04      	cmp	r3, #4
 800426e:	d101      	bne.n	8004274 <I2C_RequestMemoryRead+0x48>
    {
      return HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	e034      	b.n	80042de <I2C_RequestMemoryRead+0xb2>
    }
    else
    {
      return HAL_TIMEOUT;
 8004274:	2303      	movs	r3, #3
 8004276:	e032      	b.n	80042de <I2C_RequestMemoryRead+0xb2>
    }
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004278:	88fb      	ldrh	r3, [r7, #6]
 800427a:	2b01      	cmp	r3, #1
 800427c:	d105      	bne.n	800428a <I2C_RequestMemoryRead+0x5e>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	893a      	ldrh	r2, [r7, #8]
 8004284:	b2d2      	uxtb	r2, r2
 8004286:	629a      	str	r2, [r3, #40]	; 0x28
 8004288:	e01b      	b.n	80042c2 <I2C_RequestMemoryRead+0x96>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	893a      	ldrh	r2, [r7, #8]
 8004290:	0a12      	lsrs	r2, r2, #8
 8004292:	b292      	uxth	r2, r2
 8004294:	b2d2      	uxtb	r2, r2
 8004296:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004298:	69fa      	ldr	r2, [r7, #28]
 800429a:	69b9      	ldr	r1, [r7, #24]
 800429c:	68f8      	ldr	r0, [r7, #12]
 800429e:	f000 f883 	bl	80043a8 <I2C_WaitOnTXISFlagUntilTimeout>
 80042a2:	4603      	mov	r3, r0
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d007      	beq.n	80042b8 <I2C_RequestMemoryRead+0x8c>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ac:	2b04      	cmp	r3, #4
 80042ae:	d101      	bne.n	80042b4 <I2C_RequestMemoryRead+0x88>
      {
        return HAL_ERROR;
 80042b0:	2301      	movs	r3, #1
 80042b2:	e014      	b.n	80042de <I2C_RequestMemoryRead+0xb2>
      }
      else
      {
        return HAL_TIMEOUT;
 80042b4:	2303      	movs	r3, #3
 80042b6:	e012      	b.n	80042de <I2C_RequestMemoryRead+0xb2>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	893a      	ldrh	r2, [r7, #8]
 80042be:	b2d2      	uxtb	r2, r2
 80042c0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80042c2:	69fb      	ldr	r3, [r7, #28]
 80042c4:	9300      	str	r3, [sp, #0]
 80042c6:	69bb      	ldr	r3, [r7, #24]
 80042c8:	2200      	movs	r2, #0
 80042ca:	2140      	movs	r1, #64	; 0x40
 80042cc:	68f8      	ldr	r0, [r7, #12]
 80042ce:	f000 f831 	bl	8004334 <I2C_WaitOnFlagUntilTimeout>
 80042d2:	4603      	mov	r3, r0
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d001      	beq.n	80042dc <I2C_RequestMemoryRead+0xb0>
  {
    return HAL_TIMEOUT;
 80042d8:	2303      	movs	r3, #3
 80042da:	e000      	b.n	80042de <I2C_RequestMemoryRead+0xb2>
  }

  return HAL_OK;
 80042dc:	2300      	movs	r3, #0
}
 80042de:	4618      	mov	r0, r3
 80042e0:	3710      	adds	r7, #16
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}
 80042e6:	bf00      	nop
 80042e8:	80002000 	.word	0x80002000

080042ec <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80042ec:	b480      	push	{r7}
 80042ee:	b083      	sub	sp, #12
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	699b      	ldr	r3, [r3, #24]
 80042fa:	f003 0302 	and.w	r3, r3, #2
 80042fe:	2b02      	cmp	r3, #2
 8004300:	d103      	bne.n	800430a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	2200      	movs	r2, #0
 8004308:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	699b      	ldr	r3, [r3, #24]
 8004310:	f003 0301 	and.w	r3, r3, #1
 8004314:	2b01      	cmp	r3, #1
 8004316:	d007      	beq.n	8004328 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	687a      	ldr	r2, [r7, #4]
 800431e:	6812      	ldr	r2, [r2, #0]
 8004320:	6992      	ldr	r2, [r2, #24]
 8004322:	f042 0201 	orr.w	r2, r2, #1
 8004326:	619a      	str	r2, [r3, #24]
  }
}
 8004328:	bf00      	nop
 800432a:	370c      	adds	r7, #12
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr

08004334 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b084      	sub	sp, #16
 8004338:	af00      	add	r7, sp, #0
 800433a:	60f8      	str	r0, [r7, #12]
 800433c:	60b9      	str	r1, [r7, #8]
 800433e:	603b      	str	r3, [r7, #0]
 8004340:	4613      	mov	r3, r2
 8004342:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004344:	e01c      	b.n	8004380 <I2C_WaitOnFlagUntilTimeout+0x4c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	f1b3 3fff 	cmp.w	r3, #4294967295
 800434c:	d018      	beq.n	8004380 <I2C_WaitOnFlagUntilTimeout+0x4c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d007      	beq.n	8004364 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004354:	f7fd fd82 	bl	8001e5c <HAL_GetTick>
 8004358:	4602      	mov	r2, r0
 800435a:	69bb      	ldr	r3, [r7, #24]
 800435c:	1ad2      	subs	r2, r2, r3
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	429a      	cmp	r2, r3
 8004362:	d90d      	bls.n	8004380 <I2C_WaitOnFlagUntilTimeout+0x4c>
      {
        hi2c->State = HAL_I2C_STATE_READY;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2220      	movs	r2, #32
 8004368:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2200      	movs	r2, #0
 8004370:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2200      	movs	r2, #0
 8004378:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 800437c:	2303      	movs	r3, #3
 800437e:	e00f      	b.n	80043a0 <I2C_WaitOnFlagUntilTimeout+0x6c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	699a      	ldr	r2, [r3, #24]
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	401a      	ands	r2, r3
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	429a      	cmp	r2, r3
 800438e:	bf0c      	ite	eq
 8004390:	2301      	moveq	r3, #1
 8004392:	2300      	movne	r3, #0
 8004394:	b2db      	uxtb	r3, r3
 8004396:	461a      	mov	r2, r3
 8004398:	79fb      	ldrb	r3, [r7, #7]
 800439a:	429a      	cmp	r2, r3
 800439c:	d0d3      	beq.n	8004346 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800439e:	2300      	movs	r3, #0
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	3710      	adds	r7, #16
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}

080043a8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b084      	sub	sp, #16
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	60f8      	str	r0, [r7, #12]
 80043b0:	60b9      	str	r1, [r7, #8]
 80043b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80043b4:	e02c      	b.n	8004410 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80043b6:	687a      	ldr	r2, [r7, #4]
 80043b8:	68b9      	ldr	r1, [r7, #8]
 80043ba:	68f8      	ldr	r0, [r7, #12]
 80043bc:	f000 f870 	bl	80044a0 <I2C_IsAcknowledgeFailed>
 80043c0:	4603      	mov	r3, r0
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d001      	beq.n	80043ca <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	e02a      	b.n	8004420 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043d0:	d01e      	beq.n	8004410 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d007      	beq.n	80043e8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80043d8:	f7fd fd40 	bl	8001e5c <HAL_GetTick>
 80043dc:	4602      	mov	r2, r0
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	1ad2      	subs	r2, r2, r3
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	429a      	cmp	r2, r3
 80043e6:	d913      	bls.n	8004410 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ec:	f043 0220 	orr.w	r2, r3, #32
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2220      	movs	r2, #32
 80043f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2200      	movs	r2, #0
 8004400:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2200      	movs	r2, #0
 8004408:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 800440c:	2303      	movs	r3, #3
 800440e:	e007      	b.n	8004420 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	699b      	ldr	r3, [r3, #24]
 8004416:	f003 0302 	and.w	r3, r3, #2
 800441a:	2b02      	cmp	r3, #2
 800441c:	d1cb      	bne.n	80043b6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800441e:	2300      	movs	r3, #0
}
 8004420:	4618      	mov	r0, r3
 8004422:	3710      	adds	r7, #16
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}

08004428 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b084      	sub	sp, #16
 800442c:	af00      	add	r7, sp, #0
 800442e:	60f8      	str	r0, [r7, #12]
 8004430:	60b9      	str	r1, [r7, #8]
 8004432:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004434:	e028      	b.n	8004488 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8004436:	687a      	ldr	r2, [r7, #4]
 8004438:	68b9      	ldr	r1, [r7, #8]
 800443a:	68f8      	ldr	r0, [r7, #12]
 800443c:	f000 f830 	bl	80044a0 <I2C_IsAcknowledgeFailed>
 8004440:	4603      	mov	r3, r0
 8004442:	2b00      	cmp	r3, #0
 8004444:	d001      	beq.n	800444a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004446:	2301      	movs	r3, #1
 8004448:	e026      	b.n	8004498 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d007      	beq.n	8004460 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004450:	f7fd fd04 	bl	8001e5c <HAL_GetTick>
 8004454:	4602      	mov	r2, r0
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	1ad2      	subs	r2, r2, r3
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	429a      	cmp	r2, r3
 800445e:	d913      	bls.n	8004488 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004464:	f043 0220 	orr.w	r2, r3, #32
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2220      	movs	r2, #32
 8004470:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	2200      	movs	r2, #0
 8004478:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	2200      	movs	r2, #0
 8004480:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_TIMEOUT;
 8004484:	2303      	movs	r3, #3
 8004486:	e007      	b.n	8004498 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	699b      	ldr	r3, [r3, #24]
 800448e:	f003 0320 	and.w	r3, r3, #32
 8004492:	2b20      	cmp	r3, #32
 8004494:	d1cf      	bne.n	8004436 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004496:	2300      	movs	r3, #0
}
 8004498:	4618      	mov	r0, r3
 800449a:	3710      	adds	r7, #16
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}

080044a0 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b084      	sub	sp, #16
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	60f8      	str	r0, [r7, #12]
 80044a8:	60b9      	str	r1, [r7, #8]
 80044aa:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	699b      	ldr	r3, [r3, #24]
 80044b2:	f003 0310 	and.w	r3, r3, #16
 80044b6:	2b10      	cmp	r3, #16
 80044b8:	d148      	bne.n	800454c <I2C_IsAcknowledgeFailed+0xac>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80044ba:	e01c      	b.n	80044f6 <I2C_IsAcknowledgeFailed+0x56>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044c2:	d018      	beq.n	80044f6 <I2C_IsAcknowledgeFailed+0x56>
      {
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d007      	beq.n	80044da <I2C_IsAcknowledgeFailed+0x3a>
 80044ca:	f7fd fcc7 	bl	8001e5c <HAL_GetTick>
 80044ce:	4602      	mov	r2, r0
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	1ad2      	subs	r2, r2, r3
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	429a      	cmp	r2, r3
 80044d8:	d90d      	bls.n	80044f6 <I2C_IsAcknowledgeFailed+0x56>
        {
          hi2c->State = HAL_I2C_STATE_READY;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2220      	movs	r2, #32
 80044de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2200      	movs	r2, #0
 80044e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	2200      	movs	r2, #0
 80044ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_TIMEOUT;
 80044f2:	2303      	movs	r3, #3
 80044f4:	e02b      	b.n	800454e <I2C_IsAcknowledgeFailed+0xae>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	699b      	ldr	r3, [r3, #24]
 80044fc:	f003 0320 	and.w	r3, r3, #32
 8004500:	2b20      	cmp	r3, #32
 8004502:	d1db      	bne.n	80044bc <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	2210      	movs	r2, #16
 800450a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	2220      	movs	r2, #32
 8004512:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004514:	68f8      	ldr	r0, [r7, #12]
 8004516:	f7ff fee9 	bl	80042ec <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681a      	ldr	r2, [r3, #0]
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	6859      	ldr	r1, [r3, #4]
 8004524:	4b0c      	ldr	r3, [pc, #48]	; (8004558 <I2C_IsAcknowledgeFailed+0xb8>)
 8004526:	400b      	ands	r3, r1
 8004528:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	2204      	movs	r2, #4
 800452e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2220      	movs	r2, #32
 8004534:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2200      	movs	r2, #0
 800453c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2200      	movs	r2, #0
 8004544:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8004548:	2301      	movs	r3, #1
 800454a:	e000      	b.n	800454e <I2C_IsAcknowledgeFailed+0xae>
  }
  return HAL_OK;
 800454c:	2300      	movs	r3, #0
}
 800454e:	4618      	mov	r0, r3
 8004550:	3710      	adds	r7, #16
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}
 8004556:	bf00      	nop
 8004558:	fe00e800 	.word	0xfe00e800

0800455c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 800455c:	b480      	push	{r7}
 800455e:	b085      	sub	sp, #20
 8004560:	af00      	add	r7, sp, #0
 8004562:	60f8      	str	r0, [r7, #12]
 8004564:	607b      	str	r3, [r7, #4]
 8004566:	460b      	mov	r3, r1
 8004568:	817b      	strh	r3, [r7, #10]
 800456a:	4613      	mov	r3, r2
 800456c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	6859      	ldr	r1, [r3, #4]
 8004578:	69bb      	ldr	r3, [r7, #24]
 800457a:	0d5b      	lsrs	r3, r3, #21
 800457c:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 8004580:	4b0b      	ldr	r3, [pc, #44]	; (80045b0 <I2C_TransferConfig+0x54>)
 8004582:	4303      	orrs	r3, r0
 8004584:	43db      	mvns	r3, r3
 8004586:	4019      	ands	r1, r3
 8004588:	897b      	ldrh	r3, [r7, #10]
 800458a:	f3c3 0009 	ubfx	r0, r3, #0, #10
 800458e:	7a7b      	ldrb	r3, [r7, #9]
 8004590:	041b      	lsls	r3, r3, #16
 8004592:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004596:	4318      	orrs	r0, r3
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	4318      	orrs	r0, r3
 800459c:	69bb      	ldr	r3, [r7, #24]
 800459e:	4303      	orrs	r3, r0
 80045a0:	430b      	orrs	r3, r1
 80045a2:	6053      	str	r3, [r2, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80045a4:	bf00      	nop
 80045a6:	3714      	adds	r7, #20
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr
 80045b0:	03ff63ff 	.word	0x03ff63ff

080045b4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80045b4:	b480      	push	{r7}
 80045b6:	b083      	sub	sp, #12
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
 80045bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045c4:	b2db      	uxtb	r3, r3
 80045c6:	2b20      	cmp	r3, #32
 80045c8:	d138      	bne.n	800463c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d101      	bne.n	80045d8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80045d4:	2302      	movs	r3, #2
 80045d6:	e032      	b.n	800463e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2201      	movs	r2, #1
 80045dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2224      	movs	r2, #36	; 0x24
 80045e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	687a      	ldr	r2, [r7, #4]
 80045ee:	6812      	ldr	r2, [r2, #0]
 80045f0:	6812      	ldr	r2, [r2, #0]
 80045f2:	f022 0201 	bic.w	r2, r2, #1
 80045f6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	687a      	ldr	r2, [r7, #4]
 80045fe:	6812      	ldr	r2, [r2, #0]
 8004600:	6812      	ldr	r2, [r2, #0]
 8004602:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004606:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	687a      	ldr	r2, [r7, #4]
 800460e:	6812      	ldr	r2, [r2, #0]
 8004610:	6811      	ldr	r1, [r2, #0]
 8004612:	683a      	ldr	r2, [r7, #0]
 8004614:	430a      	orrs	r2, r1
 8004616:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	687a      	ldr	r2, [r7, #4]
 800461e:	6812      	ldr	r2, [r2, #0]
 8004620:	6812      	ldr	r2, [r2, #0]
 8004622:	f042 0201 	orr.w	r2, r2, #1
 8004626:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2220      	movs	r2, #32
 800462c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2200      	movs	r2, #0
 8004634:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004638:	2300      	movs	r3, #0
 800463a:	e000      	b.n	800463e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800463c:	2302      	movs	r3, #2
  }
}
 800463e:	4618      	mov	r0, r3
 8004640:	370c      	adds	r7, #12
 8004642:	46bd      	mov	sp, r7
 8004644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004648:	4770      	bx	lr

0800464a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800464a:	b480      	push	{r7}
 800464c:	b085      	sub	sp, #20
 800464e:	af00      	add	r7, sp, #0
 8004650:	6078      	str	r0, [r7, #4]
 8004652:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004654:	2300      	movs	r3, #0
 8004656:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800465e:	b2db      	uxtb	r3, r3
 8004660:	2b20      	cmp	r3, #32
 8004662:	d139      	bne.n	80046d8 <HAL_I2CEx_ConfigDigitalFilter+0x8e>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800466a:	2b01      	cmp	r3, #1
 800466c:	d101      	bne.n	8004672 <HAL_I2CEx_ConfigDigitalFilter+0x28>
 800466e:	2302      	movs	r3, #2
 8004670:	e033      	b.n	80046da <HAL_I2CEx_ConfigDigitalFilter+0x90>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2201      	movs	r2, #1
 8004676:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2224      	movs	r2, #36	; 0x24
 800467e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	687a      	ldr	r2, [r7, #4]
 8004688:	6812      	ldr	r2, [r2, #0]
 800468a:	6812      	ldr	r2, [r2, #0]
 800468c:	f022 0201 	bic.w	r2, r2, #1
 8004690:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80046a0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	021b      	lsls	r3, r3, #8
 80046a6:	68fa      	ldr	r2, [r7, #12]
 80046a8:	4313      	orrs	r3, r2
 80046aa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	68fa      	ldr	r2, [r7, #12]
 80046b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	687a      	ldr	r2, [r7, #4]
 80046ba:	6812      	ldr	r2, [r2, #0]
 80046bc:	6812      	ldr	r2, [r2, #0]
 80046be:	f042 0201 	orr.w	r2, r2, #1
 80046c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2220      	movs	r2, #32
 80046c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2200      	movs	r2, #0
 80046d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80046d4:	2300      	movs	r3, #0
 80046d6:	e000      	b.n	80046da <HAL_I2CEx_ConfigDigitalFilter+0x90>
  }
  else
  {
    return HAL_BUSY;
 80046d8:	2302      	movs	r3, #2
  }
}
 80046da:	4618      	mov	r0, r3
 80046dc:	3714      	adds	r7, #20
 80046de:	46bd      	mov	sp, r7
 80046e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e4:	4770      	bx	lr
	...

080046e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80046ee:	af00      	add	r7, sp, #0
 80046f0:	1d3b      	adds	r3, r7, #4
 80046f2:	6018      	str	r0, [r3, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80046f4:	1d3b      	adds	r3, r7, #4
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d102      	bne.n	8004702 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80046fc:	2301      	movs	r3, #1
 80046fe:	f000 beda 	b.w	80054b6 <HAL_RCC_OscConfig+0xdce>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004702:	1d3b      	adds	r3, r7, #4
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f003 0301 	and.w	r3, r3, #1
 800470c:	2b00      	cmp	r3, #0
 800470e:	f000 816e 	beq.w	80049ee <HAL_RCC_OscConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004712:	4bb5      	ldr	r3, [pc, #724]	; (80049e8 <HAL_RCC_OscConfig+0x300>)
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	f003 030c 	and.w	r3, r3, #12
 800471a:	2b04      	cmp	r3, #4
 800471c:	d00c      	beq.n	8004738 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800471e:	4bb2      	ldr	r3, [pc, #712]	; (80049e8 <HAL_RCC_OscConfig+0x300>)
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	f003 030c 	and.w	r3, r3, #12
 8004726:	2b08      	cmp	r3, #8
 8004728:	d15a      	bne.n	80047e0 <HAL_RCC_OscConfig+0xf8>
 800472a:	4baf      	ldr	r3, [pc, #700]	; (80049e8 <HAL_RCC_OscConfig+0x300>)
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004732:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004736:	d153      	bne.n	80047e0 <HAL_RCC_OscConfig+0xf8>
 8004738:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800473c:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004740:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004744:	fa93 f3a3 	rbit	r3, r3
 8004748:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800474c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004750:	fab3 f383 	clz	r3, r3
 8004754:	b2db      	uxtb	r3, r3
 8004756:	095b      	lsrs	r3, r3, #5
 8004758:	b2db      	uxtb	r3, r3
 800475a:	f043 0301 	orr.w	r3, r3, #1
 800475e:	b2db      	uxtb	r3, r3
 8004760:	2b01      	cmp	r3, #1
 8004762:	d102      	bne.n	800476a <HAL_RCC_OscConfig+0x82>
 8004764:	4ba0      	ldr	r3, [pc, #640]	; (80049e8 <HAL_RCC_OscConfig+0x300>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	e015      	b.n	8004796 <HAL_RCC_OscConfig+0xae>
 800476a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800476e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004772:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8004776:	fa93 f3a3 	rbit	r3, r3
 800477a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 800477e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004782:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8004786:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 800478a:	fa93 f3a3 	rbit	r3, r3
 800478e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004792:	4b95      	ldr	r3, [pc, #596]	; (80049e8 <HAL_RCC_OscConfig+0x300>)
 8004794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004796:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800479a:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 800479e:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80047a2:	fa92 f2a2 	rbit	r2, r2
 80047a6:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return(result);
 80047aa:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80047ae:	fab2 f282 	clz	r2, r2
 80047b2:	b252      	sxtb	r2, r2
 80047b4:	f042 0220 	orr.w	r2, r2, #32
 80047b8:	b252      	sxtb	r2, r2
 80047ba:	b2d2      	uxtb	r2, r2
 80047bc:	f002 021f 	and.w	r2, r2, #31
 80047c0:	2101      	movs	r1, #1
 80047c2:	fa01 f202 	lsl.w	r2, r1, r2
 80047c6:	4013      	ands	r3, r2
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	f000 810f 	beq.w	80049ec <HAL_RCC_OscConfig+0x304>
 80047ce:	1d3b      	adds	r3, r7, #4
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	f040 8109 	bne.w	80049ec <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	f000 be6b 	b.w	80054b6 <HAL_RCC_OscConfig+0xdce>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047e0:	1d3b      	adds	r3, r7, #4
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047ea:	d106      	bne.n	80047fa <HAL_RCC_OscConfig+0x112>
 80047ec:	4a7e      	ldr	r2, [pc, #504]	; (80049e8 <HAL_RCC_OscConfig+0x300>)
 80047ee:	4b7e      	ldr	r3, [pc, #504]	; (80049e8 <HAL_RCC_OscConfig+0x300>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047f6:	6013      	str	r3, [r2, #0]
 80047f8:	e030      	b.n	800485c <HAL_RCC_OscConfig+0x174>
 80047fa:	1d3b      	adds	r3, r7, #4
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d10c      	bne.n	800481e <HAL_RCC_OscConfig+0x136>
 8004804:	4a78      	ldr	r2, [pc, #480]	; (80049e8 <HAL_RCC_OscConfig+0x300>)
 8004806:	4b78      	ldr	r3, [pc, #480]	; (80049e8 <HAL_RCC_OscConfig+0x300>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800480e:	6013      	str	r3, [r2, #0]
 8004810:	4a75      	ldr	r2, [pc, #468]	; (80049e8 <HAL_RCC_OscConfig+0x300>)
 8004812:	4b75      	ldr	r3, [pc, #468]	; (80049e8 <HAL_RCC_OscConfig+0x300>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800481a:	6013      	str	r3, [r2, #0]
 800481c:	e01e      	b.n	800485c <HAL_RCC_OscConfig+0x174>
 800481e:	1d3b      	adds	r3, r7, #4
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004828:	d10c      	bne.n	8004844 <HAL_RCC_OscConfig+0x15c>
 800482a:	4a6f      	ldr	r2, [pc, #444]	; (80049e8 <HAL_RCC_OscConfig+0x300>)
 800482c:	4b6e      	ldr	r3, [pc, #440]	; (80049e8 <HAL_RCC_OscConfig+0x300>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004834:	6013      	str	r3, [r2, #0]
 8004836:	4a6c      	ldr	r2, [pc, #432]	; (80049e8 <HAL_RCC_OscConfig+0x300>)
 8004838:	4b6b      	ldr	r3, [pc, #428]	; (80049e8 <HAL_RCC_OscConfig+0x300>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004840:	6013      	str	r3, [r2, #0]
 8004842:	e00b      	b.n	800485c <HAL_RCC_OscConfig+0x174>
 8004844:	4a68      	ldr	r2, [pc, #416]	; (80049e8 <HAL_RCC_OscConfig+0x300>)
 8004846:	4b68      	ldr	r3, [pc, #416]	; (80049e8 <HAL_RCC_OscConfig+0x300>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800484e:	6013      	str	r3, [r2, #0]
 8004850:	4a65      	ldr	r2, [pc, #404]	; (80049e8 <HAL_RCC_OscConfig+0x300>)
 8004852:	4b65      	ldr	r3, [pc, #404]	; (80049e8 <HAL_RCC_OscConfig+0x300>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800485a:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800485c:	4962      	ldr	r1, [pc, #392]	; (80049e8 <HAL_RCC_OscConfig+0x300>)
 800485e:	4b62      	ldr	r3, [pc, #392]	; (80049e8 <HAL_RCC_OscConfig+0x300>)
 8004860:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004862:	f023 020f 	bic.w	r2, r3, #15
 8004866:	1d3b      	adds	r3, r7, #4
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	4313      	orrs	r3, r2
 800486e:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004870:	1d3b      	adds	r3, r7, #4
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d05a      	beq.n	8004930 <HAL_RCC_OscConfig+0x248>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800487a:	f7fd faef 	bl	8001e5c <HAL_GetTick>
 800487e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004882:	e00a      	b.n	800489a <HAL_RCC_OscConfig+0x1b2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004884:	f7fd faea 	bl	8001e5c <HAL_GetTick>
 8004888:	4602      	mov	r2, r0
 800488a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800488e:	1ad3      	subs	r3, r2, r3
 8004890:	2b64      	cmp	r3, #100	; 0x64
 8004892:	d902      	bls.n	800489a <HAL_RCC_OscConfig+0x1b2>
          {
            return HAL_TIMEOUT;
 8004894:	2303      	movs	r3, #3
 8004896:	f000 be0e 	b.w	80054b6 <HAL_RCC_OscConfig+0xdce>
 800489a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800489e:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048a2:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80048a6:	fa93 f3a3 	rbit	r3, r3
 80048aa:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return(result);
 80048ae:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048b2:	fab3 f383 	clz	r3, r3
 80048b6:	b2db      	uxtb	r3, r3
 80048b8:	095b      	lsrs	r3, r3, #5
 80048ba:	b2db      	uxtb	r3, r3
 80048bc:	f043 0301 	orr.w	r3, r3, #1
 80048c0:	b2db      	uxtb	r3, r3
 80048c2:	2b01      	cmp	r3, #1
 80048c4:	d102      	bne.n	80048cc <HAL_RCC_OscConfig+0x1e4>
 80048c6:	4b48      	ldr	r3, [pc, #288]	; (80049e8 <HAL_RCC_OscConfig+0x300>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	e015      	b.n	80048f8 <HAL_RCC_OscConfig+0x210>
 80048cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80048d0:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048d4:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80048d8:	fa93 f3a3 	rbit	r3, r3
 80048dc:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80048e0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80048e4:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80048e8:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80048ec:	fa93 f3a3 	rbit	r3, r3
 80048f0:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80048f4:	4b3c      	ldr	r3, [pc, #240]	; (80049e8 <HAL_RCC_OscConfig+0x300>)
 80048f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80048fc:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8004900:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8004904:	fa92 f2a2 	rbit	r2, r2
 8004908:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return(result);
 800490c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8004910:	fab2 f282 	clz	r2, r2
 8004914:	b252      	sxtb	r2, r2
 8004916:	f042 0220 	orr.w	r2, r2, #32
 800491a:	b252      	sxtb	r2, r2
 800491c:	b2d2      	uxtb	r2, r2
 800491e:	f002 021f 	and.w	r2, r2, #31
 8004922:	2101      	movs	r1, #1
 8004924:	fa01 f202 	lsl.w	r2, r1, r2
 8004928:	4013      	ands	r3, r2
 800492a:	2b00      	cmp	r3, #0
 800492c:	d0aa      	beq.n	8004884 <HAL_RCC_OscConfig+0x19c>
 800492e:	e05e      	b.n	80049ee <HAL_RCC_OscConfig+0x306>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004930:	f7fd fa94 	bl	8001e5c <HAL_GetTick>
 8004934:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004938:	e00a      	b.n	8004950 <HAL_RCC_OscConfig+0x268>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800493a:	f7fd fa8f 	bl	8001e5c <HAL_GetTick>
 800493e:	4602      	mov	r2, r0
 8004940:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004944:	1ad3      	subs	r3, r2, r3
 8004946:	2b64      	cmp	r3, #100	; 0x64
 8004948:	d902      	bls.n	8004950 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 800494a:	2303      	movs	r3, #3
 800494c:	f000 bdb3 	b.w	80054b6 <HAL_RCC_OscConfig+0xdce>
 8004950:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004954:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004958:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 800495c:	fa93 f3a3 	rbit	r3, r3
 8004960:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return(result);
 8004964:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004968:	fab3 f383 	clz	r3, r3
 800496c:	b2db      	uxtb	r3, r3
 800496e:	095b      	lsrs	r3, r3, #5
 8004970:	b2db      	uxtb	r3, r3
 8004972:	f043 0301 	orr.w	r3, r3, #1
 8004976:	b2db      	uxtb	r3, r3
 8004978:	2b01      	cmp	r3, #1
 800497a:	d102      	bne.n	8004982 <HAL_RCC_OscConfig+0x29a>
 800497c:	4b1a      	ldr	r3, [pc, #104]	; (80049e8 <HAL_RCC_OscConfig+0x300>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	e015      	b.n	80049ae <HAL_RCC_OscConfig+0x2c6>
 8004982:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004986:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800498a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 800498e:	fa93 f3a3 	rbit	r3, r3
 8004992:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8004996:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800499a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800499e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80049a2:	fa93 f3a3 	rbit	r3, r3
 80049a6:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80049aa:	4b0f      	ldr	r3, [pc, #60]	; (80049e8 <HAL_RCC_OscConfig+0x300>)
 80049ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ae:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80049b2:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 80049b6:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80049ba:	fa92 f2a2 	rbit	r2, r2
 80049be:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return(result);
 80049c2:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80049c6:	fab2 f282 	clz	r2, r2
 80049ca:	b252      	sxtb	r2, r2
 80049cc:	f042 0220 	orr.w	r2, r2, #32
 80049d0:	b252      	sxtb	r2, r2
 80049d2:	b2d2      	uxtb	r2, r2
 80049d4:	f002 021f 	and.w	r2, r2, #31
 80049d8:	2101      	movs	r1, #1
 80049da:	fa01 f202 	lsl.w	r2, r1, r2
 80049de:	4013      	ands	r3, r2
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d1aa      	bne.n	800493a <HAL_RCC_OscConfig+0x252>
 80049e4:	e003      	b.n	80049ee <HAL_RCC_OscConfig+0x306>
 80049e6:	bf00      	nop
 80049e8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049ee:	1d3b      	adds	r3, r7, #4
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f003 0302 	and.w	r3, r3, #2
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	f000 8170 	beq.w	8004cde <HAL_RCC_OscConfig+0x5f6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80049fe:	4bd0      	ldr	r3, [pc, #832]	; (8004d40 <HAL_RCC_OscConfig+0x658>)
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	f003 030c 	and.w	r3, r3, #12
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d00b      	beq.n	8004a22 <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004a0a:	4bcd      	ldr	r3, [pc, #820]	; (8004d40 <HAL_RCC_OscConfig+0x658>)
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	f003 030c 	and.w	r3, r3, #12
 8004a12:	2b08      	cmp	r3, #8
 8004a14:	d16d      	bne.n	8004af2 <HAL_RCC_OscConfig+0x40a>
 8004a16:	4bca      	ldr	r3, [pc, #808]	; (8004d40 <HAL_RCC_OscConfig+0x658>)
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d167      	bne.n	8004af2 <HAL_RCC_OscConfig+0x40a>
 8004a22:	2302      	movs	r3, #2
 8004a24:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a28:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8004a2c:	fa93 f3a3 	rbit	r3, r3
 8004a30:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return(result);
 8004a34:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a38:	fab3 f383 	clz	r3, r3
 8004a3c:	b2db      	uxtb	r3, r3
 8004a3e:	095b      	lsrs	r3, r3, #5
 8004a40:	b2db      	uxtb	r3, r3
 8004a42:	f043 0301 	orr.w	r3, r3, #1
 8004a46:	b2db      	uxtb	r3, r3
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	d102      	bne.n	8004a52 <HAL_RCC_OscConfig+0x36a>
 8004a4c:	4bbc      	ldr	r3, [pc, #752]	; (8004d40 <HAL_RCC_OscConfig+0x658>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	e013      	b.n	8004a7a <HAL_RCC_OscConfig+0x392>
 8004a52:	2302      	movs	r3, #2
 8004a54:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a58:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8004a5c:	fa93 f3a3 	rbit	r3, r3
 8004a60:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8004a64:	2302      	movs	r3, #2
 8004a66:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8004a6a:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8004a6e:	fa93 f3a3 	rbit	r3, r3
 8004a72:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004a76:	4bb2      	ldr	r3, [pc, #712]	; (8004d40 <HAL_RCC_OscConfig+0x658>)
 8004a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a7a:	2202      	movs	r2, #2
 8004a7c:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8004a80:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8004a84:	fa92 f2a2 	rbit	r2, r2
 8004a88:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return(result);
 8004a8c:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004a90:	fab2 f282 	clz	r2, r2
 8004a94:	b252      	sxtb	r2, r2
 8004a96:	f042 0220 	orr.w	r2, r2, #32
 8004a9a:	b252      	sxtb	r2, r2
 8004a9c:	b2d2      	uxtb	r2, r2
 8004a9e:	f002 021f 	and.w	r2, r2, #31
 8004aa2:	2101      	movs	r1, #1
 8004aa4:	fa01 f202 	lsl.w	r2, r1, r2
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d007      	beq.n	8004abe <HAL_RCC_OscConfig+0x3d6>
 8004aae:	1d3b      	adds	r3, r7, #4
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	691b      	ldr	r3, [r3, #16]
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	d002      	beq.n	8004abe <HAL_RCC_OscConfig+0x3d6>
      {
        return HAL_ERROR;
 8004ab8:	2301      	movs	r3, #1
 8004aba:	f000 bcfc 	b.w	80054b6 <HAL_RCC_OscConfig+0xdce>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004abe:	48a0      	ldr	r0, [pc, #640]	; (8004d40 <HAL_RCC_OscConfig+0x658>)
 8004ac0:	4b9f      	ldr	r3, [pc, #636]	; (8004d40 <HAL_RCC_OscConfig+0x658>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ac8:	1d3b      	adds	r3, r7, #4
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	6959      	ldr	r1, [r3, #20]
 8004ace:	23f8      	movs	r3, #248	; 0xf8
 8004ad0:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ad4:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8004ad8:	fa93 f3a3 	rbit	r3, r3
 8004adc:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  return(result);
 8004ae0:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8004ae4:	fab3 f383 	clz	r3, r3
 8004ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8004aec:	4313      	orrs	r3, r2
 8004aee:	6003      	str	r3, [r0, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004af0:	e0f5      	b.n	8004cde <HAL_RCC_OscConfig+0x5f6>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004af2:	1d3b      	adds	r3, r7, #4
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	691b      	ldr	r3, [r3, #16]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	f000 8085 	beq.w	8004c08 <HAL_RCC_OscConfig+0x520>
 8004afe:	2301      	movs	r3, #1
 8004b00:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b04:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8004b08:	fa93 f3a3 	rbit	r3, r3
 8004b0c:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return(result);
 8004b10:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b14:	fab3 f383 	clz	r3, r3
 8004b18:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004b1c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004b20:	009b      	lsls	r3, r3, #2
 8004b22:	461a      	mov	r2, r3
 8004b24:	2301      	movs	r3, #1
 8004b26:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b28:	f7fd f998 	bl	8001e5c <HAL_GetTick>
 8004b2c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b30:	e00a      	b.n	8004b48 <HAL_RCC_OscConfig+0x460>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b32:	f7fd f993 	bl	8001e5c <HAL_GetTick>
 8004b36:	4602      	mov	r2, r0
 8004b38:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004b3c:	1ad3      	subs	r3, r2, r3
 8004b3e:	2b02      	cmp	r3, #2
 8004b40:	d902      	bls.n	8004b48 <HAL_RCC_OscConfig+0x460>
          {
            return HAL_TIMEOUT;
 8004b42:	2303      	movs	r3, #3
 8004b44:	f000 bcb7 	b.w	80054b6 <HAL_RCC_OscConfig+0xdce>
 8004b48:	2302      	movs	r3, #2
 8004b4a:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b4e:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8004b52:	fa93 f3a3 	rbit	r3, r3
 8004b56:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return(result);
 8004b5a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b5e:	fab3 f383 	clz	r3, r3
 8004b62:	b2db      	uxtb	r3, r3
 8004b64:	095b      	lsrs	r3, r3, #5
 8004b66:	b2db      	uxtb	r3, r3
 8004b68:	f043 0301 	orr.w	r3, r3, #1
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	2b01      	cmp	r3, #1
 8004b70:	d102      	bne.n	8004b78 <HAL_RCC_OscConfig+0x490>
 8004b72:	4b73      	ldr	r3, [pc, #460]	; (8004d40 <HAL_RCC_OscConfig+0x658>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	e013      	b.n	8004ba0 <HAL_RCC_OscConfig+0x4b8>
 8004b78:	2302      	movs	r3, #2
 8004b7a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b7e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8004b82:	fa93 f3a3 	rbit	r3, r3
 8004b86:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8004b8a:	2302      	movs	r3, #2
 8004b8c:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8004b90:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8004b94:	fa93 f3a3 	rbit	r3, r3
 8004b98:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004b9c:	4b68      	ldr	r3, [pc, #416]	; (8004d40 <HAL_RCC_OscConfig+0x658>)
 8004b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba0:	2202      	movs	r2, #2
 8004ba2:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8004ba6:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8004baa:	fa92 f2a2 	rbit	r2, r2
 8004bae:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return(result);
 8004bb2:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8004bb6:	fab2 f282 	clz	r2, r2
 8004bba:	b252      	sxtb	r2, r2
 8004bbc:	f042 0220 	orr.w	r2, r2, #32
 8004bc0:	b252      	sxtb	r2, r2
 8004bc2:	b2d2      	uxtb	r2, r2
 8004bc4:	f002 021f 	and.w	r2, r2, #31
 8004bc8:	2101      	movs	r1, #1
 8004bca:	fa01 f202 	lsl.w	r2, r1, r2
 8004bce:	4013      	ands	r3, r2
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d0ae      	beq.n	8004b32 <HAL_RCC_OscConfig+0x44a>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bd4:	485a      	ldr	r0, [pc, #360]	; (8004d40 <HAL_RCC_OscConfig+0x658>)
 8004bd6:	4b5a      	ldr	r3, [pc, #360]	; (8004d40 <HAL_RCC_OscConfig+0x658>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004bde:	1d3b      	adds	r3, r7, #4
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	6959      	ldr	r1, [r3, #20]
 8004be4:	23f8      	movs	r3, #248	; 0xf8
 8004be6:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bea:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8004bee:	fa93 f3a3 	rbit	r3, r3
 8004bf2:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  return(result);
 8004bf6:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8004bfa:	fab3 f383 	clz	r3, r3
 8004bfe:	fa01 f303 	lsl.w	r3, r1, r3
 8004c02:	4313      	orrs	r3, r2
 8004c04:	6003      	str	r3, [r0, #0]
 8004c06:	e06a      	b.n	8004cde <HAL_RCC_OscConfig+0x5f6>
 8004c08:	2301      	movs	r3, #1
 8004c0a:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c0e:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8004c12:	fa93 f3a3 	rbit	r3, r3
 8004c16:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return(result);
 8004c1a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c1e:	fab3 f383 	clz	r3, r3
 8004c22:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004c26:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004c2a:	009b      	lsls	r3, r3, #2
 8004c2c:	461a      	mov	r2, r3
 8004c2e:	2300      	movs	r3, #0
 8004c30:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c32:	f7fd f913 	bl	8001e5c <HAL_GetTick>
 8004c36:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c3a:	e00a      	b.n	8004c52 <HAL_RCC_OscConfig+0x56a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c3c:	f7fd f90e 	bl	8001e5c <HAL_GetTick>
 8004c40:	4602      	mov	r2, r0
 8004c42:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004c46:	1ad3      	subs	r3, r2, r3
 8004c48:	2b02      	cmp	r3, #2
 8004c4a:	d902      	bls.n	8004c52 <HAL_RCC_OscConfig+0x56a>
          {
            return HAL_TIMEOUT;
 8004c4c:	2303      	movs	r3, #3
 8004c4e:	f000 bc32 	b.w	80054b6 <HAL_RCC_OscConfig+0xdce>
 8004c52:	2302      	movs	r3, #2
 8004c54:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c58:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8004c5c:	fa93 f3a3 	rbit	r3, r3
 8004c60:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return(result);
 8004c64:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c68:	fab3 f383 	clz	r3, r3
 8004c6c:	b2db      	uxtb	r3, r3
 8004c6e:	095b      	lsrs	r3, r3, #5
 8004c70:	b2db      	uxtb	r3, r3
 8004c72:	f043 0301 	orr.w	r3, r3, #1
 8004c76:	b2db      	uxtb	r3, r3
 8004c78:	2b01      	cmp	r3, #1
 8004c7a:	d102      	bne.n	8004c82 <HAL_RCC_OscConfig+0x59a>
 8004c7c:	4b30      	ldr	r3, [pc, #192]	; (8004d40 <HAL_RCC_OscConfig+0x658>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	e013      	b.n	8004caa <HAL_RCC_OscConfig+0x5c2>
 8004c82:	2302      	movs	r3, #2
 8004c84:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c88:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004c8c:	fa93 f3a3 	rbit	r3, r3
 8004c90:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8004c94:	2302      	movs	r3, #2
 8004c96:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004c9a:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8004c9e:	fa93 f3a3 	rbit	r3, r3
 8004ca2:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004ca6:	4b26      	ldr	r3, [pc, #152]	; (8004d40 <HAL_RCC_OscConfig+0x658>)
 8004ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004caa:	2202      	movs	r2, #2
 8004cac:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8004cb0:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8004cb4:	fa92 f2a2 	rbit	r2, r2
 8004cb8:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return(result);
 8004cbc:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004cc0:	fab2 f282 	clz	r2, r2
 8004cc4:	b252      	sxtb	r2, r2
 8004cc6:	f042 0220 	orr.w	r2, r2, #32
 8004cca:	b252      	sxtb	r2, r2
 8004ccc:	b2d2      	uxtb	r2, r2
 8004cce:	f002 021f 	and.w	r2, r2, #31
 8004cd2:	2101      	movs	r1, #1
 8004cd4:	fa01 f202 	lsl.w	r2, r1, r2
 8004cd8:	4013      	ands	r3, r2
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d1ae      	bne.n	8004c3c <HAL_RCC_OscConfig+0x554>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004cde:	1d3b      	adds	r3, r7, #4
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f003 0308 	and.w	r3, r3, #8
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	f000 80d8 	beq.w	8004e9e <HAL_RCC_OscConfig+0x7b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004cee:	1d3b      	adds	r3, r7, #4
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	699b      	ldr	r3, [r3, #24]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d067      	beq.n	8004dc8 <HAL_RCC_OscConfig+0x6e0>
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004d02:	fa93 f3a3 	rbit	r3, r3
 8004d06:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return(result);
 8004d0a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d0e:	fab3 f383 	clz	r3, r3
 8004d12:	461a      	mov	r2, r3
 8004d14:	4b0b      	ldr	r3, [pc, #44]	; (8004d44 <HAL_RCC_OscConfig+0x65c>)
 8004d16:	4413      	add	r3, r2
 8004d18:	009b      	lsls	r3, r3, #2
 8004d1a:	461a      	mov	r2, r3
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d20:	f7fd f89c 	bl	8001e5c <HAL_GetTick>
 8004d24:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d28:	e00e      	b.n	8004d48 <HAL_RCC_OscConfig+0x660>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004d2a:	f7fd f897 	bl	8001e5c <HAL_GetTick>
 8004d2e:	4602      	mov	r2, r0
 8004d30:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004d34:	1ad3      	subs	r3, r2, r3
 8004d36:	2b02      	cmp	r3, #2
 8004d38:	d906      	bls.n	8004d48 <HAL_RCC_OscConfig+0x660>
        {
          return HAL_TIMEOUT;
 8004d3a:	2303      	movs	r3, #3
 8004d3c:	e3bb      	b.n	80054b6 <HAL_RCC_OscConfig+0xdce>
 8004d3e:	bf00      	nop
 8004d40:	40021000 	.word	0x40021000
 8004d44:	10908120 	.word	0x10908120
 8004d48:	2302      	movs	r3, #2
 8004d4a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d4e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004d52:	fa93 f3a3 	rbit	r3, r3
 8004d56:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8004d5a:	2302      	movs	r3, #2
 8004d5c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8004d60:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004d64:	fa93 f2a3 	rbit	r2, r3
 8004d68:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8004d6c:	601a      	str	r2, [r3, #0]
 8004d6e:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8004d72:	2202      	movs	r2, #2
 8004d74:	601a      	str	r2, [r3, #0]
 8004d76:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	fa93 f2a3 	rbit	r2, r3
 8004d80:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8004d84:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d86:	4ba5      	ldr	r3, [pc, #660]	; (800501c <HAL_RCC_OscConfig+0x934>)
 8004d88:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004d8a:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8004d8e:	2102      	movs	r1, #2
 8004d90:	6019      	str	r1, [r3, #0]
 8004d92:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	fa93 f1a3 	rbit	r1, r3
 8004d9c:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8004da0:	6019      	str	r1, [r3, #0]
  return(result);
 8004da2:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	fab3 f383 	clz	r3, r3
 8004dac:	b25b      	sxtb	r3, r3
 8004dae:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004db2:	b25b      	sxtb	r3, r3
 8004db4:	b2db      	uxtb	r3, r3
 8004db6:	f003 031f 	and.w	r3, r3, #31
 8004dba:	2101      	movs	r1, #1
 8004dbc:	fa01 f303 	lsl.w	r3, r1, r3
 8004dc0:	4013      	ands	r3, r2
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d0b1      	beq.n	8004d2a <HAL_RCC_OscConfig+0x642>
 8004dc6:	e06a      	b.n	8004e9e <HAL_RCC_OscConfig+0x7b6>
 8004dc8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004dcc:	2201      	movs	r2, #1
 8004dce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dd0:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	fa93 f2a3 	rbit	r2, r3
 8004dda:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8004dde:	601a      	str	r2, [r3, #0]
  return(result);
 8004de0:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8004de4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004de6:	fab3 f383 	clz	r3, r3
 8004dea:	461a      	mov	r2, r3
 8004dec:	4b8c      	ldr	r3, [pc, #560]	; (8005020 <HAL_RCC_OscConfig+0x938>)
 8004dee:	4413      	add	r3, r2
 8004df0:	009b      	lsls	r3, r3, #2
 8004df2:	461a      	mov	r2, r3
 8004df4:	2300      	movs	r3, #0
 8004df6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004df8:	f7fd f830 	bl	8001e5c <HAL_GetTick>
 8004dfc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e00:	e009      	b.n	8004e16 <HAL_RCC_OscConfig+0x72e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004e02:	f7fd f82b 	bl	8001e5c <HAL_GetTick>
 8004e06:	4602      	mov	r2, r0
 8004e08:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004e0c:	1ad3      	subs	r3, r2, r3
 8004e0e:	2b02      	cmp	r3, #2
 8004e10:	d901      	bls.n	8004e16 <HAL_RCC_OscConfig+0x72e>
        {
          return HAL_TIMEOUT;
 8004e12:	2303      	movs	r3, #3
 8004e14:	e34f      	b.n	80054b6 <HAL_RCC_OscConfig+0xdce>
 8004e16:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8004e1a:	2202      	movs	r2, #2
 8004e1c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e1e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	fa93 f2a3 	rbit	r2, r3
 8004e28:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8004e2c:	601a      	str	r2, [r3, #0]
 8004e2e:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8004e32:	2202      	movs	r2, #2
 8004e34:	601a      	str	r2, [r3, #0]
 8004e36:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	fa93 f2a3 	rbit	r2, r3
 8004e40:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8004e44:	601a      	str	r2, [r3, #0]
 8004e46:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8004e4a:	2202      	movs	r2, #2
 8004e4c:	601a      	str	r2, [r3, #0]
 8004e4e:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	fa93 f2a3 	rbit	r2, r3
 8004e58:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8004e5c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e5e:	4b6f      	ldr	r3, [pc, #444]	; (800501c <HAL_RCC_OscConfig+0x934>)
 8004e60:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004e62:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004e66:	2102      	movs	r1, #2
 8004e68:	6019      	str	r1, [r3, #0]
 8004e6a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	fa93 f1a3 	rbit	r1, r3
 8004e74:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8004e78:	6019      	str	r1, [r3, #0]
  return(result);
 8004e7a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	fab3 f383 	clz	r3, r3
 8004e84:	b25b      	sxtb	r3, r3
 8004e86:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004e8a:	b25b      	sxtb	r3, r3
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	f003 031f 	and.w	r3, r3, #31
 8004e92:	2101      	movs	r1, #1
 8004e94:	fa01 f303 	lsl.w	r3, r1, r3
 8004e98:	4013      	ands	r3, r2
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d1b1      	bne.n	8004e02 <HAL_RCC_OscConfig+0x71a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e9e:	1d3b      	adds	r3, r7, #4
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f003 0304 	and.w	r3, r3, #4
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	f000 8159 	beq.w	8005160 <HAL_RCC_OscConfig+0xa78>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004eae:	2300      	movs	r3, #0
 8004eb0:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004eb4:	4b59      	ldr	r3, [pc, #356]	; (800501c <HAL_RCC_OscConfig+0x934>)
 8004eb6:	69db      	ldr	r3, [r3, #28]
 8004eb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d112      	bne.n	8004ee6 <HAL_RCC_OscConfig+0x7fe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ec0:	4a56      	ldr	r2, [pc, #344]	; (800501c <HAL_RCC_OscConfig+0x934>)
 8004ec2:	4b56      	ldr	r3, [pc, #344]	; (800501c <HAL_RCC_OscConfig+0x934>)
 8004ec4:	69db      	ldr	r3, [r3, #28]
 8004ec6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004eca:	61d3      	str	r3, [r2, #28]
 8004ecc:	4b53      	ldr	r3, [pc, #332]	; (800501c <HAL_RCC_OscConfig+0x934>)
 8004ece:	69db      	ldr	r3, [r3, #28]
 8004ed0:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8004ed4:	f107 030c 	add.w	r3, r7, #12
 8004ed8:	601a      	str	r2, [r3, #0]
 8004eda:	f107 030c 	add.w	r3, r7, #12
 8004ede:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ee6:	4b4f      	ldr	r3, [pc, #316]	; (8005024 <HAL_RCC_OscConfig+0x93c>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d11a      	bne.n	8004f28 <HAL_RCC_OscConfig+0x840>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ef2:	4a4c      	ldr	r2, [pc, #304]	; (8005024 <HAL_RCC_OscConfig+0x93c>)
 8004ef4:	4b4b      	ldr	r3, [pc, #300]	; (8005024 <HAL_RCC_OscConfig+0x93c>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004efc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004efe:	f7fc ffad 	bl	8001e5c <HAL_GetTick>
 8004f02:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f06:	e009      	b.n	8004f1c <HAL_RCC_OscConfig+0x834>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f08:	f7fc ffa8 	bl	8001e5c <HAL_GetTick>
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004f12:	1ad3      	subs	r3, r2, r3
 8004f14:	2b64      	cmp	r3, #100	; 0x64
 8004f16:	d901      	bls.n	8004f1c <HAL_RCC_OscConfig+0x834>
        {
          return HAL_TIMEOUT;
 8004f18:	2303      	movs	r3, #3
 8004f1a:	e2cc      	b.n	80054b6 <HAL_RCC_OscConfig+0xdce>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f1c:	4b41      	ldr	r3, [pc, #260]	; (8005024 <HAL_RCC_OscConfig+0x93c>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d0ef      	beq.n	8004f08 <HAL_RCC_OscConfig+0x820>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f28:	1d3b      	adds	r3, r7, #4
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	68db      	ldr	r3, [r3, #12]
 8004f2e:	2b01      	cmp	r3, #1
 8004f30:	d106      	bne.n	8004f40 <HAL_RCC_OscConfig+0x858>
 8004f32:	4a3a      	ldr	r2, [pc, #232]	; (800501c <HAL_RCC_OscConfig+0x934>)
 8004f34:	4b39      	ldr	r3, [pc, #228]	; (800501c <HAL_RCC_OscConfig+0x934>)
 8004f36:	6a1b      	ldr	r3, [r3, #32]
 8004f38:	f043 0301 	orr.w	r3, r3, #1
 8004f3c:	6213      	str	r3, [r2, #32]
 8004f3e:	e02f      	b.n	8004fa0 <HAL_RCC_OscConfig+0x8b8>
 8004f40:	1d3b      	adds	r3, r7, #4
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	68db      	ldr	r3, [r3, #12]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d10c      	bne.n	8004f64 <HAL_RCC_OscConfig+0x87c>
 8004f4a:	4a34      	ldr	r2, [pc, #208]	; (800501c <HAL_RCC_OscConfig+0x934>)
 8004f4c:	4b33      	ldr	r3, [pc, #204]	; (800501c <HAL_RCC_OscConfig+0x934>)
 8004f4e:	6a1b      	ldr	r3, [r3, #32]
 8004f50:	f023 0301 	bic.w	r3, r3, #1
 8004f54:	6213      	str	r3, [r2, #32]
 8004f56:	4a31      	ldr	r2, [pc, #196]	; (800501c <HAL_RCC_OscConfig+0x934>)
 8004f58:	4b30      	ldr	r3, [pc, #192]	; (800501c <HAL_RCC_OscConfig+0x934>)
 8004f5a:	6a1b      	ldr	r3, [r3, #32]
 8004f5c:	f023 0304 	bic.w	r3, r3, #4
 8004f60:	6213      	str	r3, [r2, #32]
 8004f62:	e01d      	b.n	8004fa0 <HAL_RCC_OscConfig+0x8b8>
 8004f64:	1d3b      	adds	r3, r7, #4
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	68db      	ldr	r3, [r3, #12]
 8004f6a:	2b05      	cmp	r3, #5
 8004f6c:	d10c      	bne.n	8004f88 <HAL_RCC_OscConfig+0x8a0>
 8004f6e:	4a2b      	ldr	r2, [pc, #172]	; (800501c <HAL_RCC_OscConfig+0x934>)
 8004f70:	4b2a      	ldr	r3, [pc, #168]	; (800501c <HAL_RCC_OscConfig+0x934>)
 8004f72:	6a1b      	ldr	r3, [r3, #32]
 8004f74:	f043 0304 	orr.w	r3, r3, #4
 8004f78:	6213      	str	r3, [r2, #32]
 8004f7a:	4a28      	ldr	r2, [pc, #160]	; (800501c <HAL_RCC_OscConfig+0x934>)
 8004f7c:	4b27      	ldr	r3, [pc, #156]	; (800501c <HAL_RCC_OscConfig+0x934>)
 8004f7e:	6a1b      	ldr	r3, [r3, #32]
 8004f80:	f043 0301 	orr.w	r3, r3, #1
 8004f84:	6213      	str	r3, [r2, #32]
 8004f86:	e00b      	b.n	8004fa0 <HAL_RCC_OscConfig+0x8b8>
 8004f88:	4a24      	ldr	r2, [pc, #144]	; (800501c <HAL_RCC_OscConfig+0x934>)
 8004f8a:	4b24      	ldr	r3, [pc, #144]	; (800501c <HAL_RCC_OscConfig+0x934>)
 8004f8c:	6a1b      	ldr	r3, [r3, #32]
 8004f8e:	f023 0301 	bic.w	r3, r3, #1
 8004f92:	6213      	str	r3, [r2, #32]
 8004f94:	4a21      	ldr	r2, [pc, #132]	; (800501c <HAL_RCC_OscConfig+0x934>)
 8004f96:	4b21      	ldr	r3, [pc, #132]	; (800501c <HAL_RCC_OscConfig+0x934>)
 8004f98:	6a1b      	ldr	r3, [r3, #32]
 8004f9a:	f023 0304 	bic.w	r3, r3, #4
 8004f9e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004fa0:	1d3b      	adds	r3, r7, #4
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	68db      	ldr	r3, [r3, #12]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d06b      	beq.n	8005082 <HAL_RCC_OscConfig+0x99a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004faa:	f7fc ff57 	bl	8001e5c <HAL_GetTick>
 8004fae:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fb2:	e00b      	b.n	8004fcc <HAL_RCC_OscConfig+0x8e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004fb4:	f7fc ff52 	bl	8001e5c <HAL_GetTick>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004fbe:	1ad3      	subs	r3, r2, r3
 8004fc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d901      	bls.n	8004fcc <HAL_RCC_OscConfig+0x8e4>
        {
          return HAL_TIMEOUT;
 8004fc8:	2303      	movs	r3, #3
 8004fca:	e274      	b.n	80054b6 <HAL_RCC_OscConfig+0xdce>
 8004fcc:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8004fd0:	2202      	movs	r2, #2
 8004fd2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fd4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	fa93 f2a3 	rbit	r2, r3
 8004fde:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8004fe2:	601a      	str	r2, [r3, #0]
 8004fe4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004fe8:	2202      	movs	r2, #2
 8004fea:	601a      	str	r2, [r3, #0]
 8004fec:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	fa93 f2a3 	rbit	r2, r3
 8004ff6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8004ffa:	601a      	str	r2, [r3, #0]
  return(result);
 8004ffc:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8005000:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005002:	fab3 f383 	clz	r3, r3
 8005006:	b2db      	uxtb	r3, r3
 8005008:	095b      	lsrs	r3, r3, #5
 800500a:	b2db      	uxtb	r3, r3
 800500c:	f043 0302 	orr.w	r3, r3, #2
 8005010:	b2db      	uxtb	r3, r3
 8005012:	2b02      	cmp	r3, #2
 8005014:	d108      	bne.n	8005028 <HAL_RCC_OscConfig+0x940>
 8005016:	4b01      	ldr	r3, [pc, #4]	; (800501c <HAL_RCC_OscConfig+0x934>)
 8005018:	6a1b      	ldr	r3, [r3, #32]
 800501a:	e013      	b.n	8005044 <HAL_RCC_OscConfig+0x95c>
 800501c:	40021000 	.word	0x40021000
 8005020:	10908120 	.word	0x10908120
 8005024:	40007000 	.word	0x40007000
 8005028:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800502c:	2202      	movs	r2, #2
 800502e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005030:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	fa93 f2a3 	rbit	r2, r3
 800503a:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800503e:	601a      	str	r2, [r3, #0]
 8005040:	4bbb      	ldr	r3, [pc, #748]	; (8005330 <HAL_RCC_OscConfig+0xc48>)
 8005042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005044:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8005048:	2102      	movs	r1, #2
 800504a:	6011      	str	r1, [r2, #0]
 800504c:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8005050:	6812      	ldr	r2, [r2, #0]
 8005052:	fa92 f1a2 	rbit	r1, r2
 8005056:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800505a:	6011      	str	r1, [r2, #0]
  return(result);
 800505c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8005060:	6812      	ldr	r2, [r2, #0]
 8005062:	fab2 f282 	clz	r2, r2
 8005066:	b252      	sxtb	r2, r2
 8005068:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800506c:	b252      	sxtb	r2, r2
 800506e:	b2d2      	uxtb	r2, r2
 8005070:	f002 021f 	and.w	r2, r2, #31
 8005074:	2101      	movs	r1, #1
 8005076:	fa01 f202 	lsl.w	r2, r1, r2
 800507a:	4013      	ands	r3, r2
 800507c:	2b00      	cmp	r3, #0
 800507e:	d099      	beq.n	8004fb4 <HAL_RCC_OscConfig+0x8cc>
 8005080:	e064      	b.n	800514c <HAL_RCC_OscConfig+0xa64>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005082:	f7fc feeb 	bl	8001e5c <HAL_GetTick>
 8005086:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800508a:	e00b      	b.n	80050a4 <HAL_RCC_OscConfig+0x9bc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800508c:	f7fc fee6 	bl	8001e5c <HAL_GetTick>
 8005090:	4602      	mov	r2, r0
 8005092:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005096:	1ad3      	subs	r3, r2, r3
 8005098:	f241 3288 	movw	r2, #5000	; 0x1388
 800509c:	4293      	cmp	r3, r2
 800509e:	d901      	bls.n	80050a4 <HAL_RCC_OscConfig+0x9bc>
        {
          return HAL_TIMEOUT;
 80050a0:	2303      	movs	r3, #3
 80050a2:	e208      	b.n	80054b6 <HAL_RCC_OscConfig+0xdce>
 80050a4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80050a8:	2202      	movs	r2, #2
 80050aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050ac:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	fa93 f2a3 	rbit	r2, r3
 80050b6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80050ba:	601a      	str	r2, [r3, #0]
 80050bc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80050c0:	2202      	movs	r2, #2
 80050c2:	601a      	str	r2, [r3, #0]
 80050c4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	fa93 f2a3 	rbit	r2, r3
 80050ce:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80050d2:	601a      	str	r2, [r3, #0]
  return(result);
 80050d4:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80050d8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050da:	fab3 f383 	clz	r3, r3
 80050de:	b2db      	uxtb	r3, r3
 80050e0:	095b      	lsrs	r3, r3, #5
 80050e2:	b2db      	uxtb	r3, r3
 80050e4:	f043 0302 	orr.w	r3, r3, #2
 80050e8:	b2db      	uxtb	r3, r3
 80050ea:	2b02      	cmp	r3, #2
 80050ec:	d102      	bne.n	80050f4 <HAL_RCC_OscConfig+0xa0c>
 80050ee:	4b90      	ldr	r3, [pc, #576]	; (8005330 <HAL_RCC_OscConfig+0xc48>)
 80050f0:	6a1b      	ldr	r3, [r3, #32]
 80050f2:	e00d      	b.n	8005110 <HAL_RCC_OscConfig+0xa28>
 80050f4:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80050f8:	2202      	movs	r2, #2
 80050fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050fc:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	fa93 f2a3 	rbit	r2, r3
 8005106:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800510a:	601a      	str	r2, [r3, #0]
 800510c:	4b88      	ldr	r3, [pc, #544]	; (8005330 <HAL_RCC_OscConfig+0xc48>)
 800510e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005110:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8005114:	2102      	movs	r1, #2
 8005116:	6011      	str	r1, [r2, #0]
 8005118:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800511c:	6812      	ldr	r2, [r2, #0]
 800511e:	fa92 f1a2 	rbit	r1, r2
 8005122:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8005126:	6011      	str	r1, [r2, #0]
  return(result);
 8005128:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800512c:	6812      	ldr	r2, [r2, #0]
 800512e:	fab2 f282 	clz	r2, r2
 8005132:	b252      	sxtb	r2, r2
 8005134:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005138:	b252      	sxtb	r2, r2
 800513a:	b2d2      	uxtb	r2, r2
 800513c:	f002 021f 	and.w	r2, r2, #31
 8005140:	2101      	movs	r1, #1
 8005142:	fa01 f202 	lsl.w	r2, r1, r2
 8005146:	4013      	ands	r3, r2
 8005148:	2b00      	cmp	r3, #0
 800514a:	d19f      	bne.n	800508c <HAL_RCC_OscConfig+0x9a4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800514c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8005150:	2b01      	cmp	r3, #1
 8005152:	d105      	bne.n	8005160 <HAL_RCC_OscConfig+0xa78>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005154:	4a76      	ldr	r2, [pc, #472]	; (8005330 <HAL_RCC_OscConfig+0xc48>)
 8005156:	4b76      	ldr	r3, [pc, #472]	; (8005330 <HAL_RCC_OscConfig+0xc48>)
 8005158:	69db      	ldr	r3, [r3, #28]
 800515a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800515e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005160:	1d3b      	adds	r3, r7, #4
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	69db      	ldr	r3, [r3, #28]
 8005166:	2b00      	cmp	r3, #0
 8005168:	f000 81a4 	beq.w	80054b4 <HAL_RCC_OscConfig+0xdcc>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800516c:	4b70      	ldr	r3, [pc, #448]	; (8005330 <HAL_RCC_OscConfig+0xc48>)
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	f003 030c 	and.w	r3, r3, #12
 8005174:	2b08      	cmp	r3, #8
 8005176:	f000 819b 	beq.w	80054b0 <HAL_RCC_OscConfig+0xdc8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800517a:	1d3b      	adds	r3, r7, #4
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	69db      	ldr	r3, [r3, #28]
 8005180:	2b02      	cmp	r3, #2
 8005182:	f040 8113 	bne.w	80053ac <HAL_RCC_OscConfig+0xcc4>
 8005186:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800518a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800518e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005190:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	fa93 f2a3 	rbit	r2, r3
 800519a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800519e:	601a      	str	r2, [r3, #0]
  return(result);
 80051a0:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80051a4:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051a6:	fab3 f383 	clz	r3, r3
 80051aa:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80051ae:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80051b2:	009b      	lsls	r3, r3, #2
 80051b4:	461a      	mov	r2, r3
 80051b6:	2300      	movs	r3, #0
 80051b8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051ba:	f7fc fe4f 	bl	8001e5c <HAL_GetTick>
 80051be:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051c2:	e009      	b.n	80051d8 <HAL_RCC_OscConfig+0xaf0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80051c4:	f7fc fe4a 	bl	8001e5c <HAL_GetTick>
 80051c8:	4602      	mov	r2, r0
 80051ca:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80051ce:	1ad3      	subs	r3, r2, r3
 80051d0:	2b02      	cmp	r3, #2
 80051d2:	d901      	bls.n	80051d8 <HAL_RCC_OscConfig+0xaf0>
          {
            return HAL_TIMEOUT;
 80051d4:	2303      	movs	r3, #3
 80051d6:	e16e      	b.n	80054b6 <HAL_RCC_OscConfig+0xdce>
 80051d8:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80051dc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80051e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051e2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	fa93 f2a3 	rbit	r2, r3
 80051ec:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80051f0:	601a      	str	r2, [r3, #0]
  return(result);
 80051f2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80051f6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051f8:	fab3 f383 	clz	r3, r3
 80051fc:	b2db      	uxtb	r3, r3
 80051fe:	095b      	lsrs	r3, r3, #5
 8005200:	b2db      	uxtb	r3, r3
 8005202:	f043 0301 	orr.w	r3, r3, #1
 8005206:	b2db      	uxtb	r3, r3
 8005208:	2b01      	cmp	r3, #1
 800520a:	d102      	bne.n	8005212 <HAL_RCC_OscConfig+0xb2a>
 800520c:	4b48      	ldr	r3, [pc, #288]	; (8005330 <HAL_RCC_OscConfig+0xc48>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	e01b      	b.n	800524a <HAL_RCC_OscConfig+0xb62>
 8005212:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005216:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800521a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800521c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	fa93 f2a3 	rbit	r2, r3
 8005226:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800522a:	601a      	str	r2, [r3, #0]
 800522c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8005230:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005234:	601a      	str	r2, [r3, #0]
 8005236:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	fa93 f2a3 	rbit	r2, r3
 8005240:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8005244:	601a      	str	r2, [r3, #0]
 8005246:	4b3a      	ldr	r3, [pc, #232]	; (8005330 <HAL_RCC_OscConfig+0xc48>)
 8005248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800524a:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800524e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005252:	6011      	str	r1, [r2, #0]
 8005254:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8005258:	6812      	ldr	r2, [r2, #0]
 800525a:	fa92 f1a2 	rbit	r1, r2
 800525e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8005262:	6011      	str	r1, [r2, #0]
  return(result);
 8005264:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8005268:	6812      	ldr	r2, [r2, #0]
 800526a:	fab2 f282 	clz	r2, r2
 800526e:	b252      	sxtb	r2, r2
 8005270:	f042 0220 	orr.w	r2, r2, #32
 8005274:	b252      	sxtb	r2, r2
 8005276:	b2d2      	uxtb	r2, r2
 8005278:	f002 021f 	and.w	r2, r2, #31
 800527c:	2101      	movs	r1, #1
 800527e:	fa01 f202 	lsl.w	r2, r1, r2
 8005282:	4013      	ands	r3, r2
 8005284:	2b00      	cmp	r3, #0
 8005286:	d19d      	bne.n	80051c4 <HAL_RCC_OscConfig+0xadc>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005288:	4829      	ldr	r0, [pc, #164]	; (8005330 <HAL_RCC_OscConfig+0xc48>)
 800528a:	4b29      	ldr	r3, [pc, #164]	; (8005330 <HAL_RCC_OscConfig+0xc48>)
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005292:	1d3b      	adds	r3, r7, #4
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005298:	1d3b      	adds	r3, r7, #4
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	6a1b      	ldr	r3, [r3, #32]
 800529e:	430b      	orrs	r3, r1
 80052a0:	4313      	orrs	r3, r2
 80052a2:	6043      	str	r3, [r0, #4]
 80052a4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80052a8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80052ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052ae:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	fa93 f2a3 	rbit	r2, r3
 80052b8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80052bc:	601a      	str	r2, [r3, #0]
  return(result);
 80052be:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80052c2:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80052c4:	fab3 f383 	clz	r3, r3
 80052c8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80052cc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80052d0:	009b      	lsls	r3, r3, #2
 80052d2:	461a      	mov	r2, r3
 80052d4:	2301      	movs	r3, #1
 80052d6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052d8:	f7fc fdc0 	bl	8001e5c <HAL_GetTick>
 80052dc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80052e0:	e009      	b.n	80052f6 <HAL_RCC_OscConfig+0xc0e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80052e2:	f7fc fdbb 	bl	8001e5c <HAL_GetTick>
 80052e6:	4602      	mov	r2, r0
 80052e8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80052ec:	1ad3      	subs	r3, r2, r3
 80052ee:	2b02      	cmp	r3, #2
 80052f0:	d901      	bls.n	80052f6 <HAL_RCC_OscConfig+0xc0e>
          {
            return HAL_TIMEOUT;
 80052f2:	2303      	movs	r3, #3
 80052f4:	e0df      	b.n	80054b6 <HAL_RCC_OscConfig+0xdce>
 80052f6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80052fa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80052fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005300:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	fa93 f2a3 	rbit	r2, r3
 800530a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800530e:	601a      	str	r2, [r3, #0]
  return(result);
 8005310:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005314:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005316:	fab3 f383 	clz	r3, r3
 800531a:	b2db      	uxtb	r3, r3
 800531c:	095b      	lsrs	r3, r3, #5
 800531e:	b2db      	uxtb	r3, r3
 8005320:	f043 0301 	orr.w	r3, r3, #1
 8005324:	b2db      	uxtb	r3, r3
 8005326:	2b01      	cmp	r3, #1
 8005328:	d104      	bne.n	8005334 <HAL_RCC_OscConfig+0xc4c>
 800532a:	4b01      	ldr	r3, [pc, #4]	; (8005330 <HAL_RCC_OscConfig+0xc48>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	e01d      	b.n	800536c <HAL_RCC_OscConfig+0xc84>
 8005330:	40021000 	.word	0x40021000
 8005334:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005338:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800533c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800533e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	fa93 f2a3 	rbit	r2, r3
 8005348:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800534c:	601a      	str	r2, [r3, #0]
 800534e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005352:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005356:	601a      	str	r2, [r3, #0]
 8005358:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	fa93 f2a3 	rbit	r2, r3
 8005362:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005366:	601a      	str	r2, [r3, #0]
 8005368:	4b55      	ldr	r3, [pc, #340]	; (80054c0 <HAL_RCC_OscConfig+0xdd8>)
 800536a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800536c:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8005370:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005374:	6011      	str	r1, [r2, #0]
 8005376:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800537a:	6812      	ldr	r2, [r2, #0]
 800537c:	fa92 f1a2 	rbit	r1, r2
 8005380:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005384:	6011      	str	r1, [r2, #0]
  return(result);
 8005386:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800538a:	6812      	ldr	r2, [r2, #0]
 800538c:	fab2 f282 	clz	r2, r2
 8005390:	b252      	sxtb	r2, r2
 8005392:	f042 0220 	orr.w	r2, r2, #32
 8005396:	b252      	sxtb	r2, r2
 8005398:	b2d2      	uxtb	r2, r2
 800539a:	f002 021f 	and.w	r2, r2, #31
 800539e:	2101      	movs	r1, #1
 80053a0:	fa01 f202 	lsl.w	r2, r1, r2
 80053a4:	4013      	ands	r3, r2
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d09b      	beq.n	80052e2 <HAL_RCC_OscConfig+0xbfa>
 80053aa:	e083      	b.n	80054b4 <HAL_RCC_OscConfig+0xdcc>
 80053ac:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80053b0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80053b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053b6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	fa93 f2a3 	rbit	r2, r3
 80053c0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80053c4:	601a      	str	r2, [r3, #0]
  return(result);
 80053c6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80053ca:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053cc:	fab3 f383 	clz	r3, r3
 80053d0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80053d4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80053d8:	009b      	lsls	r3, r3, #2
 80053da:	461a      	mov	r2, r3
 80053dc:	2300      	movs	r3, #0
 80053de:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053e0:	f7fc fd3c 	bl	8001e5c <HAL_GetTick>
 80053e4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053e8:	e009      	b.n	80053fe <HAL_RCC_OscConfig+0xd16>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80053ea:	f7fc fd37 	bl	8001e5c <HAL_GetTick>
 80053ee:	4602      	mov	r2, r0
 80053f0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80053f4:	1ad3      	subs	r3, r2, r3
 80053f6:	2b02      	cmp	r3, #2
 80053f8:	d901      	bls.n	80053fe <HAL_RCC_OscConfig+0xd16>
          {
            return HAL_TIMEOUT;
 80053fa:	2303      	movs	r3, #3
 80053fc:	e05b      	b.n	80054b6 <HAL_RCC_OscConfig+0xdce>
 80053fe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005402:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005406:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005408:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	fa93 f2a3 	rbit	r2, r3
 8005412:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005416:	601a      	str	r2, [r3, #0]
  return(result);
 8005418:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800541c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800541e:	fab3 f383 	clz	r3, r3
 8005422:	b2db      	uxtb	r3, r3
 8005424:	095b      	lsrs	r3, r3, #5
 8005426:	b2db      	uxtb	r3, r3
 8005428:	f043 0301 	orr.w	r3, r3, #1
 800542c:	b2db      	uxtb	r3, r3
 800542e:	2b01      	cmp	r3, #1
 8005430:	d102      	bne.n	8005438 <HAL_RCC_OscConfig+0xd50>
 8005432:	4b23      	ldr	r3, [pc, #140]	; (80054c0 <HAL_RCC_OscConfig+0xdd8>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	e01b      	b.n	8005470 <HAL_RCC_OscConfig+0xd88>
 8005438:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800543c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005440:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005442:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	fa93 f2a3 	rbit	r2, r3
 800544c:	f107 0320 	add.w	r3, r7, #32
 8005450:	601a      	str	r2, [r3, #0]
 8005452:	f107 031c 	add.w	r3, r7, #28
 8005456:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800545a:	601a      	str	r2, [r3, #0]
 800545c:	f107 031c 	add.w	r3, r7, #28
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	fa93 f2a3 	rbit	r2, r3
 8005466:	f107 0318 	add.w	r3, r7, #24
 800546a:	601a      	str	r2, [r3, #0]
 800546c:	4b14      	ldr	r3, [pc, #80]	; (80054c0 <HAL_RCC_OscConfig+0xdd8>)
 800546e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005470:	f107 0214 	add.w	r2, r7, #20
 8005474:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005478:	6011      	str	r1, [r2, #0]
 800547a:	f107 0214 	add.w	r2, r7, #20
 800547e:	6812      	ldr	r2, [r2, #0]
 8005480:	fa92 f1a2 	rbit	r1, r2
 8005484:	f107 0210 	add.w	r2, r7, #16
 8005488:	6011      	str	r1, [r2, #0]
  return(result);
 800548a:	f107 0210 	add.w	r2, r7, #16
 800548e:	6812      	ldr	r2, [r2, #0]
 8005490:	fab2 f282 	clz	r2, r2
 8005494:	b252      	sxtb	r2, r2
 8005496:	f042 0220 	orr.w	r2, r2, #32
 800549a:	b252      	sxtb	r2, r2
 800549c:	b2d2      	uxtb	r2, r2
 800549e:	f002 021f 	and.w	r2, r2, #31
 80054a2:	2101      	movs	r1, #1
 80054a4:	fa01 f202 	lsl.w	r2, r1, r2
 80054a8:	4013      	ands	r3, r2
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d19d      	bne.n	80053ea <HAL_RCC_OscConfig+0xd02>
 80054ae:	e001      	b.n	80054b4 <HAL_RCC_OscConfig+0xdcc>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80054b0:	2301      	movs	r3, #1
 80054b2:	e000      	b.n	80054b6 <HAL_RCC_OscConfig+0xdce>
    }
  }
  
  return HAL_OK;
 80054b4:	2300      	movs	r3, #0
}
 80054b6:	4618      	mov	r0, r3
 80054b8:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80054bc:	46bd      	mov	sp, r7
 80054be:	bd80      	pop	{r7, pc}
 80054c0:	40021000 	.word	0x40021000

080054c4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b09e      	sub	sp, #120	; 0x78
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
 80054cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80054ce:	2300      	movs	r3, #0
 80054d0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d101      	bne.n	80054dc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80054d8:	2301      	movs	r3, #1
 80054da:	e164      	b.n	80057a6 <HAL_RCC_ClockConfig+0x2e2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80054dc:	4b92      	ldr	r3, [pc, #584]	; (8005728 <HAL_RCC_ClockConfig+0x264>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f003 0207 	and.w	r2, r3, #7
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	429a      	cmp	r2, r3
 80054e8:	d210      	bcs.n	800550c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054ea:	498f      	ldr	r1, [pc, #572]	; (8005728 <HAL_RCC_ClockConfig+0x264>)
 80054ec:	4b8e      	ldr	r3, [pc, #568]	; (8005728 <HAL_RCC_ClockConfig+0x264>)
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f023 0207 	bic.w	r2, r3, #7
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	4313      	orrs	r3, r2
 80054f8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80054fa:	4b8b      	ldr	r3, [pc, #556]	; (8005728 <HAL_RCC_ClockConfig+0x264>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f003 0207 	and.w	r2, r3, #7
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	429a      	cmp	r2, r3
 8005506:	d001      	beq.n	800550c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	e14c      	b.n	80057a6 <HAL_RCC_ClockConfig+0x2e2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f003 0302 	and.w	r3, r3, #2
 8005514:	2b00      	cmp	r3, #0
 8005516:	d008      	beq.n	800552a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005518:	4984      	ldr	r1, [pc, #528]	; (800572c <HAL_RCC_ClockConfig+0x268>)
 800551a:	4b84      	ldr	r3, [pc, #528]	; (800572c <HAL_RCC_ClockConfig+0x268>)
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	689b      	ldr	r3, [r3, #8]
 8005526:	4313      	orrs	r3, r2
 8005528:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f003 0301 	and.w	r3, r3, #1
 8005532:	2b00      	cmp	r3, #0
 8005534:	f000 80df 	beq.w	80056f6 <HAL_RCC_ClockConfig+0x232>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	2b01      	cmp	r3, #1
 800553e:	d13d      	bne.n	80055bc <HAL_RCC_ClockConfig+0xf8>
 8005540:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005544:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005546:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005548:	fa93 f3a3 	rbit	r3, r3
 800554c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return(result);
 800554e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005550:	fab3 f383 	clz	r3, r3
 8005554:	b2db      	uxtb	r3, r3
 8005556:	095b      	lsrs	r3, r3, #5
 8005558:	b2db      	uxtb	r3, r3
 800555a:	f043 0301 	orr.w	r3, r3, #1
 800555e:	b2db      	uxtb	r3, r3
 8005560:	2b01      	cmp	r3, #1
 8005562:	d102      	bne.n	800556a <HAL_RCC_ClockConfig+0xa6>
 8005564:	4b71      	ldr	r3, [pc, #452]	; (800572c <HAL_RCC_ClockConfig+0x268>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	e00f      	b.n	800558a <HAL_RCC_ClockConfig+0xc6>
 800556a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800556e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005570:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005572:	fa93 f3a3 	rbit	r3, r3
 8005576:	667b      	str	r3, [r7, #100]	; 0x64
 8005578:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800557c:	663b      	str	r3, [r7, #96]	; 0x60
 800557e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005580:	fa93 f3a3 	rbit	r3, r3
 8005584:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005586:	4b69      	ldr	r3, [pc, #420]	; (800572c <HAL_RCC_ClockConfig+0x268>)
 8005588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800558a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800558e:	65ba      	str	r2, [r7, #88]	; 0x58
 8005590:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005592:	fa92 f2a2 	rbit	r2, r2
 8005596:	657a      	str	r2, [r7, #84]	; 0x54
  return(result);
 8005598:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800559a:	fab2 f282 	clz	r2, r2
 800559e:	b252      	sxtb	r2, r2
 80055a0:	f042 0220 	orr.w	r2, r2, #32
 80055a4:	b252      	sxtb	r2, r2
 80055a6:	b2d2      	uxtb	r2, r2
 80055a8:	f002 021f 	and.w	r2, r2, #31
 80055ac:	2101      	movs	r1, #1
 80055ae:	fa01 f202 	lsl.w	r2, r1, r2
 80055b2:	4013      	ands	r3, r2
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d17d      	bne.n	80056b4 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 80055b8:	2301      	movs	r3, #1
 80055ba:	e0f4      	b.n	80057a6 <HAL_RCC_ClockConfig+0x2e2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	2b02      	cmp	r3, #2
 80055c2:	d13d      	bne.n	8005640 <HAL_RCC_ClockConfig+0x17c>
 80055c4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80055c8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80055cc:	fa93 f3a3 	rbit	r3, r3
 80055d0:	64fb      	str	r3, [r7, #76]	; 0x4c
  return(result);
 80055d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055d4:	fab3 f383 	clz	r3, r3
 80055d8:	b2db      	uxtb	r3, r3
 80055da:	095b      	lsrs	r3, r3, #5
 80055dc:	b2db      	uxtb	r3, r3
 80055de:	f043 0301 	orr.w	r3, r3, #1
 80055e2:	b2db      	uxtb	r3, r3
 80055e4:	2b01      	cmp	r3, #1
 80055e6:	d102      	bne.n	80055ee <HAL_RCC_ClockConfig+0x12a>
 80055e8:	4b50      	ldr	r3, [pc, #320]	; (800572c <HAL_RCC_ClockConfig+0x268>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	e00f      	b.n	800560e <HAL_RCC_ClockConfig+0x14a>
 80055ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80055f2:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80055f6:	fa93 f3a3 	rbit	r3, r3
 80055fa:	647b      	str	r3, [r7, #68]	; 0x44
 80055fc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005600:	643b      	str	r3, [r7, #64]	; 0x40
 8005602:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005604:	fa93 f3a3 	rbit	r3, r3
 8005608:	63fb      	str	r3, [r7, #60]	; 0x3c
 800560a:	4b48      	ldr	r3, [pc, #288]	; (800572c <HAL_RCC_ClockConfig+0x268>)
 800560c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800560e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005612:	63ba      	str	r2, [r7, #56]	; 0x38
 8005614:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005616:	fa92 f2a2 	rbit	r2, r2
 800561a:	637a      	str	r2, [r7, #52]	; 0x34
  return(result);
 800561c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800561e:	fab2 f282 	clz	r2, r2
 8005622:	b252      	sxtb	r2, r2
 8005624:	f042 0220 	orr.w	r2, r2, #32
 8005628:	b252      	sxtb	r2, r2
 800562a:	b2d2      	uxtb	r2, r2
 800562c:	f002 021f 	and.w	r2, r2, #31
 8005630:	2101      	movs	r1, #1
 8005632:	fa01 f202 	lsl.w	r2, r1, r2
 8005636:	4013      	ands	r3, r2
 8005638:	2b00      	cmp	r3, #0
 800563a:	d13b      	bne.n	80056b4 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 800563c:	2301      	movs	r3, #1
 800563e:	e0b2      	b.n	80057a6 <HAL_RCC_ClockConfig+0x2e2>
 8005640:	2302      	movs	r3, #2
 8005642:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005646:	fa93 f3a3 	rbit	r3, r3
 800564a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 800564c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800564e:	fab3 f383 	clz	r3, r3
 8005652:	b2db      	uxtb	r3, r3
 8005654:	095b      	lsrs	r3, r3, #5
 8005656:	b2db      	uxtb	r3, r3
 8005658:	f043 0301 	orr.w	r3, r3, #1
 800565c:	b2db      	uxtb	r3, r3
 800565e:	2b01      	cmp	r3, #1
 8005660:	d102      	bne.n	8005668 <HAL_RCC_ClockConfig+0x1a4>
 8005662:	4b32      	ldr	r3, [pc, #200]	; (800572c <HAL_RCC_ClockConfig+0x268>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	e00d      	b.n	8005684 <HAL_RCC_ClockConfig+0x1c0>
 8005668:	2302      	movs	r3, #2
 800566a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800566c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800566e:	fa93 f3a3 	rbit	r3, r3
 8005672:	627b      	str	r3, [r7, #36]	; 0x24
 8005674:	2302      	movs	r3, #2
 8005676:	623b      	str	r3, [r7, #32]
 8005678:	6a3b      	ldr	r3, [r7, #32]
 800567a:	fa93 f3a3 	rbit	r3, r3
 800567e:	61fb      	str	r3, [r7, #28]
 8005680:	4b2a      	ldr	r3, [pc, #168]	; (800572c <HAL_RCC_ClockConfig+0x268>)
 8005682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005684:	2202      	movs	r2, #2
 8005686:	61ba      	str	r2, [r7, #24]
 8005688:	69ba      	ldr	r2, [r7, #24]
 800568a:	fa92 f2a2 	rbit	r2, r2
 800568e:	617a      	str	r2, [r7, #20]
  return(result);
 8005690:	697a      	ldr	r2, [r7, #20]
 8005692:	fab2 f282 	clz	r2, r2
 8005696:	b252      	sxtb	r2, r2
 8005698:	f042 0220 	orr.w	r2, r2, #32
 800569c:	b252      	sxtb	r2, r2
 800569e:	b2d2      	uxtb	r2, r2
 80056a0:	f002 021f 	and.w	r2, r2, #31
 80056a4:	2101      	movs	r1, #1
 80056a6:	fa01 f202 	lsl.w	r2, r1, r2
 80056aa:	4013      	ands	r3, r2
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d101      	bne.n	80056b4 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 80056b0:	2301      	movs	r3, #1
 80056b2:	e078      	b.n	80057a6 <HAL_RCC_ClockConfig+0x2e2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80056b4:	491d      	ldr	r1, [pc, #116]	; (800572c <HAL_RCC_ClockConfig+0x268>)
 80056b6:	4b1d      	ldr	r3, [pc, #116]	; (800572c <HAL_RCC_ClockConfig+0x268>)
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	f023 0203 	bic.w	r2, r3, #3
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	4313      	orrs	r3, r2
 80056c4:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80056c6:	f7fc fbc9 	bl	8001e5c <HAL_GetTick>
 80056ca:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056cc:	e00a      	b.n	80056e4 <HAL_RCC_ClockConfig+0x220>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056ce:	f7fc fbc5 	bl	8001e5c <HAL_GetTick>
 80056d2:	4602      	mov	r2, r0
 80056d4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80056d6:	1ad3      	subs	r3, r2, r3
 80056d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80056dc:	4293      	cmp	r3, r2
 80056de:	d901      	bls.n	80056e4 <HAL_RCC_ClockConfig+0x220>
      {
        return HAL_TIMEOUT;
 80056e0:	2303      	movs	r3, #3
 80056e2:	e060      	b.n	80057a6 <HAL_RCC_ClockConfig+0x2e2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056e4:	4b11      	ldr	r3, [pc, #68]	; (800572c <HAL_RCC_ClockConfig+0x268>)
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	f003 020c 	and.w	r2, r3, #12
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	009b      	lsls	r3, r3, #2
 80056f2:	429a      	cmp	r2, r3
 80056f4:	d1eb      	bne.n	80056ce <HAL_RCC_ClockConfig+0x20a>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80056f6:	4b0c      	ldr	r3, [pc, #48]	; (8005728 <HAL_RCC_ClockConfig+0x264>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f003 0207 	and.w	r2, r3, #7
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	429a      	cmp	r2, r3
 8005702:	d915      	bls.n	8005730 <HAL_RCC_ClockConfig+0x26c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005704:	4908      	ldr	r1, [pc, #32]	; (8005728 <HAL_RCC_ClockConfig+0x264>)
 8005706:	4b08      	ldr	r3, [pc, #32]	; (8005728 <HAL_RCC_ClockConfig+0x264>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f023 0207 	bic.w	r2, r3, #7
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	4313      	orrs	r3, r2
 8005712:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005714:	4b04      	ldr	r3, [pc, #16]	; (8005728 <HAL_RCC_ClockConfig+0x264>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f003 0207 	and.w	r2, r3, #7
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	429a      	cmp	r2, r3
 8005720:	d006      	beq.n	8005730 <HAL_RCC_ClockConfig+0x26c>
    {
      return HAL_ERROR;
 8005722:	2301      	movs	r3, #1
 8005724:	e03f      	b.n	80057a6 <HAL_RCC_ClockConfig+0x2e2>
 8005726:	bf00      	nop
 8005728:	40022000 	.word	0x40022000
 800572c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f003 0304 	and.w	r3, r3, #4
 8005738:	2b00      	cmp	r3, #0
 800573a:	d008      	beq.n	800574e <HAL_RCC_ClockConfig+0x28a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800573c:	491c      	ldr	r1, [pc, #112]	; (80057b0 <HAL_RCC_ClockConfig+0x2ec>)
 800573e:	4b1c      	ldr	r3, [pc, #112]	; (80057b0 <HAL_RCC_ClockConfig+0x2ec>)
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	68db      	ldr	r3, [r3, #12]
 800574a:	4313      	orrs	r3, r2
 800574c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f003 0308 	and.w	r3, r3, #8
 8005756:	2b00      	cmp	r3, #0
 8005758:	d009      	beq.n	800576e <HAL_RCC_ClockConfig+0x2aa>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800575a:	4915      	ldr	r1, [pc, #84]	; (80057b0 <HAL_RCC_ClockConfig+0x2ec>)
 800575c:	4b14      	ldr	r3, [pc, #80]	; (80057b0 <HAL_RCC_ClockConfig+0x2ec>)
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	691b      	ldr	r3, [r3, #16]
 8005768:	00db      	lsls	r3, r3, #3
 800576a:	4313      	orrs	r3, r2
 800576c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800576e:	f000 f825 	bl	80057bc <HAL_RCC_GetSysClockFreq>
 8005772:	4601      	mov	r1, r0
 8005774:	4b0e      	ldr	r3, [pc, #56]	; (80057b0 <HAL_RCC_ClockConfig+0x2ec>)
 8005776:	685b      	ldr	r3, [r3, #4]
 8005778:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800577c:	23f0      	movs	r3, #240	; 0xf0
 800577e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005780:	693b      	ldr	r3, [r7, #16]
 8005782:	fa93 f3a3 	rbit	r3, r3
 8005786:	60fb      	str	r3, [r7, #12]
  return(result);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	fab3 f383 	clz	r3, r3
 800578e:	fa22 f303 	lsr.w	r3, r2, r3
 8005792:	4a08      	ldr	r2, [pc, #32]	; (80057b4 <HAL_RCC_ClockConfig+0x2f0>)
 8005794:	5cd3      	ldrb	r3, [r2, r3]
 8005796:	fa21 f303 	lsr.w	r3, r1, r3
 800579a:	4a07      	ldr	r2, [pc, #28]	; (80057b8 <HAL_RCC_ClockConfig+0x2f4>)
 800579c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800579e:	2000      	movs	r0, #0
 80057a0:	f7fc fb18 	bl	8001dd4 <HAL_InitTick>
  
  return HAL_OK;
 80057a4:	2300      	movs	r3, #0
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	3778      	adds	r7, #120	; 0x78
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}
 80057ae:	bf00      	nop
 80057b0:	40021000 	.word	0x40021000
 80057b4:	0800c878 	.word	0x0800c878
 80057b8:	20000008 	.word	0x20000008

080057bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057bc:	b480      	push	{r7}
 80057be:	b08b      	sub	sp, #44	; 0x2c
 80057c0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80057c2:	2300      	movs	r3, #0
 80057c4:	61fb      	str	r3, [r7, #28]
 80057c6:	2300      	movs	r3, #0
 80057c8:	61bb      	str	r3, [r7, #24]
 80057ca:	2300      	movs	r3, #0
 80057cc:	627b      	str	r3, [r7, #36]	; 0x24
 80057ce:	2300      	movs	r3, #0
 80057d0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80057d2:	2300      	movs	r3, #0
 80057d4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80057d6:	4b29      	ldr	r3, [pc, #164]	; (800587c <HAL_RCC_GetSysClockFreq+0xc0>)
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80057dc:	69fb      	ldr	r3, [r7, #28]
 80057de:	f003 030c 	and.w	r3, r3, #12
 80057e2:	2b04      	cmp	r3, #4
 80057e4:	d002      	beq.n	80057ec <HAL_RCC_GetSysClockFreq+0x30>
 80057e6:	2b08      	cmp	r3, #8
 80057e8:	d003      	beq.n	80057f2 <HAL_RCC_GetSysClockFreq+0x36>
 80057ea:	e03c      	b.n	8005866 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80057ec:	4b24      	ldr	r3, [pc, #144]	; (8005880 <HAL_RCC_GetSysClockFreq+0xc4>)
 80057ee:	623b      	str	r3, [r7, #32]
      break;
 80057f0:	e03c      	b.n	800586c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80057f2:	69fb      	ldr	r3, [r7, #28]
 80057f4:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80057f8:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 80057fc:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	fa93 f3a3 	rbit	r3, r3
 8005804:	607b      	str	r3, [r7, #4]
  return(result);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	fab3 f383 	clz	r3, r3
 800580c:	fa22 f303 	lsr.w	r3, r2, r3
 8005810:	4a1c      	ldr	r2, [pc, #112]	; (8005884 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005812:	5cd3      	ldrb	r3, [r2, r3]
 8005814:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005816:	4b19      	ldr	r3, [pc, #100]	; (800587c <HAL_RCC_GetSysClockFreq+0xc0>)
 8005818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800581a:	f003 020f 	and.w	r2, r3, #15
 800581e:	230f      	movs	r3, #15
 8005820:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005822:	693b      	ldr	r3, [r7, #16]
 8005824:	fa93 f3a3 	rbit	r3, r3
 8005828:	60fb      	str	r3, [r7, #12]
  return(result);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	fab3 f383 	clz	r3, r3
 8005830:	fa22 f303 	lsr.w	r3, r2, r3
 8005834:	4a14      	ldr	r2, [pc, #80]	; (8005888 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005836:	5cd3      	ldrb	r3, [r2, r3]
 8005838:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800583a:	69fb      	ldr	r3, [r7, #28]
 800583c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005840:	2b00      	cmp	r3, #0
 8005842:	d008      	beq.n	8005856 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8005844:	4a0e      	ldr	r2, [pc, #56]	; (8005880 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005846:	69bb      	ldr	r3, [r7, #24]
 8005848:	fbb2 f3f3 	udiv	r3, r2, r3
 800584c:	697a      	ldr	r2, [r7, #20]
 800584e:	fb02 f303 	mul.w	r3, r2, r3
 8005852:	627b      	str	r3, [r7, #36]	; 0x24
 8005854:	e004      	b.n	8005860 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	4a0c      	ldr	r2, [pc, #48]	; (800588c <HAL_RCC_GetSysClockFreq+0xd0>)
 800585a:	fb02 f303 	mul.w	r3, r2, r3
 800585e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005862:	623b      	str	r3, [r7, #32]
      break;
 8005864:	e002      	b.n	800586c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005866:	4b06      	ldr	r3, [pc, #24]	; (8005880 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005868:	623b      	str	r3, [r7, #32]
      break;
 800586a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800586c:	6a3b      	ldr	r3, [r7, #32]
}
 800586e:	4618      	mov	r0, r3
 8005870:	372c      	adds	r7, #44	; 0x2c
 8005872:	46bd      	mov	sp, r7
 8005874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005878:	4770      	bx	lr
 800587a:	bf00      	nop
 800587c:	40021000 	.word	0x40021000
 8005880:	007a1200 	.word	0x007a1200
 8005884:	0800c858 	.word	0x0800c858
 8005888:	0800c868 	.word	0x0800c868
 800588c:	003d0900 	.word	0x003d0900

08005890 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005890:	b480      	push	{r7}
 8005892:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005894:	4b03      	ldr	r3, [pc, #12]	; (80058a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8005896:	681b      	ldr	r3, [r3, #0]
}
 8005898:	4618      	mov	r0, r3
 800589a:	46bd      	mov	sp, r7
 800589c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a0:	4770      	bx	lr
 80058a2:	bf00      	nop
 80058a4:	20000008 	.word	0x20000008

080058a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b082      	sub	sp, #8
 80058ac:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80058ae:	f7ff ffef 	bl	8005890 <HAL_RCC_GetHCLKFreq>
 80058b2:	4601      	mov	r1, r0
 80058b4:	4b0b      	ldr	r3, [pc, #44]	; (80058e4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80058b6:	685b      	ldr	r3, [r3, #4]
 80058b8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80058bc:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80058c0:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	fa93 f3a3 	rbit	r3, r3
 80058c8:	603b      	str	r3, [r7, #0]
  return(result);
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	fab3 f383 	clz	r3, r3
 80058d0:	fa22 f303 	lsr.w	r3, r2, r3
 80058d4:	4a04      	ldr	r2, [pc, #16]	; (80058e8 <HAL_RCC_GetPCLK1Freq+0x40>)
 80058d6:	5cd3      	ldrb	r3, [r2, r3]
 80058d8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80058dc:	4618      	mov	r0, r3
 80058de:	3708      	adds	r7, #8
 80058e0:	46bd      	mov	sp, r7
 80058e2:	bd80      	pop	{r7, pc}
 80058e4:	40021000 	.word	0x40021000
 80058e8:	0800c888 	.word	0x0800c888

080058ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b082      	sub	sp, #8
 80058f0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80058f2:	f7ff ffcd 	bl	8005890 <HAL_RCC_GetHCLKFreq>
 80058f6:	4601      	mov	r1, r0
 80058f8:	4b0b      	ldr	r3, [pc, #44]	; (8005928 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80058fa:	685b      	ldr	r3, [r3, #4]
 80058fc:	f403 5260 	and.w	r2, r3, #14336	; 0x3800
 8005900:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8005904:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	fa93 f3a3 	rbit	r3, r3
 800590c:	603b      	str	r3, [r7, #0]
  return(result);
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	fab3 f383 	clz	r3, r3
 8005914:	fa22 f303 	lsr.w	r3, r2, r3
 8005918:	4a04      	ldr	r2, [pc, #16]	; (800592c <HAL_RCC_GetPCLK2Freq+0x40>)
 800591a:	5cd3      	ldrb	r3, [r2, r3]
 800591c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005920:	4618      	mov	r0, r3
 8005922:	3708      	adds	r7, #8
 8005924:	46bd      	mov	sp, r7
 8005926:	bd80      	pop	{r7, pc}
 8005928:	40021000 	.word	0x40021000
 800592c:	0800c888 	.word	0x0800c888

08005930 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b092      	sub	sp, #72	; 0x48
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005938:	2300      	movs	r3, #0
 800593a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800593c:	2300      	movs	r3, #0
 800593e:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005948:	2b00      	cmp	r3, #0
 800594a:	f000 80cf 	beq.w	8005aec <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 800594e:	2300      	movs	r3, #0
 8005950:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005954:	4b86      	ldr	r3, [pc, #536]	; (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005956:	69db      	ldr	r3, [r3, #28]
 8005958:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800595c:	2b00      	cmp	r3, #0
 800595e:	d10e      	bne.n	800597e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005960:	4a83      	ldr	r2, [pc, #524]	; (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005962:	4b83      	ldr	r3, [pc, #524]	; (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005964:	69db      	ldr	r3, [r3, #28]
 8005966:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800596a:	61d3      	str	r3, [r2, #28]
 800596c:	4b80      	ldr	r3, [pc, #512]	; (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800596e:	69db      	ldr	r3, [r3, #28]
 8005970:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005974:	60bb      	str	r3, [r7, #8]
 8005976:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005978:	2301      	movs	r3, #1
 800597a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800597e:	4b7d      	ldr	r3, [pc, #500]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005986:	2b00      	cmp	r3, #0
 8005988:	d118      	bne.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800598a:	4a7a      	ldr	r2, [pc, #488]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800598c:	4b79      	ldr	r3, [pc, #484]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005994:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005996:	f7fc fa61 	bl	8001e5c <HAL_GetTick>
 800599a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800599c:	e008      	b.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800599e:	f7fc fa5d 	bl	8001e5c <HAL_GetTick>
 80059a2:	4602      	mov	r2, r0
 80059a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80059a6:	1ad3      	subs	r3, r2, r3
 80059a8:	2b64      	cmp	r3, #100	; 0x64
 80059aa:	d901      	bls.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80059ac:	2303      	movs	r3, #3
 80059ae:	e0da      	b.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0x236>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059b0:	4b70      	ldr	r3, [pc, #448]	; (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d0f0      	beq.n	800599e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80059bc:	4b6c      	ldr	r3, [pc, #432]	; (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80059be:	6a1b      	ldr	r3, [r3, #32]
 80059c0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059c4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80059c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d07c      	beq.n	8005ac6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	685b      	ldr	r3, [r3, #4]
 80059d0:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80059d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80059d6:	429a      	cmp	r2, r3
 80059d8:	d075      	beq.n	8005ac6 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80059da:	4b65      	ldr	r3, [pc, #404]	; (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80059dc:	6a1b      	ldr	r3, [r3, #32]
 80059de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80059e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80059e8:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059ec:	fa93 f3a3 	rbit	r3, r3
 80059f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 80059f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80059f4:	fab3 f383 	clz	r3, r3
 80059f8:	461a      	mov	r2, r3
 80059fa:	4b5f      	ldr	r3, [pc, #380]	; (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80059fc:	4413      	add	r3, r2
 80059fe:	009b      	lsls	r3, r3, #2
 8005a00:	461a      	mov	r2, r3
 8005a02:	2301      	movs	r3, #1
 8005a04:	6013      	str	r3, [r2, #0]
 8005a06:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005a0a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a0e:	fa93 f3a3 	rbit	r3, r3
 8005a12:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8005a14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005a16:	fab3 f383 	clz	r3, r3
 8005a1a:	461a      	mov	r2, r3
 8005a1c:	4b56      	ldr	r3, [pc, #344]	; (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005a1e:	4413      	add	r3, r2
 8005a20:	009b      	lsls	r3, r3, #2
 8005a22:	461a      	mov	r2, r3
 8005a24:	2300      	movs	r3, #0
 8005a26:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005a28:	4a51      	ldr	r2, [pc, #324]	; (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005a2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a2c:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005a2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a30:	f003 0301 	and.w	r3, r3, #1
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d046      	beq.n	8005ac6 <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a38:	f7fc fa10 	bl	8001e5c <HAL_GetTick>
 8005a3c:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a3e:	e00a      	b.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x126>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a40:	f7fc fa0c 	bl	8001e5c <HAL_GetTick>
 8005a44:	4602      	mov	r2, r0
 8005a46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a48:	1ad3      	subs	r3, r2, r3
 8005a4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d901      	bls.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x126>
          {
            return HAL_TIMEOUT;
 8005a52:	2303      	movs	r3, #3
 8005a54:	e087      	b.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0x236>
 8005a56:	2302      	movs	r3, #2
 8005a58:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a5c:	fa93 f3a3 	rbit	r3, r3
 8005a60:	627b      	str	r3, [r7, #36]	; 0x24
 8005a62:	2302      	movs	r3, #2
 8005a64:	623b      	str	r3, [r7, #32]
 8005a66:	6a3b      	ldr	r3, [r7, #32]
 8005a68:	fa93 f3a3 	rbit	r3, r3
 8005a6c:	61fb      	str	r3, [r7, #28]
  return(result);
 8005a6e:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a70:	fab3 f383 	clz	r3, r3
 8005a74:	b2db      	uxtb	r3, r3
 8005a76:	095b      	lsrs	r3, r3, #5
 8005a78:	b2db      	uxtb	r3, r3
 8005a7a:	f043 0302 	orr.w	r3, r3, #2
 8005a7e:	b2db      	uxtb	r3, r3
 8005a80:	2b02      	cmp	r3, #2
 8005a82:	d102      	bne.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8005a84:	4b3a      	ldr	r3, [pc, #232]	; (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005a86:	6a1b      	ldr	r3, [r3, #32]
 8005a88:	e007      	b.n	8005a9a <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8005a8a:	2302      	movs	r3, #2
 8005a8c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a8e:	69bb      	ldr	r3, [r7, #24]
 8005a90:	fa93 f3a3 	rbit	r3, r3
 8005a94:	617b      	str	r3, [r7, #20]
 8005a96:	4b36      	ldr	r3, [pc, #216]	; (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a9a:	2202      	movs	r2, #2
 8005a9c:	613a      	str	r2, [r7, #16]
 8005a9e:	693a      	ldr	r2, [r7, #16]
 8005aa0:	fa92 f2a2 	rbit	r2, r2
 8005aa4:	60fa      	str	r2, [r7, #12]
  return(result);
 8005aa6:	68fa      	ldr	r2, [r7, #12]
 8005aa8:	fab2 f282 	clz	r2, r2
 8005aac:	b252      	sxtb	r2, r2
 8005aae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ab2:	b252      	sxtb	r2, r2
 8005ab4:	b2d2      	uxtb	r2, r2
 8005ab6:	f002 021f 	and.w	r2, r2, #31
 8005aba:	2101      	movs	r1, #1
 8005abc:	fa01 f202 	lsl.w	r2, r1, r2
 8005ac0:	4013      	ands	r3, r2
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d0bc      	beq.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0x110>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005ac6:	492a      	ldr	r1, [pc, #168]	; (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005ac8:	4b29      	ldr	r3, [pc, #164]	; (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005aca:	6a1b      	ldr	r3, [r3, #32]
 8005acc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	685b      	ldr	r3, [r3, #4]
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005ad8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005adc:	2b01      	cmp	r3, #1
 8005ade:	d105      	bne.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x1bc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ae0:	4a23      	ldr	r2, [pc, #140]	; (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005ae2:	4b23      	ldr	r3, [pc, #140]	; (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005ae4:	69db      	ldr	r3, [r3, #28]
 8005ae6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005aea:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f003 0301 	and.w	r3, r3, #1
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d008      	beq.n	8005b0a <HAL_RCCEx_PeriphCLKConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005af8:	491d      	ldr	r1, [pc, #116]	; (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005afa:	4b1d      	ldr	r3, [pc, #116]	; (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005afe:	f023 0203 	bic.w	r2, r3, #3
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	689b      	ldr	r3, [r3, #8]
 8005b06:	4313      	orrs	r3, r2
 8005b08:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f003 0320 	and.w	r3, r3, #32
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d008      	beq.n	8005b28 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005b16:	4916      	ldr	r1, [pc, #88]	; (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005b18:	4b15      	ldr	r3, [pc, #84]	; (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b1c:	f023 0210 	bic.w	r2, r3, #16
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	68db      	ldr	r3, [r3, #12]
 8005b24:	4313      	orrs	r3, r2
 8005b26:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d008      	beq.n	8005b46 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005b34:	490e      	ldr	r1, [pc, #56]	; (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005b36:	4b0e      	ldr	r3, [pc, #56]	; (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005b38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b3a:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	691b      	ldr	r3, [r3, #16]
 8005b42:	4313      	orrs	r3, r2
 8005b44:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d008      	beq.n	8005b64 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005b52:	4907      	ldr	r1, [pc, #28]	; (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005b54:	4b06      	ldr	r3, [pc, #24]	; (8005b70 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b58:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	695b      	ldr	r3, [r3, #20]
 8005b60:	4313      	orrs	r3, r2
 8005b62:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005b64:	2300      	movs	r3, #0
}
 8005b66:	4618      	mov	r0, r3
 8005b68:	3748      	adds	r7, #72	; 0x48
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bd80      	pop	{r7, pc}
 8005b6e:	bf00      	nop
 8005b70:	40021000 	.word	0x40021000
 8005b74:	40007000 	.word	0x40007000
 8005b78:	10908100 	.word	0x10908100

08005b7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b082      	sub	sp, #8
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d101      	bne.n	8005b8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e01d      	b.n	8005bca <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b94:	b2db      	uxtb	r3, r3
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d106      	bne.n	8005ba8 <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005ba2:	6878      	ldr	r0, [r7, #4]
 8005ba4:	f002 fede 	bl	8008964 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2202      	movs	r2, #2
 8005bac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681a      	ldr	r2, [r3, #0]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	3304      	adds	r3, #4
 8005bb8:	4619      	mov	r1, r3
 8005bba:	4610      	mov	r0, r2
 8005bbc:	f000 f96c 	bl	8005e98 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  return HAL_OK;
 8005bc8:	2300      	movs	r3, #0
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	3708      	adds	r7, #8
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bd80      	pop	{r7, pc}

08005bd2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005bd2:	b480      	push	{r7}
 8005bd4:	b083      	sub	sp, #12
 8005bd6:	af00      	add	r7, sp, #0
 8005bd8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	687a      	ldr	r2, [r7, #4]
 8005be0:	6812      	ldr	r2, [r2, #0]
 8005be2:	68d2      	ldr	r2, [r2, #12]
 8005be4:	f042 0201 	orr.w	r2, r2, #1
 8005be8:	60da      	str	r2, [r3, #12]
      
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	687a      	ldr	r2, [r7, #4]
 8005bf0:	6812      	ldr	r2, [r2, #0]
 8005bf2:	6812      	ldr	r2, [r2, #0]
 8005bf4:	f042 0201 	orr.w	r2, r2, #1
 8005bf8:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 8005bfa:	2300      	movs	r3, #0
}
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	370c      	adds	r7, #12
 8005c00:	46bd      	mov	sp, r7
 8005c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c06:	4770      	bx	lr

08005c08 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b082      	sub	sp, #8
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	691b      	ldr	r3, [r3, #16]
 8005c16:	f003 0302 	and.w	r3, r3, #2
 8005c1a:	2b02      	cmp	r3, #2
 8005c1c:	d122      	bne.n	8005c64 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	68db      	ldr	r3, [r3, #12]
 8005c24:	f003 0302 	and.w	r3, r3, #2
 8005c28:	2b02      	cmp	r3, #2
 8005c2a:	d11b      	bne.n	8005c64 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f06f 0202 	mvn.w	r2, #2
 8005c34:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2201      	movs	r2, #1
 8005c3a:	771a      	strb	r2, [r3, #28]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	699b      	ldr	r3, [r3, #24]
 8005c42:	f003 0303 	and.w	r3, r3, #3
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d003      	beq.n	8005c52 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f000 f905 	bl	8005e5a <HAL_TIM_IC_CaptureCallback>
 8005c50:	e005      	b.n	8005c5e <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	f000 f8f7 	bl	8005e46 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c58:	6878      	ldr	r0, [r7, #4]
 8005c5a:	f000 f908 	bl	8005e6e <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2200      	movs	r2, #0
 8005c62:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	691b      	ldr	r3, [r3, #16]
 8005c6a:	f003 0304 	and.w	r3, r3, #4
 8005c6e:	2b04      	cmp	r3, #4
 8005c70:	d122      	bne.n	8005cb8 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	68db      	ldr	r3, [r3, #12]
 8005c78:	f003 0304 	and.w	r3, r3, #4
 8005c7c:	2b04      	cmp	r3, #4
 8005c7e:	d11b      	bne.n	8005cb8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f06f 0204 	mvn.w	r2, #4
 8005c88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2202      	movs	r2, #2
 8005c8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	699b      	ldr	r3, [r3, #24]
 8005c96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d003      	beq.n	8005ca6 <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8005c9e:	6878      	ldr	r0, [r7, #4]
 8005ca0:	f000 f8db 	bl	8005e5a <HAL_TIM_IC_CaptureCallback>
 8005ca4:	e005      	b.n	8005cb2 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	f000 f8cd 	bl	8005e46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cac:	6878      	ldr	r0, [r7, #4]
 8005cae:	f000 f8de 	bl	8005e6e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	771a      	strb	r2, [r3, #28]
    } 
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	691b      	ldr	r3, [r3, #16]
 8005cbe:	f003 0308 	and.w	r3, r3, #8
 8005cc2:	2b08      	cmp	r3, #8
 8005cc4:	d122      	bne.n	8005d0c <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	68db      	ldr	r3, [r3, #12]
 8005ccc:	f003 0308 	and.w	r3, r3, #8
 8005cd0:	2b08      	cmp	r3, #8
 8005cd2:	d11b      	bne.n	8005d0c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f06f 0208 	mvn.w	r2, #8
 8005cdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2204      	movs	r2, #4
 8005ce2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	69db      	ldr	r3, [r3, #28]
 8005cea:	f003 0303 	and.w	r3, r3, #3
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d003      	beq.n	8005cfa <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8005cf2:	6878      	ldr	r0, [r7, #4]
 8005cf4:	f000 f8b1 	bl	8005e5a <HAL_TIM_IC_CaptureCallback>
 8005cf8:	e005      	b.n	8005d06 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cfa:	6878      	ldr	r0, [r7, #4]
 8005cfc:	f000 f8a3 	bl	8005e46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8005d00:	6878      	ldr	r0, [r7, #4]
 8005d02:	f000 f8b4 	bl	8005e6e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	691b      	ldr	r3, [r3, #16]
 8005d12:	f003 0310 	and.w	r3, r3, #16
 8005d16:	2b10      	cmp	r3, #16
 8005d18:	d122      	bne.n	8005d60 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	68db      	ldr	r3, [r3, #12]
 8005d20:	f003 0310 	and.w	r3, r3, #16
 8005d24:	2b10      	cmp	r3, #16
 8005d26:	d11b      	bne.n	8005d60 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f06f 0210 	mvn.w	r2, #16
 8005d30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2208      	movs	r2, #8
 8005d36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	69db      	ldr	r3, [r3, #28]
 8005d3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d003      	beq.n	8005d4e <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8005d46:	6878      	ldr	r0, [r7, #4]
 8005d48:	f000 f887 	bl	8005e5a <HAL_TIM_IC_CaptureCallback>
 8005d4c:	e005      	b.n	8005d5a <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	f000 f879 	bl	8005e46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d54:	6878      	ldr	r0, [r7, #4]
 8005d56:	f000 f88a 	bl	8005e6e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	771a      	strb	r2, [r3, #28]
    } 
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	691b      	ldr	r3, [r3, #16]
 8005d66:	f003 0301 	and.w	r3, r3, #1
 8005d6a:	2b01      	cmp	r3, #1
 8005d6c:	d10e      	bne.n	8005d8c <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	68db      	ldr	r3, [r3, #12]
 8005d74:	f003 0301 	and.w	r3, r3, #1
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	d107      	bne.n	8005d8c <HAL_TIM_IRQHandler+0x184>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f06f 0201 	mvn.w	r2, #1
 8005d84:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005d86:	6878      	ldr	r0, [r7, #4]
 8005d88:	f000 fe0a 	bl	80069a0 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	691b      	ldr	r3, [r3, #16]
 8005d92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d96:	2b80      	cmp	r3, #128	; 0x80
 8005d98:	d10e      	bne.n	8005db8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	68db      	ldr	r3, [r3, #12]
 8005da0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005da4:	2b80      	cmp	r3, #128	; 0x80
 8005da6:	d107      	bne.n	8005db8 <HAL_TIM_IRQHandler+0x1b0>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005db0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005db2:	6878      	ldr	r0, [r7, #4]
 8005db4:	f000 f942 	bl	800603c <HAL_TIMEx_BreakCallback>
    }
  }

#if defined(TIM_FLAG_BREAK2)
  /* TIM Break input 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	691b      	ldr	r3, [r3, #16]
 8005dbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dc2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005dc6:	d10e      	bne.n	8005de6 <HAL_TIM_IRQHandler+0x1de>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	68db      	ldr	r3, [r3, #12]
 8005dce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005dd2:	2b80      	cmp	r3, #128	; 0x80
 8005dd4:	d107      	bne.n	8005de6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005dde:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8005de0:	6878      	ldr	r0, [r7, #4]
 8005de2:	f000 f935 	bl	8006050 <HAL_TIMEx_Break2Callback>
    }
  }
#endif

  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	691b      	ldr	r3, [r3, #16]
 8005dec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005df0:	2b40      	cmp	r3, #64	; 0x40
 8005df2:	d10e      	bne.n	8005e12 <HAL_TIM_IRQHandler+0x20a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	68db      	ldr	r3, [r3, #12]
 8005dfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dfe:	2b40      	cmp	r3, #64	; 0x40
 8005e00:	d107      	bne.n	8005e12 <HAL_TIM_IRQHandler+0x20a>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005e0a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8005e0c:	6878      	ldr	r0, [r7, #4]
 8005e0e:	f000 f838 	bl	8005e82 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	691b      	ldr	r3, [r3, #16]
 8005e18:	f003 0320 	and.w	r3, r3, #32
 8005e1c:	2b20      	cmp	r3, #32
 8005e1e:	d10e      	bne.n	8005e3e <HAL_TIM_IRQHandler+0x236>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	68db      	ldr	r3, [r3, #12]
 8005e26:	f003 0320 	and.w	r3, r3, #32
 8005e2a:	2b20      	cmp	r3, #32
 8005e2c:	d107      	bne.n	8005e3e <HAL_TIM_IRQHandler+0x236>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f06f 0220 	mvn.w	r2, #32
 8005e36:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8005e38:	6878      	ldr	r0, [r7, #4]
 8005e3a:	f000 f8f5 	bl	8006028 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8005e3e:	bf00      	nop
 8005e40:	3708      	adds	r7, #8
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bd80      	pop	{r7, pc}

08005e46 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e46:	b480      	push	{r7}
 8005e48:	b083      	sub	sp, #12
 8005e4a:	af00      	add	r7, sp, #0
 8005e4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e4e:	bf00      	nop
 8005e50:	370c      	adds	r7, #12
 8005e52:	46bd      	mov	sp, r7
 8005e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e58:	4770      	bx	lr

08005e5a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005e5a:	b480      	push	{r7}
 8005e5c:	b083      	sub	sp, #12
 8005e5e:	af00      	add	r7, sp, #0
 8005e60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005e62:	bf00      	nop
 8005e64:	370c      	adds	r7, #12
 8005e66:	46bd      	mov	sp, r7
 8005e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6c:	4770      	bx	lr

08005e6e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005e6e:	b480      	push	{r7}
 8005e70:	b083      	sub	sp, #12
 8005e72:	af00      	add	r7, sp, #0
 8005e74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005e76:	bf00      	nop
 8005e78:	370c      	adds	r7, #12
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e80:	4770      	bx	lr

08005e82 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005e82:	b480      	push	{r7}
 8005e84:	b083      	sub	sp, #12
 8005e86:	af00      	add	r7, sp, #0
 8005e88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005e8a:	bf00      	nop
 8005e8c:	370c      	adds	r7, #12
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e94:	4770      	bx	lr
	...

08005e98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM periheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b085      	sub	sp, #20
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
 8005ea0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	4a32      	ldr	r2, [pc, #200]	; (8005f78 <TIM_Base_SetConfig+0xe0>)
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	d007      	beq.n	8005ec4 <TIM_Base_SetConfig+0x2c>
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005eba:	d003      	beq.n	8005ec4 <TIM_Base_SetConfig+0x2c>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	4a2f      	ldr	r2, [pc, #188]	; (8005f7c <TIM_Base_SetConfig+0xe4>)
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	d108      	bne.n	8005ed6 <TIM_Base_SetConfig+0x3e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005eca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	685b      	ldr	r3, [r3, #4]
 8005ed0:	68fa      	ldr	r2, [r7, #12]
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	4a27      	ldr	r2, [pc, #156]	; (8005f78 <TIM_Base_SetConfig+0xe0>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d013      	beq.n	8005f06 <TIM_Base_SetConfig+0x6e>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ee4:	d00f      	beq.n	8005f06 <TIM_Base_SetConfig+0x6e>
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	4a24      	ldr	r2, [pc, #144]	; (8005f7c <TIM_Base_SetConfig+0xe4>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d00b      	beq.n	8005f06 <TIM_Base_SetConfig+0x6e>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	4a23      	ldr	r2, [pc, #140]	; (8005f80 <TIM_Base_SetConfig+0xe8>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d007      	beq.n	8005f06 <TIM_Base_SetConfig+0x6e>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	4a22      	ldr	r2, [pc, #136]	; (8005f84 <TIM_Base_SetConfig+0xec>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d003      	beq.n	8005f06 <TIM_Base_SetConfig+0x6e>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	4a21      	ldr	r2, [pc, #132]	; (8005f88 <TIM_Base_SetConfig+0xf0>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d108      	bne.n	8005f18 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	68db      	ldr	r3, [r3, #12]
 8005f12:	68fa      	ldr	r2, [r7, #12]
 8005f14:	4313      	orrs	r3, r2
 8005f16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	695b      	ldr	r3, [r3, #20]
 8005f22:	4313      	orrs	r3, r2
 8005f24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	68fa      	ldr	r2, [r7, #12]
 8005f2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	689a      	ldr	r2, [r3, #8]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	681a      	ldr	r2, [r3, #0]
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	629a      	str	r2, [r3, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	4a0e      	ldr	r2, [pc, #56]	; (8005f78 <TIM_Base_SetConfig+0xe0>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d00b      	beq.n	8005f5c <TIM_Base_SetConfig+0xc4>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	4a0e      	ldr	r2, [pc, #56]	; (8005f80 <TIM_Base_SetConfig+0xe8>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d007      	beq.n	8005f5c <TIM_Base_SetConfig+0xc4>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	4a0d      	ldr	r2, [pc, #52]	; (8005f84 <TIM_Base_SetConfig+0xec>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d003      	beq.n	8005f5c <TIM_Base_SetConfig+0xc4>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	4a0c      	ldr	r2, [pc, #48]	; (8005f88 <TIM_Base_SetConfig+0xf0>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d103      	bne.n	8005f64 <TIM_Base_SetConfig+0xcc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	691a      	ldr	r2, [r3, #16]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2201      	movs	r2, #1
 8005f68:	615a      	str	r2, [r3, #20]
}
 8005f6a:	bf00      	nop
 8005f6c:	3714      	adds	r7, #20
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f74:	4770      	bx	lr
 8005f76:	bf00      	nop
 8005f78:	40012c00 	.word	0x40012c00
 8005f7c:	40000400 	.word	0x40000400
 8005f80:	40014000 	.word	0x40014000
 8005f84:	40014400 	.word	0x40014400
 8005f88:	40014800 	.word	0x40014800

08005f8c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, 
                                                      TIM_MasterConfigTypeDef * sMasterConfig)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b085      	sub	sp, #20
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
 8005f94:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f9c:	2b01      	cmp	r3, #1
 8005f9e:	d101      	bne.n	8005fa4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005fa0:	2302      	movs	r3, #2
 8005fa2:	e038      	b.n	8006016 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	689b      	ldr	r3, [r3, #8]
 8005fba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2U */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4a18      	ldr	r2, [pc, #96]	; (8006024 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d108      	bne.n	8005fd8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005fcc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	68fa      	ldr	r2, [r7, #12]
 8005fd4:	4313      	orrs	r3, r2
 8005fd6:	60fb      	str	r3, [r7, #12]
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005fde:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	68fa      	ldr	r2, [r7, #12]
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ff0:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	68ba      	ldr	r2, [r7, #8]
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	60bb      	str	r3, [r7, #8]
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	68fa      	ldr	r2, [r7, #12]
 8006002:	605a      	str	r2, [r3, #4]
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	68ba      	ldr	r2, [r7, #8]
 800600a:	609a      	str	r2, [r3, #8]

  __HAL_UNLOCK(htim);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2200      	movs	r2, #0
 8006010:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 8006014:	2300      	movs	r3, #0
} 
 8006016:	4618      	mov	r0, r3
 8006018:	3714      	adds	r7, #20
 800601a:	46bd      	mov	sp, r7
 800601c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006020:	4770      	bx	lr
 8006022:	bf00      	nop
 8006024:	40012c00 	.word	0x40012c00

08006028 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8006028:	b480      	push	{r7}
 800602a:	b083      	sub	sp, #12
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8006030:	bf00      	nop
 8006032:	370c      	adds	r7, #12
 8006034:	46bd      	mov	sp, r7
 8006036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603a:	4770      	bx	lr

0800603c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800603c:	b480      	push	{r7}
 800603e:	b083      	sub	sp, #12
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006044:	bf00      	nop
 8006046:	370c      	adds	r7, #12
 8006048:	46bd      	mov	sp, r7
 800604a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604e:	4770      	bx	lr

08006050 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006050:	b480      	push	{r7}
 8006052:	b083      	sub	sp, #12
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006058:	bf00      	nop
 800605a:	370c      	adds	r7, #12
 800605c:	46bd      	mov	sp, r7
 800605e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006062:	4770      	bx	lr

08006064 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b082      	sub	sp, #8
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d101      	bne.n	8006076 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006072:	2301      	movs	r3, #1
 8006074:	e043      	b.n	80060fe <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800607c:	b2db      	uxtb	r3, r3
 800607e:	2b00      	cmp	r3, #0
 8006080:	d106      	bne.n	8006090 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2200      	movs	r2, #0
 8006086:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800608a:	6878      	ldr	r0, [r7, #4]
 800608c:	f002 fcc0 	bl	8008a10 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2224      	movs	r2, #36	; 0x24
 8006094:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	687a      	ldr	r2, [r7, #4]
 800609e:	6812      	ldr	r2, [r2, #0]
 80060a0:	6812      	ldr	r2, [r2, #0]
 80060a2:	f022 0201 	bic.w	r2, r2, #1
 80060a6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80060a8:	6878      	ldr	r0, [r7, #4]
 80060aa:	f000 f97d 	bl	80063a8 <UART_SetConfig>
 80060ae:	4603      	mov	r3, r0
 80060b0:	2b01      	cmp	r3, #1
 80060b2:	d101      	bne.n	80060b8 <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 80060b4:	2301      	movs	r3, #1
 80060b6:	e022      	b.n	80060fe <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d002      	beq.n	80060c6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80060c0:	6878      	ldr	r0, [r7, #4]
 80060c2:	f000 fad7 	bl	8006674 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	687a      	ldr	r2, [r7, #4]
 80060cc:	6812      	ldr	r2, [r2, #0]
 80060ce:	6852      	ldr	r2, [r2, #4]
 80060d0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80060d4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	687a      	ldr	r2, [r7, #4]
 80060dc:	6812      	ldr	r2, [r2, #0]
 80060de:	6892      	ldr	r2, [r2, #8]
 80060e0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80060e4:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	687a      	ldr	r2, [r7, #4]
 80060ec:	6812      	ldr	r2, [r2, #0]
 80060ee:	6812      	ldr	r2, [r2, #0]
 80060f0:	f042 0201 	orr.w	r2, r2, #1
 80060f4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	f000 fb5e 	bl	80067b8 <UART_CheckIdleState>
 80060fc:	4603      	mov	r3, r0
}
 80060fe:	4618      	mov	r0, r3
 8006100:	3708      	adds	r7, #8
 8006102:	46bd      	mov	sp, r7
 8006104:	bd80      	pop	{r7, pc}

08006106 <HAL_UART_Transmit>:
  * @param Size Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006106:	b580      	push	{r7, lr}
 8006108:	b088      	sub	sp, #32
 800610a:	af02      	add	r7, sp, #8
 800610c:	60f8      	str	r0, [r7, #12]
 800610e:	60b9      	str	r1, [r7, #8]
 8006110:	603b      	str	r3, [r7, #0]
 8006112:	4613      	mov	r3, r2
 8006114:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8006116:	2300      	movs	r3, #0
 8006118:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8006120:	b2db      	uxtb	r3, r3
 8006122:	2b20      	cmp	r3, #32
 8006124:	d177      	bne.n	8006216 <HAL_UART_Transmit+0x110>
  {
    if((pData == NULL ) || (Size == 0U))
 8006126:	68bb      	ldr	r3, [r7, #8]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d002      	beq.n	8006132 <HAL_UART_Transmit+0x2c>
 800612c:	88fb      	ldrh	r3, [r7, #6]
 800612e:	2b00      	cmp	r3, #0
 8006130:	d101      	bne.n	8006136 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006132:	2301      	movs	r3, #1
 8006134:	e070      	b.n	8006218 <HAL_UART_Transmit+0x112>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800613c:	2b01      	cmp	r3, #1
 800613e:	d101      	bne.n	8006144 <HAL_UART_Transmit+0x3e>
 8006140:	2302      	movs	r3, #2
 8006142:	e069      	b.n	8006218 <HAL_UART_Transmit+0x112>
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	2201      	movs	r2, #1
 8006148:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	2200      	movs	r2, #0
 8006150:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	2221      	movs	r2, #33	; 0x21
 8006156:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800615a:	f7fb fe7f 	bl	8001e5c <HAL_GetTick>
 800615e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	88fa      	ldrh	r2, [r7, #6]
 8006164:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	88fa      	ldrh	r2, [r7, #6]
 800616c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8006170:	e034      	b.n	80061dc <HAL_UART_Transmit+0xd6>
    {
      huart->TxXferCount--;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006178:	b29b      	uxth	r3, r3
 800617a:	3b01      	subs	r3, #1
 800617c:	b29a      	uxth	r2, r3
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	9300      	str	r3, [sp, #0]
 8006188:	697b      	ldr	r3, [r7, #20]
 800618a:	2200      	movs	r2, #0
 800618c:	2180      	movs	r1, #128	; 0x80
 800618e:	68f8      	ldr	r0, [r7, #12]
 8006190:	f000 fb5b 	bl	800684a <UART_WaitOnFlagUntilTimeout>
 8006194:	4603      	mov	r3, r0
 8006196:	2b00      	cmp	r3, #0
 8006198:	d001      	beq.n	800619e <HAL_UART_Transmit+0x98>
      {
        return HAL_TIMEOUT;
 800619a:	2303      	movs	r3, #3
 800619c:	e03c      	b.n	8006218 <HAL_UART_Transmit+0x112>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	689b      	ldr	r3, [r3, #8]
 80061a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061a6:	d111      	bne.n	80061cc <HAL_UART_Transmit+0xc6>
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	691b      	ldr	r3, [r3, #16]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d10d      	bne.n	80061cc <HAL_UART_Transmit+0xc6>
      {
        tmp = (uint16_t*) pData;
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	613b      	str	r3, [r7, #16]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	693a      	ldr	r2, [r7, #16]
 80061ba:	8812      	ldrh	r2, [r2, #0]
 80061bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80061c0:	b292      	uxth	r2, r2
 80061c2:	851a      	strh	r2, [r3, #40]	; 0x28
        pData += 2U;
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	3302      	adds	r3, #2
 80061c8:	60bb      	str	r3, [r7, #8]
 80061ca:	e007      	b.n	80061dc <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681a      	ldr	r2, [r3, #0]
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	1c59      	adds	r1, r3, #1
 80061d4:	60b9      	str	r1, [r7, #8]
 80061d6:	781b      	ldrb	r3, [r3, #0]
 80061d8:	b29b      	uxth	r3, r3
 80061da:	8513      	strh	r3, [r2, #40]	; 0x28
    while(huart->TxXferCount > 0U)
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80061e2:	b29b      	uxth	r3, r3
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d1c4      	bne.n	8006172 <HAL_UART_Transmit+0x6c>
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	9300      	str	r3, [sp, #0]
 80061ec:	697b      	ldr	r3, [r7, #20]
 80061ee:	2200      	movs	r2, #0
 80061f0:	2140      	movs	r1, #64	; 0x40
 80061f2:	68f8      	ldr	r0, [r7, #12]
 80061f4:	f000 fb29 	bl	800684a <UART_WaitOnFlagUntilTimeout>
 80061f8:	4603      	mov	r3, r0
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d001      	beq.n	8006202 <HAL_UART_Transmit+0xfc>
    {
      return HAL_TIMEOUT;
 80061fe:	2303      	movs	r3, #3
 8006200:	e00a      	b.n	8006218 <HAL_UART_Transmit+0x112>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	2220      	movs	r2, #32
 8006206:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	2200      	movs	r2, #0
 800620e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    return HAL_OK;
 8006212:	2300      	movs	r3, #0
 8006214:	e000      	b.n	8006218 <HAL_UART_Transmit+0x112>
  }
  else
  {
    return HAL_BUSY;
 8006216:	2302      	movs	r3, #2
  }
}
 8006218:	4618      	mov	r0, r3
 800621a:	3718      	adds	r7, #24
 800621c:	46bd      	mov	sp, r7
 800621e:	bd80      	pop	{r7, pc}

08006220 <HAL_UART_Receive>:
  * @param Size amount of data to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b08a      	sub	sp, #40	; 0x28
 8006224:	af02      	add	r7, sp, #8
 8006226:	60f8      	str	r0, [r7, #12]
 8006228:	60b9      	str	r1, [r7, #8]
 800622a:	603b      	str	r3, [r7, #0]
 800622c:	4613      	mov	r3, r2
 800622e:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint16_t uhMask;
  uint32_t tickstart = 0U;
 8006230:	2300      	movs	r3, #0
 8006232:	61fb      	str	r3, [r7, #28]

  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 800623a:	b2db      	uxtb	r3, r3
 800623c:	2b20      	cmp	r3, #32
 800623e:	f040 80ad 	bne.w	800639c <HAL_UART_Receive+0x17c>
  {
    if((pData == NULL ) || (Size == 0U))
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d002      	beq.n	800624e <HAL_UART_Receive+0x2e>
 8006248:	88fb      	ldrh	r3, [r7, #6]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d101      	bne.n	8006252 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800624e:	2301      	movs	r3, #1
 8006250:	e0a5      	b.n	800639e <HAL_UART_Receive+0x17e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8006258:	2b01      	cmp	r3, #1
 800625a:	d101      	bne.n	8006260 <HAL_UART_Receive+0x40>
 800625c:	2302      	movs	r3, #2
 800625e:	e09e      	b.n	800639e <HAL_UART_Receive+0x17e>
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	2201      	movs	r2, #1
 8006264:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	2200      	movs	r2, #0
 800626c:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	2222      	movs	r2, #34	; 0x22
 8006272:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8006276:	f7fb fdf1 	bl	8001e5c <HAL_GetTick>
 800627a:	61f8      	str	r0, [r7, #28]

    huart->RxXferSize = Size;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	88fa      	ldrh	r2, [r7, #6]
 8006280:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	88fa      	ldrh	r2, [r7, #6]
 8006288:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	689b      	ldr	r3, [r3, #8]
 8006290:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006294:	d10e      	bne.n	80062b4 <HAL_UART_Receive+0x94>
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	691b      	ldr	r3, [r3, #16]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d105      	bne.n	80062aa <HAL_UART_Receive+0x8a>
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	f240 12ff 	movw	r2, #511	; 0x1ff
 80062a4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80062a8:	e028      	b.n	80062fc <HAL_UART_Receive+0xdc>
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	22ff      	movs	r2, #255	; 0xff
 80062ae:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80062b2:	e023      	b.n	80062fc <HAL_UART_Receive+0xdc>
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	689b      	ldr	r3, [r3, #8]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d10d      	bne.n	80062d8 <HAL_UART_Receive+0xb8>
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	691b      	ldr	r3, [r3, #16]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d104      	bne.n	80062ce <HAL_UART_Receive+0xae>
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	22ff      	movs	r2, #255	; 0xff
 80062c8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80062cc:	e016      	b.n	80062fc <HAL_UART_Receive+0xdc>
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	227f      	movs	r2, #127	; 0x7f
 80062d2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80062d6:	e011      	b.n	80062fc <HAL_UART_Receive+0xdc>
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	689b      	ldr	r3, [r3, #8]
 80062dc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80062e0:	d10c      	bne.n	80062fc <HAL_UART_Receive+0xdc>
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	691b      	ldr	r3, [r3, #16]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d104      	bne.n	80062f4 <HAL_UART_Receive+0xd4>
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	227f      	movs	r2, #127	; 0x7f
 80062ee:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80062f2:	e003      	b.n	80062fc <HAL_UART_Receive+0xdc>
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	223f      	movs	r2, #63	; 0x3f
 80062f8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006302:	837b      	strh	r3, [r7, #26]

    /* as long as data have to be received */
    while(huart->RxXferCount > 0U)
 8006304:	e03a      	b.n	800637c <HAL_UART_Receive+0x15c>
    {
      huart->RxXferCount--;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800630c:	b29b      	uxth	r3, r3
 800630e:	3b01      	subs	r3, #1
 8006310:	b29a      	uxth	r2, r3
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	9300      	str	r3, [sp, #0]
 800631c:	69fb      	ldr	r3, [r7, #28]
 800631e:	2200      	movs	r2, #0
 8006320:	2120      	movs	r1, #32
 8006322:	68f8      	ldr	r0, [r7, #12]
 8006324:	f000 fa91 	bl	800684a <UART_WaitOnFlagUntilTimeout>
 8006328:	4603      	mov	r3, r0
 800632a:	2b00      	cmp	r3, #0
 800632c:	d001      	beq.n	8006332 <HAL_UART_Receive+0x112>
      {
        return HAL_TIMEOUT;
 800632e:	2303      	movs	r3, #3
 8006330:	e035      	b.n	800639e <HAL_UART_Receive+0x17e>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	689b      	ldr	r3, [r3, #8]
 8006336:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800633a:	d112      	bne.n	8006362 <HAL_UART_Receive+0x142>
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	691b      	ldr	r3, [r3, #16]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d10e      	bne.n	8006362 <HAL_UART_Receive+0x142>
      {
        tmp = (uint16_t*) pData ;
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	617b      	str	r3, [r7, #20]
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800634e:	b29a      	uxth	r2, r3
 8006350:	8b7b      	ldrh	r3, [r7, #26]
 8006352:	4013      	ands	r3, r2
 8006354:	b29a      	uxth	r2, r3
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	801a      	strh	r2, [r3, #0]
        pData +=2U;
 800635a:	68bb      	ldr	r3, [r7, #8]
 800635c:	3302      	adds	r3, #2
 800635e:	60bb      	str	r3, [r7, #8]
 8006360:	e00c      	b.n	800637c <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006362:	68bb      	ldr	r3, [r7, #8]
 8006364:	1c5a      	adds	r2, r3, #1
 8006366:	60ba      	str	r2, [r7, #8]
 8006368:	68fa      	ldr	r2, [r7, #12]
 800636a:	6812      	ldr	r2, [r2, #0]
 800636c:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 800636e:	b292      	uxth	r2, r2
 8006370:	b2d1      	uxtb	r1, r2
 8006372:	8b7a      	ldrh	r2, [r7, #26]
 8006374:	b2d2      	uxtb	r2, r2
 8006376:	400a      	ands	r2, r1
 8006378:	b2d2      	uxtb	r2, r2
 800637a:	701a      	strb	r2, [r3, #0]
    while(huart->RxXferCount > 0U)
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006382:	b29b      	uxth	r3, r3
 8006384:	2b00      	cmp	r3, #0
 8006386:	d1be      	bne.n	8006306 <HAL_UART_Receive+0xe6>
      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2220      	movs	r2, #32
 800638c:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	2200      	movs	r2, #0
 8006394:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    return HAL_OK;
 8006398:	2300      	movs	r3, #0
 800639a:	e000      	b.n	800639e <HAL_UART_Receive+0x17e>
  }
  else
  {
    return HAL_BUSY;
 800639c:	2302      	movs	r3, #2
  }
}
 800639e:	4618      	mov	r0, r3
 80063a0:	3720      	adds	r7, #32
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd80      	pop	{r7, pc}
	...

080063a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80063a8:	b590      	push	{r4, r7, lr}
 80063aa:	b087      	sub	sp, #28
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 80063b0:	2300      	movs	r3, #0
 80063b2:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 80063b4:	2310      	movs	r3, #16
 80063b6:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000U;
 80063b8:	2300      	movs	r3, #0
 80063ba:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000U;
 80063bc:	2300      	movs	r3, #0
 80063be:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 80063c0:	2300      	movs	r3, #0
 80063c2:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	689a      	ldr	r2, [r3, #8]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	691b      	ldr	r3, [r3, #16]
 80063cc:	431a      	orrs	r2, r3
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	695b      	ldr	r3, [r3, #20]
 80063d2:	431a      	orrs	r2, r3
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	69db      	ldr	r3, [r3, #28]
 80063d8:	4313      	orrs	r3, r2
 80063da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681a      	ldr	r2, [r3, #0]
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	6819      	ldr	r1, [r3, #0]
 80063e6:	4b9e      	ldr	r3, [pc, #632]	; (8006660 <UART_SetConfig+0x2b8>)
 80063e8:	400b      	ands	r3, r1
 80063ea:	68f9      	ldr	r1, [r7, #12]
 80063ec:	430b      	orrs	r3, r1
 80063ee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	687a      	ldr	r2, [r7, #4]
 80063f6:	6812      	ldr	r2, [r2, #0]
 80063f8:	6852      	ldr	r2, [r2, #4]
 80063fa:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 80063fe:	687a      	ldr	r2, [r7, #4]
 8006400:	68d2      	ldr	r2, [r2, #12]
 8006402:	430a      	orrs	r2, r1
 8006404:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	699a      	ldr	r2, [r3, #24]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6a1b      	ldr	r3, [r3, #32]
 800640e:	4313      	orrs	r3, r2
 8006410:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	687a      	ldr	r2, [r7, #4]
 8006418:	6812      	ldr	r2, [r2, #0]
 800641a:	6892      	ldr	r2, [r2, #8]
 800641c:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 8006420:	68fa      	ldr	r2, [r7, #12]
 8006422:	430a      	orrs	r2, r1
 8006424:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	4a8e      	ldr	r2, [pc, #568]	; (8006664 <UART_SetConfig+0x2bc>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d121      	bne.n	8006474 <UART_SetConfig+0xcc>
 8006430:	4b8d      	ldr	r3, [pc, #564]	; (8006668 <UART_SetConfig+0x2c0>)
 8006432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006434:	f003 0303 	and.w	r3, r3, #3
 8006438:	2b03      	cmp	r3, #3
 800643a:	d817      	bhi.n	800646c <UART_SetConfig+0xc4>
 800643c:	a201      	add	r2, pc, #4	; (adr r2, 8006444 <UART_SetConfig+0x9c>)
 800643e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006442:	bf00      	nop
 8006444:	08006455 	.word	0x08006455
 8006448:	08006461 	.word	0x08006461
 800644c:	08006467 	.word	0x08006467
 8006450:	0800645b 	.word	0x0800645b
 8006454:	2300      	movs	r3, #0
 8006456:	75fb      	strb	r3, [r7, #23]
 8006458:	e01e      	b.n	8006498 <UART_SetConfig+0xf0>
 800645a:	2302      	movs	r3, #2
 800645c:	75fb      	strb	r3, [r7, #23]
 800645e:	e01b      	b.n	8006498 <UART_SetConfig+0xf0>
 8006460:	2304      	movs	r3, #4
 8006462:	75fb      	strb	r3, [r7, #23]
 8006464:	e018      	b.n	8006498 <UART_SetConfig+0xf0>
 8006466:	2308      	movs	r3, #8
 8006468:	75fb      	strb	r3, [r7, #23]
 800646a:	e015      	b.n	8006498 <UART_SetConfig+0xf0>
 800646c:	2310      	movs	r3, #16
 800646e:	75fb      	strb	r3, [r7, #23]
 8006470:	bf00      	nop
 8006472:	e011      	b.n	8006498 <UART_SetConfig+0xf0>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	4a7c      	ldr	r2, [pc, #496]	; (800666c <UART_SetConfig+0x2c4>)
 800647a:	4293      	cmp	r3, r2
 800647c:	d102      	bne.n	8006484 <UART_SetConfig+0xdc>
 800647e:	2300      	movs	r3, #0
 8006480:	75fb      	strb	r3, [r7, #23]
 8006482:	e009      	b.n	8006498 <UART_SetConfig+0xf0>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	4a79      	ldr	r2, [pc, #484]	; (8006670 <UART_SetConfig+0x2c8>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d102      	bne.n	8006494 <UART_SetConfig+0xec>
 800648e:	2300      	movs	r3, #0
 8006490:	75fb      	strb	r3, [r7, #23]
 8006492:	e001      	b.n	8006498 <UART_SetConfig+0xf0>
 8006494:	2310      	movs	r3, #16
 8006496:	75fb      	strb	r3, [r7, #23]

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	69db      	ldr	r3, [r3, #28]
 800649c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80064a0:	d16f      	bne.n	8006582 <UART_SetConfig+0x1da>
  {
    switch (clocksource)
 80064a2:	7dfb      	ldrb	r3, [r7, #23]
 80064a4:	2b08      	cmp	r3, #8
 80064a6:	d857      	bhi.n	8006558 <UART_SetConfig+0x1b0>
 80064a8:	a201      	add	r2, pc, #4	; (adr r2, 80064b0 <UART_SetConfig+0x108>)
 80064aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064ae:	bf00      	nop
 80064b0:	080064d5 	.word	0x080064d5
 80064b4:	080064f1 	.word	0x080064f1
 80064b8:	0800650d 	.word	0x0800650d
 80064bc:	08006559 	.word	0x08006559
 80064c0:	08006527 	.word	0x08006527
 80064c4:	08006559 	.word	0x08006559
 80064c8:	08006559 	.word	0x08006559
 80064cc:	08006559 	.word	0x08006559
 80064d0:	08006543 	.word	0x08006543
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80064d4:	f7ff f9e8 	bl	80058a8 <HAL_RCC_GetPCLK1Freq>
 80064d8:	4603      	mov	r3, r0
 80064da:	005a      	lsls	r2, r3, #1
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	685b      	ldr	r3, [r3, #4]
 80064e0:	085b      	lsrs	r3, r3, #1
 80064e2:	441a      	add	r2, r3
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	685b      	ldr	r3, [r3, #4]
 80064e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80064ec:	82bb      	strh	r3, [r7, #20]
        break;
 80064ee:	e036      	b.n	800655e <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80064f0:	f7ff f9fc 	bl	80058ec <HAL_RCC_GetPCLK2Freq>
 80064f4:	4603      	mov	r3, r0
 80064f6:	005a      	lsls	r2, r3, #1
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	685b      	ldr	r3, [r3, #4]
 80064fc:	085b      	lsrs	r3, r3, #1
 80064fe:	441a      	add	r2, r3
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	fbb2 f3f3 	udiv	r3, r2, r3
 8006508:	82bb      	strh	r3, [r7, #20]
        break;
 800650a:	e028      	b.n	800655e <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	685b      	ldr	r3, [r3, #4]
 8006510:	085b      	lsrs	r3, r3, #1
 8006512:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8006516:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800651a:	687a      	ldr	r2, [r7, #4]
 800651c:	6852      	ldr	r2, [r2, #4]
 800651e:	fbb3 f3f2 	udiv	r3, r3, r2
 8006522:	82bb      	strh	r3, [r7, #20]
        break;
 8006524:	e01b      	b.n	800655e <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8006526:	f7ff f949 	bl	80057bc <HAL_RCC_GetSysClockFreq>
 800652a:	4603      	mov	r3, r0
 800652c:	005a      	lsls	r2, r3, #1
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	685b      	ldr	r3, [r3, #4]
 8006532:	085b      	lsrs	r3, r3, #1
 8006534:	441a      	add	r2, r3
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	fbb2 f3f3 	udiv	r3, r2, r3
 800653e:	82bb      	strh	r3, [r7, #20]
        break;
 8006540:	e00d      	b.n	800655e <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	085b      	lsrs	r3, r3, #1
 8006548:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	685b      	ldr	r3, [r3, #4]
 8006550:	fbb2 f3f3 	udiv	r3, r2, r3
 8006554:	82bb      	strh	r3, [r7, #20]
        break;
 8006556:	e002      	b.n	800655e <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8006558:	2301      	movs	r3, #1
 800655a:	74fb      	strb	r3, [r7, #19]
        break;
 800655c:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0U;
 800655e:	8abb      	ldrh	r3, [r7, #20]
 8006560:	f023 030f 	bic.w	r3, r3, #15
 8006564:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006566:	8abb      	ldrh	r3, [r7, #20]
 8006568:	105b      	asrs	r3, r3, #1
 800656a:	b29b      	uxth	r3, r3
 800656c:	f003 0307 	and.w	r3, r3, #7
 8006570:	b29a      	uxth	r2, r3
 8006572:	897b      	ldrh	r3, [r7, #10]
 8006574:	4313      	orrs	r3, r2
 8006576:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	897a      	ldrh	r2, [r7, #10]
 800657e:	60da      	str	r2, [r3, #12]
 8006580:	e069      	b.n	8006656 <UART_SetConfig+0x2ae>
  }
  else
  {
    switch (clocksource)
 8006582:	7dfb      	ldrb	r3, [r7, #23]
 8006584:	2b08      	cmp	r3, #8
 8006586:	d863      	bhi.n	8006650 <UART_SetConfig+0x2a8>
 8006588:	a201      	add	r2, pc, #4	; (adr r2, 8006590 <UART_SetConfig+0x1e8>)
 800658a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800658e:	bf00      	nop
 8006590:	080065b5 	.word	0x080065b5
 8006594:	080065d5 	.word	0x080065d5
 8006598:	080065f5 	.word	0x080065f5
 800659c:	08006651 	.word	0x08006651
 80065a0:	08006615 	.word	0x08006615
 80065a4:	08006651 	.word	0x08006651
 80065a8:	08006651 	.word	0x08006651
 80065ac:	08006651 	.word	0x08006651
 80065b0:	08006635 	.word	0x08006635
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681c      	ldr	r4, [r3, #0]
 80065b8:	f7ff f976 	bl	80058a8 <HAL_RCC_GetPCLK1Freq>
 80065bc:	4602      	mov	r2, r0
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	685b      	ldr	r3, [r3, #4]
 80065c2:	085b      	lsrs	r3, r3, #1
 80065c4:	441a      	add	r2, r3
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80065ce:	b29b      	uxth	r3, r3
 80065d0:	60e3      	str	r3, [r4, #12]
        break;
 80065d2:	e040      	b.n	8006656 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681c      	ldr	r4, [r3, #0]
 80065d8:	f7ff f988 	bl	80058ec <HAL_RCC_GetPCLK2Freq>
 80065dc:	4602      	mov	r2, r0
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	685b      	ldr	r3, [r3, #4]
 80065e2:	085b      	lsrs	r3, r3, #1
 80065e4:	441a      	add	r2, r3
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	685b      	ldr	r3, [r3, #4]
 80065ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80065ee:	b29b      	uxth	r3, r3
 80065f0:	60e3      	str	r3, [r4, #12]
        break;
 80065f2:	e030      	b.n	8006656 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681a      	ldr	r2, [r3, #0]
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	685b      	ldr	r3, [r3, #4]
 80065fc:	085b      	lsrs	r3, r3, #1
 80065fe:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8006602:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8006606:	6879      	ldr	r1, [r7, #4]
 8006608:	6849      	ldr	r1, [r1, #4]
 800660a:	fbb3 f3f1 	udiv	r3, r3, r1
 800660e:	b29b      	uxth	r3, r3
 8006610:	60d3      	str	r3, [r2, #12]
        break;
 8006612:	e020      	b.n	8006656 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681c      	ldr	r4, [r3, #0]
 8006618:	f7ff f8d0 	bl	80057bc <HAL_RCC_GetSysClockFreq>
 800661c:	4602      	mov	r2, r0
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	685b      	ldr	r3, [r3, #4]
 8006622:	085b      	lsrs	r3, r3, #1
 8006624:	441a      	add	r2, r3
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	685b      	ldr	r3, [r3, #4]
 800662a:	fbb2 f3f3 	udiv	r3, r2, r3
 800662e:	b29b      	uxth	r3, r3
 8006630:	60e3      	str	r3, [r4, #12]
        break;
 8006632:	e010      	b.n	8006656 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	687a      	ldr	r2, [r7, #4]
 800663a:	6852      	ldr	r2, [r2, #4]
 800663c:	0852      	lsrs	r2, r2, #1
 800663e:	f502 4100 	add.w	r1, r2, #32768	; 0x8000
 8006642:	687a      	ldr	r2, [r7, #4]
 8006644:	6852      	ldr	r2, [r2, #4]
 8006646:	fbb1 f2f2 	udiv	r2, r1, r2
 800664a:	b292      	uxth	r2, r2
 800664c:	60da      	str	r2, [r3, #12]
        break;
 800664e:	e002      	b.n	8006656 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8006650:	2301      	movs	r3, #1
 8006652:	74fb      	strb	r3, [r7, #19]
        break;
 8006654:	bf00      	nop
    }
  }

  return ret;
 8006656:	7cfb      	ldrb	r3, [r7, #19]

}
 8006658:	4618      	mov	r0, r3
 800665a:	371c      	adds	r7, #28
 800665c:	46bd      	mov	sp, r7
 800665e:	bd90      	pop	{r4, r7, pc}
 8006660:	efff69f3 	.word	0xefff69f3
 8006664:	40013800 	.word	0x40013800
 8006668:	40021000 	.word	0x40021000
 800666c:	40004400 	.word	0x40004400
 8006670:	40004800 	.word	0x40004800

08006674 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006674:	b480      	push	{r7}
 8006676:	b083      	sub	sp, #12
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006680:	f003 0301 	and.w	r3, r3, #1
 8006684:	2b00      	cmp	r3, #0
 8006686:	d00a      	beq.n	800669e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	687a      	ldr	r2, [r7, #4]
 800668e:	6812      	ldr	r2, [r2, #0]
 8006690:	6852      	ldr	r2, [r2, #4]
 8006692:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8006696:	687a      	ldr	r2, [r7, #4]
 8006698:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800669a:	430a      	orrs	r2, r1
 800669c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066a2:	f003 0302 	and.w	r3, r3, #2
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d00a      	beq.n	80066c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	687a      	ldr	r2, [r7, #4]
 80066b0:	6812      	ldr	r2, [r2, #0]
 80066b2:	6852      	ldr	r2, [r2, #4]
 80066b4:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 80066b8:	687a      	ldr	r2, [r7, #4]
 80066ba:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80066bc:	430a      	orrs	r2, r1
 80066be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066c4:	f003 0304 	and.w	r3, r3, #4
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d00a      	beq.n	80066e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	687a      	ldr	r2, [r7, #4]
 80066d2:	6812      	ldr	r2, [r2, #0]
 80066d4:	6852      	ldr	r2, [r2, #4]
 80066d6:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 80066da:	687a      	ldr	r2, [r7, #4]
 80066dc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80066de:	430a      	orrs	r2, r1
 80066e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066e6:	f003 0308 	and.w	r3, r3, #8
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d00a      	beq.n	8006704 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	687a      	ldr	r2, [r7, #4]
 80066f4:	6812      	ldr	r2, [r2, #0]
 80066f6:	6852      	ldr	r2, [r2, #4]
 80066f8:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 80066fc:	687a      	ldr	r2, [r7, #4]
 80066fe:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006700:	430a      	orrs	r2, r1
 8006702:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006708:	f003 0310 	and.w	r3, r3, #16
 800670c:	2b00      	cmp	r3, #0
 800670e:	d00a      	beq.n	8006726 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	687a      	ldr	r2, [r7, #4]
 8006716:	6812      	ldr	r2, [r2, #0]
 8006718:	6892      	ldr	r2, [r2, #8]
 800671a:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 800671e:	687a      	ldr	r2, [r7, #4]
 8006720:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006722:	430a      	orrs	r2, r1
 8006724:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800672a:	f003 0320 	and.w	r3, r3, #32
 800672e:	2b00      	cmp	r3, #0
 8006730:	d00a      	beq.n	8006748 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	687a      	ldr	r2, [r7, #4]
 8006738:	6812      	ldr	r2, [r2, #0]
 800673a:	6892      	ldr	r2, [r2, #8]
 800673c:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8006740:	687a      	ldr	r2, [r7, #4]
 8006742:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006744:	430a      	orrs	r2, r1
 8006746:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800674c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006750:	2b00      	cmp	r3, #0
 8006752:	d01a      	beq.n	800678a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	687a      	ldr	r2, [r7, #4]
 800675a:	6812      	ldr	r2, [r2, #0]
 800675c:	6852      	ldr	r2, [r2, #4]
 800675e:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 8006762:	687a      	ldr	r2, [r7, #4]
 8006764:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006766:	430a      	orrs	r2, r1
 8006768:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800676e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006772:	d10a      	bne.n	800678a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	687a      	ldr	r2, [r7, #4]
 800677a:	6812      	ldr	r2, [r2, #0]
 800677c:	6852      	ldr	r2, [r2, #4]
 800677e:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 8006782:	687a      	ldr	r2, [r7, #4]
 8006784:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8006786:	430a      	orrs	r2, r1
 8006788:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800678e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006792:	2b00      	cmp	r3, #0
 8006794:	d00a      	beq.n	80067ac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	687a      	ldr	r2, [r7, #4]
 800679c:	6812      	ldr	r2, [r2, #0]
 800679e:	6852      	ldr	r2, [r2, #4]
 80067a0:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 80067a4:	687a      	ldr	r2, [r7, #4]
 80067a6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80067a8:	430a      	orrs	r2, r1
 80067aa:	605a      	str	r2, [r3, #4]
  }
}
 80067ac:	bf00      	nop
 80067ae:	370c      	adds	r7, #12
 80067b0:	46bd      	mov	sp, r7
 80067b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b6:	4770      	bx	lr

080067b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b086      	sub	sp, #24
 80067bc:	af02      	add	r7, sp, #8
 80067be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80067c0:	2300      	movs	r3, #0
 80067c2:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2200      	movs	r2, #0
 80067c8:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80067ca:	f7fb fb47 	bl	8001e5c <HAL_GetTick>
 80067ce:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f003 0308 	and.w	r3, r3, #8
 80067da:	2b08      	cmp	r3, #8
 80067dc:	d10e      	bne.n	80067fc <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80067de:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80067e2:	9300      	str	r3, [sp, #0]
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	2200      	movs	r2, #0
 80067e8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80067ec:	6878      	ldr	r0, [r7, #4]
 80067ee:	f000 f82c 	bl	800684a <UART_WaitOnFlagUntilTimeout>
 80067f2:	4603      	mov	r3, r0
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d001      	beq.n	80067fc <UART_CheckIdleState+0x44>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 80067f8:	2303      	movs	r3, #3
 80067fa:	e022      	b.n	8006842 <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f003 0304 	and.w	r3, r3, #4
 8006806:	2b04      	cmp	r3, #4
 8006808:	d10e      	bne.n	8006828 <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800680a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800680e:	9300      	str	r3, [sp, #0]
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	2200      	movs	r2, #0
 8006814:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006818:	6878      	ldr	r0, [r7, #4]
 800681a:	f000 f816 	bl	800684a <UART_WaitOnFlagUntilTimeout>
 800681e:	4603      	mov	r3, r0
 8006820:	2b00      	cmp	r3, #0
 8006822:	d001      	beq.n	8006828 <UART_CheckIdleState+0x70>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 8006824:	2303      	movs	r3, #3
 8006826:	e00c      	b.n	8006842 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2220      	movs	r2, #32
 800682c:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState = HAL_UART_STATE_READY;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2220      	movs	r2, #32
 8006834:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2200      	movs	r2, #0
 800683c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 8006840:	2300      	movs	r3, #0
}
 8006842:	4618      	mov	r0, r3
 8006844:	3710      	adds	r7, #16
 8006846:	46bd      	mov	sp, r7
 8006848:	bd80      	pop	{r7, pc}

0800684a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800684a:	b580      	push	{r7, lr}
 800684c:	b084      	sub	sp, #16
 800684e:	af00      	add	r7, sp, #0
 8006850:	60f8      	str	r0, [r7, #12]
 8006852:	60b9      	str	r1, [r7, #8]
 8006854:	603b      	str	r3, [r7, #0]
 8006856:	4613      	mov	r3, r2
 8006858:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800685a:	e02c      	b.n	80068b6 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800685c:	69bb      	ldr	r3, [r7, #24]
 800685e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006862:	d028      	beq.n	80068b6 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8006864:	69bb      	ldr	r3, [r7, #24]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d007      	beq.n	800687a <UART_WaitOnFlagUntilTimeout+0x30>
 800686a:	f7fb faf7 	bl	8001e5c <HAL_GetTick>
 800686e:	4602      	mov	r2, r0
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	1ad2      	subs	r2, r2, r3
 8006874:	69bb      	ldr	r3, [r7, #24]
 8006876:	429a      	cmp	r2, r3
 8006878:	d91d      	bls.n	80068b6 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	68fa      	ldr	r2, [r7, #12]
 8006880:	6812      	ldr	r2, [r2, #0]
 8006882:	6812      	ldr	r2, [r2, #0]
 8006884:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006888:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	68fa      	ldr	r2, [r7, #12]
 8006890:	6812      	ldr	r2, [r2, #0]
 8006892:	6892      	ldr	r2, [r2, #8]
 8006894:	f022 0201 	bic.w	r2, r2, #1
 8006898:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	2220      	movs	r2, #32
 800689e:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	2220      	movs	r2, #32
 80068a6:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	2200      	movs	r2, #0
 80068ae:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        return HAL_TIMEOUT;
 80068b2:	2303      	movs	r3, #3
 80068b4:	e00f      	b.n	80068d6 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	69da      	ldr	r2, [r3, #28]
 80068bc:	68bb      	ldr	r3, [r7, #8]
 80068be:	401a      	ands	r2, r3
 80068c0:	68bb      	ldr	r3, [r7, #8]
 80068c2:	429a      	cmp	r2, r3
 80068c4:	bf0c      	ite	eq
 80068c6:	2301      	moveq	r3, #1
 80068c8:	2300      	movne	r3, #0
 80068ca:	b2db      	uxtb	r3, r3
 80068cc:	461a      	mov	r2, r3
 80068ce:	79fb      	ldrb	r3, [r7, #7]
 80068d0:	429a      	cmp	r2, r3
 80068d2:	d0c3      	beq.n	800685c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80068d4:	2300      	movs	r3, #0
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	3710      	adds	r7, #16
 80068da:	46bd      	mov	sp, r7
 80068dc:	bd80      	pop	{r7, pc}
	...

080068e0 <_Z12FilterConfigv>:



bool CanRxFlag=false;
void FilterConfig()
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b08a      	sub	sp, #40	; 0x28
 80068e4:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef  sFilterConfig;
	sFilterConfig.FilterIdHigh=0x0000;
 80068e6:	2300      	movs	r3, #0
 80068e8:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow=FILTERID_L;
 80068ea:	f246 0304 	movw	r3, #24580	; 0x6004
 80068ee:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh=0x0000;
 80068f0:	2300      	movs	r3, #0
 80068f2:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow=MASKID_L;
 80068f4:	4b14      	ldr	r3, [pc, #80]	; (8006948 <_Z12FilterConfigv+0x68>)
 80068f6:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment=CAN_FILTER_FIFO0;//MtB^FIFO0
 80068f8:	2300      	movs	r3, #0
 80068fa:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterBank=0; //tB^oN 0-13
 80068fc:	2300      	movs	r3, #0
 80068fe:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterScale=CAN_FILTERSCALE_32BIT; //tB^XP[ExtId
 8006900:	2301      	movs	r3, #1
 8006902:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterMode=CAN_FILTERMODE_IDMASK; //}XN[h
 8006904:	2300      	movs	r3, #0
 8006906:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterActivation=ENABLE; //tB^L
 8006908:	2301      	movs	r3, #1
 800690a:	623b      	str	r3, [r7, #32]
	sFilterConfig.SlaveStartFilterBank=14;
 800690c:	230e      	movs	r3, #14
 800690e:	627b      	str	r3, [r7, #36]	; 0x24

	if(HAL_CAN_ConfigFilter(&hcan, &sFilterConfig)!=HAL_OK)
 8006910:	463b      	mov	r3, r7
 8006912:	4619      	mov	r1, r3
 8006914:	480d      	ldr	r0, [pc, #52]	; (800694c <_Z12FilterConfigv+0x6c>)
 8006916:	f7fc f93a 	bl	8002b8e <HAL_CAN_ConfigFilter>
 800691a:	4603      	mov	r3, r0
 800691c:	2b00      	cmp	r3, #0
 800691e:	bf14      	ite	ne
 8006920:	2301      	movne	r3, #1
 8006922:	2300      	moveq	r3, #0
 8006924:	b2db      	uxtb	r3, r3
 8006926:	2b00      	cmp	r3, #0
 8006928:	d002      	beq.n	8006930 <_Z12FilterConfigv+0x50>
		{
			printf("filter config error!");
 800692a:	4809      	ldr	r0, [pc, #36]	; (8006950 <_Z12FilterConfigv+0x70>)
 800692c:	f002 f910 	bl	8008b50 <printf>
		}
	HAL_CAN_Start(&hcan);
 8006930:	4806      	ldr	r0, [pc, #24]	; (800694c <_Z12FilterConfigv+0x6c>)
 8006932:	f7fc f9f6 	bl	8002d22 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8006936:	2102      	movs	r1, #2
 8006938:	4804      	ldr	r0, [pc, #16]	; (800694c <_Z12FilterConfigv+0x6c>)
 800693a:	f7fc fb49 	bl	8002fd0 <HAL_CAN_ActivateNotification>
}
 800693e:	bf00      	nop
 8006940:	3728      	adds	r7, #40	; 0x28
 8006942:	46bd      	mov	sp, r7
 8006944:	bd80      	pop	{r7, pc}
 8006946:	bf00      	nop
 8006948:	0001e004 	.word	0x0001e004
 800694c:	2000083c 	.word	0x2000083c
 8006950:	0800c828 	.word	0x0800c828

08006954 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
 {
 8006954:	b580      	push	{r7, lr}
 8006956:	b082      	sub	sp, #8
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
	   HAL_CAN_GetRxMessage(hcan,CAN_RX_FIFO0,&RXmsg,RxFIFO_Data);
 800695c:	4b0c      	ldr	r3, [pc, #48]	; (8006990 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 800695e:	4a0d      	ldr	r2, [pc, #52]	; (8006994 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8006960:	2100      	movs	r1, #0
 8006962:	6878      	ldr	r0, [r7, #4]
 8006964:	f7fc fa21 	bl	8002daa <HAL_CAN_GetRxMessage>
	   CanRxFlag=true;
 8006968:	4b0b      	ldr	r3, [pc, #44]	; (8006998 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 800696a:	2201      	movs	r2, #1
 800696c:	701a      	strb	r2, [r3, #0]
	   if(rx_led>5)
 800696e:	4b0b      	ldr	r3, [pc, #44]	; (800699c <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	2b05      	cmp	r3, #5
 8006974:	dd03      	ble.n	800697e <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
	   {
		   //TOGGLE_RX_LED;
		   //TOGGLE_TX_LED
		   rx_led=0;
 8006976:	4b09      	ldr	r3, [pc, #36]	; (800699c <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8006978:	2200      	movs	r2, #0
 800697a:	601a      	str	r2, [r3, #0]
	   else{
		   rx_led++;
	   }


 }
 800697c:	e004      	b.n	8006988 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>
		   rx_led++;
 800697e:	4b07      	ldr	r3, [pc, #28]	; (800699c <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	3301      	adds	r3, #1
 8006984:	4a05      	ldr	r2, [pc, #20]	; (800699c <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8006986:	6013      	str	r3, [r2, #0]
 }
 8006988:	bf00      	nop
 800698a:	3708      	adds	r7, #8
 800698c:	46bd      	mov	sp, r7
 800698e:	bd80      	pop	{r7, pc}
 8006990:	20000698 	.word	0x20000698
 8006994:	200006a0 	.word	0x200006a0
 8006998:	200006c0 	.word	0x200006c0
 800699c:	200006bc 	.word	0x200006bc

080069a0 <HAL_TIM_PeriodElapsedCallback>:
#include "LowlayerHandel.hpp"
extern LowlayerHandelTypedef *plow;
bool IntFlag=false;
int warikan=0;
 void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 			{
 80069a0:	b480      	push	{r7}
 80069a2:	b083      	sub	sp, #12
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
	 	 	 	if(htim->Instance==TIM6)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	4a05      	ldr	r2, [pc, #20]	; (80069c4 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d102      	bne.n	80069b8 <HAL_TIM_PeriodElapsedCallback+0x18>
	 	 	 		{
 					IntFlag=true;
 80069b2:	4b05      	ldr	r3, [pc, #20]	; (80069c8 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80069b4:	2201      	movs	r2, #1
 80069b6:	701a      	strb	r2, [r3, #0]

 					}

 			}
 80069b8:	bf00      	nop
 80069ba:	370c      	adds	r7, #12
 80069bc:	46bd      	mov	sp, r7
 80069be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c2:	4770      	bx	lr
 80069c4:	40001000 	.word	0x40001000
 80069c8:	200006c4 	.word	0x200006c4

080069cc <_ZN7VL53L0XC1Ev>:
// PLL_period_ps = 1655; macro_period_vclks = 2304
#define calcMacroPeriod(vcsel_period_pclks) ((((uint32_t)2304 * (vcsel_period_pclks) * 1655) + 500) / 1000)

// Constructors ////////////////////////////////////////////////////////////////

VL53L0X::VL53L0X(void)
 80069cc:	b480      	push	{r7}
 80069ce:	b083      	sub	sp, #12
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
  : address(ADDRESS_DEFAULT)
  , io_timeout(0) // no timeout
  , did_timeout(false)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2229      	movs	r2, #41	; 0x29
 80069d8:	705a      	strb	r2, [r3, #1]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2200      	movs	r2, #0
 80069de:	805a      	strh	r2, [r3, #2]
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2200      	movs	r2, #0
 80069e4:	711a      	strb	r2, [r3, #4]
{
}
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	4618      	mov	r0, r3
 80069ea:	370c      	adds	r7, #12
 80069ec:	46bd      	mov	sp, r7
 80069ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f2:	4770      	bx	lr

080069f4 <_ZN7VL53L0X4initEb>:
// is performed by ST on the bare modules; it seems like that should work well
// enough unless a cover glass is added.
// If io_2v8 (optional) is true or not given, the sensor is configured for 2V8
// mode.
bool VL53L0X::init(bool io_2v8)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b086      	sub	sp, #24
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
 80069fc:	460b      	mov	r3, r1
 80069fe:	70fb      	strb	r3, [r7, #3]
  // VL53L0X_DataInit() begin

  // sensor uses 1V8 mode for I/O by default; switch to 2V8 mode if necessary
  if (io_2v8)
 8006a00:	78fb      	ldrb	r3, [r7, #3]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d00c      	beq.n	8006a20 <_ZN7VL53L0X4initEb+0x2c>
  {
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
      readReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV) | 0x01); // set bit 0
 8006a06:	2189      	movs	r1, #137	; 0x89
 8006a08:	6878      	ldr	r0, [r7, #4]
 8006a0a:	f000 fb37 	bl	800707c <_ZN7VL53L0X7readRegEh>
 8006a0e:	4603      	mov	r3, r0
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
 8006a10:	f043 0301 	orr.w	r3, r3, #1
 8006a14:	b2db      	uxtb	r3, r3
      readReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV) | 0x01); // set bit 0
 8006a16:	461a      	mov	r2, r3
 8006a18:	2189      	movs	r1, #137	; 0x89
 8006a1a:	6878      	ldr	r0, [r7, #4]
 8006a1c:	f000 faa8 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  }

  // "Set I2C standard mode"
  writeReg(0x88, 0x00);
 8006a20:	2200      	movs	r2, #0
 8006a22:	2188      	movs	r1, #136	; 0x88
 8006a24:	6878      	ldr	r0, [r7, #4]
 8006a26:	f000 faa3 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0x80, 0x01);
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	2180      	movs	r1, #128	; 0x80
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	f000 fa9e 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0xFF, 0x01);
 8006a34:	2201      	movs	r2, #1
 8006a36:	21ff      	movs	r1, #255	; 0xff
 8006a38:	6878      	ldr	r0, [r7, #4]
 8006a3a:	f000 fa99 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x00, 0x00);
 8006a3e:	2200      	movs	r2, #0
 8006a40:	2100      	movs	r1, #0
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f000 fa94 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  stop_variable = readReg(0x91);
 8006a48:	2191      	movs	r1, #145	; 0x91
 8006a4a:	6878      	ldr	r0, [r7, #4]
 8006a4c:	f000 fb16 	bl	800707c <_ZN7VL53L0X7readRegEh>
 8006a50:	4603      	mov	r3, r0
 8006a52:	461a      	mov	r2, r3
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	721a      	strb	r2, [r3, #8]
  writeReg(0x00, 0x01);
 8006a58:	2201      	movs	r2, #1
 8006a5a:	2100      	movs	r1, #0
 8006a5c:	6878      	ldr	r0, [r7, #4]
 8006a5e:	f000 fa87 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0xFF, 0x00);
 8006a62:	2200      	movs	r2, #0
 8006a64:	21ff      	movs	r1, #255	; 0xff
 8006a66:	6878      	ldr	r0, [r7, #4]
 8006a68:	f000 fa82 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x80, 0x00);
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	2180      	movs	r1, #128	; 0x80
 8006a70:	6878      	ldr	r0, [r7, #4]
 8006a72:	f000 fa7d 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>

  // disable SIGNAL_RATE_MSRC (bit 1) and SIGNAL_RATE_PRE_RANGE (bit 4) limit checks
  writeReg(MSRC_CONFIG_CONTROL, readReg(MSRC_CONFIG_CONTROL) | 0x12);
 8006a76:	2160      	movs	r1, #96	; 0x60
 8006a78:	6878      	ldr	r0, [r7, #4]
 8006a7a:	f000 faff 	bl	800707c <_ZN7VL53L0X7readRegEh>
 8006a7e:	4603      	mov	r3, r0
 8006a80:	f043 0312 	orr.w	r3, r3, #18
 8006a84:	b2db      	uxtb	r3, r3
 8006a86:	461a      	mov	r2, r3
 8006a88:	2160      	movs	r1, #96	; 0x60
 8006a8a:	6878      	ldr	r0, [r7, #4]
 8006a8c:	f000 fa70 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>

  // set final range signal rate limit to 0.25 MCPS (million counts per second)
  setSignalRateLimit(0.25);
 8006a90:	eeb5 0a00 	vmov.f32	s0, #80	; 0x3e800000  0.250
 8006a94:	6878      	ldr	r0, [r7, #4]
 8006a96:	f000 fb87 	bl	80071a8 <_ZN7VL53L0X18setSignalRateLimitEf>

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xFF);
 8006a9a:	22ff      	movs	r2, #255	; 0xff
 8006a9c:	2101      	movs	r1, #1
 8006a9e:	6878      	ldr	r0, [r7, #4]
 8006aa0:	f000 fa66 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>

  // VL53L0X_StaticInit() begin

  uint8_t spad_count;
  bool spad_type_is_aperture;
  if (!getSpadInfo(&spad_count, &spad_type_is_aperture)) { return false; }
 8006aa4:	f107 0213 	add.w	r2, r7, #19
 8006aa8:	f107 0314 	add.w	r3, r7, #20
 8006aac:	4619      	mov	r1, r3
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	f000 fd70 	bl	8007594 <_ZN7VL53L0X11getSpadInfoEPhPb>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	f083 0301 	eor.w	r3, r3, #1
 8006aba:	b2db      	uxtb	r3, r3
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d001      	beq.n	8006ac4 <_ZN7VL53L0X4initEb+0xd0>
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	e251      	b.n	8006f68 <_ZN7VL53L0X4initEb+0x574>

  // The SPAD map (RefGoodSpadMap) is read by VL53L0X_get_info_from_device() in
  // the API, but the same data seems to be more easily readable from
  // GLOBAL_CONFIG_SPAD_ENABLES_REF_0 through _6, so read it from there
  uint8_t ref_spad_map[6];
  readMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8006ac4:	f107 020c 	add.w	r2, r7, #12
 8006ac8:	2306      	movs	r3, #6
 8006aca:	21b0      	movs	r1, #176	; 0xb0
 8006acc:	6878      	ldr	r0, [r7, #4]
 8006ace:	f000 fb47 	bl	8007160 <_ZN7VL53L0X9readMultiEhPhh>

  // -- VL53L0X_set_reference_spads() begin (assume NVM values are valid)

  writeReg(0xFF, 0x01);
 8006ad2:	2201      	movs	r2, #1
 8006ad4:	21ff      	movs	r1, #255	; 0xff
 8006ad6:	6878      	ldr	r0, [r7, #4]
 8006ad8:	f000 fa4a 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 8006adc:	2200      	movs	r2, #0
 8006ade:	214f      	movs	r1, #79	; 0x4f
 8006ae0:	6878      	ldr	r0, [r7, #4]
 8006ae2:	f000 fa45 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
 8006ae6:	222c      	movs	r2, #44	; 0x2c
 8006ae8:	214e      	movs	r1, #78	; 0x4e
 8006aea:	6878      	ldr	r0, [r7, #4]
 8006aec:	f000 fa40 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0xFF, 0x00);
 8006af0:	2200      	movs	r2, #0
 8006af2:	21ff      	movs	r1, #255	; 0xff
 8006af4:	6878      	ldr	r0, [r7, #4]
 8006af6:	f000 fa3b 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);
 8006afa:	22b4      	movs	r2, #180	; 0xb4
 8006afc:	21b6      	movs	r1, #182	; 0xb6
 8006afe:	6878      	ldr	r0, [r7, #4]
 8006b00:	f000 fa36 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>

  uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
 8006b04:	7cfb      	ldrb	r3, [r7, #19]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d001      	beq.n	8006b0e <_ZN7VL53L0X4initEb+0x11a>
 8006b0a:	230c      	movs	r3, #12
 8006b0c:	e000      	b.n	8006b10 <_ZN7VL53L0X4initEb+0x11c>
 8006b0e:	2300      	movs	r3, #0
 8006b10:	757b      	strb	r3, [r7, #21]
  uint8_t spads_enabled = 0;
 8006b12:	2300      	movs	r3, #0
 8006b14:	75fb      	strb	r3, [r7, #23]

  for (uint8_t i = 0; i < 48; i++)
 8006b16:	2300      	movs	r3, #0
 8006b18:	75bb      	strb	r3, [r7, #22]
 8006b1a:	7dbb      	ldrb	r3, [r7, #22]
 8006b1c:	2b2f      	cmp	r3, #47	; 0x2f
 8006b1e:	dc3c      	bgt.n	8006b9a <_ZN7VL53L0X4initEb+0x1a6>
  {
    if (i < first_spad_to_enable || spads_enabled == spad_count)
 8006b20:	7dba      	ldrb	r2, [r7, #22]
 8006b22:	7d7b      	ldrb	r3, [r7, #21]
 8006b24:	429a      	cmp	r2, r3
 8006b26:	db03      	blt.n	8006b30 <_ZN7VL53L0X4initEb+0x13c>
 8006b28:	7d3b      	ldrb	r3, [r7, #20]
 8006b2a:	7dfa      	ldrb	r2, [r7, #23]
 8006b2c:	429a      	cmp	r2, r3
 8006b2e:	d11b      	bne.n	8006b68 <_ZN7VL53L0X4initEb+0x174>
    {
      // This bit is lower than the first one that should be enabled, or
      // (reference_spad_count) bits have already been enabled, so zero this bit
      ref_spad_map[i / 8] &= ~(1 << (i % 8));
 8006b30:	7dbb      	ldrb	r3, [r7, #22]
 8006b32:	08db      	lsrs	r3, r3, #3
 8006b34:	b2db      	uxtb	r3, r3
 8006b36:	4618      	mov	r0, r3
 8006b38:	f107 0218 	add.w	r2, r7, #24
 8006b3c:	4413      	add	r3, r2
 8006b3e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8006b42:	b25a      	sxtb	r2, r3
 8006b44:	7dbb      	ldrb	r3, [r7, #22]
 8006b46:	f003 0307 	and.w	r3, r3, #7
 8006b4a:	2101      	movs	r1, #1
 8006b4c:	fa01 f303 	lsl.w	r3, r1, r3
 8006b50:	b25b      	sxtb	r3, r3
 8006b52:	43db      	mvns	r3, r3
 8006b54:	b25b      	sxtb	r3, r3
 8006b56:	4013      	ands	r3, r2
 8006b58:	b25b      	sxtb	r3, r3
 8006b5a:	b2da      	uxtb	r2, r3
 8006b5c:	f107 0318 	add.w	r3, r7, #24
 8006b60:	4403      	add	r3, r0
 8006b62:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8006b66:	e014      	b.n	8006b92 <_ZN7VL53L0X4initEb+0x19e>
    }
    else if ((ref_spad_map[i / 8] >> (i % 8)) & 0x1)
 8006b68:	7dbb      	ldrb	r3, [r7, #22]
 8006b6a:	08db      	lsrs	r3, r3, #3
 8006b6c:	b2db      	uxtb	r3, r3
 8006b6e:	f107 0218 	add.w	r2, r7, #24
 8006b72:	4413      	add	r3, r2
 8006b74:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8006b78:	461a      	mov	r2, r3
 8006b7a:	7dbb      	ldrb	r3, [r7, #22]
 8006b7c:	f003 0307 	and.w	r3, r3, #7
 8006b80:	fa42 f303 	asr.w	r3, r2, r3
 8006b84:	f003 0301 	and.w	r3, r3, #1
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d002      	beq.n	8006b92 <_ZN7VL53L0X4initEb+0x19e>
    {
      spads_enabled++;
 8006b8c:	7dfb      	ldrb	r3, [r7, #23]
 8006b8e:	3301      	adds	r3, #1
 8006b90:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < 48; i++)
 8006b92:	7dbb      	ldrb	r3, [r7, #22]
 8006b94:	3301      	adds	r3, #1
 8006b96:	75bb      	strb	r3, [r7, #22]
 8006b98:	e7bf      	b.n	8006b1a <_ZN7VL53L0X4initEb+0x126>
    }
  }

  writeMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8006b9a:	f107 020c 	add.w	r2, r7, #12
 8006b9e:	2306      	movs	r3, #6
 8006ba0:	21b0      	movs	r1, #176	; 0xb0
 8006ba2:	6878      	ldr	r0, [r7, #4]
 8006ba4:	f000 fab4 	bl	8007110 <_ZN7VL53L0X10writeMultiEhPKhh>
  // -- VL53L0X_set_reference_spads() end

  // -- VL53L0X_load_tuning_settings() begin
  // DefaultTuningSettings from vl53l0x_tuning.h

  writeReg(0xFF, 0x01);
 8006ba8:	2201      	movs	r2, #1
 8006baa:	21ff      	movs	r1, #255	; 0xff
 8006bac:	6878      	ldr	r0, [r7, #4]
 8006bae:	f000 f9df 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x00, 0x00);
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	2100      	movs	r1, #0
 8006bb6:	6878      	ldr	r0, [r7, #4]
 8006bb8:	f000 f9da 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0xFF, 0x00);
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	21ff      	movs	r1, #255	; 0xff
 8006bc0:	6878      	ldr	r0, [r7, #4]
 8006bc2:	f000 f9d5 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x09, 0x00);
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	2109      	movs	r1, #9
 8006bca:	6878      	ldr	r0, [r7, #4]
 8006bcc:	f000 f9d0 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x10, 0x00);
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	2110      	movs	r1, #16
 8006bd4:	6878      	ldr	r0, [r7, #4]
 8006bd6:	f000 f9cb 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x11, 0x00);
 8006bda:	2200      	movs	r2, #0
 8006bdc:	2111      	movs	r1, #17
 8006bde:	6878      	ldr	r0, [r7, #4]
 8006be0:	f000 f9c6 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0x24, 0x01);
 8006be4:	2201      	movs	r2, #1
 8006be6:	2124      	movs	r1, #36	; 0x24
 8006be8:	6878      	ldr	r0, [r7, #4]
 8006bea:	f000 f9c1 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x25, 0xFF);
 8006bee:	22ff      	movs	r2, #255	; 0xff
 8006bf0:	2125      	movs	r1, #37	; 0x25
 8006bf2:	6878      	ldr	r0, [r7, #4]
 8006bf4:	f000 f9bc 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x75, 0x00);
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	2175      	movs	r1, #117	; 0x75
 8006bfc:	6878      	ldr	r0, [r7, #4]
 8006bfe:	f000 f9b7 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0xFF, 0x01);
 8006c02:	2201      	movs	r2, #1
 8006c04:	21ff      	movs	r1, #255	; 0xff
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f000 f9b2 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x4E, 0x2C);
 8006c0c:	222c      	movs	r2, #44	; 0x2c
 8006c0e:	214e      	movs	r1, #78	; 0x4e
 8006c10:	6878      	ldr	r0, [r7, #4]
 8006c12:	f000 f9ad 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x48, 0x00);
 8006c16:	2200      	movs	r2, #0
 8006c18:	2148      	movs	r1, #72	; 0x48
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f000 f9a8 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x30, 0x20);
 8006c20:	2220      	movs	r2, #32
 8006c22:	2130      	movs	r1, #48	; 0x30
 8006c24:	6878      	ldr	r0, [r7, #4]
 8006c26:	f000 f9a3 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0xFF, 0x00);
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	21ff      	movs	r1, #255	; 0xff
 8006c2e:	6878      	ldr	r0, [r7, #4]
 8006c30:	f000 f99e 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x30, 0x09);
 8006c34:	2209      	movs	r2, #9
 8006c36:	2130      	movs	r1, #48	; 0x30
 8006c38:	6878      	ldr	r0, [r7, #4]
 8006c3a:	f000 f999 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x54, 0x00);
 8006c3e:	2200      	movs	r2, #0
 8006c40:	2154      	movs	r1, #84	; 0x54
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f000 f994 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x31, 0x04);
 8006c48:	2204      	movs	r2, #4
 8006c4a:	2131      	movs	r1, #49	; 0x31
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f000 f98f 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x32, 0x03);
 8006c52:	2203      	movs	r2, #3
 8006c54:	2132      	movs	r1, #50	; 0x32
 8006c56:	6878      	ldr	r0, [r7, #4]
 8006c58:	f000 f98a 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x40, 0x83);
 8006c5c:	2283      	movs	r2, #131	; 0x83
 8006c5e:	2140      	movs	r1, #64	; 0x40
 8006c60:	6878      	ldr	r0, [r7, #4]
 8006c62:	f000 f985 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x46, 0x25);
 8006c66:	2225      	movs	r2, #37	; 0x25
 8006c68:	2146      	movs	r1, #70	; 0x46
 8006c6a:	6878      	ldr	r0, [r7, #4]
 8006c6c:	f000 f980 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x60, 0x00);
 8006c70:	2200      	movs	r2, #0
 8006c72:	2160      	movs	r1, #96	; 0x60
 8006c74:	6878      	ldr	r0, [r7, #4]
 8006c76:	f000 f97b 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x27, 0x00);
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	2127      	movs	r1, #39	; 0x27
 8006c7e:	6878      	ldr	r0, [r7, #4]
 8006c80:	f000 f976 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x50, 0x06);
 8006c84:	2206      	movs	r2, #6
 8006c86:	2150      	movs	r1, #80	; 0x50
 8006c88:	6878      	ldr	r0, [r7, #4]
 8006c8a:	f000 f971 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x51, 0x00);
 8006c8e:	2200      	movs	r2, #0
 8006c90:	2151      	movs	r1, #81	; 0x51
 8006c92:	6878      	ldr	r0, [r7, #4]
 8006c94:	f000 f96c 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x52, 0x96);
 8006c98:	2296      	movs	r2, #150	; 0x96
 8006c9a:	2152      	movs	r1, #82	; 0x52
 8006c9c:	6878      	ldr	r0, [r7, #4]
 8006c9e:	f000 f967 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x56, 0x08);
 8006ca2:	2208      	movs	r2, #8
 8006ca4:	2156      	movs	r1, #86	; 0x56
 8006ca6:	6878      	ldr	r0, [r7, #4]
 8006ca8:	f000 f962 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x57, 0x30);
 8006cac:	2230      	movs	r2, #48	; 0x30
 8006cae:	2157      	movs	r1, #87	; 0x57
 8006cb0:	6878      	ldr	r0, [r7, #4]
 8006cb2:	f000 f95d 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x61, 0x00);
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	2161      	movs	r1, #97	; 0x61
 8006cba:	6878      	ldr	r0, [r7, #4]
 8006cbc:	f000 f958 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x62, 0x00);
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	2162      	movs	r1, #98	; 0x62
 8006cc4:	6878      	ldr	r0, [r7, #4]
 8006cc6:	f000 f953 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x64, 0x00);
 8006cca:	2200      	movs	r2, #0
 8006ccc:	2164      	movs	r1, #100	; 0x64
 8006cce:	6878      	ldr	r0, [r7, #4]
 8006cd0:	f000 f94e 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x65, 0x00);
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	2165      	movs	r1, #101	; 0x65
 8006cd8:	6878      	ldr	r0, [r7, #4]
 8006cda:	f000 f949 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x66, 0xA0);
 8006cde:	22a0      	movs	r2, #160	; 0xa0
 8006ce0:	2166      	movs	r1, #102	; 0x66
 8006ce2:	6878      	ldr	r0, [r7, #4]
 8006ce4:	f000 f944 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0xFF, 0x01);
 8006ce8:	2201      	movs	r2, #1
 8006cea:	21ff      	movs	r1, #255	; 0xff
 8006cec:	6878      	ldr	r0, [r7, #4]
 8006cee:	f000 f93f 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x22, 0x32);
 8006cf2:	2232      	movs	r2, #50	; 0x32
 8006cf4:	2122      	movs	r1, #34	; 0x22
 8006cf6:	6878      	ldr	r0, [r7, #4]
 8006cf8:	f000 f93a 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x47, 0x14);
 8006cfc:	2214      	movs	r2, #20
 8006cfe:	2147      	movs	r1, #71	; 0x47
 8006d00:	6878      	ldr	r0, [r7, #4]
 8006d02:	f000 f935 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x49, 0xFF);
 8006d06:	22ff      	movs	r2, #255	; 0xff
 8006d08:	2149      	movs	r1, #73	; 0x49
 8006d0a:	6878      	ldr	r0, [r7, #4]
 8006d0c:	f000 f930 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x4A, 0x00);
 8006d10:	2200      	movs	r2, #0
 8006d12:	214a      	movs	r1, #74	; 0x4a
 8006d14:	6878      	ldr	r0, [r7, #4]
 8006d16:	f000 f92b 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0xFF, 0x00);
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	21ff      	movs	r1, #255	; 0xff
 8006d1e:	6878      	ldr	r0, [r7, #4]
 8006d20:	f000 f926 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x7A, 0x0A);
 8006d24:	220a      	movs	r2, #10
 8006d26:	217a      	movs	r1, #122	; 0x7a
 8006d28:	6878      	ldr	r0, [r7, #4]
 8006d2a:	f000 f921 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x7B, 0x00);
 8006d2e:	2200      	movs	r2, #0
 8006d30:	217b      	movs	r1, #123	; 0x7b
 8006d32:	6878      	ldr	r0, [r7, #4]
 8006d34:	f000 f91c 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x78, 0x21);
 8006d38:	2221      	movs	r2, #33	; 0x21
 8006d3a:	2178      	movs	r1, #120	; 0x78
 8006d3c:	6878      	ldr	r0, [r7, #4]
 8006d3e:	f000 f917 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0xFF, 0x01);
 8006d42:	2201      	movs	r2, #1
 8006d44:	21ff      	movs	r1, #255	; 0xff
 8006d46:	6878      	ldr	r0, [r7, #4]
 8006d48:	f000 f912 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x23, 0x34);
 8006d4c:	2234      	movs	r2, #52	; 0x34
 8006d4e:	2123      	movs	r1, #35	; 0x23
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f000 f90d 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x42, 0x00);
 8006d56:	2200      	movs	r2, #0
 8006d58:	2142      	movs	r1, #66	; 0x42
 8006d5a:	6878      	ldr	r0, [r7, #4]
 8006d5c:	f000 f908 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x44, 0xFF);
 8006d60:	22ff      	movs	r2, #255	; 0xff
 8006d62:	2144      	movs	r1, #68	; 0x44
 8006d64:	6878      	ldr	r0, [r7, #4]
 8006d66:	f000 f903 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x45, 0x26);
 8006d6a:	2226      	movs	r2, #38	; 0x26
 8006d6c:	2145      	movs	r1, #69	; 0x45
 8006d6e:	6878      	ldr	r0, [r7, #4]
 8006d70:	f000 f8fe 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x46, 0x05);
 8006d74:	2205      	movs	r2, #5
 8006d76:	2146      	movs	r1, #70	; 0x46
 8006d78:	6878      	ldr	r0, [r7, #4]
 8006d7a:	f000 f8f9 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x40, 0x40);
 8006d7e:	2240      	movs	r2, #64	; 0x40
 8006d80:	2140      	movs	r1, #64	; 0x40
 8006d82:	6878      	ldr	r0, [r7, #4]
 8006d84:	f000 f8f4 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x0E, 0x06);
 8006d88:	2206      	movs	r2, #6
 8006d8a:	210e      	movs	r1, #14
 8006d8c:	6878      	ldr	r0, [r7, #4]
 8006d8e:	f000 f8ef 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x20, 0x1A);
 8006d92:	221a      	movs	r2, #26
 8006d94:	2120      	movs	r1, #32
 8006d96:	6878      	ldr	r0, [r7, #4]
 8006d98:	f000 f8ea 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x43, 0x40);
 8006d9c:	2240      	movs	r2, #64	; 0x40
 8006d9e:	2143      	movs	r1, #67	; 0x43
 8006da0:	6878      	ldr	r0, [r7, #4]
 8006da2:	f000 f8e5 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0xFF, 0x00);
 8006da6:	2200      	movs	r2, #0
 8006da8:	21ff      	movs	r1, #255	; 0xff
 8006daa:	6878      	ldr	r0, [r7, #4]
 8006dac:	f000 f8e0 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x34, 0x03);
 8006db0:	2203      	movs	r2, #3
 8006db2:	2134      	movs	r1, #52	; 0x34
 8006db4:	6878      	ldr	r0, [r7, #4]
 8006db6:	f000 f8db 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x35, 0x44);
 8006dba:	2244      	movs	r2, #68	; 0x44
 8006dbc:	2135      	movs	r1, #53	; 0x35
 8006dbe:	6878      	ldr	r0, [r7, #4]
 8006dc0:	f000 f8d6 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0xFF, 0x01);
 8006dc4:	2201      	movs	r2, #1
 8006dc6:	21ff      	movs	r1, #255	; 0xff
 8006dc8:	6878      	ldr	r0, [r7, #4]
 8006dca:	f000 f8d1 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x31, 0x04);
 8006dce:	2204      	movs	r2, #4
 8006dd0:	2131      	movs	r1, #49	; 0x31
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f000 f8cc 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x4B, 0x09);
 8006dd8:	2209      	movs	r2, #9
 8006dda:	214b      	movs	r1, #75	; 0x4b
 8006ddc:	6878      	ldr	r0, [r7, #4]
 8006dde:	f000 f8c7 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x4C, 0x05);
 8006de2:	2205      	movs	r2, #5
 8006de4:	214c      	movs	r1, #76	; 0x4c
 8006de6:	6878      	ldr	r0, [r7, #4]
 8006de8:	f000 f8c2 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x4D, 0x04);
 8006dec:	2204      	movs	r2, #4
 8006dee:	214d      	movs	r1, #77	; 0x4d
 8006df0:	6878      	ldr	r0, [r7, #4]
 8006df2:	f000 f8bd 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0xFF, 0x00);
 8006df6:	2200      	movs	r2, #0
 8006df8:	21ff      	movs	r1, #255	; 0xff
 8006dfa:	6878      	ldr	r0, [r7, #4]
 8006dfc:	f000 f8b8 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x44, 0x00);
 8006e00:	2200      	movs	r2, #0
 8006e02:	2144      	movs	r1, #68	; 0x44
 8006e04:	6878      	ldr	r0, [r7, #4]
 8006e06:	f000 f8b3 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x45, 0x20);
 8006e0a:	2220      	movs	r2, #32
 8006e0c:	2145      	movs	r1, #69	; 0x45
 8006e0e:	6878      	ldr	r0, [r7, #4]
 8006e10:	f000 f8ae 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x47, 0x08);
 8006e14:	2208      	movs	r2, #8
 8006e16:	2147      	movs	r1, #71	; 0x47
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	f000 f8a9 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x48, 0x28);
 8006e1e:	2228      	movs	r2, #40	; 0x28
 8006e20:	2148      	movs	r1, #72	; 0x48
 8006e22:	6878      	ldr	r0, [r7, #4]
 8006e24:	f000 f8a4 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x67, 0x00);
 8006e28:	2200      	movs	r2, #0
 8006e2a:	2167      	movs	r1, #103	; 0x67
 8006e2c:	6878      	ldr	r0, [r7, #4]
 8006e2e:	f000 f89f 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x70, 0x04);
 8006e32:	2204      	movs	r2, #4
 8006e34:	2170      	movs	r1, #112	; 0x70
 8006e36:	6878      	ldr	r0, [r7, #4]
 8006e38:	f000 f89a 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x71, 0x01);
 8006e3c:	2201      	movs	r2, #1
 8006e3e:	2171      	movs	r1, #113	; 0x71
 8006e40:	6878      	ldr	r0, [r7, #4]
 8006e42:	f000 f895 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x72, 0xFE);
 8006e46:	22fe      	movs	r2, #254	; 0xfe
 8006e48:	2172      	movs	r1, #114	; 0x72
 8006e4a:	6878      	ldr	r0, [r7, #4]
 8006e4c:	f000 f890 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x76, 0x00);
 8006e50:	2200      	movs	r2, #0
 8006e52:	2176      	movs	r1, #118	; 0x76
 8006e54:	6878      	ldr	r0, [r7, #4]
 8006e56:	f000 f88b 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x77, 0x00);
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	2177      	movs	r1, #119	; 0x77
 8006e5e:	6878      	ldr	r0, [r7, #4]
 8006e60:	f000 f886 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0xFF, 0x01);
 8006e64:	2201      	movs	r2, #1
 8006e66:	21ff      	movs	r1, #255	; 0xff
 8006e68:	6878      	ldr	r0, [r7, #4]
 8006e6a:	f000 f881 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x0D, 0x01);
 8006e6e:	2201      	movs	r2, #1
 8006e70:	210d      	movs	r1, #13
 8006e72:	6878      	ldr	r0, [r7, #4]
 8006e74:	f000 f87c 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0xFF, 0x00);
 8006e78:	2200      	movs	r2, #0
 8006e7a:	21ff      	movs	r1, #255	; 0xff
 8006e7c:	6878      	ldr	r0, [r7, #4]
 8006e7e:	f000 f877 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x80, 0x01);
 8006e82:	2201      	movs	r2, #1
 8006e84:	2180      	movs	r1, #128	; 0x80
 8006e86:	6878      	ldr	r0, [r7, #4]
 8006e88:	f000 f872 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x01, 0xF8);
 8006e8c:	22f8      	movs	r2, #248	; 0xf8
 8006e8e:	2101      	movs	r1, #1
 8006e90:	6878      	ldr	r0, [r7, #4]
 8006e92:	f000 f86d 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0xFF, 0x01);
 8006e96:	2201      	movs	r2, #1
 8006e98:	21ff      	movs	r1, #255	; 0xff
 8006e9a:	6878      	ldr	r0, [r7, #4]
 8006e9c:	f000 f868 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x8E, 0x01);
 8006ea0:	2201      	movs	r2, #1
 8006ea2:	218e      	movs	r1, #142	; 0x8e
 8006ea4:	6878      	ldr	r0, [r7, #4]
 8006ea6:	f000 f863 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x00, 0x01);
 8006eaa:	2201      	movs	r2, #1
 8006eac:	2100      	movs	r1, #0
 8006eae:	6878      	ldr	r0, [r7, #4]
 8006eb0:	f000 f85e 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0xFF, 0x00);
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	21ff      	movs	r1, #255	; 0xff
 8006eb8:	6878      	ldr	r0, [r7, #4]
 8006eba:	f000 f859 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x80, 0x00);
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	2180      	movs	r1, #128	; 0x80
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	f000 f854 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  // -- VL53L0X_load_tuning_settings() end

  // "Set interrupt config to new sample ready"
  // -- VL53L0X_SetGpioConfig() begin

  writeReg(SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04);
 8006ec8:	2204      	movs	r2, #4
 8006eca:	210a      	movs	r1, #10
 8006ecc:	6878      	ldr	r0, [r7, #4]
 8006ece:	f000 f84f 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(GPIO_HV_MUX_ACTIVE_HIGH, readReg(GPIO_HV_MUX_ACTIVE_HIGH) & ~0x10); // active low
 8006ed2:	2184      	movs	r1, #132	; 0x84
 8006ed4:	6878      	ldr	r0, [r7, #4]
 8006ed6:	f000 f8d1 	bl	800707c <_ZN7VL53L0X7readRegEh>
 8006eda:	4603      	mov	r3, r0
 8006edc:	f023 0310 	bic.w	r3, r3, #16
 8006ee0:	b2db      	uxtb	r3, r3
 8006ee2:	461a      	mov	r2, r3
 8006ee4:	2184      	movs	r1, #132	; 0x84
 8006ee6:	6878      	ldr	r0, [r7, #4]
 8006ee8:	f000 f842 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8006eec:	2201      	movs	r2, #1
 8006eee:	210b      	movs	r1, #11
 8006ef0:	6878      	ldr	r0, [r7, #4]
 8006ef2:	f000 f83d 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>

  // -- VL53L0X_SetGpioConfig() end

  measurement_timing_budget_us = getMeasurementTimingBudget();
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	f000 fa24 	bl	8007344 <_ZN7VL53L0X26getMeasurementTimingBudgetEv>
 8006efc:	4602      	mov	r2, r0
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	60da      	str	r2, [r3, #12]
  // "Disable MSRC and TCC by default"
  // MSRC = Minimum Signal Rate Check
  // TCC = Target CentreCheck
  // -- VL53L0X_SetSequenceStepEnable() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8006f02:	22e8      	movs	r2, #232	; 0xe8
 8006f04:	2101      	movs	r1, #1
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	f000 f832 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>

  // -- VL53L0X_SetSequenceStepEnable() end

  // "Recalculate timing budget"
  setMeasurementTimingBudget(measurement_timing_budget_us);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	68db      	ldr	r3, [r3, #12]
 8006f10:	4619      	mov	r1, r3
 8006f12:	6878      	ldr	r0, [r7, #4]
 8006f14:	f000 f97e 	bl	8007214 <_ZN7VL53L0X26setMeasurementTimingBudgetEm>

  // VL53L0X_PerformRefCalibration() begin (VL53L0X_perform_ref_calibration())

  // -- VL53L0X_perform_vhv_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x01);
 8006f18:	2201      	movs	r2, #1
 8006f1a:	2101      	movs	r1, #1
 8006f1c:	6878      	ldr	r0, [r7, #4]
 8006f1e:	f000 f827 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  if (!performSingleRefCalibration(0x40)) { return false; }
 8006f22:	2140      	movs	r1, #64	; 0x40
 8006f24:	6878      	ldr	r0, [r7, #4]
 8006f26:	f000 fd19 	bl	800795c <_ZN7VL53L0X27performSingleRefCalibrationEh>
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	f083 0301 	eor.w	r3, r3, #1
 8006f30:	b2db      	uxtb	r3, r3
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d001      	beq.n	8006f3a <_ZN7VL53L0X4initEb+0x546>
 8006f36:	2300      	movs	r3, #0
 8006f38:	e016      	b.n	8006f68 <_ZN7VL53L0X4initEb+0x574>

  // -- VL53L0X_perform_vhv_calibration() end

  // -- VL53L0X_perform_phase_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 8006f3a:	2202      	movs	r2, #2
 8006f3c:	2101      	movs	r1, #1
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	f000 f816 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  if (!performSingleRefCalibration(0x00)) { return false; }
 8006f44:	2100      	movs	r1, #0
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	f000 fd08 	bl	800795c <_ZN7VL53L0X27performSingleRefCalibrationEh>
 8006f4c:	4603      	mov	r3, r0
 8006f4e:	f083 0301 	eor.w	r3, r3, #1
 8006f52:	b2db      	uxtb	r3, r3
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d001      	beq.n	8006f5c <_ZN7VL53L0X4initEb+0x568>
 8006f58:	2300      	movs	r3, #0
 8006f5a:	e005      	b.n	8006f68 <_ZN7VL53L0X4initEb+0x574>

  // -- VL53L0X_perform_phase_calibration() end

  // "restore the previous Sequence Config"
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8006f5c:	22e8      	movs	r2, #232	; 0xe8
 8006f5e:	2101      	movs	r1, #1
 8006f60:	6878      	ldr	r0, [r7, #4]
 8006f62:	f000 f805 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>

  // VL53L0X_PerformRefCalibration() end

  return true;
 8006f66:	2301      	movs	r3, #1
}
 8006f68:	4618      	mov	r0, r3
 8006f6a:	3718      	adds	r7, #24
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	bd80      	pop	{r7, pc}

08006f70 <_ZN7VL53L0X8writeRegEhh>:

// Write an 8-bit register
void VL53L0X::writeReg(uint8_t reg, uint8_t value)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b086      	sub	sp, #24
 8006f74:	af04      	add	r7, sp, #16
 8006f76:	6078      	str	r0, [r7, #4]
 8006f78:	460b      	mov	r3, r1
 8006f7a:	70fb      	strb	r3, [r7, #3]
 8006f7c:	4613      	mov	r3, r2
 8006f7e:	70bb      	strb	r3, [r7, #2]
  last_status=HAL_I2C_Mem_Write(&hi2c1,(uint16_t)address<<1,(uint16_t) reg, I2C_MEMADD_SIZE_8BIT, &value, 1, 33);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	785b      	ldrb	r3, [r3, #1]
 8006f84:	b29b      	uxth	r3, r3
 8006f86:	005b      	lsls	r3, r3, #1
 8006f88:	b299      	uxth	r1, r3
 8006f8a:	78fb      	ldrb	r3, [r7, #3]
 8006f8c:	b29a      	uxth	r2, r3
 8006f8e:	2321      	movs	r3, #33	; 0x21
 8006f90:	9302      	str	r3, [sp, #8]
 8006f92:	2301      	movs	r3, #1
 8006f94:	9301      	str	r3, [sp, #4]
 8006f96:	1cbb      	adds	r3, r7, #2
 8006f98:	9300      	str	r3, [sp, #0]
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	4805      	ldr	r0, [pc, #20]	; (8006fb4 <_ZN7VL53L0X8writeRegEhh+0x44>)
 8006f9e:	f7fc fe99 	bl	8003cd4 <HAL_I2C_Mem_Write>
 8006fa2:	4603      	mov	r3, r0
 8006fa4:	461a      	mov	r2, r3
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	701a      	strb	r2, [r3, #0]
}
 8006faa:	bf00      	nop
 8006fac:	3708      	adds	r7, #8
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	bd80      	pop	{r7, pc}
 8006fb2:	bf00      	nop
 8006fb4:	20000864 	.word	0x20000864

08006fb8 <_ZN7VL53L0X13writeReg16BitEht>:

// Write a 16-bit register
void VL53L0X::writeReg16Bit(uint8_t reg, uint16_t value)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b088      	sub	sp, #32
 8006fbc:	af04      	add	r7, sp, #16
 8006fbe:	6078      	str	r0, [r7, #4]
 8006fc0:	460b      	mov	r3, r1
 8006fc2:	70fb      	strb	r3, [r7, #3]
 8006fc4:	4613      	mov	r3, r2
 8006fc6:	803b      	strh	r3, [r7, #0]
  uint8_t txbuf[2]={0,};
 8006fc8:	2300      	movs	r3, #0
 8006fca:	81bb      	strh	r3, [r7, #12]
  txbuf[0]=(value >> 8) & 0xFF;
 8006fcc:	883b      	ldrh	r3, [r7, #0]
 8006fce:	0a1b      	lsrs	r3, r3, #8
 8006fd0:	b29b      	uxth	r3, r3
 8006fd2:	b2db      	uxtb	r3, r3
 8006fd4:	733b      	strb	r3, [r7, #12]
  txbuf[1]= value       & 0xFF;
 8006fd6:	883b      	ldrh	r3, [r7, #0]
 8006fd8:	b2db      	uxtb	r3, r3
 8006fda:	737b      	strb	r3, [r7, #13]
  last_status = HAL_I2C_Mem_Write(&hi2c1,(uint16_t)address<<1,(uint16_t) reg, I2C_MEMADD_SIZE_8BIT, txbuf, 2, 33);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	785b      	ldrb	r3, [r3, #1]
 8006fe0:	b29b      	uxth	r3, r3
 8006fe2:	005b      	lsls	r3, r3, #1
 8006fe4:	b299      	uxth	r1, r3
 8006fe6:	78fb      	ldrb	r3, [r7, #3]
 8006fe8:	b29a      	uxth	r2, r3
 8006fea:	2321      	movs	r3, #33	; 0x21
 8006fec:	9302      	str	r3, [sp, #8]
 8006fee:	2302      	movs	r3, #2
 8006ff0:	9301      	str	r3, [sp, #4]
 8006ff2:	f107 030c 	add.w	r3, r7, #12
 8006ff6:	9300      	str	r3, [sp, #0]
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	4805      	ldr	r0, [pc, #20]	; (8007010 <_ZN7VL53L0X13writeReg16BitEht+0x58>)
 8006ffc:	f7fc fe6a 	bl	8003cd4 <HAL_I2C_Mem_Write>
 8007000:	4603      	mov	r3, r0
 8007002:	461a      	mov	r2, r3
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	701a      	strb	r2, [r3, #0]
}
 8007008:	bf00      	nop
 800700a:	3710      	adds	r7, #16
 800700c:	46bd      	mov	sp, r7
 800700e:	bd80      	pop	{r7, pc}
 8007010:	20000864 	.word	0x20000864

08007014 <_ZN7VL53L0X13writeReg32BitEhm>:

// Write a 32-bit register
void VL53L0X::writeReg32Bit(uint8_t reg, uint32_t value)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b08a      	sub	sp, #40	; 0x28
 8007018:	af04      	add	r7, sp, #16
 800701a:	60f8      	str	r0, [r7, #12]
 800701c:	460b      	mov	r3, r1
 800701e:	607a      	str	r2, [r7, #4]
 8007020:	72fb      	strb	r3, [r7, #11]
	uint8_t txbuf[4]={0,};
 8007022:	2300      	movs	r3, #0
 8007024:	617b      	str	r3, [r7, #20]
  txbuf[0]=(value >> 24) & 0xFF;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	0e1b      	lsrs	r3, r3, #24
 800702a:	b2db      	uxtb	r3, r3
 800702c:	753b      	strb	r3, [r7, #20]
  txbuf[1]=(value >> 16) & 0xFF;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	0c1b      	lsrs	r3, r3, #16
 8007032:	b2db      	uxtb	r3, r3
 8007034:	757b      	strb	r3, [r7, #21]
  txbuf[2]=(value >>  8) & 0xFF;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	0a1b      	lsrs	r3, r3, #8
 800703a:	b2db      	uxtb	r3, r3
 800703c:	75bb      	strb	r3, [r7, #22]
  txbuf[3]=value        & 0xFF;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	b2db      	uxtb	r3, r3
 8007042:	75fb      	strb	r3, [r7, #23]
  last_status =  HAL_I2C_Mem_Write(&hi2c1,(uint16_t)address<<1,(uint16_t) reg, I2C_MEMADD_SIZE_8BIT, txbuf, 4, 10);
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	785b      	ldrb	r3, [r3, #1]
 8007048:	b29b      	uxth	r3, r3
 800704a:	005b      	lsls	r3, r3, #1
 800704c:	b299      	uxth	r1, r3
 800704e:	7afb      	ldrb	r3, [r7, #11]
 8007050:	b29a      	uxth	r2, r3
 8007052:	230a      	movs	r3, #10
 8007054:	9302      	str	r3, [sp, #8]
 8007056:	2304      	movs	r3, #4
 8007058:	9301      	str	r3, [sp, #4]
 800705a:	f107 0314 	add.w	r3, r7, #20
 800705e:	9300      	str	r3, [sp, #0]
 8007060:	2301      	movs	r3, #1
 8007062:	4805      	ldr	r0, [pc, #20]	; (8007078 <_ZN7VL53L0X13writeReg32BitEhm+0x64>)
 8007064:	f7fc fe36 	bl	8003cd4 <HAL_I2C_Mem_Write>
 8007068:	4603      	mov	r3, r0
 800706a:	461a      	mov	r2, r3
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	701a      	strb	r2, [r3, #0]
}
 8007070:	bf00      	nop
 8007072:	3718      	adds	r7, #24
 8007074:	46bd      	mov	sp, r7
 8007076:	bd80      	pop	{r7, pc}
 8007078:	20000864 	.word	0x20000864

0800707c <_ZN7VL53L0X7readRegEh>:

// Read an 8-bit register
uint8_t VL53L0X::readReg(uint8_t reg)
{
 800707c:	b580      	push	{r7, lr}
 800707e:	b088      	sub	sp, #32
 8007080:	af04      	add	r7, sp, #16
 8007082:	6078      	str	r0, [r7, #4]
 8007084:	460b      	mov	r3, r1
 8007086:	70fb      	strb	r3, [r7, #3]
  uint8_t value;
  HAL_I2C_Mem_Read(&hi2c1, (uint16_t)address<<1,( uint16_t) reg,I2C_MEMADD_SIZE_8BIT , &value, 1,200);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	785b      	ldrb	r3, [r3, #1]
 800708c:	b29b      	uxth	r3, r3
 800708e:	005b      	lsls	r3, r3, #1
 8007090:	b299      	uxth	r1, r3
 8007092:	78fb      	ldrb	r3, [r7, #3]
 8007094:	b29a      	uxth	r2, r3
 8007096:	23c8      	movs	r3, #200	; 0xc8
 8007098:	9302      	str	r3, [sp, #8]
 800709a:	2301      	movs	r3, #1
 800709c:	9301      	str	r3, [sp, #4]
 800709e:	f107 030f 	add.w	r3, r7, #15
 80070a2:	9300      	str	r3, [sp, #0]
 80070a4:	2301      	movs	r3, #1
 80070a6:	4804      	ldr	r0, [pc, #16]	; (80070b8 <_ZN7VL53L0X7readRegEh+0x3c>)
 80070a8:	f7fc ff3a 	bl	8003f20 <HAL_I2C_Mem_Read>
  return value;
 80070ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80070ae:	4618      	mov	r0, r3
 80070b0:	3710      	adds	r7, #16
 80070b2:	46bd      	mov	sp, r7
 80070b4:	bd80      	pop	{r7, pc}
 80070b6:	bf00      	nop
 80070b8:	20000864 	.word	0x20000864

080070bc <_ZN7VL53L0X12readReg16BitEh>:

// Read a 16-bit register
uint16_t VL53L0X::readReg16Bit(uint8_t reg)
{
 80070bc:	b580      	push	{r7, lr}
 80070be:	b088      	sub	sp, #32
 80070c0:	af04      	add	r7, sp, #16
 80070c2:	6078      	str	r0, [r7, #4]
 80070c4:	460b      	mov	r3, r1
 80070c6:	70fb      	strb	r3, [r7, #3]
  uint16_t value;
  uint8_t rxbuf[2]={0,};
 80070c8:	2300      	movs	r3, #0
 80070ca:	81bb      	strh	r3, [r7, #12]
  HAL_I2C_Mem_Read(&hi2c1, (uint16_t)address<<1,( uint16_t) reg,I2C_MEMADD_SIZE_8BIT , rxbuf, 2,200);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	785b      	ldrb	r3, [r3, #1]
 80070d0:	b29b      	uxth	r3, r3
 80070d2:	005b      	lsls	r3, r3, #1
 80070d4:	b299      	uxth	r1, r3
 80070d6:	78fb      	ldrb	r3, [r7, #3]
 80070d8:	b29a      	uxth	r2, r3
 80070da:	23c8      	movs	r3, #200	; 0xc8
 80070dc:	9302      	str	r3, [sp, #8]
 80070de:	2302      	movs	r3, #2
 80070e0:	9301      	str	r3, [sp, #4]
 80070e2:	f107 030c 	add.w	r3, r7, #12
 80070e6:	9300      	str	r3, [sp, #0]
 80070e8:	2301      	movs	r3, #1
 80070ea:	4808      	ldr	r0, [pc, #32]	; (800710c <_ZN7VL53L0X12readReg16BitEh+0x50>)
 80070ec:	f7fc ff18 	bl	8003f20 <HAL_I2C_Mem_Read>
  value  = (uint16_t)rxbuf[0] << 8; // value high byte
 80070f0:	7b3b      	ldrb	r3, [r7, #12]
 80070f2:	b29b      	uxth	r3, r3
 80070f4:	021b      	lsls	r3, r3, #8
 80070f6:	81fb      	strh	r3, [r7, #14]
   value |=          rxbuf[1];      // value low byte
 80070f8:	7b7b      	ldrb	r3, [r7, #13]
 80070fa:	b29a      	uxth	r2, r3
 80070fc:	89fb      	ldrh	r3, [r7, #14]
 80070fe:	4313      	orrs	r3, r2
 8007100:	81fb      	strh	r3, [r7, #14]
  return value;
 8007102:	89fb      	ldrh	r3, [r7, #14]
}
 8007104:	4618      	mov	r0, r3
 8007106:	3710      	adds	r7, #16
 8007108:	46bd      	mov	sp, r7
 800710a:	bd80      	pop	{r7, pc}
 800710c:	20000864 	.word	0x20000864

08007110 <_ZN7VL53L0X10writeMultiEhPKhh>:
}

// Write an arbitrary number of bytes from the given array to the sensor,
// starting at the given register
void VL53L0X::writeMulti(uint8_t reg, uint8_t const * src, uint8_t count)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b088      	sub	sp, #32
 8007114:	af04      	add	r7, sp, #16
 8007116:	60f8      	str	r0, [r7, #12]
 8007118:	607a      	str	r2, [r7, #4]
 800711a:	461a      	mov	r2, r3
 800711c:	460b      	mov	r3, r1
 800711e:	72fb      	strb	r3, [r7, #11]
 8007120:	4613      	mov	r3, r2
 8007122:	72bb      	strb	r3, [r7, #10]
  last_status = HAL_I2C_Mem_Write(&hi2c1,(uint16_t)address<<1,(uint16_t) reg, I2C_MEMADD_SIZE_8BIT,(uint8_t *)src, count, 33);
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	785b      	ldrb	r3, [r3, #1]
 8007128:	b29b      	uxth	r3, r3
 800712a:	005b      	lsls	r3, r3, #1
 800712c:	b299      	uxth	r1, r3
 800712e:	7afb      	ldrb	r3, [r7, #11]
 8007130:	b298      	uxth	r0, r3
 8007132:	7abb      	ldrb	r3, [r7, #10]
 8007134:	b29b      	uxth	r3, r3
 8007136:	2221      	movs	r2, #33	; 0x21
 8007138:	9202      	str	r2, [sp, #8]
 800713a:	9301      	str	r3, [sp, #4]
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	9300      	str	r3, [sp, #0]
 8007140:	2301      	movs	r3, #1
 8007142:	4602      	mov	r2, r0
 8007144:	4805      	ldr	r0, [pc, #20]	; (800715c <_ZN7VL53L0X10writeMultiEhPKhh+0x4c>)
 8007146:	f7fc fdc5 	bl	8003cd4 <HAL_I2C_Mem_Write>
 800714a:	4603      	mov	r3, r0
 800714c:	461a      	mov	r2, r3
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	701a      	strb	r2, [r3, #0]
}
 8007152:	bf00      	nop
 8007154:	3710      	adds	r7, #16
 8007156:	46bd      	mov	sp, r7
 8007158:	bd80      	pop	{r7, pc}
 800715a:	bf00      	nop
 800715c:	20000864 	.word	0x20000864

08007160 <_ZN7VL53L0X9readMultiEhPhh>:

// Read an arbitrary number of bytes from the sensor, starting at the given
// register, into the given array
void VL53L0X::readMulti(uint8_t reg, uint8_t * dst, uint8_t count)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b088      	sub	sp, #32
 8007164:	af04      	add	r7, sp, #16
 8007166:	60f8      	str	r0, [r7, #12]
 8007168:	607a      	str	r2, [r7, #4]
 800716a:	461a      	mov	r2, r3
 800716c:	460b      	mov	r3, r1
 800716e:	72fb      	strb	r3, [r7, #11]
 8007170:	4613      	mov	r3, r2
 8007172:	72bb      	strb	r3, [r7, #10]
	 HAL_I2C_Mem_Read(&hi2c1, (uint16_t)address<<1,( uint16_t) reg,I2C_MEMADD_SIZE_8BIT , dst,count,200);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	785b      	ldrb	r3, [r3, #1]
 8007178:	b29b      	uxth	r3, r3
 800717a:	005b      	lsls	r3, r3, #1
 800717c:	b299      	uxth	r1, r3
 800717e:	7afb      	ldrb	r3, [r7, #11]
 8007180:	b298      	uxth	r0, r3
 8007182:	7abb      	ldrb	r3, [r7, #10]
 8007184:	b29b      	uxth	r3, r3
 8007186:	22c8      	movs	r2, #200	; 0xc8
 8007188:	9202      	str	r2, [sp, #8]
 800718a:	9301      	str	r3, [sp, #4]
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	9300      	str	r3, [sp, #0]
 8007190:	2301      	movs	r3, #1
 8007192:	4602      	mov	r2, r0
 8007194:	4803      	ldr	r0, [pc, #12]	; (80071a4 <_ZN7VL53L0X9readMultiEhPhh+0x44>)
 8007196:	f7fc fec3 	bl	8003f20 <HAL_I2C_Mem_Read>
}
 800719a:	bf00      	nop
 800719c:	3710      	adds	r7, #16
 800719e:	46bd      	mov	sp, r7
 80071a0:	bd80      	pop	{r7, pc}
 80071a2:	bf00      	nop
 80071a4:	20000864 	.word	0x20000864

080071a8 <_ZN7VL53L0X18setSignalRateLimitEf>:
// Setting a lower limit increases the potential range of the sensor but also
// seems to increase the likelihood of getting an inaccurate reading because of
// unwanted reflections from objects other than the intended target.
// Defaults to 0.25 MCPS as initialized by the ST API and this library.
bool VL53L0X::setSignalRateLimit(float limit_Mcps)
{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b084      	sub	sp, #16
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	60f8      	str	r0, [r7, #12]
 80071b0:	ed87 0a02 	vstr	s0, [r7, #8]
  if (limit_Mcps < 0 || limit_Mcps > 511.99) { return false; }
 80071b4:	edd7 7a02 	vldr	s15, [r7, #8]
 80071b8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80071bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071c0:	d40a      	bmi.n	80071d8 <_ZN7VL53L0X18setSignalRateLimitEf+0x30>
 80071c2:	68b8      	ldr	r0, [r7, #8]
 80071c4:	f7f9 f9c0 	bl	8000548 <__aeabi_f2d>
 80071c8:	a310      	add	r3, pc, #64	; (adr r3, 800720c <_ZN7VL53L0X18setSignalRateLimitEf+0x64>)
 80071ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ce:	f7f9 fc9f 	bl	8000b10 <__aeabi_dcmpgt>
 80071d2:	4603      	mov	r3, r0
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d001      	beq.n	80071dc <_ZN7VL53L0X18setSignalRateLimitEf+0x34>
 80071d8:	2300      	movs	r3, #0
 80071da:	e011      	b.n	8007200 <_ZN7VL53L0X18setSignalRateLimitEf+0x58>

  // Q9.7 fixed point format (9 integer bits, 7 fractional bits)
  writeReg16Bit(FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, limit_Mcps * (1 << 7));
 80071dc:	edd7 7a02 	vldr	s15, [r7, #8]
 80071e0:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8007208 <_ZN7VL53L0X18setSignalRateLimitEf+0x60>
 80071e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80071e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80071ec:	edc7 7a01 	vstr	s15, [r7, #4]
 80071f0:	88bb      	ldrh	r3, [r7, #4]
 80071f2:	b29b      	uxth	r3, r3
 80071f4:	461a      	mov	r2, r3
 80071f6:	2144      	movs	r1, #68	; 0x44
 80071f8:	68f8      	ldr	r0, [r7, #12]
 80071fa:	f7ff fedd 	bl	8006fb8 <_ZN7VL53L0X13writeReg16BitEht>
  return true;
 80071fe:	2301      	movs	r3, #1
}
 8007200:	4618      	mov	r0, r3
 8007202:	3710      	adds	r7, #16
 8007204:	46bd      	mov	sp, r7
 8007206:	bd80      	pop	{r7, pc}
 8007208:	43000000 	.word	0x43000000
 800720c:	0a3d70a4 	.word	0x0a3d70a4
 8007210:	407fffd7 	.word	0x407fffd7

08007214 <_ZN7VL53L0X26setMeasurementTimingBudgetEm>:
// budget allows for more accurate measurements. Increasing the budget by a
// factor of N decreases the range measurement standard deviation by a factor of
// sqrt(N). Defaults to about 33 milliseconds; the minimum is 20 ms.
// based on VL53L0X_set_measurement_timing_budget_micro_seconds()
bool VL53L0X::setMeasurementTimingBudget(uint32_t budget_us)
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b092      	sub	sp, #72	; 0x48
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
 800721c:	6039      	str	r1, [r7, #0]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead      = 1320; // note that this is different than the value in get_
 800721e:	f44f 63a5 	mov.w	r3, #1320	; 0x528
 8007222:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  uint16_t const EndOverhead        = 960;
 8007226:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800722a:	87fb      	strh	r3, [r7, #62]	; 0x3e
  uint16_t const MsrcOverhead       = 660;
 800722c:	f44f 7325 	mov.w	r3, #660	; 0x294
 8007230:	87bb      	strh	r3, [r7, #60]	; 0x3c
  uint16_t const TccOverhead        = 590;
 8007232:	f240 234e 	movw	r3, #590	; 0x24e
 8007236:	877b      	strh	r3, [r7, #58]	; 0x3a
  uint16_t const DssOverhead        = 690;
 8007238:	f240 23b2 	movw	r3, #690	; 0x2b2
 800723c:	873b      	strh	r3, [r7, #56]	; 0x38
  uint16_t const PreRangeOverhead   = 660;
 800723e:	f44f 7325 	mov.w	r3, #660	; 0x294
 8007242:	86fb      	strh	r3, [r7, #54]	; 0x36
  uint16_t const FinalRangeOverhead = 550;
 8007244:	f240 2326 	movw	r3, #550	; 0x226
 8007248:	86bb      	strh	r3, [r7, #52]	; 0x34

  uint32_t const MinTimingBudget = 20000;
 800724a:	f644 6320 	movw	r3, #20000	; 0x4e20
 800724e:	633b      	str	r3, [r7, #48]	; 0x30

  if (budget_us < MinTimingBudget) { return false; }
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8007256:	4293      	cmp	r3, r2
 8007258:	d801      	bhi.n	800725e <_ZN7VL53L0X26setMeasurementTimingBudgetEm+0x4a>
 800725a:	2300      	movs	r3, #0
 800725c:	e06e      	b.n	800733c <_ZN7VL53L0X26setMeasurementTimingBudgetEm+0x128>

  uint32_t used_budget_us = StartOverhead + EndOverhead;
 800725e:	f640 03e8 	movw	r3, #2280	; 0x8e8
 8007262:	647b      	str	r3, [r7, #68]	; 0x44

  getSequenceStepEnables(&enables);
 8007264:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007268:	4619      	mov	r1, r3
 800726a:	6878      	ldr	r0, [r7, #4]
 800726c:	f000 fa3d 	bl	80076ea <_ZN7VL53L0X22getSequenceStepEnablesEPNS_19SequenceStepEnablesE>
  getSequenceStepTimeouts(&enables, &timeouts);
 8007270:	f107 020c 	add.w	r2, r7, #12
 8007274:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007278:	4619      	mov	r1, r3
 800727a:	6878      	ldr	r0, [r7, #4]
 800727c:	f000 fa73 	bl	8007766 <_ZN7VL53L0X23getSequenceStepTimeoutsEPKNS_19SequenceStepEnablesEPNS_20SequenceStepTimeoutsE>

  if (enables.tcc)
 8007280:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8007284:	2b00      	cmp	r3, #0
 8007286:	d005      	beq.n	8007294 <_ZN7VL53L0X26setMeasurementTimingBudgetEm+0x80>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8007288:	69ba      	ldr	r2, [r7, #24]
 800728a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800728c:	4413      	add	r3, r2
 800728e:	f203 234e 	addw	r3, r3, #590	; 0x24e
 8007292:	647b      	str	r3, [r7, #68]	; 0x44
  }

  if (enables.dss)
 8007294:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007298:	2b00      	cmp	r3, #0
 800729a:	d007      	beq.n	80072ac <_ZN7VL53L0X26setMeasurementTimingBudgetEm+0x98>
  {
    used_budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 800729c:	69bb      	ldr	r3, [r7, #24]
 800729e:	f203 23b2 	addw	r3, r3, #690	; 0x2b2
 80072a2:	005b      	lsls	r3, r3, #1
 80072a4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80072a6:	4413      	add	r3, r2
 80072a8:	647b      	str	r3, [r7, #68]	; 0x44
 80072aa:	e009      	b.n	80072c0 <_ZN7VL53L0X26setMeasurementTimingBudgetEm+0xac>
  }
  else if (enables.msrc)
 80072ac:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d005      	beq.n	80072c0 <_ZN7VL53L0X26setMeasurementTimingBudgetEm+0xac>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 80072b4:	69ba      	ldr	r2, [r7, #24]
 80072b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80072b8:	4413      	add	r3, r2
 80072ba:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80072be:	647b      	str	r3, [r7, #68]	; 0x44
  }

  if (enables.pre_range)
 80072c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d005      	beq.n	80072d4 <_ZN7VL53L0X26setMeasurementTimingBudgetEm+0xc0>
  {
    used_budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 80072c8:	69fa      	ldr	r2, [r7, #28]
 80072ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80072cc:	4413      	add	r3, r2
 80072ce:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80072d2:	647b      	str	r3, [r7, #68]	; 0x44
  }

  if (enables.final_range)
 80072d4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d02e      	beq.n	800733a <_ZN7VL53L0X26setMeasurementTimingBudgetEm+0x126>
  {
    used_budget_us += FinalRangeOverhead;
 80072dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80072de:	f203 2326 	addw	r3, r3, #550	; 0x226
 80072e2:	647b      	str	r3, [r7, #68]	; 0x44
    // budget and the sum of all other timeouts within the sequence.
    // If there is no room for the final range timeout, then an error
    // will be set. Otherwise the remaining time will be applied to
    // the final range."

    if (used_budget_us > budget_us)
 80072e4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	429a      	cmp	r2, r3
 80072ea:	d901      	bls.n	80072f0 <_ZN7VL53L0X26setMeasurementTimingBudgetEm+0xdc>
    {
      // "Requested timeout too big."
      return false;
 80072ec:	2300      	movs	r3, #0
 80072ee:	e025      	b.n	800733c <_ZN7VL53L0X26setMeasurementTimingBudgetEm+0x128>
    }

    uint32_t final_range_timeout_us = budget_us - used_budget_us;
 80072f0:	683a      	ldr	r2, [r7, #0]
 80072f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80072f4:	1ad3      	subs	r3, r2, r3
 80072f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(final_range_timeout_us,
                                 timeouts.final_range_vcsel_period_pclks);
 80072f8:	89fb      	ldrh	r3, [r7, #14]
      timeoutMicrosecondsToMclks(final_range_timeout_us,
 80072fa:	b2db      	uxtb	r3, r3
 80072fc:	4619      	mov	r1, r3
 80072fe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007300:	f000 fb06 	bl	8007910 <_ZN7VL53L0X26timeoutMicrosecondsToMclksEmh>
 8007304:	4603      	mov	r3, r0
                                 timeouts.final_range_vcsel_period_pclks);
 8007306:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

    if (enables.pre_range)
 800730a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800730e:	2b00      	cmp	r3, #0
 8007310:	d005      	beq.n	800731e <_ZN7VL53L0X26setMeasurementTimingBudgetEm+0x10a>
    {
      final_range_timeout_mclks += timeouts.pre_range_mclks;
 8007312:	8a7a      	ldrh	r2, [r7, #18]
 8007314:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8007318:	4413      	add	r3, r2
 800731a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 800731e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8007322:	4618      	mov	r0, r3
 8007324:	f000 fa9f 	bl	8007866 <_ZN7VL53L0X13encodeTimeoutEt>
 8007328:	4603      	mov	r3, r0
      encodeTimeout(final_range_timeout_mclks));
 800732a:	461a      	mov	r2, r3
 800732c:	2171      	movs	r1, #113	; 0x71
 800732e:	6878      	ldr	r0, [r7, #4]
 8007330:	f7ff fe42 	bl	8006fb8 <_ZN7VL53L0X13writeReg16BitEht>

    // set_sequence_step_timeout() end

    measurement_timing_budget_us = budget_us; // store for internal reuse
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	683a      	ldr	r2, [r7, #0]
 8007338:	60da      	str	r2, [r3, #12]
  }
  return true;
 800733a:	2301      	movs	r3, #1
}
 800733c:	4618      	mov	r0, r3
 800733e:	3748      	adds	r7, #72	; 0x48
 8007340:	46bd      	mov	sp, r7
 8007342:	bd80      	pop	{r7, pc}

08007344 <_ZN7VL53L0X26getMeasurementTimingBudgetEv>:

// Get the measurement timing budget in microseconds
// based on VL53L0X_get_measurement_timing_budget_micro_seconds()
// in us
uint32_t VL53L0X::getMeasurementTimingBudget(void)
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b08e      	sub	sp, #56	; 0x38
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead     = 1910; // note that this is different than the value in set_
 800734c:	f240 7376 	movw	r3, #1910	; 0x776
 8007350:	867b      	strh	r3, [r7, #50]	; 0x32
  uint16_t const EndOverhead        = 960;
 8007352:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8007356:	863b      	strh	r3, [r7, #48]	; 0x30
  uint16_t const MsrcOverhead       = 660;
 8007358:	f44f 7325 	mov.w	r3, #660	; 0x294
 800735c:	85fb      	strh	r3, [r7, #46]	; 0x2e
  uint16_t const TccOverhead        = 590;
 800735e:	f240 234e 	movw	r3, #590	; 0x24e
 8007362:	85bb      	strh	r3, [r7, #44]	; 0x2c
  uint16_t const DssOverhead        = 690;
 8007364:	f240 23b2 	movw	r3, #690	; 0x2b2
 8007368:	857b      	strh	r3, [r7, #42]	; 0x2a
  uint16_t const PreRangeOverhead   = 660;
 800736a:	f44f 7325 	mov.w	r3, #660	; 0x294
 800736e:	853b      	strh	r3, [r7, #40]	; 0x28
  uint16_t const FinalRangeOverhead = 550;
 8007370:	f240 2326 	movw	r3, #550	; 0x226
 8007374:	84fb      	strh	r3, [r7, #38]	; 0x26

  // "Start and end overhead times always present"
  uint32_t budget_us = StartOverhead + EndOverhead;
 8007376:	f640 3336 	movw	r3, #2870	; 0xb36
 800737a:	637b      	str	r3, [r7, #52]	; 0x34

  getSequenceStepEnables(&enables);
 800737c:	f107 0320 	add.w	r3, r7, #32
 8007380:	4619      	mov	r1, r3
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	f000 f9b1 	bl	80076ea <_ZN7VL53L0X22getSequenceStepEnablesEPNS_19SequenceStepEnablesE>
  getSequenceStepTimeouts(&enables, &timeouts);
 8007388:	f107 0208 	add.w	r2, r7, #8
 800738c:	f107 0320 	add.w	r3, r7, #32
 8007390:	4619      	mov	r1, r3
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	f000 f9e7 	bl	8007766 <_ZN7VL53L0X23getSequenceStepTimeoutsEPKNS_19SequenceStepEnablesEPNS_20SequenceStepTimeoutsE>

  if (enables.tcc)
 8007398:	f897 3020 	ldrb.w	r3, [r7, #32]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d005      	beq.n	80073ac <_ZN7VL53L0X26getMeasurementTimingBudgetEv+0x68>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 80073a0:	697a      	ldr	r2, [r7, #20]
 80073a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073a4:	4413      	add	r3, r2
 80073a6:	f203 234e 	addw	r3, r3, #590	; 0x24e
 80073aa:	637b      	str	r3, [r7, #52]	; 0x34
  }

  if (enables.dss)
 80073ac:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d007      	beq.n	80073c4 <_ZN7VL53L0X26getMeasurementTimingBudgetEv+0x80>
  {
    budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 80073b4:	697b      	ldr	r3, [r7, #20]
 80073b6:	f203 23b2 	addw	r3, r3, #690	; 0x2b2
 80073ba:	005b      	lsls	r3, r3, #1
 80073bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80073be:	4413      	add	r3, r2
 80073c0:	637b      	str	r3, [r7, #52]	; 0x34
 80073c2:	e009      	b.n	80073d8 <_ZN7VL53L0X26getMeasurementTimingBudgetEv+0x94>
  }
  else if (enables.msrc)
 80073c4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d005      	beq.n	80073d8 <_ZN7VL53L0X26getMeasurementTimingBudgetEv+0x94>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 80073cc:	697a      	ldr	r2, [r7, #20]
 80073ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073d0:	4413      	add	r3, r2
 80073d2:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80073d6:	637b      	str	r3, [r7, #52]	; 0x34
  }

  if (enables.pre_range)
 80073d8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d005      	beq.n	80073ec <_ZN7VL53L0X26getMeasurementTimingBudgetEv+0xa8>
  {
    budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 80073e0:	69ba      	ldr	r2, [r7, #24]
 80073e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073e4:	4413      	add	r3, r2
 80073e6:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80073ea:	637b      	str	r3, [r7, #52]	; 0x34
  }

  if (enables.final_range)
 80073ec:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d005      	beq.n	8007400 <_ZN7VL53L0X26getMeasurementTimingBudgetEv+0xbc>
  {
    budget_us += (timeouts.final_range_us + FinalRangeOverhead);
 80073f4:	69fa      	ldr	r2, [r7, #28]
 80073f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073f8:	4413      	add	r3, r2
 80073fa:	f203 2326 	addw	r3, r3, #550	; 0x226
 80073fe:	637b      	str	r3, [r7, #52]	; 0x34
  }

  measurement_timing_budget_us = budget_us; // store for internal reuse
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007404:	60da      	str	r2, [r3, #12]
  return budget_us;
 8007406:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007408:	4618      	mov	r0, r3
 800740a:	3738      	adds	r7, #56	; 0x38
 800740c:	46bd      	mov	sp, r7
 800740e:	bd80      	pop	{r7, pc}

08007410 <_ZN7VL53L0X19getVcselPulsePeriodENS_15vcselPeriodTypeE>:
}

// Get the VCSEL pulse period in PCLKs for the given period type.
// based on VL53L0X_get_vcsel_pulse_period()
uint8_t VL53L0X::getVcselPulsePeriod(vcselPeriodType type)
{
 8007410:	b580      	push	{r7, lr}
 8007412:	b082      	sub	sp, #8
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
 8007418:	460b      	mov	r3, r1
 800741a:	70fb      	strb	r3, [r7, #3]
  if (type == VcselPeriodPreRange)
 800741c:	78fb      	ldrb	r3, [r7, #3]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d109      	bne.n	8007436 <_ZN7VL53L0X19getVcselPulsePeriodENS_15vcselPeriodTypeE+0x26>
  {
    return decodeVcselPeriod(readReg(PRE_RANGE_CONFIG_VCSEL_PERIOD));
 8007422:	2150      	movs	r1, #80	; 0x50
 8007424:	6878      	ldr	r0, [r7, #4]
 8007426:	f7ff fe29 	bl	800707c <_ZN7VL53L0X7readRegEh>
 800742a:	4603      	mov	r3, r0
 800742c:	3301      	adds	r3, #1
 800742e:	b2db      	uxtb	r3, r3
 8007430:	005b      	lsls	r3, r3, #1
 8007432:	b2db      	uxtb	r3, r3
 8007434:	e00d      	b.n	8007452 <_ZN7VL53L0X19getVcselPulsePeriodENS_15vcselPeriodTypeE+0x42>
  }
  else if (type == VcselPeriodFinalRange)
 8007436:	78fb      	ldrb	r3, [r7, #3]
 8007438:	2b01      	cmp	r3, #1
 800743a:	d109      	bne.n	8007450 <_ZN7VL53L0X19getVcselPulsePeriodENS_15vcselPeriodTypeE+0x40>
  {
    return decodeVcselPeriod(readReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD));
 800743c:	2170      	movs	r1, #112	; 0x70
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	f7ff fe1c 	bl	800707c <_ZN7VL53L0X7readRegEh>
 8007444:	4603      	mov	r3, r0
 8007446:	3301      	adds	r3, #1
 8007448:	b2db      	uxtb	r3, r3
 800744a:	005b      	lsls	r3, r3, #1
 800744c:	b2db      	uxtb	r3, r3
 800744e:	e000      	b.n	8007452 <_ZN7VL53L0X19getVcselPulsePeriodENS_15vcselPeriodTypeE+0x42>
  }
  else { return 255; }
 8007450:	23ff      	movs	r3, #255	; 0xff
}
 8007452:	4618      	mov	r0, r3
 8007454:	3708      	adds	r7, #8
 8007456:	46bd      	mov	sp, r7
 8007458:	bd80      	pop	{r7, pc}

0800745a <_ZN7VL53L0X15startContinuousEm>:
// often as possible); otherwise, continuous timed mode is used, with the given
// inter-measurement period in milliseconds determining how often the sensor
// takes a measurement.
// based on VL53L0X_StartMeasurement()
void VL53L0X::startContinuous(uint32_t period_ms)
{
 800745a:	b580      	push	{r7, lr}
 800745c:	b084      	sub	sp, #16
 800745e:	af00      	add	r7, sp, #0
 8007460:	6078      	str	r0, [r7, #4]
 8007462:	6039      	str	r1, [r7, #0]
  writeReg(0x80, 0x01);
 8007464:	2201      	movs	r2, #1
 8007466:	2180      	movs	r1, #128	; 0x80
 8007468:	6878      	ldr	r0, [r7, #4]
 800746a:	f7ff fd81 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0xFF, 0x01);
 800746e:	2201      	movs	r2, #1
 8007470:	21ff      	movs	r1, #255	; 0xff
 8007472:	6878      	ldr	r0, [r7, #4]
 8007474:	f7ff fd7c 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x00, 0x00);
 8007478:	2200      	movs	r2, #0
 800747a:	2100      	movs	r1, #0
 800747c:	6878      	ldr	r0, [r7, #4]
 800747e:	f7ff fd77 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x91, stop_variable);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	7a1b      	ldrb	r3, [r3, #8]
 8007486:	461a      	mov	r2, r3
 8007488:	2191      	movs	r1, #145	; 0x91
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	f7ff fd70 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x00, 0x01);
 8007490:	2201      	movs	r2, #1
 8007492:	2100      	movs	r1, #0
 8007494:	6878      	ldr	r0, [r7, #4]
 8007496:	f7ff fd6b 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0xFF, 0x00);
 800749a:	2200      	movs	r2, #0
 800749c:	21ff      	movs	r1, #255	; 0xff
 800749e:	6878      	ldr	r0, [r7, #4]
 80074a0:	f7ff fd66 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x80, 0x00);
 80074a4:	2200      	movs	r2, #0
 80074a6:	2180      	movs	r1, #128	; 0x80
 80074a8:	6878      	ldr	r0, [r7, #4]
 80074aa:	f7ff fd61 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>

  if (period_ms != 0)
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d018      	beq.n	80074e6 <_ZN7VL53L0X15startContinuousEm+0x8c>
  {
    // continuous timed mode

    // VL53L0X_SetInterMeasurementPeriodMilliSeconds() begin

    uint16_t osc_calibrate_val = readReg16Bit(OSC_CALIBRATE_VAL);
 80074b4:	21f8      	movs	r1, #248	; 0xf8
 80074b6:	6878      	ldr	r0, [r7, #4]
 80074b8:	f7ff fe00 	bl	80070bc <_ZN7VL53L0X12readReg16BitEh>
 80074bc:	4603      	mov	r3, r0
 80074be:	81fb      	strh	r3, [r7, #14]

    if (osc_calibrate_val != 0)
 80074c0:	89fb      	ldrh	r3, [r7, #14]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d004      	beq.n	80074d0 <_ZN7VL53L0X15startContinuousEm+0x76>
    {
      period_ms *= osc_calibrate_val;
 80074c6:	89fa      	ldrh	r2, [r7, #14]
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	fb02 f303 	mul.w	r3, r2, r3
 80074ce:	603b      	str	r3, [r7, #0]
    }

    writeReg32Bit(SYSTEM_INTERMEASUREMENT_PERIOD, period_ms);
 80074d0:	683a      	ldr	r2, [r7, #0]
 80074d2:	2104      	movs	r1, #4
 80074d4:	6878      	ldr	r0, [r7, #4]
 80074d6:	f7ff fd9d 	bl	8007014 <_ZN7VL53L0X13writeReg32BitEhm>

    // VL53L0X_SetInterMeasurementPeriodMilliSeconds() end

    writeReg(SYSRANGE_START, 0x04); // VL53L0X_REG_SYSRANGE_MODE_TIMED
 80074da:	2204      	movs	r2, #4
 80074dc:	2100      	movs	r1, #0
 80074de:	6878      	ldr	r0, [r7, #4]
 80074e0:	f7ff fd46 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  else
  {
    // continuous back-to-back mode
    writeReg(SYSRANGE_START, 0x02); // VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK
  }
}
 80074e4:	e004      	b.n	80074f0 <_ZN7VL53L0X15startContinuousEm+0x96>
    writeReg(SYSRANGE_START, 0x02); // VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK
 80074e6:	2202      	movs	r2, #2
 80074e8:	2100      	movs	r1, #0
 80074ea:	6878      	ldr	r0, [r7, #4]
 80074ec:	f7ff fd40 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
}
 80074f0:	bf00      	nop
 80074f2:	3710      	adds	r7, #16
 80074f4:	46bd      	mov	sp, r7
 80074f6:	bd80      	pop	{r7, pc}

080074f8 <_ZN7VL53L0X30readRangeContinuousMillimetersEv>:

// Returns a range reading in millimeters when continuous mode is active
// (readRangeSingleMillimeters() also calls this function after starting a
// single-shot range measurement)
uint16_t VL53L0X::readRangeContinuousMillimeters(void)
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b084      	sub	sp, #16
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
  //startTimeout();
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8007500:	2113      	movs	r1, #19
 8007502:	6878      	ldr	r0, [r7, #4]
 8007504:	f7ff fdba 	bl	800707c <_ZN7VL53L0X7readRegEh>
 8007508:	4603      	mov	r3, r0
 800750a:	f003 0307 	and.w	r3, r3, #7
 800750e:	2b00      	cmp	r3, #0
 8007510:	bf0c      	ite	eq
 8007512:	2301      	moveq	r3, #1
 8007514:	2300      	movne	r3, #0
 8007516:	b2db      	uxtb	r3, r3
 8007518:	2b00      	cmp	r3, #0
 800751a:	d01a      	beq.n	8007552 <_ZN7VL53L0X30readRangeContinuousMillimetersEv+0x5a>
  {
    if (checkTimeoutExpired())
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	885b      	ldrh	r3, [r3, #2]
 8007520:	2b00      	cmp	r3, #0
 8007522:	dd0d      	ble.n	8007540 <_ZN7VL53L0X30readRangeContinuousMillimetersEv+0x48>
 8007524:	f7fa fc9a 	bl	8001e5c <HAL_GetTick>
 8007528:	4603      	mov	r3, r0
 800752a:	b29b      	uxth	r3, r3
 800752c:	461a      	mov	r2, r3
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	88db      	ldrh	r3, [r3, #6]
 8007532:	1ad3      	subs	r3, r2, r3
 8007534:	687a      	ldr	r2, [r7, #4]
 8007536:	8852      	ldrh	r2, [r2, #2]
 8007538:	4293      	cmp	r3, r2
 800753a:	dd01      	ble.n	8007540 <_ZN7VL53L0X30readRangeContinuousMillimetersEv+0x48>
 800753c:	2301      	movs	r3, #1
 800753e:	e000      	b.n	8007542 <_ZN7VL53L0X30readRangeContinuousMillimetersEv+0x4a>
 8007540:	2300      	movs	r3, #0
 8007542:	2b00      	cmp	r3, #0
 8007544:	d0dc      	beq.n	8007500 <_ZN7VL53L0X30readRangeContinuousMillimetersEv+0x8>
    {
      did_timeout = true;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2201      	movs	r2, #1
 800754a:	711a      	strb	r2, [r3, #4]
      return 65535;
 800754c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007550:	e00b      	b.n	800756a <_ZN7VL53L0X30readRangeContinuousMillimetersEv+0x72>
    }
  }

  // assumptions: Linearity Corrective Gain is 1000 (default);
  // fractional ranging is not enabled
  uint16_t range = readReg16Bit(RESULT_RANGE_STATUS + 10);
 8007552:	211e      	movs	r1, #30
 8007554:	6878      	ldr	r0, [r7, #4]
 8007556:	f7ff fdb1 	bl	80070bc <_ZN7VL53L0X12readReg16BitEh>
 800755a:	4603      	mov	r3, r0
 800755c:	81fb      	strh	r3, [r7, #14]

  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 800755e:	2201      	movs	r2, #1
 8007560:	210b      	movs	r1, #11
 8007562:	6878      	ldr	r0, [r7, #4]
 8007564:	f7ff fd04 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>

  return range;
 8007568:	89fb      	ldrh	r3, [r7, #14]
}
 800756a:	4618      	mov	r0, r3
 800756c:	3710      	adds	r7, #16
 800756e:	46bd      	mov	sp, r7
 8007570:	bd80      	pop	{r7, pc}

08007572 <_ZN7VL53L0X15timeoutOccurredEv>:
}

// Did a timeout occur in one of the read functions since the last call to
// timeoutOccurred()?
bool VL53L0X::timeoutOccurred()
{
 8007572:	b480      	push	{r7}
 8007574:	b085      	sub	sp, #20
 8007576:	af00      	add	r7, sp, #0
 8007578:	6078      	str	r0, [r7, #4]
  bool tmp = did_timeout;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	791b      	ldrb	r3, [r3, #4]
 800757e:	73fb      	strb	r3, [r7, #15]
  did_timeout = false;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2200      	movs	r2, #0
 8007584:	711a      	strb	r2, [r3, #4]
  return tmp;
 8007586:	7bfb      	ldrb	r3, [r7, #15]
}
 8007588:	4618      	mov	r0, r3
 800758a:	3714      	adds	r7, #20
 800758c:	46bd      	mov	sp, r7
 800758e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007592:	4770      	bx	lr

08007594 <_ZN7VL53L0X11getSpadInfoEPhPb>:

// Get reference SPAD (single photon avalanche diode) count and type
// based on VL53L0X_get_info_from_device(),
// but only gets reference SPAD count and type
bool VL53L0X::getSpadInfo(uint8_t * count, bool * type_is_aperture)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b086      	sub	sp, #24
 8007598:	af00      	add	r7, sp, #0
 800759a:	60f8      	str	r0, [r7, #12]
 800759c:	60b9      	str	r1, [r7, #8]
 800759e:	607a      	str	r2, [r7, #4]
  uint8_t tmp;

  writeReg(0x80, 0x01);
 80075a0:	2201      	movs	r2, #1
 80075a2:	2180      	movs	r1, #128	; 0x80
 80075a4:	68f8      	ldr	r0, [r7, #12]
 80075a6:	f7ff fce3 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0xFF, 0x01);
 80075aa:	2201      	movs	r2, #1
 80075ac:	21ff      	movs	r1, #255	; 0xff
 80075ae:	68f8      	ldr	r0, [r7, #12]
 80075b0:	f7ff fcde 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x00, 0x00);
 80075b4:	2200      	movs	r2, #0
 80075b6:	2100      	movs	r1, #0
 80075b8:	68f8      	ldr	r0, [r7, #12]
 80075ba:	f7ff fcd9 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0xFF, 0x06);
 80075be:	2206      	movs	r2, #6
 80075c0:	21ff      	movs	r1, #255	; 0xff
 80075c2:	68f8      	ldr	r0, [r7, #12]
 80075c4:	f7ff fcd4 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x83, readReg(0x83) | 0x04);
 80075c8:	2183      	movs	r1, #131	; 0x83
 80075ca:	68f8      	ldr	r0, [r7, #12]
 80075cc:	f7ff fd56 	bl	800707c <_ZN7VL53L0X7readRegEh>
 80075d0:	4603      	mov	r3, r0
 80075d2:	f043 0304 	orr.w	r3, r3, #4
 80075d6:	b2db      	uxtb	r3, r3
 80075d8:	461a      	mov	r2, r3
 80075da:	2183      	movs	r1, #131	; 0x83
 80075dc:	68f8      	ldr	r0, [r7, #12]
 80075de:	f7ff fcc7 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0xFF, 0x07);
 80075e2:	2207      	movs	r2, #7
 80075e4:	21ff      	movs	r1, #255	; 0xff
 80075e6:	68f8      	ldr	r0, [r7, #12]
 80075e8:	f7ff fcc2 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x81, 0x01);
 80075ec:	2201      	movs	r2, #1
 80075ee:	2181      	movs	r1, #129	; 0x81
 80075f0:	68f8      	ldr	r0, [r7, #12]
 80075f2:	f7ff fcbd 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0x80, 0x01);
 80075f6:	2201      	movs	r2, #1
 80075f8:	2180      	movs	r1, #128	; 0x80
 80075fa:	68f8      	ldr	r0, [r7, #12]
 80075fc:	f7ff fcb8 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0x94, 0x6b);
 8007600:	226b      	movs	r2, #107	; 0x6b
 8007602:	2194      	movs	r1, #148	; 0x94
 8007604:	68f8      	ldr	r0, [r7, #12]
 8007606:	f7ff fcb3 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x83, 0x00);
 800760a:	2200      	movs	r2, #0
 800760c:	2183      	movs	r1, #131	; 0x83
 800760e:	68f8      	ldr	r0, [r7, #12]
 8007610:	f7ff fcae 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  //startTimeout();
  while (readReg(0x83) == 0x00)
 8007614:	2183      	movs	r1, #131	; 0x83
 8007616:	68f8      	ldr	r0, [r7, #12]
 8007618:	f7ff fd30 	bl	800707c <_ZN7VL53L0X7readRegEh>
 800761c:	4603      	mov	r3, r0
 800761e:	2b00      	cmp	r3, #0
 8007620:	bf0c      	ite	eq
 8007622:	2301      	moveq	r3, #1
 8007624:	2300      	movne	r3, #0
 8007626:	b2db      	uxtb	r3, r3
 8007628:	2b00      	cmp	r3, #0
 800762a:	d016      	beq.n	800765a <_ZN7VL53L0X11getSpadInfoEPhPb+0xc6>
  {
    if (checkTimeoutExpired()) { return false; }
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	885b      	ldrh	r3, [r3, #2]
 8007630:	2b00      	cmp	r3, #0
 8007632:	dd0d      	ble.n	8007650 <_ZN7VL53L0X11getSpadInfoEPhPb+0xbc>
 8007634:	f7fa fc12 	bl	8001e5c <HAL_GetTick>
 8007638:	4603      	mov	r3, r0
 800763a:	b29b      	uxth	r3, r3
 800763c:	461a      	mov	r2, r3
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	88db      	ldrh	r3, [r3, #6]
 8007642:	1ad3      	subs	r3, r2, r3
 8007644:	68fa      	ldr	r2, [r7, #12]
 8007646:	8852      	ldrh	r2, [r2, #2]
 8007648:	4293      	cmp	r3, r2
 800764a:	dd01      	ble.n	8007650 <_ZN7VL53L0X11getSpadInfoEPhPb+0xbc>
 800764c:	2301      	movs	r3, #1
 800764e:	e000      	b.n	8007652 <_ZN7VL53L0X11getSpadInfoEPhPb+0xbe>
 8007650:	2300      	movs	r3, #0
 8007652:	2b00      	cmp	r3, #0
 8007654:	d0de      	beq.n	8007614 <_ZN7VL53L0X11getSpadInfoEPhPb+0x80>
 8007656:	2300      	movs	r3, #0
 8007658:	e043      	b.n	80076e2 <_ZN7VL53L0X11getSpadInfoEPhPb+0x14e>
  }
  writeReg(0x83, 0x01);
 800765a:	2201      	movs	r2, #1
 800765c:	2183      	movs	r1, #131	; 0x83
 800765e:	68f8      	ldr	r0, [r7, #12]
 8007660:	f7ff fc86 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  tmp = readReg(0x92);
 8007664:	2192      	movs	r1, #146	; 0x92
 8007666:	68f8      	ldr	r0, [r7, #12]
 8007668:	f7ff fd08 	bl	800707c <_ZN7VL53L0X7readRegEh>
 800766c:	4603      	mov	r3, r0
 800766e:	75fb      	strb	r3, [r7, #23]

  *count = tmp & 0x7f;
 8007670:	7dfb      	ldrb	r3, [r7, #23]
 8007672:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007676:	b2da      	uxtb	r2, r3
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	701a      	strb	r2, [r3, #0]
  *type_is_aperture = (tmp >> 7) & 0x01;
 800767c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007680:	b2db      	uxtb	r3, r3
 8007682:	09db      	lsrs	r3, r3, #7
 8007684:	b2da      	uxtb	r2, r3
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	701a      	strb	r2, [r3, #0]

  writeReg(0x81, 0x00);
 800768a:	2200      	movs	r2, #0
 800768c:	2181      	movs	r1, #129	; 0x81
 800768e:	68f8      	ldr	r0, [r7, #12]
 8007690:	f7ff fc6e 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0xFF, 0x06);
 8007694:	2206      	movs	r2, #6
 8007696:	21ff      	movs	r1, #255	; 0xff
 8007698:	68f8      	ldr	r0, [r7, #12]
 800769a:	f7ff fc69 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x83, readReg(0x83)  & ~0x04);
 800769e:	2183      	movs	r1, #131	; 0x83
 80076a0:	68f8      	ldr	r0, [r7, #12]
 80076a2:	f7ff fceb 	bl	800707c <_ZN7VL53L0X7readRegEh>
 80076a6:	4603      	mov	r3, r0
 80076a8:	f023 0304 	bic.w	r3, r3, #4
 80076ac:	b2db      	uxtb	r3, r3
 80076ae:	461a      	mov	r2, r3
 80076b0:	2183      	movs	r1, #131	; 0x83
 80076b2:	68f8      	ldr	r0, [r7, #12]
 80076b4:	f7ff fc5c 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0xFF, 0x01);
 80076b8:	2201      	movs	r2, #1
 80076ba:	21ff      	movs	r1, #255	; 0xff
 80076bc:	68f8      	ldr	r0, [r7, #12]
 80076be:	f7ff fc57 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x00, 0x01);
 80076c2:	2201      	movs	r2, #1
 80076c4:	2100      	movs	r1, #0
 80076c6:	68f8      	ldr	r0, [r7, #12]
 80076c8:	f7ff fc52 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0xFF, 0x00);
 80076cc:	2200      	movs	r2, #0
 80076ce:	21ff      	movs	r1, #255	; 0xff
 80076d0:	68f8      	ldr	r0, [r7, #12]
 80076d2:	f7ff fc4d 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x80, 0x00);
 80076d6:	2200      	movs	r2, #0
 80076d8:	2180      	movs	r1, #128	; 0x80
 80076da:	68f8      	ldr	r0, [r7, #12]
 80076dc:	f7ff fc48 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>

  return true;
 80076e0:	2301      	movs	r3, #1
}
 80076e2:	4618      	mov	r0, r3
 80076e4:	3718      	adds	r7, #24
 80076e6:	46bd      	mov	sp, r7
 80076e8:	bd80      	pop	{r7, pc}

080076ea <_ZN7VL53L0X22getSequenceStepEnablesEPNS_19SequenceStepEnablesE>:

// Get sequence step enables
// based on VL53L0X_GetSequenceStepEnables()
void VL53L0X::getSequenceStepEnables(SequenceStepEnables * enables)
{
 80076ea:	b580      	push	{r7, lr}
 80076ec:	b084      	sub	sp, #16
 80076ee:	af00      	add	r7, sp, #0
 80076f0:	6078      	str	r0, [r7, #4]
 80076f2:	6039      	str	r1, [r7, #0]
  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 80076f4:	2101      	movs	r1, #1
 80076f6:	6878      	ldr	r0, [r7, #4]
 80076f8:	f7ff fcc0 	bl	800707c <_ZN7VL53L0X7readRegEh>
 80076fc:	4603      	mov	r3, r0
 80076fe:	73fb      	strb	r3, [r7, #15]

  enables->tcc          = (sequence_config >> 4) & 0x1;
 8007700:	7bfb      	ldrb	r3, [r7, #15]
 8007702:	f003 0310 	and.w	r3, r3, #16
 8007706:	2b00      	cmp	r3, #0
 8007708:	bf14      	ite	ne
 800770a:	2301      	movne	r3, #1
 800770c:	2300      	moveq	r3, #0
 800770e:	b2da      	uxtb	r2, r3
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	701a      	strb	r2, [r3, #0]
  enables->dss          = (sequence_config >> 3) & 0x1;
 8007714:	7bfb      	ldrb	r3, [r7, #15]
 8007716:	f003 0308 	and.w	r3, r3, #8
 800771a:	2b00      	cmp	r3, #0
 800771c:	bf14      	ite	ne
 800771e:	2301      	movne	r3, #1
 8007720:	2300      	moveq	r3, #0
 8007722:	b2da      	uxtb	r2, r3
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	709a      	strb	r2, [r3, #2]
  enables->msrc         = (sequence_config >> 2) & 0x1;
 8007728:	7bfb      	ldrb	r3, [r7, #15]
 800772a:	f003 0304 	and.w	r3, r3, #4
 800772e:	2b00      	cmp	r3, #0
 8007730:	bf14      	ite	ne
 8007732:	2301      	movne	r3, #1
 8007734:	2300      	moveq	r3, #0
 8007736:	b2da      	uxtb	r2, r3
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	705a      	strb	r2, [r3, #1]
  enables->pre_range    = (sequence_config >> 6) & 0x1;
 800773c:	7bfb      	ldrb	r3, [r7, #15]
 800773e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007742:	2b00      	cmp	r3, #0
 8007744:	bf14      	ite	ne
 8007746:	2301      	movne	r3, #1
 8007748:	2300      	moveq	r3, #0
 800774a:	b2da      	uxtb	r2, r3
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	70da      	strb	r2, [r3, #3]
  enables->final_range  = (sequence_config >> 7) & 0x1;
 8007750:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007754:	b2db      	uxtb	r3, r3
 8007756:	09db      	lsrs	r3, r3, #7
 8007758:	b2da      	uxtb	r2, r3
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	711a      	strb	r2, [r3, #4]
}
 800775e:	bf00      	nop
 8007760:	3710      	adds	r7, #16
 8007762:	46bd      	mov	sp, r7
 8007764:	bd80      	pop	{r7, pc}

08007766 <_ZN7VL53L0X23getSequenceStepTimeoutsEPKNS_19SequenceStepEnablesEPNS_20SequenceStepTimeoutsE>:
// Get sequence step timeouts
// based on get_sequence_step_timeout(),
// but gets all timeouts instead of just the requested one, and also stores
// intermediate values
void VL53L0X::getSequenceStepTimeouts(SequenceStepEnables const * enables, SequenceStepTimeouts * timeouts)
{
 8007766:	b580      	push	{r7, lr}
 8007768:	b084      	sub	sp, #16
 800776a:	af00      	add	r7, sp, #0
 800776c:	60f8      	str	r0, [r7, #12]
 800776e:	60b9      	str	r1, [r7, #8]
 8007770:	607a      	str	r2, [r7, #4]
  timeouts->pre_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodPreRange);
 8007772:	2100      	movs	r1, #0
 8007774:	68f8      	ldr	r0, [r7, #12]
 8007776:	f7ff fe4b 	bl	8007410 <_ZN7VL53L0X19getVcselPulsePeriodENS_15vcselPeriodTypeE>
 800777a:	4603      	mov	r3, r0
 800777c:	b29a      	uxth	r2, r3
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	801a      	strh	r2, [r3, #0]

  timeouts->msrc_dss_tcc_mclks = readReg(MSRC_CONFIG_TIMEOUT_MACROP) + 1;
 8007782:	2146      	movs	r1, #70	; 0x46
 8007784:	68f8      	ldr	r0, [r7, #12]
 8007786:	f7ff fc79 	bl	800707c <_ZN7VL53L0X7readRegEh>
 800778a:	4603      	mov	r3, r0
 800778c:	b29b      	uxth	r3, r3
 800778e:	3301      	adds	r3, #1
 8007790:	b29a      	uxth	r2, r3
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	809a      	strh	r2, [r3, #4]
  timeouts->msrc_dss_tcc_us =
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	889a      	ldrh	r2, [r3, #4]
                               timeouts->pre_range_vcsel_period_pclks);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 800779e:	b2db      	uxtb	r3, r3
 80077a0:	4619      	mov	r1, r3
 80077a2:	4610      	mov	r0, r2
 80077a4:	f000 f88c 	bl	80078c0 <_ZN7VL53L0X26timeoutMclksToMicrosecondsEth>
 80077a8:	4602      	mov	r2, r0
  timeouts->msrc_dss_tcc_us =
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	60da      	str	r2, [r3, #12]

  timeouts->pre_range_mclks =
    decodeTimeout(readReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 80077ae:	2151      	movs	r1, #81	; 0x51
 80077b0:	68f8      	ldr	r0, [r7, #12]
 80077b2:	f7ff fc83 	bl	80070bc <_ZN7VL53L0X12readReg16BitEh>
 80077b6:	4603      	mov	r3, r0
 80077b8:	4618      	mov	r0, r3
 80077ba:	f000 f840 	bl	800783e <_ZN7VL53L0X13decodeTimeoutEt>
 80077be:	4603      	mov	r3, r0
 80077c0:	461a      	mov	r2, r3
  timeouts->pre_range_mclks =
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	80da      	strh	r2, [r3, #6]
  timeouts->pre_range_us =
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	88da      	ldrh	r2, [r3, #6]
                               timeouts->pre_range_vcsel_period_pclks);
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 80077ce:	b2db      	uxtb	r3, r3
 80077d0:	4619      	mov	r1, r3
 80077d2:	4610      	mov	r0, r2
 80077d4:	f000 f874 	bl	80078c0 <_ZN7VL53L0X26timeoutMclksToMicrosecondsEth>
 80077d8:	4602      	mov	r2, r0
  timeouts->pre_range_us =
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	611a      	str	r2, [r3, #16]

  timeouts->final_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodFinalRange);
 80077de:	2101      	movs	r1, #1
 80077e0:	68f8      	ldr	r0, [r7, #12]
 80077e2:	f7ff fe15 	bl	8007410 <_ZN7VL53L0X19getVcselPulsePeriodENS_15vcselPeriodTypeE>
 80077e6:	4603      	mov	r3, r0
 80077e8:	b29a      	uxth	r2, r3
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	805a      	strh	r2, [r3, #2]

  timeouts->final_range_mclks =
    decodeTimeout(readReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 80077ee:	2171      	movs	r1, #113	; 0x71
 80077f0:	68f8      	ldr	r0, [r7, #12]
 80077f2:	f7ff fc63 	bl	80070bc <_ZN7VL53L0X12readReg16BitEh>
 80077f6:	4603      	mov	r3, r0
 80077f8:	4618      	mov	r0, r3
 80077fa:	f000 f820 	bl	800783e <_ZN7VL53L0X13decodeTimeoutEt>
 80077fe:	4603      	mov	r3, r0
 8007800:	461a      	mov	r2, r3
  timeouts->final_range_mclks =
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	811a      	strh	r2, [r3, #8]

  if (enables->pre_range)
 8007806:	68bb      	ldr	r3, [r7, #8]
 8007808:	78db      	ldrb	r3, [r3, #3]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d007      	beq.n	800781e <_ZN7VL53L0X23getSequenceStepTimeoutsEPKNS_19SequenceStepEnablesEPNS_20SequenceStepTimeoutsE+0xb8>
  {
    timeouts->final_range_mclks -= timeouts->pre_range_mclks;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	891a      	ldrh	r2, [r3, #8]
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	88db      	ldrh	r3, [r3, #6]
 8007816:	1ad3      	subs	r3, r2, r3
 8007818:	b29a      	uxth	r2, r3
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	811a      	strh	r2, [r3, #8]
  }

  timeouts->final_range_us =
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	891a      	ldrh	r2, [r3, #8]
                               timeouts->final_range_vcsel_period_pclks);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	885b      	ldrh	r3, [r3, #2]
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8007826:	b2db      	uxtb	r3, r3
 8007828:	4619      	mov	r1, r3
 800782a:	4610      	mov	r0, r2
 800782c:	f000 f848 	bl	80078c0 <_ZN7VL53L0X26timeoutMclksToMicrosecondsEth>
 8007830:	4602      	mov	r2, r0
  timeouts->final_range_us =
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	615a      	str	r2, [r3, #20]
}
 8007836:	bf00      	nop
 8007838:	3710      	adds	r7, #16
 800783a:	46bd      	mov	sp, r7
 800783c:	bd80      	pop	{r7, pc}

0800783e <_ZN7VL53L0X13decodeTimeoutEt>:
// Decode sequence step timeout in MCLKs from register value
// based on VL53L0X_decode_timeout()
// Note: the original function returned a uint32_t, but the return value is
// always stored in a uint16_t.
uint16_t VL53L0X::decodeTimeout(uint16_t reg_val)
{
 800783e:	b480      	push	{r7}
 8007840:	b083      	sub	sp, #12
 8007842:	af00      	add	r7, sp, #0
 8007844:	4603      	mov	r3, r0
 8007846:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"
  return (uint16_t)((reg_val & 0x00FF) <<
 8007848:	88fb      	ldrh	r3, [r7, #6]
 800784a:	b2db      	uxtb	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 800784c:	88fa      	ldrh	r2, [r7, #6]
 800784e:	0a12      	lsrs	r2, r2, #8
 8007850:	b292      	uxth	r2, r2
  return (uint16_t)((reg_val & 0x00FF) <<
 8007852:	4093      	lsls	r3, r2
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8007854:	b29b      	uxth	r3, r3
 8007856:	3301      	adds	r3, #1
 8007858:	b29b      	uxth	r3, r3
}
 800785a:	4618      	mov	r0, r3
 800785c:	370c      	adds	r7, #12
 800785e:	46bd      	mov	sp, r7
 8007860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007864:	4770      	bx	lr

08007866 <_ZN7VL53L0X13encodeTimeoutEt>:
// Encode sequence step timeout register value from timeout in MCLKs
// based on VL53L0X_encode_timeout()
// Note: the original function took a uint16_t, but the argument passed to it
// is always a uint16_t.
uint16_t VL53L0X::encodeTimeout(uint16_t timeout_mclks)
{
 8007866:	b480      	push	{r7}
 8007868:	b085      	sub	sp, #20
 800786a:	af00      	add	r7, sp, #0
 800786c:	4603      	mov	r3, r0
 800786e:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"

  uint32_t ls_byte = 0;
 8007870:	2300      	movs	r3, #0
 8007872:	60fb      	str	r3, [r7, #12]
  uint16_t ms_byte = 0;
 8007874:	2300      	movs	r3, #0
 8007876:	817b      	strh	r3, [r7, #10]

  if (timeout_mclks > 0)
 8007878:	88fb      	ldrh	r3, [r7, #6]
 800787a:	2b00      	cmp	r3, #0
 800787c:	dd18      	ble.n	80078b0 <_ZN7VL53L0X13encodeTimeoutEt+0x4a>
  {
    ls_byte = timeout_mclks - 1;
 800787e:	88fb      	ldrh	r3, [r7, #6]
 8007880:	3b01      	subs	r3, #1
 8007882:	60fb      	str	r3, [r7, #12]

    while ((ls_byte & 0xFFFFFF00) > 0)
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800788a:	2b00      	cmp	r3, #0
 800788c:	d006      	beq.n	800789c <_ZN7VL53L0X13encodeTimeoutEt+0x36>
    {
      ls_byte >>= 1;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	085b      	lsrs	r3, r3, #1
 8007892:	60fb      	str	r3, [r7, #12]
      ms_byte++;
 8007894:	897b      	ldrh	r3, [r7, #10]
 8007896:	3301      	adds	r3, #1
 8007898:	817b      	strh	r3, [r7, #10]
    while ((ls_byte & 0xFFFFFF00) > 0)
 800789a:	e7f3      	b.n	8007884 <_ZN7VL53L0X13encodeTimeoutEt+0x1e>
    }

    return (ms_byte << 8) | (ls_byte & 0xFF);
 800789c:	897b      	ldrh	r3, [r7, #10]
 800789e:	021b      	lsls	r3, r3, #8
 80078a0:	b29a      	uxth	r2, r3
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	b29b      	uxth	r3, r3
 80078a6:	b2db      	uxtb	r3, r3
 80078a8:	b29b      	uxth	r3, r3
 80078aa:	4313      	orrs	r3, r2
 80078ac:	b29b      	uxth	r3, r3
 80078ae:	e000      	b.n	80078b2 <_ZN7VL53L0X13encodeTimeoutEt+0x4c>
  }
  else { return 0; }
 80078b0:	2300      	movs	r3, #0
}
 80078b2:	4618      	mov	r0, r3
 80078b4:	3714      	adds	r7, #20
 80078b6:	46bd      	mov	sp, r7
 80078b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078bc:	4770      	bx	lr
	...

080078c0 <_ZN7VL53L0X26timeoutMclksToMicrosecondsEth>:

// Convert sequence step timeout from MCLKs to microseconds with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_us()
uint32_t VL53L0X::timeoutMclksToMicroseconds(uint16_t timeout_period_mclks, uint8_t vcsel_period_pclks)
{
 80078c0:	b480      	push	{r7}
 80078c2:	b085      	sub	sp, #20
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	4603      	mov	r3, r0
 80078c8:	460a      	mov	r2, r1
 80078ca:	80fb      	strh	r3, [r7, #6]
 80078cc:	4613      	mov	r3, r2
 80078ce:	717b      	strb	r3, [r7, #5]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 80078d0:	797b      	ldrb	r3, [r7, #5]
 80078d2:	4a0d      	ldr	r2, [pc, #52]	; (8007908 <_ZN7VL53L0X26timeoutMclksToMicrosecondsEth+0x48>)
 80078d4:	fb02 f303 	mul.w	r3, r2, r3
 80078d8:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80078dc:	4a0b      	ldr	r2, [pc, #44]	; (800790c <_ZN7VL53L0X26timeoutMclksToMicrosecondsEth+0x4c>)
 80078de:	fba2 2303 	umull	r2, r3, r2, r3
 80078e2:	099b      	lsrs	r3, r3, #6
 80078e4:	60fb      	str	r3, [r7, #12]

  return ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 80078e6:	88fb      	ldrh	r3, [r7, #6]
 80078e8:	68fa      	ldr	r2, [r7, #12]
 80078ea:	fb02 f203 	mul.w	r2, r2, r3
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	085b      	lsrs	r3, r3, #1
 80078f2:	4413      	add	r3, r2
 80078f4:	4a05      	ldr	r2, [pc, #20]	; (800790c <_ZN7VL53L0X26timeoutMclksToMicrosecondsEth+0x4c>)
 80078f6:	fba2 2303 	umull	r2, r3, r2, r3
 80078fa:	099b      	lsrs	r3, r3, #6
}
 80078fc:	4618      	mov	r0, r3
 80078fe:	3714      	adds	r7, #20
 8007900:	46bd      	mov	sp, r7
 8007902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007906:	4770      	bx	lr
 8007908:	003a2f00 	.word	0x003a2f00
 800790c:	10624dd3 	.word	0x10624dd3

08007910 <_ZN7VL53L0X26timeoutMicrosecondsToMclksEmh>:

// Convert sequence step timeout from microseconds to MCLKs with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_mclks()
uint32_t VL53L0X::timeoutMicrosecondsToMclks(uint32_t timeout_period_us, uint8_t vcsel_period_pclks)
{
 8007910:	b480      	push	{r7}
 8007912:	b085      	sub	sp, #20
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
 8007918:	460b      	mov	r3, r1
 800791a:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 800791c:	78fb      	ldrb	r3, [r7, #3]
 800791e:	4a0d      	ldr	r2, [pc, #52]	; (8007954 <_ZN7VL53L0X26timeoutMicrosecondsToMclksEmh+0x44>)
 8007920:	fb02 f303 	mul.w	r3, r2, r3
 8007924:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8007928:	4a0b      	ldr	r2, [pc, #44]	; (8007958 <_ZN7VL53L0X26timeoutMicrosecondsToMclksEmh+0x48>)
 800792a:	fba2 2303 	umull	r2, r3, r2, r3
 800792e:	099b      	lsrs	r3, r3, #6
 8007930:	60fb      	str	r3, [r7, #12]

  return (((timeout_period_us * 1000) + (macro_period_ns / 2)) / macro_period_ns);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007938:	fb02 f203 	mul.w	r2, r2, r3
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	085b      	lsrs	r3, r3, #1
 8007940:	441a      	add	r2, r3
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8007948:	4618      	mov	r0, r3
 800794a:	3714      	adds	r7, #20
 800794c:	46bd      	mov	sp, r7
 800794e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007952:	4770      	bx	lr
 8007954:	003a2f00 	.word	0x003a2f00
 8007958:	10624dd3 	.word	0x10624dd3

0800795c <_ZN7VL53L0X27performSingleRefCalibrationEh>:


// based on VL53L0X_perform_single_ref_calibration()
bool VL53L0X::performSingleRefCalibration(uint8_t vhv_init_byte)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b082      	sub	sp, #8
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
 8007964:	460b      	mov	r3, r1
 8007966:	70fb      	strb	r3, [r7, #3]
  writeReg(SYSRANGE_START, 0x01 | vhv_init_byte); // VL53L0X_REG_SYSRANGE_MODE_START_STOP
 8007968:	78fb      	ldrb	r3, [r7, #3]
 800796a:	f043 0301 	orr.w	r3, r3, #1
 800796e:	b2db      	uxtb	r3, r3
 8007970:	461a      	mov	r2, r3
 8007972:	2100      	movs	r1, #0
 8007974:	6878      	ldr	r0, [r7, #4]
 8007976:	f7ff fafb 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>

  //startTimeout();
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 800797a:	2113      	movs	r1, #19
 800797c:	6878      	ldr	r0, [r7, #4]
 800797e:	f7ff fb7d 	bl	800707c <_ZN7VL53L0X7readRegEh>
 8007982:	4603      	mov	r3, r0
 8007984:	f003 0307 	and.w	r3, r3, #7
 8007988:	2b00      	cmp	r3, #0
 800798a:	bf0c      	ite	eq
 800798c:	2301      	moveq	r3, #1
 800798e:	2300      	movne	r3, #0
 8007990:	b2db      	uxtb	r3, r3
 8007992:	2b00      	cmp	r3, #0
 8007994:	d016      	beq.n	80079c4 <_ZN7VL53L0X27performSingleRefCalibrationEh+0x68>
  {
    if (checkTimeoutExpired()) { return false; }
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	885b      	ldrh	r3, [r3, #2]
 800799a:	2b00      	cmp	r3, #0
 800799c:	dd0d      	ble.n	80079ba <_ZN7VL53L0X27performSingleRefCalibrationEh+0x5e>
 800799e:	f7fa fa5d 	bl	8001e5c <HAL_GetTick>
 80079a2:	4603      	mov	r3, r0
 80079a4:	b29b      	uxth	r3, r3
 80079a6:	461a      	mov	r2, r3
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	88db      	ldrh	r3, [r3, #6]
 80079ac:	1ad3      	subs	r3, r2, r3
 80079ae:	687a      	ldr	r2, [r7, #4]
 80079b0:	8852      	ldrh	r2, [r2, #2]
 80079b2:	4293      	cmp	r3, r2
 80079b4:	dd01      	ble.n	80079ba <_ZN7VL53L0X27performSingleRefCalibrationEh+0x5e>
 80079b6:	2301      	movs	r3, #1
 80079b8:	e000      	b.n	80079bc <_ZN7VL53L0X27performSingleRefCalibrationEh+0x60>
 80079ba:	2300      	movs	r3, #0
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d0dc      	beq.n	800797a <_ZN7VL53L0X27performSingleRefCalibrationEh+0x1e>
 80079c0:	2300      	movs	r3, #0
 80079c2:	e00a      	b.n	80079da <_ZN7VL53L0X27performSingleRefCalibrationEh+0x7e>
  }

  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 80079c4:	2201      	movs	r2, #1
 80079c6:	210b      	movs	r1, #11
 80079c8:	6878      	ldr	r0, [r7, #4]
 80079ca:	f7ff fad1 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>

  writeReg(SYSRANGE_START, 0x00);
 80079ce:	2200      	movs	r2, #0
 80079d0:	2100      	movs	r1, #0
 80079d2:	6878      	ldr	r0, [r7, #4]
 80079d4:	f7ff facc 	bl	8006f70 <_ZN7VL53L0X8writeRegEhh>

  return true;
 80079d8:	2301      	movs	r3, #1
}
 80079da:	4618      	mov	r0, r3
 80079dc:	3708      	adds	r7, #8
 80079de:	46bd      	mov	sp, r7
 80079e0:	bd80      	pop	{r7, pc}
	...

080079e4 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b08a      	sub	sp, #40	; 0x28
 80079e8:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 80079ea:	f107 031c 	add.w	r3, r7, #28
 80079ee:	2200      	movs	r2, #0
 80079f0:	601a      	str	r2, [r3, #0]
 80079f2:	605a      	str	r2, [r3, #4]
 80079f4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80079f6:	1d3b      	adds	r3, r7, #4
 80079f8:	2200      	movs	r2, #0
 80079fa:	601a      	str	r2, [r3, #0]
 80079fc:	605a      	str	r2, [r3, #4]
 80079fe:	609a      	str	r2, [r3, #8]
 8007a00:	60da      	str	r2, [r3, #12]
 8007a02:	611a      	str	r2, [r3, #16]
 8007a04:	615a      	str	r2, [r3, #20]

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8007a06:	4b3b      	ldr	r3, [pc, #236]	; (8007af4 <MX_ADC1_Init+0x110>)
 8007a08:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007a0c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8007a0e:	4b39      	ldr	r3, [pc, #228]	; (8007af4 <MX_ADC1_Init+0x110>)
 8007a10:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8007a14:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8007a16:	4b37      	ldr	r3, [pc, #220]	; (8007af4 <MX_ADC1_Init+0x110>)
 8007a18:	2200      	movs	r2, #0
 8007a1a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8007a1c:	4b35      	ldr	r3, [pc, #212]	; (8007af4 <MX_ADC1_Init+0x110>)
 8007a1e:	2201      	movs	r2, #1
 8007a20:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8007a22:	4b34      	ldr	r3, [pc, #208]	; (8007af4 <MX_ADC1_Init+0x110>)
 8007a24:	2201      	movs	r2, #1
 8007a26:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8007a28:	4b32      	ldr	r3, [pc, #200]	; (8007af4 <MX_ADC1_Init+0x110>)
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8007a2e:	4b31      	ldr	r3, [pc, #196]	; (8007af4 <MX_ADC1_Init+0x110>)
 8007a30:	2200      	movs	r2, #0
 8007a32:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8007a34:	4b2f      	ldr	r3, [pc, #188]	; (8007af4 <MX_ADC1_Init+0x110>)
 8007a36:	2201      	movs	r2, #1
 8007a38:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8007a3a:	4b2e      	ldr	r3, [pc, #184]	; (8007af4 <MX_ADC1_Init+0x110>)
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8007a40:	4b2c      	ldr	r3, [pc, #176]	; (8007af4 <MX_ADC1_Init+0x110>)
 8007a42:	2203      	movs	r2, #3
 8007a44:	621a      	str	r2, [r3, #32]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8007a46:	4b2b      	ldr	r3, [pc, #172]	; (8007af4 <MX_ADC1_Init+0x110>)
 8007a48:	2201      	movs	r2, #1
 8007a4a:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8007a4c:	4b29      	ldr	r3, [pc, #164]	; (8007af4 <MX_ADC1_Init+0x110>)
 8007a4e:	2204      	movs	r2, #4
 8007a50:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8007a52:	4b28      	ldr	r3, [pc, #160]	; (8007af4 <MX_ADC1_Init+0x110>)
 8007a54:	2200      	movs	r2, #0
 8007a56:	619a      	str	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8007a58:	4b26      	ldr	r3, [pc, #152]	; (8007af4 <MX_ADC1_Init+0x110>)
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8007a5e:	4825      	ldr	r0, [pc, #148]	; (8007af4 <MX_ADC1_Init+0x110>)
 8007a60:	f7fa fa2a 	bl	8001eb8 <HAL_ADC_Init>
 8007a64:	4603      	mov	r3, r0
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d001      	beq.n	8007a6e <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8007a6a:	f000 fd80 	bl	800856e <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8007a6e:	2300      	movs	r3, #0
 8007a70:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8007a72:	f107 031c 	add.w	r3, r7, #28
 8007a76:	4619      	mov	r1, r3
 8007a78:	481e      	ldr	r0, [pc, #120]	; (8007af4 <MX_ADC1_Init+0x110>)
 8007a7a:	f7fa fe6b 	bl	8002754 <HAL_ADCEx_MultiModeConfigChannel>
 8007a7e:	4603      	mov	r3, r0
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d001      	beq.n	8007a88 <MX_ADC1_Init+0xa4>
  {
    Error_Handler();
 8007a84:	f000 fd73 	bl	800856e <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8007a88:	2301      	movs	r3, #1
 8007a8a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8007a8c:	2301      	movs	r3, #1
 8007a8e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8007a90:	2300      	movs	r3, #0
 8007a92:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 8007a94:	2306      	movs	r3, #6
 8007a96:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8007a98:	2300      	movs	r3, #0
 8007a9a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8007aa0:	1d3b      	adds	r3, r7, #4
 8007aa2:	4619      	mov	r1, r3
 8007aa4:	4813      	ldr	r0, [pc, #76]	; (8007af4 <MX_ADC1_Init+0x110>)
 8007aa6:	f7fa fb97 	bl	80021d8 <HAL_ADC_ConfigChannel>
 8007aaa:	4603      	mov	r3, r0
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d001      	beq.n	8007ab4 <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 8007ab0:	f000 fd5d 	bl	800856e <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8007ab4:	2302      	movs	r3, #2
 8007ab6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8007ab8:	2302      	movs	r3, #2
 8007aba:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8007abc:	1d3b      	adds	r3, r7, #4
 8007abe:	4619      	mov	r1, r3
 8007ac0:	480c      	ldr	r0, [pc, #48]	; (8007af4 <MX_ADC1_Init+0x110>)
 8007ac2:	f7fa fb89 	bl	80021d8 <HAL_ADC_ConfigChannel>
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d001      	beq.n	8007ad0 <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 8007acc:	f000 fd4f 	bl	800856e <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8007ad0:	2304      	movs	r3, #4
 8007ad2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8007ad4:	2303      	movs	r3, #3
 8007ad6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8007ad8:	1d3b      	adds	r3, r7, #4
 8007ada:	4619      	mov	r1, r3
 8007adc:	4805      	ldr	r0, [pc, #20]	; (8007af4 <MX_ADC1_Init+0x110>)
 8007ade:	f7fa fb7b 	bl	80021d8 <HAL_ADC_ConfigChannel>
 8007ae2:	4603      	mov	r3, r0
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d001      	beq.n	8007aec <MX_ADC1_Init+0x108>
  {
    Error_Handler();
 8007ae8:	f000 fd41 	bl	800856e <Error_Handler>
  }

}
 8007aec:	bf00      	nop
 8007aee:	3728      	adds	r7, #40	; 0x28
 8007af0:	46bd      	mov	sp, r7
 8007af2:	bd80      	pop	{r7, pc}
 8007af4:	20000760 	.word	0x20000760

08007af8 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b086      	sub	sp, #24
 8007afc:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8007afe:	463b      	mov	r3, r7
 8007b00:	2200      	movs	r2, #0
 8007b02:	601a      	str	r2, [r3, #0]
 8007b04:	605a      	str	r2, [r3, #4]
 8007b06:	609a      	str	r2, [r3, #8]
 8007b08:	60da      	str	r2, [r3, #12]
 8007b0a:	611a      	str	r2, [r3, #16]
 8007b0c:	615a      	str	r2, [r3, #20]

  /** Common config 
  */
  hadc2.Instance = ADC2;
 8007b0e:	4b34      	ldr	r3, [pc, #208]	; (8007be0 <MX_ADC2_Init+0xe8>)
 8007b10:	4a34      	ldr	r2, [pc, #208]	; (8007be4 <MX_ADC2_Init+0xec>)
 8007b12:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8007b14:	4b32      	ldr	r3, [pc, #200]	; (8007be0 <MX_ADC2_Init+0xe8>)
 8007b16:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8007b1a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8007b1c:	4b30      	ldr	r3, [pc, #192]	; (8007be0 <MX_ADC2_Init+0xe8>)
 8007b1e:	2200      	movs	r2, #0
 8007b20:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8007b22:	4b2f      	ldr	r3, [pc, #188]	; (8007be0 <MX_ADC2_Init+0xe8>)
 8007b24:	2201      	movs	r2, #1
 8007b26:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8007b28:	4b2d      	ldr	r3, [pc, #180]	; (8007be0 <MX_ADC2_Init+0xe8>)
 8007b2a:	2201      	movs	r2, #1
 8007b2c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8007b2e:	4b2c      	ldr	r3, [pc, #176]	; (8007be0 <MX_ADC2_Init+0xe8>)
 8007b30:	2200      	movs	r2, #0
 8007b32:	625a      	str	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8007b34:	4b2a      	ldr	r3, [pc, #168]	; (8007be0 <MX_ADC2_Init+0xe8>)
 8007b36:	2200      	movs	r2, #0
 8007b38:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8007b3a:	4b29      	ldr	r3, [pc, #164]	; (8007be0 <MX_ADC2_Init+0xe8>)
 8007b3c:	2201      	movs	r2, #1
 8007b3e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8007b40:	4b27      	ldr	r3, [pc, #156]	; (8007be0 <MX_ADC2_Init+0xe8>)
 8007b42:	2200      	movs	r2, #0
 8007b44:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 3;
 8007b46:	4b26      	ldr	r3, [pc, #152]	; (8007be0 <MX_ADC2_Init+0xe8>)
 8007b48:	2203      	movs	r2, #3
 8007b4a:	621a      	str	r2, [r3, #32]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8007b4c:	4b24      	ldr	r3, [pc, #144]	; (8007be0 <MX_ADC2_Init+0xe8>)
 8007b4e:	2201      	movs	r2, #1
 8007b50:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8007b52:	4b23      	ldr	r3, [pc, #140]	; (8007be0 <MX_ADC2_Init+0xe8>)
 8007b54:	2204      	movs	r2, #4
 8007b56:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8007b58:	4b21      	ldr	r3, [pc, #132]	; (8007be0 <MX_ADC2_Init+0xe8>)
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	619a      	str	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8007b5e:	4b20      	ldr	r3, [pc, #128]	; (8007be0 <MX_ADC2_Init+0xe8>)
 8007b60:	2200      	movs	r2, #0
 8007b62:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8007b64:	481e      	ldr	r0, [pc, #120]	; (8007be0 <MX_ADC2_Init+0xe8>)
 8007b66:	f7fa f9a7 	bl	8001eb8 <HAL_ADC_Init>
 8007b6a:	4603      	mov	r3, r0
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d001      	beq.n	8007b74 <MX_ADC2_Init+0x7c>
  {
    Error_Handler();
 8007b70:	f000 fcfd 	bl	800856e <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8007b74:	2301      	movs	r3, #1
 8007b76:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8007b78:	2301      	movs	r3, #1
 8007b7a:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 8007b80:	2306      	movs	r3, #6
 8007b82:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8007b84:	2300      	movs	r3, #0
 8007b86:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8007b88:	2300      	movs	r3, #0
 8007b8a:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8007b8c:	463b      	mov	r3, r7
 8007b8e:	4619      	mov	r1, r3
 8007b90:	4813      	ldr	r0, [pc, #76]	; (8007be0 <MX_ADC2_Init+0xe8>)
 8007b92:	f7fa fb21 	bl	80021d8 <HAL_ADC_ConfigChannel>
 8007b96:	4603      	mov	r3, r0
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d001      	beq.n	8007ba0 <MX_ADC2_Init+0xa8>
  {
    Error_Handler();
 8007b9c:	f000 fce7 	bl	800856e <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8007ba0:	2302      	movs	r3, #2
 8007ba2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8007ba4:	2302      	movs	r3, #2
 8007ba6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8007ba8:	463b      	mov	r3, r7
 8007baa:	4619      	mov	r1, r3
 8007bac:	480c      	ldr	r0, [pc, #48]	; (8007be0 <MX_ADC2_Init+0xe8>)
 8007bae:	f7fa fb13 	bl	80021d8 <HAL_ADC_ConfigChannel>
 8007bb2:	4603      	mov	r3, r0
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d001      	beq.n	8007bbc <MX_ADC2_Init+0xc4>
  {
    Error_Handler();
 8007bb8:	f000 fcd9 	bl	800856e <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8007bbc:	2303      	movs	r3, #3
 8007bbe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8007bc0:	2303      	movs	r3, #3
 8007bc2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8007bc4:	463b      	mov	r3, r7
 8007bc6:	4619      	mov	r1, r3
 8007bc8:	4805      	ldr	r0, [pc, #20]	; (8007be0 <MX_ADC2_Init+0xe8>)
 8007bca:	f7fa fb05 	bl	80021d8 <HAL_ADC_ConfigChannel>
 8007bce:	4603      	mov	r3, r0
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d001      	beq.n	8007bd8 <MX_ADC2_Init+0xe0>
  {
    Error_Handler();
 8007bd4:	f000 fccb 	bl	800856e <Error_Handler>
  }

}
 8007bd8:	bf00      	nop
 8007bda:	3718      	adds	r7, #24
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	bd80      	pop	{r7, pc}
 8007be0:	2000070c 	.word	0x2000070c
 8007be4:	50000100 	.word	0x50000100

08007be8 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b08c      	sub	sp, #48	; 0x30
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007bf0:	f107 031c 	add.w	r3, r7, #28
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	601a      	str	r2, [r3, #0]
 8007bf8:	605a      	str	r2, [r3, #4]
 8007bfa:	609a      	str	r2, [r3, #8]
 8007bfc:	60da      	str	r2, [r3, #12]
 8007bfe:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007c08:	d156      	bne.n	8007cb8 <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8007c0a:	4b5b      	ldr	r3, [pc, #364]	; (8007d78 <HAL_ADC_MspInit+0x190>)
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	3301      	adds	r3, #1
 8007c10:	4a59      	ldr	r2, [pc, #356]	; (8007d78 <HAL_ADC_MspInit+0x190>)
 8007c12:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8007c14:	4b58      	ldr	r3, [pc, #352]	; (8007d78 <HAL_ADC_MspInit+0x190>)
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	2b01      	cmp	r3, #1
 8007c1a:	d10b      	bne.n	8007c34 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8007c1c:	4a57      	ldr	r2, [pc, #348]	; (8007d7c <HAL_ADC_MspInit+0x194>)
 8007c1e:	4b57      	ldr	r3, [pc, #348]	; (8007d7c <HAL_ADC_MspInit+0x194>)
 8007c20:	695b      	ldr	r3, [r3, #20]
 8007c22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c26:	6153      	str	r3, [r2, #20]
 8007c28:	4b54      	ldr	r3, [pc, #336]	; (8007d7c <HAL_ADC_MspInit+0x194>)
 8007c2a:	695b      	ldr	r3, [r3, #20]
 8007c2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c30:	61bb      	str	r3, [r7, #24]
 8007c32:	69bb      	ldr	r3, [r7, #24]
    }
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007c34:	4a51      	ldr	r2, [pc, #324]	; (8007d7c <HAL_ADC_MspInit+0x194>)
 8007c36:	4b51      	ldr	r3, [pc, #324]	; (8007d7c <HAL_ADC_MspInit+0x194>)
 8007c38:	695b      	ldr	r3, [r3, #20]
 8007c3a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007c3e:	6153      	str	r3, [r2, #20]
 8007c40:	4b4e      	ldr	r3, [pc, #312]	; (8007d7c <HAL_ADC_MspInit+0x194>)
 8007c42:	695b      	ldr	r3, [r3, #20]
 8007c44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c48:	617b      	str	r3, [r7, #20]
 8007c4a:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA3     ------> ADC1_IN4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3;
 8007c4c:	230b      	movs	r3, #11
 8007c4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007c50:	2303      	movs	r3, #3
 8007c52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c54:	2300      	movs	r3, #0
 8007c56:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007c58:	f107 031c 	add.w	r3, r7, #28
 8007c5c:	4619      	mov	r1, r3
 8007c5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007c62:	f7fb fe1b 	bl	800389c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8007c66:	4b46      	ldr	r3, [pc, #280]	; (8007d80 <HAL_ADC_MspInit+0x198>)
 8007c68:	4a46      	ldr	r2, [pc, #280]	; (8007d84 <HAL_ADC_MspInit+0x19c>)
 8007c6a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007c6c:	4b44      	ldr	r3, [pc, #272]	; (8007d80 <HAL_ADC_MspInit+0x198>)
 8007c6e:	2200      	movs	r2, #0
 8007c70:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8007c72:	4b43      	ldr	r3, [pc, #268]	; (8007d80 <HAL_ADC_MspInit+0x198>)
 8007c74:	2200      	movs	r2, #0
 8007c76:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8007c78:	4b41      	ldr	r3, [pc, #260]	; (8007d80 <HAL_ADC_MspInit+0x198>)
 8007c7a:	2280      	movs	r2, #128	; 0x80
 8007c7c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8007c7e:	4b40      	ldr	r3, [pc, #256]	; (8007d80 <HAL_ADC_MspInit+0x198>)
 8007c80:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007c84:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8007c86:	4b3e      	ldr	r3, [pc, #248]	; (8007d80 <HAL_ADC_MspInit+0x198>)
 8007c88:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007c8c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8007c8e:	4b3c      	ldr	r3, [pc, #240]	; (8007d80 <HAL_ADC_MspInit+0x198>)
 8007c90:	2220      	movs	r2, #32
 8007c92:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8007c94:	4b3a      	ldr	r3, [pc, #232]	; (8007d80 <HAL_ADC_MspInit+0x198>)
 8007c96:	2200      	movs	r2, #0
 8007c98:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8007c9a:	4839      	ldr	r0, [pc, #228]	; (8007d80 <HAL_ADC_MspInit+0x198>)
 8007c9c:	f7fb fcf3 	bl	8003686 <HAL_DMA_Init>
 8007ca0:	4603      	mov	r3, r0
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d001      	beq.n	8007caa <HAL_ADC_MspInit+0xc2>
    {
      Error_Handler();
 8007ca6:	f000 fc62 	bl	800856e <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	4a34      	ldr	r2, [pc, #208]	; (8007d80 <HAL_ADC_MspInit+0x198>)
 8007cae:	63da      	str	r2, [r3, #60]	; 0x3c
 8007cb0:	4a33      	ldr	r2, [pc, #204]	; (8007d80 <HAL_ADC_MspInit+0x198>)
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8007cb6:	e05a      	b.n	8007d6e <HAL_ADC_MspInit+0x186>
  else if(adcHandle->Instance==ADC2)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	4a32      	ldr	r2, [pc, #200]	; (8007d88 <HAL_ADC_MspInit+0x1a0>)
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	d155      	bne.n	8007d6e <HAL_ADC_MspInit+0x186>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8007cc2:	4b2d      	ldr	r3, [pc, #180]	; (8007d78 <HAL_ADC_MspInit+0x190>)
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	3301      	adds	r3, #1
 8007cc8:	4a2b      	ldr	r2, [pc, #172]	; (8007d78 <HAL_ADC_MspInit+0x190>)
 8007cca:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8007ccc:	4b2a      	ldr	r3, [pc, #168]	; (8007d78 <HAL_ADC_MspInit+0x190>)
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	2b01      	cmp	r3, #1
 8007cd2:	d10b      	bne.n	8007cec <HAL_ADC_MspInit+0x104>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8007cd4:	4a29      	ldr	r2, [pc, #164]	; (8007d7c <HAL_ADC_MspInit+0x194>)
 8007cd6:	4b29      	ldr	r3, [pc, #164]	; (8007d7c <HAL_ADC_MspInit+0x194>)
 8007cd8:	695b      	ldr	r3, [r3, #20]
 8007cda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007cde:	6153      	str	r3, [r2, #20]
 8007ce0:	4b26      	ldr	r3, [pc, #152]	; (8007d7c <HAL_ADC_MspInit+0x194>)
 8007ce2:	695b      	ldr	r3, [r3, #20]
 8007ce4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ce8:	613b      	str	r3, [r7, #16]
 8007cea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007cec:	4a23      	ldr	r2, [pc, #140]	; (8007d7c <HAL_ADC_MspInit+0x194>)
 8007cee:	4b23      	ldr	r3, [pc, #140]	; (8007d7c <HAL_ADC_MspInit+0x194>)
 8007cf0:	695b      	ldr	r3, [r3, #20]
 8007cf2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007cf6:	6153      	str	r3, [r2, #20]
 8007cf8:	4b20      	ldr	r3, [pc, #128]	; (8007d7c <HAL_ADC_MspInit+0x194>)
 8007cfa:	695b      	ldr	r3, [r3, #20]
 8007cfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d00:	60fb      	str	r3, [r7, #12]
 8007d02:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8007d04:	2370      	movs	r3, #112	; 0x70
 8007d06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007d08:	2303      	movs	r3, #3
 8007d0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007d10:	f107 031c 	add.w	r3, r7, #28
 8007d14:	4619      	mov	r1, r3
 8007d16:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007d1a:	f7fb fdbf 	bl	800389c <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 8007d1e:	4b1b      	ldr	r3, [pc, #108]	; (8007d8c <HAL_ADC_MspInit+0x1a4>)
 8007d20:	4a1b      	ldr	r2, [pc, #108]	; (8007d90 <HAL_ADC_MspInit+0x1a8>)
 8007d22:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007d24:	4b19      	ldr	r3, [pc, #100]	; (8007d8c <HAL_ADC_MspInit+0x1a4>)
 8007d26:	2200      	movs	r2, #0
 8007d28:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8007d2a:	4b18      	ldr	r3, [pc, #96]	; (8007d8c <HAL_ADC_MspInit+0x1a4>)
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8007d30:	4b16      	ldr	r3, [pc, #88]	; (8007d8c <HAL_ADC_MspInit+0x1a4>)
 8007d32:	2280      	movs	r2, #128	; 0x80
 8007d34:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8007d36:	4b15      	ldr	r3, [pc, #84]	; (8007d8c <HAL_ADC_MspInit+0x1a4>)
 8007d38:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007d3c:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8007d3e:	4b13      	ldr	r3, [pc, #76]	; (8007d8c <HAL_ADC_MspInit+0x1a4>)
 8007d40:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007d44:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8007d46:	4b11      	ldr	r3, [pc, #68]	; (8007d8c <HAL_ADC_MspInit+0x1a4>)
 8007d48:	2220      	movs	r2, #32
 8007d4a:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8007d4c:	4b0f      	ldr	r3, [pc, #60]	; (8007d8c <HAL_ADC_MspInit+0x1a4>)
 8007d4e:	2200      	movs	r2, #0
 8007d50:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8007d52:	480e      	ldr	r0, [pc, #56]	; (8007d8c <HAL_ADC_MspInit+0x1a4>)
 8007d54:	f7fb fc97 	bl	8003686 <HAL_DMA_Init>
 8007d58:	4603      	mov	r3, r0
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d001      	beq.n	8007d62 <HAL_ADC_MspInit+0x17a>
      Error_Handler();
 8007d5e:	f000 fc06 	bl	800856e <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	4a09      	ldr	r2, [pc, #36]	; (8007d8c <HAL_ADC_MspInit+0x1a4>)
 8007d66:	63da      	str	r2, [r3, #60]	; 0x3c
 8007d68:	4a08      	ldr	r2, [pc, #32]	; (8007d8c <HAL_ADC_MspInit+0x1a4>)
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6253      	str	r3, [r2, #36]	; 0x24
}
 8007d6e:	bf00      	nop
 8007d70:	3730      	adds	r7, #48	; 0x30
 8007d72:	46bd      	mov	sp, r7
 8007d74:	bd80      	pop	{r7, pc}
 8007d76:	bf00      	nop
 8007d78:	200006cc 	.word	0x200006cc
 8007d7c:	40021000 	.word	0x40021000
 8007d80:	200007b4 	.word	0x200007b4
 8007d84:	40020008 	.word	0x40020008
 8007d88:	50000100 	.word	0x50000100
 8007d8c:	200007f8 	.word	0x200007f8
 8007d90:	4002001c 	.word	0x4002001c

08007d94 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8007d94:	b580      	push	{r7, lr}
 8007d96:	af00      	add	r7, sp, #0

  hcan.Instance = CAN;
 8007d98:	4b17      	ldr	r3, [pc, #92]	; (8007df8 <MX_CAN_Init+0x64>)
 8007d9a:	4a18      	ldr	r2, [pc, #96]	; (8007dfc <MX_CAN_Init+0x68>)
 8007d9c:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 8007d9e:	4b16      	ldr	r3, [pc, #88]	; (8007df8 <MX_CAN_Init+0x64>)
 8007da0:	2204      	movs	r2, #4
 8007da2:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8007da4:	4b14      	ldr	r3, [pc, #80]	; (8007df8 <MX_CAN_Init+0x64>)
 8007da6:	2200      	movs	r2, #0
 8007da8:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8007daa:	4b13      	ldr	r3, [pc, #76]	; (8007df8 <MX_CAN_Init+0x64>)
 8007dac:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007db0:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_7TQ;
 8007db2:	4b11      	ldr	r3, [pc, #68]	; (8007df8 <MX_CAN_Init+0x64>)
 8007db4:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8007db8:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8007dba:	4b0f      	ldr	r3, [pc, #60]	; (8007df8 <MX_CAN_Init+0x64>)
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8007dc0:	4b0d      	ldr	r3, [pc, #52]	; (8007df8 <MX_CAN_Init+0x64>)
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 8007dc6:	4b0c      	ldr	r3, [pc, #48]	; (8007df8 <MX_CAN_Init+0x64>)
 8007dc8:	2201      	movs	r2, #1
 8007dca:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8007dcc:	4b0a      	ldr	r3, [pc, #40]	; (8007df8 <MX_CAN_Init+0x64>)
 8007dce:	2200      	movs	r2, #0
 8007dd0:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8007dd2:	4b09      	ldr	r3, [pc, #36]	; (8007df8 <MX_CAN_Init+0x64>)
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8007dd8:	4b07      	ldr	r3, [pc, #28]	; (8007df8 <MX_CAN_Init+0x64>)
 8007dda:	2200      	movs	r2, #0
 8007ddc:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = ENABLE;
 8007dde:	4b06      	ldr	r3, [pc, #24]	; (8007df8 <MX_CAN_Init+0x64>)
 8007de0:	2201      	movs	r2, #1
 8007de2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8007de4:	4804      	ldr	r0, [pc, #16]	; (8007df8 <MX_CAN_Init+0x64>)
 8007de6:	f7fa fdd8 	bl	800299a <HAL_CAN_Init>
 8007dea:	4603      	mov	r3, r0
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d001      	beq.n	8007df4 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8007df0:	f000 fbbd 	bl	800856e <Error_Handler>
  }

}
 8007df4:	bf00      	nop
 8007df6:	bd80      	pop	{r7, pc}
 8007df8:	2000083c 	.word	0x2000083c
 8007dfc:	40006400 	.word	0x40006400

08007e00 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b08a      	sub	sp, #40	; 0x28
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007e08:	f107 0314 	add.w	r3, r7, #20
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	601a      	str	r2, [r3, #0]
 8007e10:	605a      	str	r2, [r3, #4]
 8007e12:	609a      	str	r2, [r3, #8]
 8007e14:	60da      	str	r2, [r3, #12]
 8007e16:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	4a20      	ldr	r2, [pc, #128]	; (8007ea0 <HAL_CAN_MspInit+0xa0>)
 8007e1e:	4293      	cmp	r3, r2
 8007e20:	d139      	bne.n	8007e96 <HAL_CAN_MspInit+0x96>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8007e22:	4a20      	ldr	r2, [pc, #128]	; (8007ea4 <HAL_CAN_MspInit+0xa4>)
 8007e24:	4b1f      	ldr	r3, [pc, #124]	; (8007ea4 <HAL_CAN_MspInit+0xa4>)
 8007e26:	69db      	ldr	r3, [r3, #28]
 8007e28:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007e2c:	61d3      	str	r3, [r2, #28]
 8007e2e:	4b1d      	ldr	r3, [pc, #116]	; (8007ea4 <HAL_CAN_MspInit+0xa4>)
 8007e30:	69db      	ldr	r3, [r3, #28]
 8007e32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e36:	613b      	str	r3, [r7, #16]
 8007e38:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007e3a:	4a1a      	ldr	r2, [pc, #104]	; (8007ea4 <HAL_CAN_MspInit+0xa4>)
 8007e3c:	4b19      	ldr	r3, [pc, #100]	; (8007ea4 <HAL_CAN_MspInit+0xa4>)
 8007e3e:	695b      	ldr	r3, [r3, #20]
 8007e40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007e44:	6153      	str	r3, [r2, #20]
 8007e46:	4b17      	ldr	r3, [pc, #92]	; (8007ea4 <HAL_CAN_MspInit+0xa4>)
 8007e48:	695b      	ldr	r3, [r3, #20]
 8007e4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e4e:	60fb      	str	r3, [r7, #12]
 8007e50:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration    
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8007e52:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8007e56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007e58:	2302      	movs	r3, #2
 8007e5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007e60:	2303      	movs	r3, #3
 8007e62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8007e64:	2309      	movs	r3, #9
 8007e66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007e68:	f107 0314 	add.w	r3, r7, #20
 8007e6c:	4619      	mov	r1, r3
 8007e6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007e72:	f7fb fd13 	bl	800389c <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CAN_RX0_IRQn, 0, 0);
 8007e76:	2200      	movs	r2, #0
 8007e78:	2100      	movs	r1, #0
 8007e7a:	2014      	movs	r0, #20
 8007e7c:	f7fb fbcd 	bl	800361a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX0_IRQn);
 8007e80:	2014      	movs	r0, #20
 8007e82:	f7fb fbe6 	bl	8003652 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN_RX1_IRQn, 0, 0);
 8007e86:	2200      	movs	r2, #0
 8007e88:	2100      	movs	r1, #0
 8007e8a:	2015      	movs	r0, #21
 8007e8c:	f7fb fbc5 	bl	800361a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX1_IRQn);
 8007e90:	2015      	movs	r0, #21
 8007e92:	f7fb fbde 	bl	8003652 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 8007e96:	bf00      	nop
 8007e98:	3728      	adds	r7, #40	; 0x28
 8007e9a:	46bd      	mov	sp, r7
 8007e9c:	bd80      	pop	{r7, pc}
 8007e9e:	bf00      	nop
 8007ea0:	40006400 	.word	0x40006400
 8007ea4:	40021000 	.word	0x40021000

08007ea8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b088      	sub	sp, #32
 8007eac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007eae:	f107 030c 	add.w	r3, r7, #12
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	601a      	str	r2, [r3, #0]
 8007eb6:	605a      	str	r2, [r3, #4]
 8007eb8:	609a      	str	r2, [r3, #8]
 8007eba:	60da      	str	r2, [r3, #12]
 8007ebc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8007ebe:	4a30      	ldr	r2, [pc, #192]	; (8007f80 <MX_GPIO_Init+0xd8>)
 8007ec0:	4b2f      	ldr	r3, [pc, #188]	; (8007f80 <MX_GPIO_Init+0xd8>)
 8007ec2:	695b      	ldr	r3, [r3, #20]
 8007ec4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007ec8:	6153      	str	r3, [r2, #20]
 8007eca:	4b2d      	ldr	r3, [pc, #180]	; (8007f80 <MX_GPIO_Init+0xd8>)
 8007ecc:	695b      	ldr	r3, [r3, #20]
 8007ece:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007ed2:	60bb      	str	r3, [r7, #8]
 8007ed4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007ed6:	4a2a      	ldr	r2, [pc, #168]	; (8007f80 <MX_GPIO_Init+0xd8>)
 8007ed8:	4b29      	ldr	r3, [pc, #164]	; (8007f80 <MX_GPIO_Init+0xd8>)
 8007eda:	695b      	ldr	r3, [r3, #20]
 8007edc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007ee0:	6153      	str	r3, [r2, #20]
 8007ee2:	4b27      	ldr	r3, [pc, #156]	; (8007f80 <MX_GPIO_Init+0xd8>)
 8007ee4:	695b      	ldr	r3, [r3, #20]
 8007ee6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007eea:	607b      	str	r3, [r7, #4]
 8007eec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8007eee:	4a24      	ldr	r2, [pc, #144]	; (8007f80 <MX_GPIO_Init+0xd8>)
 8007ef0:	4b23      	ldr	r3, [pc, #140]	; (8007f80 <MX_GPIO_Init+0xd8>)
 8007ef2:	695b      	ldr	r3, [r3, #20]
 8007ef4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007ef8:	6153      	str	r3, [r2, #20]
 8007efa:	4b21      	ldr	r3, [pc, #132]	; (8007f80 <MX_GPIO_Init+0xd8>)
 8007efc:	695b      	ldr	r3, [r3, #20]
 8007efe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007f02:	603b      	str	r3, [r7, #0]
 8007f04:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|echo_Pin, GPIO_PIN_RESET);
 8007f06:	2200      	movs	r2, #0
 8007f08:	2128      	movs	r1, #40	; 0x28
 8007f0a:	481e      	ldr	r0, [pc, #120]	; (8007f84 <MX_GPIO_Init+0xdc>)
 8007f0c:	f7fb fe3c 	bl	8003b88 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA7 PA8 PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8007f10:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 8007f14:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007f16:	2300      	movs	r3, #0
 8007f18:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8007f1a:	2302      	movs	r3, #2
 8007f1c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007f1e:	f107 030c 	add.w	r3, r7, #12
 8007f22:	4619      	mov	r1, r3
 8007f24:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007f28:	f7fb fcb8 	bl	800389c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8007f2c:	2303      	movs	r3, #3
 8007f2e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007f30:	2300      	movs	r3, #0
 8007f32:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8007f34:	2302      	movs	r3, #2
 8007f36:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007f38:	f107 030c 	add.w	r3, r7, #12
 8007f3c:	4619      	mov	r1, r3
 8007f3e:	4811      	ldr	r0, [pc, #68]	; (8007f84 <MX_GPIO_Init+0xdc>)
 8007f40:	f7fb fcac 	bl	800389c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|echo_Pin;
 8007f44:	2328      	movs	r3, #40	; 0x28
 8007f46:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007f48:	2301      	movs	r3, #1
 8007f4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007f50:	2300      	movs	r3, #0
 8007f52:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007f54:	f107 030c 	add.w	r3, r7, #12
 8007f58:	4619      	mov	r1, r3
 8007f5a:	480a      	ldr	r0, [pc, #40]	; (8007f84 <MX_GPIO_Init+0xdc>)
 8007f5c:	f7fb fc9e 	bl	800389c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Trig_Pin;
 8007f60:	2310      	movs	r3, #16
 8007f62:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007f64:	2300      	movs	r3, #0
 8007f66:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f68:	2300      	movs	r3, #0
 8007f6a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Trig_GPIO_Port, &GPIO_InitStruct);
 8007f6c:	f107 030c 	add.w	r3, r7, #12
 8007f70:	4619      	mov	r1, r3
 8007f72:	4804      	ldr	r0, [pc, #16]	; (8007f84 <MX_GPIO_Init+0xdc>)
 8007f74:	f7fb fc92 	bl	800389c <HAL_GPIO_Init>

}
 8007f78:	bf00      	nop
 8007f7a:	3720      	adds	r7, #32
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	bd80      	pop	{r7, pc}
 8007f80:	40021000 	.word	0x40021000
 8007f84:	48000400 	.word	0x48000400

08007f88 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8007f8c:	4b1b      	ldr	r3, [pc, #108]	; (8007ffc <MX_I2C1_Init+0x74>)
 8007f8e:	4a1c      	ldr	r2, [pc, #112]	; (8008000 <MX_I2C1_Init+0x78>)
 8007f90:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8007f92:	4b1a      	ldr	r3, [pc, #104]	; (8007ffc <MX_I2C1_Init+0x74>)
 8007f94:	4a1b      	ldr	r2, [pc, #108]	; (8008004 <MX_I2C1_Init+0x7c>)
 8007f96:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8007f98:	4b18      	ldr	r3, [pc, #96]	; (8007ffc <MX_I2C1_Init+0x74>)
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8007f9e:	4b17      	ldr	r3, [pc, #92]	; (8007ffc <MX_I2C1_Init+0x74>)
 8007fa0:	2201      	movs	r2, #1
 8007fa2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8007fa4:	4b15      	ldr	r3, [pc, #84]	; (8007ffc <MX_I2C1_Init+0x74>)
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8007faa:	4b14      	ldr	r3, [pc, #80]	; (8007ffc <MX_I2C1_Init+0x74>)
 8007fac:	2200      	movs	r2, #0
 8007fae:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8007fb0:	4b12      	ldr	r3, [pc, #72]	; (8007ffc <MX_I2C1_Init+0x74>)
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8007fb6:	4b11      	ldr	r3, [pc, #68]	; (8007ffc <MX_I2C1_Init+0x74>)
 8007fb8:	2200      	movs	r2, #0
 8007fba:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8007fbc:	4b0f      	ldr	r3, [pc, #60]	; (8007ffc <MX_I2C1_Init+0x74>)
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8007fc2:	480e      	ldr	r0, [pc, #56]	; (8007ffc <MX_I2C1_Init+0x74>)
 8007fc4:	f7fb fdf8 	bl	8003bb8 <HAL_I2C_Init>
 8007fc8:	4603      	mov	r3, r0
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d001      	beq.n	8007fd2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8007fce:	f000 face 	bl	800856e <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8007fd2:	2100      	movs	r1, #0
 8007fd4:	4809      	ldr	r0, [pc, #36]	; (8007ffc <MX_I2C1_Init+0x74>)
 8007fd6:	f7fc faed 	bl	80045b4 <HAL_I2CEx_ConfigAnalogFilter>
 8007fda:	4603      	mov	r3, r0
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d001      	beq.n	8007fe4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8007fe0:	f000 fac5 	bl	800856e <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8007fe4:	2100      	movs	r1, #0
 8007fe6:	4805      	ldr	r0, [pc, #20]	; (8007ffc <MX_I2C1_Init+0x74>)
 8007fe8:	f7fc fb2f 	bl	800464a <HAL_I2CEx_ConfigDigitalFilter>
 8007fec:	4603      	mov	r3, r0
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d001      	beq.n	8007ff6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8007ff2:	f000 fabc 	bl	800856e <Error_Handler>
  }

}
 8007ff6:	bf00      	nop
 8007ff8:	bd80      	pop	{r7, pc}
 8007ffa:	bf00      	nop
 8007ffc:	20000864 	.word	0x20000864
 8008000:	40005400 	.word	0x40005400
 8008004:	2000090e 	.word	0x2000090e

08008008 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8008008:	b580      	push	{r7, lr}
 800800a:	b08a      	sub	sp, #40	; 0x28
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008010:	f107 0314 	add.w	r3, r7, #20
 8008014:	2200      	movs	r2, #0
 8008016:	601a      	str	r2, [r3, #0]
 8008018:	605a      	str	r2, [r3, #4]
 800801a:	609a      	str	r2, [r3, #8]
 800801c:	60da      	str	r2, [r3, #12]
 800801e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	4a17      	ldr	r2, [pc, #92]	; (8008084 <HAL_I2C_MspInit+0x7c>)
 8008026:	4293      	cmp	r3, r2
 8008028:	d127      	bne.n	800807a <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800802a:	4a17      	ldr	r2, [pc, #92]	; (8008088 <HAL_I2C_MspInit+0x80>)
 800802c:	4b16      	ldr	r3, [pc, #88]	; (8008088 <HAL_I2C_MspInit+0x80>)
 800802e:	695b      	ldr	r3, [r3, #20]
 8008030:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008034:	6153      	str	r3, [r2, #20]
 8008036:	4b14      	ldr	r3, [pc, #80]	; (8008088 <HAL_I2C_MspInit+0x80>)
 8008038:	695b      	ldr	r3, [r3, #20]
 800803a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800803e:	613b      	str	r3, [r7, #16]
 8008040:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8008042:	23c0      	movs	r3, #192	; 0xc0
 8008044:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8008046:	2312      	movs	r3, #18
 8008048:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800804a:	2301      	movs	r3, #1
 800804c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800804e:	2303      	movs	r3, #3
 8008050:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8008052:	2304      	movs	r3, #4
 8008054:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008056:	f107 0314 	add.w	r3, r7, #20
 800805a:	4619      	mov	r1, r3
 800805c:	480b      	ldr	r0, [pc, #44]	; (800808c <HAL_I2C_MspInit+0x84>)
 800805e:	f7fb fc1d 	bl	800389c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8008062:	4a09      	ldr	r2, [pc, #36]	; (8008088 <HAL_I2C_MspInit+0x80>)
 8008064:	4b08      	ldr	r3, [pc, #32]	; (8008088 <HAL_I2C_MspInit+0x80>)
 8008066:	69db      	ldr	r3, [r3, #28]
 8008068:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800806c:	61d3      	str	r3, [r2, #28]
 800806e:	4b06      	ldr	r3, [pc, #24]	; (8008088 <HAL_I2C_MspInit+0x80>)
 8008070:	69db      	ldr	r3, [r3, #28]
 8008072:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008076:	60fb      	str	r3, [r7, #12]
 8008078:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800807a:	bf00      	nop
 800807c:	3728      	adds	r7, #40	; 0x28
 800807e:	46bd      	mov	sp, r7
 8008080:	bd80      	pop	{r7, pc}
 8008082:	bf00      	nop
 8008084:	40005400 	.word	0x40005400
 8008088:	40021000 	.word	0x40021000
 800808c:	48000400 	.word	0x48000400

08008090 <_ZN6CanBusC1Emm>:
	int error_code=0;
	unsigned long IDE;
	unsigned long RTR;
	void SetError();
public:
	CanBus(unsigned long _IDE,unsigned long _RTR):IDE(_IDE),RTR(_RTR){
 8008090:	b480      	push	{r7}
 8008092:	b085      	sub	sp, #20
 8008094:	af00      	add	r7, sp, #0
 8008096:	60f8      	str	r0, [r7, #12]
 8008098:	60b9      	str	r1, [r7, #8]
 800809a:	607a      	str	r2, [r7, #4]
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	3318      	adds	r3, #24
 80080a0:	2200      	movs	r2, #0
 80080a2:	601a      	str	r2, [r3, #0]
 80080a4:	605a      	str	r2, [r3, #4]
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	2200      	movs	r2, #0
 80080aa:	f883 2020 	strb.w	r2, [r3, #32]
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	2200      	movs	r2, #0
 80080b2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	2200      	movs	r2, #0
 80080ba:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	2200      	movs	r2, #0
 80080c2:	625a      	str	r2, [r3, #36]	; 0x24
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	2200      	movs	r2, #0
 80080c8:	629a      	str	r2, [r3, #40]	; 0x28
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	68ba      	ldr	r2, [r7, #8]
 80080ce:	62da      	str	r2, [r3, #44]	; 0x2c
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	687a      	ldr	r2, [r7, #4]
 80080d4:	631a      	str	r2, [r3, #48]	; 0x30

	}
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	4618      	mov	r0, r3
 80080da:	3714      	adds	r7, #20
 80080dc:	46bd      	mov	sp, r7
 80080de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e2:	4770      	bx	lr

080080e4 <_ZN7MicroSwC1EP12GPIO_TypeDeft>:
class MicroSw
{
	GPIO_TypeDef *GPIOx;
	unsigned short pin;
public:
	MicroSw(GPIO_TypeDef *_GPIOx,unsigned short _pin):GPIOx(_GPIOx),pin(_pin)
 80080e4:	b480      	push	{r7}
 80080e6:	b085      	sub	sp, #20
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	60f8      	str	r0, [r7, #12]
 80080ec:	60b9      	str	r1, [r7, #8]
 80080ee:	4613      	mov	r3, r2
 80080f0:	80fb      	strh	r3, [r7, #6]
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	68ba      	ldr	r2, [r7, #8]
 80080f6:	601a      	str	r2, [r3, #0]
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	88fa      	ldrh	r2, [r7, #6]
 80080fc:	809a      	strh	r2, [r3, #4]
	{

	}
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	4618      	mov	r0, r3
 8008102:	3714      	adds	r7, #20
 8008104:	46bd      	mov	sp, r7
 8008106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810a:	4770      	bx	lr

0800810c <_ZN3ADCC1Ess>:
class ADC
{
	short channel=0;
	short adc_x=0;
public:
	ADC(short _adc_x,short _channel):channel(_channel),adc_x(_adc_x)
 800810c:	b480      	push	{r7}
 800810e:	b083      	sub	sp, #12
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
 8008114:	460b      	mov	r3, r1
 8008116:	807b      	strh	r3, [r7, #2]
 8008118:	4613      	mov	r3, r2
 800811a:	803b      	strh	r3, [r7, #0]
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	883a      	ldrh	r2, [r7, #0]
 8008120:	801a      	strh	r2, [r3, #0]
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	887a      	ldrh	r2, [r7, #2]
 8008126:	805a      	strh	r2, [r3, #2]
	{

	}
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	4618      	mov	r0, r3
 800812c:	370c      	adds	r7, #12
 800812e:	46bd      	mov	sp, r7
 8008130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008134:	4770      	bx	lr
	...

08008138 <_ZN21LowlayerHandelTypedefC1Ev>:
public:
	CanBus extcan;
	MicroSw sw1,sw2,sw3,sw4,sw5,sw6;
	ADC ad1,ad2,ad3,ad4,ad5,ad6;

	LowlayerHandelTypedef():
 8008138:	b580      	push	{r7, lr}
 800813a:	b082      	sub	sp, #8
 800813c:	af00      	add	r7, sp, #0
 800813e:	6078      	str	r0, [r7, #4]
	sw1(GPIOB,GPIO_PIN_0),sw2(GPIOB,GPIO_PIN_1),sw3(GPIOA,GPIO_PIN_8),sw4(GPIOA,GPIO_PIN_9),sw5(GPIOA,GPIO_PIN_10),
	sw6(GPIOA,GPIO_PIN_7),
	ad1(2,3),ad2(2,2),ad3(2,1),ad4(1,4),ad5(1,2),ad6(1,1),
	extcan(CAN_ID_EXT,CAN_RTR_DATA)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	2200      	movs	r2, #0
 8008144:	2104      	movs	r1, #4
 8008146:	4618      	mov	r0, r3
 8008148:	f7ff ffa2 	bl	8008090 <_ZN6CanBusC1Emm>
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	3334      	adds	r3, #52	; 0x34
 8008150:	2201      	movs	r2, #1
 8008152:	492e      	ldr	r1, [pc, #184]	; (800820c <_ZN21LowlayerHandelTypedefC1Ev+0xd4>)
 8008154:	4618      	mov	r0, r3
 8008156:	f7ff ffc5 	bl	80080e4 <_ZN7MicroSwC1EP12GPIO_TypeDeft>
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	333c      	adds	r3, #60	; 0x3c
 800815e:	2202      	movs	r2, #2
 8008160:	492a      	ldr	r1, [pc, #168]	; (800820c <_ZN21LowlayerHandelTypedefC1Ev+0xd4>)
 8008162:	4618      	mov	r0, r3
 8008164:	f7ff ffbe 	bl	80080e4 <_ZN7MicroSwC1EP12GPIO_TypeDeft>
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	3344      	adds	r3, #68	; 0x44
 800816c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008170:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8008174:	4618      	mov	r0, r3
 8008176:	f7ff ffb5 	bl	80080e4 <_ZN7MicroSwC1EP12GPIO_TypeDeft>
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	334c      	adds	r3, #76	; 0x4c
 800817e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008182:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8008186:	4618      	mov	r0, r3
 8008188:	f7ff ffac 	bl	80080e4 <_ZN7MicroSwC1EP12GPIO_TypeDeft>
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	3354      	adds	r3, #84	; 0x54
 8008190:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008194:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8008198:	4618      	mov	r0, r3
 800819a:	f7ff ffa3 	bl	80080e4 <_ZN7MicroSwC1EP12GPIO_TypeDeft>
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	335c      	adds	r3, #92	; 0x5c
 80081a2:	2280      	movs	r2, #128	; 0x80
 80081a4:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 80081a8:	4618      	mov	r0, r3
 80081aa:	f7ff ff9b 	bl	80080e4 <_ZN7MicroSwC1EP12GPIO_TypeDeft>
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	3364      	adds	r3, #100	; 0x64
 80081b2:	2203      	movs	r2, #3
 80081b4:	2102      	movs	r1, #2
 80081b6:	4618      	mov	r0, r3
 80081b8:	f7ff ffa8 	bl	800810c <_ZN3ADCC1Ess>
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	3368      	adds	r3, #104	; 0x68
 80081c0:	2202      	movs	r2, #2
 80081c2:	2102      	movs	r1, #2
 80081c4:	4618      	mov	r0, r3
 80081c6:	f7ff ffa1 	bl	800810c <_ZN3ADCC1Ess>
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	336c      	adds	r3, #108	; 0x6c
 80081ce:	2201      	movs	r2, #1
 80081d0:	2102      	movs	r1, #2
 80081d2:	4618      	mov	r0, r3
 80081d4:	f7ff ff9a 	bl	800810c <_ZN3ADCC1Ess>
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	3370      	adds	r3, #112	; 0x70
 80081dc:	2204      	movs	r2, #4
 80081de:	2101      	movs	r1, #1
 80081e0:	4618      	mov	r0, r3
 80081e2:	f7ff ff93 	bl	800810c <_ZN3ADCC1Ess>
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	3374      	adds	r3, #116	; 0x74
 80081ea:	2202      	movs	r2, #2
 80081ec:	2101      	movs	r1, #1
 80081ee:	4618      	mov	r0, r3
 80081f0:	f7ff ff8c 	bl	800810c <_ZN3ADCC1Ess>
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	3378      	adds	r3, #120	; 0x78
 80081f8:	2201      	movs	r2, #1
 80081fa:	2101      	movs	r1, #1
 80081fc:	4618      	mov	r0, r3
 80081fe:	f7ff ff85 	bl	800810c <_ZN3ADCC1Ess>
	{

	}
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	4618      	mov	r0, r3
 8008206:	3708      	adds	r7, #8
 8008208:	46bd      	mov	sp, r7
 800820a:	bd80      	pop	{r7, pc}
 800820c:	48000400 	.word	0x48000400

08008210 <_ZN3AppC1EP21LowlayerHandelTypedef>:
	unsigned char txbuf3[1]={0,};
	void DivideData();
	float distance[6];
	bool TXok=false;
public:
	App(LowlayerHandelTypedef *_plow):plow(_plow)
 8008210:	b480      	push	{r7}
 8008212:	b083      	sub	sp, #12
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]
 8008218:	6039      	str	r1, [r7, #0]
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	683a      	ldr	r2, [r7, #0]
 800821e:	601a      	str	r2, [r3, #0]
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2200      	movs	r2, #0
 8008224:	809a      	strh	r2, [r3, #4]
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	3306      	adds	r3, #6
 800822a:	2200      	movs	r2, #0
 800822c:	601a      	str	r2, [r3, #0]
 800822e:	605a      	str	r2, [r3, #4]
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	330e      	adds	r3, #14
 8008234:	2200      	movs	r2, #0
 8008236:	601a      	str	r2, [r3, #0]
 8008238:	605a      	str	r2, [r3, #4]
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	2200      	movs	r2, #0
 800823e:	759a      	strb	r2, [r3, #22]
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2200      	movs	r2, #0
 8008244:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	{
	}
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	4618      	mov	r0, r3
 800824c:	370c      	adds	r7, #12
 800824e:	46bd      	mov	sp, r7
 8008250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008254:	4770      	bx	lr

08008256 <_ZN6Timer1C1EP17TIM_HandleTypeDef>:
	 unsigned short Prescaler;
	 float ajustperiod;

	TIM_HandleTypeDef *htim;
public:
	Timer1(TIM_HandleTypeDef *timhandle):htim(timhandle),period(0),counterperiod(0),Prescaler(0),ajustperiod(0)
 8008256:	b480      	push	{r7}
 8008258:	b083      	sub	sp, #12
 800825a:	af00      	add	r7, sp, #0
 800825c:	6078      	str	r0, [r7, #4]
 800825e:	6039      	str	r1, [r7, #0]
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	f04f 0200 	mov.w	r2, #0
 8008266:	601a      	str	r2, [r3, #0]
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2200      	movs	r2, #0
 800826c:	809a      	strh	r2, [r3, #4]
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2200      	movs	r2, #0
 8008272:	80da      	strh	r2, [r3, #6]
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	f04f 0200 	mov.w	r2, #0
 800827a:	609a      	str	r2, [r3, #8]
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	683a      	ldr	r2, [r7, #0]
 8008280:	60da      	str	r2, [r3, #12]
	{

	}
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	4618      	mov	r0, r3
 8008286:	370c      	adds	r7, #12
 8008288:	46bd      	mov	sp, r7
 800828a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828e:	4770      	bx	lr

08008290 <_ZN6Timer111SetLoopTimeEf>:
 void SetLoopTime(float p)
 8008290:	b580      	push	{r7, lr}
 8008292:	ed2d 8b02 	vpush	{d8}
 8008296:	b082      	sub	sp, #8
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
 800829c:	ed87 0a00 	vstr	s0, [r7]
	{
	 period=p/1000;
 80082a0:	ed97 7a00 	vldr	s14, [r7]
 80082a4:	eddf 6a31 	vldr	s13, [pc, #196]	; 800836c <_ZN6Timer111SetLoopTimeEf+0xdc>
 80082a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	edc3 7a00 	vstr	s15, [r3]
	 				/**************initialization******************/
	 						while(ajustperiod!=period)
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	ed93 7a02 	vldr	s14, [r3, #8]
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	edd3 7a00 	vldr	s15, [r3]
 80082be:	eeb4 7a67 	vcmp.f32	s14, s15
 80082c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082c6:	d040      	beq.n	800834a <_ZN6Timer111SetLoopTimeEf+0xba>
	 						{
	 							Prescaler++;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	88db      	ldrh	r3, [r3, #6]
 80082cc:	3301      	adds	r3, #1
 80082ce:	b29a      	uxth	r2, r3
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	80da      	strh	r2, [r3, #6]
	 							for(counterperiod=0;counterperiod<65535;counterperiod++)
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	2200      	movs	r2, #0
 80082d8:	809a      	strh	r2, [r3, #4]
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	889b      	ldrh	r3, [r3, #4]
 80082de:	461a      	mov	r2, r3
 80082e0:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80082e4:	429a      	cmp	r2, r3
 80082e6:	dce4      	bgt.n	80082b2 <_ZN6Timer111SetLoopTimeEf+0x22>
	 							{
	 							ajustperiod=((float)Prescaler*((float)counterperiod+1))/HAL_RCC_GetPCLK1Freq();
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	88db      	ldrh	r3, [r3, #6]
 80082ec:	ee07 3a90 	vmov	s15, r3
 80082f0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	889b      	ldrh	r3, [r3, #4]
 80082f8:	ee07 3a90 	vmov	s15, r3
 80082fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008300:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008304:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008308:	ee27 8a27 	vmul.f32	s16, s14, s15
 800830c:	f7fd facc 	bl	80058a8 <HAL_RCC_GetPCLK1Freq>
 8008310:	ee07 0a90 	vmov	s15, r0
 8008314:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008318:	eec8 7a07 	vdiv.f32	s15, s16, s14
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	edc3 7a02 	vstr	s15, [r3, #8]
	 								if(ajustperiod==period)
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	ed93 7a02 	vldr	s14, [r3, #8]
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	edd3 7a00 	vldr	s15, [r3]
 800832e:	eeb4 7a67 	vcmp.f32	s14, s15
 8008332:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008336:	d006      	beq.n	8008346 <_ZN6Timer111SetLoopTimeEf+0xb6>
	 							for(counterperiod=0;counterperiod<65535;counterperiod++)
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	889b      	ldrh	r3, [r3, #4]
 800833c:	3301      	adds	r3, #1
 800833e:	b29a      	uxth	r2, r3
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	809a      	strh	r2, [r3, #4]
 8008344:	e7c9      	b.n	80082da <_ZN6Timer111SetLoopTimeEf+0x4a>
	 								{
	 									break;
 8008346:	bf00      	nop
	 						while(ajustperiod!=period)
 8008348:	e7b3      	b.n	80082b2 <_ZN6Timer111SetLoopTimeEf+0x22>
	 								}
	 							}
	 						}
	 						htim->Init.Prescaler=(unsigned short)Prescaler-1;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	68db      	ldr	r3, [r3, #12]
 800834e:	687a      	ldr	r2, [r7, #4]
 8008350:	88d2      	ldrh	r2, [r2, #6]
 8008352:	3a01      	subs	r2, #1
 8008354:	605a      	str	r2, [r3, #4]
	 						htim->Init.Period=(unsigned short)counterperiod;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	68db      	ldr	r3, [r3, #12]
 800835a:	687a      	ldr	r2, [r7, #4]
 800835c:	8892      	ldrh	r2, [r2, #4]
 800835e:	60da      	str	r2, [r3, #12]

				/***********************************************/

	}
 8008360:	bf00      	nop
 8008362:	3708      	adds	r7, #8
 8008364:	46bd      	mov	sp, r7
 8008366:	ecbd 8b02 	vpop	{d8}
 800836a:	bd80      	pop	{r7, pc}
 800836c:	447a0000 	.word	0x447a0000

08008370 <_ZN6Timer15StartEv>:
	void Start()
 8008370:	b580      	push	{r7, lr}
 8008372:	b082      	sub	sp, #8
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
		{
		HAL_TIM_Base_Init(htim);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	68db      	ldr	r3, [r3, #12]
 800837c:	4618      	mov	r0, r3
 800837e:	f7fd fbfd 	bl	8005b7c <HAL_TIM_Base_Init>
			HAL_TIM_Base_Start_IT(htim);
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	68db      	ldr	r3, [r3, #12]
 8008386:	4618      	mov	r0, r3
 8008388:	f7fd fc23 	bl	8005bd2 <HAL_TIM_Base_Start_IT>
		}
 800838c:	bf00      	nop
 800838e:	3708      	adds	r7, #8
 8008390:	46bd      	mov	sp, r7
 8008392:	bd80      	pop	{r7, pc}

08008394 <_ZN7VL53L0X10setTimeoutEt>:
    void startContinuous(uint32_t period_ms = 0);
    void stopContinuous(void);
    uint16_t readRangeContinuousMillimeters(void);
    uint16_t readRangeSingleMillimeters(void);

    inline void setTimeout(uint16_t timeout) { io_timeout = timeout; }
 8008394:	b480      	push	{r7}
 8008396:	b083      	sub	sp, #12
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
 800839c:	460b      	mov	r3, r1
 800839e:	807b      	strh	r3, [r7, #2]
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	887a      	ldrh	r2, [r7, #2]
 80083a4:	805a      	strh	r2, [r3, #2]
 80083a6:	bf00      	nop
 80083a8:	370c      	adds	r7, #12
 80083aa:	46bd      	mov	sp, r7
 80083ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b0:	4770      	bx	lr
	...

080083b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80083b4:	b580      	push	{r7, lr}
 80083b6:	b0b4      	sub	sp, #208	; 0xd0
 80083b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	 setbuf(stdout, NULL);
 80083ba:	4b32      	ldr	r3, [pc, #200]	; (8008484 <main+0xd0>)
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	689b      	ldr	r3, [r3, #8]
 80083c0:	2100      	movs	r1, #0
 80083c2:	4618      	mov	r0, r3
 80083c4:	f000 fbdc 	bl	8008b80 <setbuf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80083c8:	f7f9 fcee 	bl	8001da8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80083cc:	f000 f862 	bl	8008494 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80083d0:	f7ff fd6a 	bl	8007ea8 <MX_GPIO_Init>
  //MX_DMA_Init();
  MX_ADC1_Init();
 80083d4:	f7ff fb06 	bl	80079e4 <MX_ADC1_Init>
  MX_ADC2_Init();
 80083d8:	f7ff fb8e 	bl	8007af8 <MX_ADC2_Init>
  MX_CAN_Init();
 80083dc:	f7ff fcda 	bl	8007d94 <MX_CAN_Init>
  MX_USART2_UART_Init();
 80083e0:	f000 fae6 	bl	80089b0 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 80083e4:	f000 fa88 	bl	80088f8 <MX_TIM6_Init>
  MX_I2C1_Init();
 80083e8:	f7ff fdce 	bl	8007f88 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  LowlayerHandelTypedef hlow;
 80083ec:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80083f0:	4618      	mov	r0, r3
 80083f2:	f7ff fea1 	bl	8008138 <_ZN21LowlayerHandelTypedefC1Ev>
  FilterConfig();
 80083f6:	f7fe fa73 	bl	80068e0 <_Z12FilterConfigv>
 // hlow.ad1.Start();
  Timer1 LoopInt(&htim6);
 80083fa:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80083fe:	4922      	ldr	r1, [pc, #136]	; (8008488 <main+0xd4>)
 8008400:	4618      	mov	r0, r3
 8008402:	f7ff ff28 	bl	8008256 <_ZN6Timer1C1EP17TIM_HandleTypeDef>
  LoopInt.SetLoopTime(2);
 8008406:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800840a:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800840e:	4618      	mov	r0, r3
 8008410:	f7ff ff3e 	bl	8008290 <_ZN6Timer111SetLoopTimeEf>
  LoopInt.Start();
 8008414:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8008418:	4618      	mov	r0, r3
 800841a:	f7ff ffa9 	bl	8008370 <_ZN6Timer15StartEv>
  App app(&hlow);
 800841e:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8008422:	f107 0310 	add.w	r3, r7, #16
 8008426:	4611      	mov	r1, r2
 8008428:	4618      	mov	r0, r3
 800842a:	f7ff fef1 	bl	8008210 <_ZN3AppC1EP21LowlayerHandelTypedef>
  VL53L0X sensor;
 800842e:	463b      	mov	r3, r7
 8008430:	4618      	mov	r0, r3
 8008432:	f7fe facb 	bl	80069cc <_ZN7VL53L0XC1Ev>
  sensor.init();
 8008436:	463b      	mov	r3, r7
 8008438:	2101      	movs	r1, #1
 800843a:	4618      	mov	r0, r3
 800843c:	f7fe fada 	bl	80069f4 <_ZN7VL53L0X4initEb>
    sensor.setTimeout(500);
 8008440:	463b      	mov	r3, r7
 8008442:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8008446:	4618      	mov	r0, r3
 8008448:	f7ff ffa4 	bl	8008394 <_ZN7VL53L0X10setTimeoutEt>
    sensor.startContinuous();
 800844c:	463b      	mov	r3, r7
 800844e:	2100      	movs	r1, #0
 8008450:	4618      	mov	r0, r3
 8008452:	f7ff f802 	bl	800745a <_ZN7VL53L0X15startContinuousEm>
	  app.TaskShift();
#endif
#ifdef DEBUG
	  //hlow.DebugADC();
	  //hlow.DebugSW();
	  printf("dist:%d\n\r",sensor.readRangeContinuousMillimeters());
 8008456:	463b      	mov	r3, r7
 8008458:	4618      	mov	r0, r3
 800845a:	f7ff f84d 	bl	80074f8 <_ZN7VL53L0X30readRangeContinuousMillimetersEv>
 800845e:	4603      	mov	r3, r0
 8008460:	4619      	mov	r1, r3
 8008462:	480a      	ldr	r0, [pc, #40]	; (800848c <main+0xd8>)
 8008464:	f000 fb74 	bl	8008b50 <printf>
	  if (sensor.timeoutOccurred())
 8008468:	463b      	mov	r3, r7
 800846a:	4618      	mov	r0, r3
 800846c:	f7ff f881 	bl	8007572 <_ZN7VL53L0X15timeoutOccurredEv>
 8008470:	4603      	mov	r3, r0
 8008472:	2b00      	cmp	r3, #0
 8008474:	d002      	beq.n	800847c <main+0xc8>
	  {
		  printf(" TIMEOUT");
 8008476:	4806      	ldr	r0, [pc, #24]	; (8008490 <main+0xdc>)
 8008478:	f000 fb6a 	bl	8008b50 <printf>
	  }
#endif
//	  TOGGLE_TX_LED;
//	  HAL_Delay(500);
//	  TOGGLE_TX_LED;
	  HAL_Delay(100);
 800847c:	2064      	movs	r0, #100	; 0x64
 800847e:	f7f9 fcf9 	bl	8001e74 <HAL_Delay>
	  printf("dist:%d\n\r",sensor.readRangeContinuousMillimeters());
 8008482:	e7e8      	b.n	8008456 <main+0xa2>
 8008484:	2000000c 	.word	0x2000000c
 8008488:	200008b0 	.word	0x200008b0
 800848c:	0800c840 	.word	0x0800c840
 8008490:	0800c84c 	.word	0x0800c84c

08008494 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8008494:	b580      	push	{r7, lr}
 8008496:	b096      	sub	sp, #88	; 0x58
 8008498:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800849a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800849e:	2228      	movs	r2, #40	; 0x28
 80084a0:	2100      	movs	r1, #0
 80084a2:	4618      	mov	r0, r3
 80084a4:	f000 fb4c 	bl	8008b40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80084a8:	f107 031c 	add.w	r3, r7, #28
 80084ac:	2200      	movs	r2, #0
 80084ae:	601a      	str	r2, [r3, #0]
 80084b0:	605a      	str	r2, [r3, #4]
 80084b2:	609a      	str	r2, [r3, #8]
 80084b4:	60da      	str	r2, [r3, #12]
 80084b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80084b8:	1d3b      	adds	r3, r7, #4
 80084ba:	2200      	movs	r2, #0
 80084bc:	601a      	str	r2, [r3, #0]
 80084be:	605a      	str	r2, [r3, #4]
 80084c0:	609a      	str	r2, [r3, #8]
 80084c2:	60da      	str	r2, [r3, #12]
 80084c4:	611a      	str	r2, [r3, #16]
 80084c6:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80084c8:	2303      	movs	r3, #3
 80084ca:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80084cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80084d0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80084d2:	2300      	movs	r3, #0
 80084d4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80084d6:	2301      	movs	r3, #1
 80084d8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80084da:	2310      	movs	r3, #16
 80084dc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80084de:	2302      	movs	r3, #2
 80084e0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80084e2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80084e6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80084e8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80084ec:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80084ee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80084f2:	4618      	mov	r0, r3
 80084f4:	f7fc f8f8 	bl	80046e8 <HAL_RCC_OscConfig>
 80084f8:	4603      	mov	r3, r0
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	bf14      	ite	ne
 80084fe:	2301      	movne	r3, #1
 8008500:	2300      	moveq	r3, #0
 8008502:	b2db      	uxtb	r3, r3
 8008504:	2b00      	cmp	r3, #0
 8008506:	d001      	beq.n	800850c <_Z18SystemClock_Configv+0x78>
  {
    Error_Handler();
 8008508:	f000 f831 	bl	800856e <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800850c:	230f      	movs	r3, #15
 800850e:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8008510:	2302      	movs	r3, #2
 8008512:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8008514:	2300      	movs	r3, #0
 8008516:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8008518:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800851c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800851e:	2300      	movs	r3, #0
 8008520:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8008522:	f107 031c 	add.w	r3, r7, #28
 8008526:	2102      	movs	r1, #2
 8008528:	4618      	mov	r0, r3
 800852a:	f7fc ffcb 	bl	80054c4 <HAL_RCC_ClockConfig>
 800852e:	4603      	mov	r3, r0
 8008530:	2b00      	cmp	r3, #0
 8008532:	bf14      	ite	ne
 8008534:	2301      	movne	r3, #1
 8008536:	2300      	moveq	r3, #0
 8008538:	b2db      	uxtb	r3, r3
 800853a:	2b00      	cmp	r3, #0
 800853c:	d001      	beq.n	8008542 <_Z18SystemClock_Configv+0xae>
  {
    Error_Handler();
 800853e:	f000 f816 	bl	800856e <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8008542:	2320      	movs	r3, #32
 8008544:	607b      	str	r3, [r7, #4]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8008546:	2300      	movs	r3, #0
 8008548:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800854a:	1d3b      	adds	r3, r7, #4
 800854c:	4618      	mov	r0, r3
 800854e:	f7fd f9ef 	bl	8005930 <HAL_RCCEx_PeriphCLKConfig>
 8008552:	4603      	mov	r3, r0
 8008554:	2b00      	cmp	r3, #0
 8008556:	bf14      	ite	ne
 8008558:	2301      	movne	r3, #1
 800855a:	2300      	moveq	r3, #0
 800855c:	b2db      	uxtb	r3, r3
 800855e:	2b00      	cmp	r3, #0
 8008560:	d001      	beq.n	8008566 <_Z18SystemClock_Configv+0xd2>
  {
    Error_Handler();
 8008562:	f000 f804 	bl	800856e <Error_Handler>
  }
}
 8008566:	bf00      	nop
 8008568:	3758      	adds	r7, #88	; 0x58
 800856a:	46bd      	mov	sp, r7
 800856c:	bd80      	pop	{r7, pc}

0800856e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800856e:	b480      	push	{r7}
 8008570:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8008572:	bf00      	nop
 8008574:	46bd      	mov	sp, r7
 8008576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857a:	4770      	bx	lr

0800857c <__io_putchar>:

#ifdef __cplusplus
 extern "C" {
#endif
PUTCHAR_PROTOTYPE
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b082      	sub	sp, #8
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART2 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8008584:	1d39      	adds	r1, r7, #4
 8008586:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800858a:	2201      	movs	r2, #1
 800858c:	4803      	ldr	r0, [pc, #12]	; (800859c <__io_putchar+0x20>)
 800858e:	f7fd fdba 	bl	8006106 <HAL_UART_Transmit>

  return ch;
 8008592:	687b      	ldr	r3, [r7, #4]
}
 8008594:	4618      	mov	r0, r3
 8008596:	3708      	adds	r7, #8
 8008598:	46bd      	mov	sp, r7
 800859a:	bd80      	pop	{r7, pc}
 800859c:	200008f0 	.word	0x200008f0

080085a0 <__io_getchar>:

GETCHAR_PROTOTYPE
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b084      	sub	sp, #16
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
  uint8_t ch = 0;
 80085a8:	2300      	movs	r3, #0
 80085aa:	73fb      	strb	r3, [r7, #15]
  HAL_UART_Receive(&huart2,(uint8_t *)&ch, 1, 0xFFFF);
 80085ac:	f107 010f 	add.w	r1, r7, #15
 80085b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80085b4:	2201      	movs	r2, #1
 80085b6:	480a      	ldr	r0, [pc, #40]	; (80085e0 <__io_getchar+0x40>)
 80085b8:	f7fd fe32 	bl	8006220 <HAL_UART_Receive>

  if (ch == '\r')
 80085bc:	7bfb      	ldrb	r3, [r7, #15]
 80085be:	2b0d      	cmp	r3, #13
 80085c0:	d104      	bne.n	80085cc <__io_getchar+0x2c>
  {
      __io_putchar('\r');
 80085c2:	200d      	movs	r0, #13
 80085c4:	f7ff ffda 	bl	800857c <__io_putchar>
      ch = '\n';
 80085c8:	230a      	movs	r3, #10
 80085ca:	73fb      	strb	r3, [r7, #15]
  }

  return __io_putchar(ch);
 80085cc:	7bfb      	ldrb	r3, [r7, #15]
 80085ce:	4618      	mov	r0, r3
 80085d0:	f7ff ffd4 	bl	800857c <__io_putchar>
 80085d4:	4603      	mov	r3, r0
//  return ch;
}
 80085d6:	4618      	mov	r0, r3
 80085d8:	3710      	adds	r7, #16
 80085da:	46bd      	mov	sp, r7
 80085dc:	bd80      	pop	{r7, pc}
 80085de:	bf00      	nop
 80085e0:	200008f0 	.word	0x200008f0

080085e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80085e4:	b480      	push	{r7}
 80085e6:	b083      	sub	sp, #12
 80085e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80085ea:	4a0f      	ldr	r2, [pc, #60]	; (8008628 <HAL_MspInit+0x44>)
 80085ec:	4b0e      	ldr	r3, [pc, #56]	; (8008628 <HAL_MspInit+0x44>)
 80085ee:	699b      	ldr	r3, [r3, #24]
 80085f0:	f043 0301 	orr.w	r3, r3, #1
 80085f4:	6193      	str	r3, [r2, #24]
 80085f6:	4b0c      	ldr	r3, [pc, #48]	; (8008628 <HAL_MspInit+0x44>)
 80085f8:	699b      	ldr	r3, [r3, #24]
 80085fa:	f003 0301 	and.w	r3, r3, #1
 80085fe:	607b      	str	r3, [r7, #4]
 8008600:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008602:	4a09      	ldr	r2, [pc, #36]	; (8008628 <HAL_MspInit+0x44>)
 8008604:	4b08      	ldr	r3, [pc, #32]	; (8008628 <HAL_MspInit+0x44>)
 8008606:	69db      	ldr	r3, [r3, #28]
 8008608:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800860c:	61d3      	str	r3, [r2, #28]
 800860e:	4b06      	ldr	r3, [pc, #24]	; (8008628 <HAL_MspInit+0x44>)
 8008610:	69db      	ldr	r3, [r3, #28]
 8008612:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008616:	603b      	str	r3, [r7, #0]
 8008618:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800861a:	bf00      	nop
 800861c:	370c      	adds	r7, #12
 800861e:	46bd      	mov	sp, r7
 8008620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008624:	4770      	bx	lr
 8008626:	bf00      	nop
 8008628:	40021000 	.word	0x40021000

0800862c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800862c:	b480      	push	{r7}
 800862e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8008630:	bf00      	nop
 8008632:	46bd      	mov	sp, r7
 8008634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008638:	4770      	bx	lr

0800863a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800863a:	b480      	push	{r7}
 800863c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800863e:	e7fe      	b.n	800863e <HardFault_Handler+0x4>

08008640 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008640:	b480      	push	{r7}
 8008642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008644:	e7fe      	b.n	8008644 <MemManage_Handler+0x4>

08008646 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008646:	b480      	push	{r7}
 8008648:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800864a:	e7fe      	b.n	800864a <BusFault_Handler+0x4>

0800864c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800864c:	b480      	push	{r7}
 800864e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008650:	e7fe      	b.n	8008650 <UsageFault_Handler+0x4>

08008652 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8008652:	b480      	push	{r7}
 8008654:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8008656:	bf00      	nop
 8008658:	46bd      	mov	sp, r7
 800865a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865e:	4770      	bx	lr

08008660 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008660:	b480      	push	{r7}
 8008662:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008664:	bf00      	nop
 8008666:	46bd      	mov	sp, r7
 8008668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866c:	4770      	bx	lr

0800866e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800866e:	b480      	push	{r7}
 8008670:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8008672:	bf00      	nop
 8008674:	46bd      	mov	sp, r7
 8008676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867a:	4770      	bx	lr

0800867c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800867c:	b580      	push	{r7, lr}
 800867e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8008680:	f7f9 fbd8 	bl	8001e34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8008684:	bf00      	nop
 8008686:	bd80      	pop	{r7, pc}

08008688 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8008688:	b580      	push	{r7, lr}
 800868a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800868c:	4802      	ldr	r0, [pc, #8]	; (8008698 <DMA1_Channel1_IRQHandler+0x10>)
 800868e:	f7fb f841 	bl	8003714 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8008692:	bf00      	nop
 8008694:	bd80      	pop	{r7, pc}
 8008696:	bf00      	nop
 8008698:	200007b4 	.word	0x200007b4

0800869c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800869c:	b580      	push	{r7, lr}
 800869e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80086a0:	4802      	ldr	r0, [pc, #8]	; (80086ac <DMA1_Channel2_IRQHandler+0x10>)
 80086a2:	f7fb f837 	bl	8003714 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80086a6:	bf00      	nop
 80086a8:	bd80      	pop	{r7, pc}
 80086aa:	bf00      	nop
 80086ac:	200007f8 	.word	0x200007f8

080086b0 <CAN_RX0_IRQHandler>:

/**
  * @brief This function handles CAN RX0 interrupt.
  */
void CAN_RX0_IRQHandler(void)
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_RX0_IRQn 0 */

  /* USER CODE END CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80086b4:	4802      	ldr	r0, [pc, #8]	; (80086c0 <CAN_RX0_IRQHandler+0x10>)
 80086b6:	f7fa fcb1 	bl	800301c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_RX0_IRQn 1 */

  /* USER CODE END CAN_RX0_IRQn 1 */
}
 80086ba:	bf00      	nop
 80086bc:	bd80      	pop	{r7, pc}
 80086be:	bf00      	nop
 80086c0:	2000083c 	.word	0x2000083c

080086c4 <CAN_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN_RX1_IRQHandler(void)
{
 80086c4:	b580      	push	{r7, lr}
 80086c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_RX1_IRQn 0 */

  /* USER CODE END CAN_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80086c8:	4802      	ldr	r0, [pc, #8]	; (80086d4 <CAN_RX1_IRQHandler+0x10>)
 80086ca:	f7fa fca7 	bl	800301c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_RX1_IRQn 1 */

  /* USER CODE END CAN_RX1_IRQn 1 */
}
 80086ce:	bf00      	nop
 80086d0:	bd80      	pop	{r7, pc}
 80086d2:	bf00      	nop
 80086d4:	2000083c 	.word	0x2000083c

080086d8 <TIM6_DAC1_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC1 underrun error interrupts.
  */
void TIM6_DAC1_IRQHandler(void)
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC1_IRQn 0 */

  /* USER CODE END TIM6_DAC1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80086dc:	4802      	ldr	r0, [pc, #8]	; (80086e8 <TIM6_DAC1_IRQHandler+0x10>)
 80086de:	f7fd fa93 	bl	8005c08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC1_IRQn 1 */

  /* USER CODE END TIM6_DAC1_IRQn 1 */
}
 80086e2:	bf00      	nop
 80086e4:	bd80      	pop	{r7, pc}
 80086e6:	bf00      	nop
 80086e8:	200008b0 	.word	0x200008b0

080086ec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80086ec:	b480      	push	{r7}
 80086ee:	af00      	add	r7, sp, #0
	return 1;
 80086f0:	2301      	movs	r3, #1
}
 80086f2:	4618      	mov	r0, r3
 80086f4:	46bd      	mov	sp, r7
 80086f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fa:	4770      	bx	lr

080086fc <_kill>:

int _kill(int pid, int sig)
{
 80086fc:	b580      	push	{r7, lr}
 80086fe:	b082      	sub	sp, #8
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
 8008704:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8008706:	f000 f9f1 	bl	8008aec <__errno>
 800870a:	4602      	mov	r2, r0
 800870c:	2316      	movs	r3, #22
 800870e:	6013      	str	r3, [r2, #0]
	return -1;
 8008710:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008714:	4618      	mov	r0, r3
 8008716:	3708      	adds	r7, #8
 8008718:	46bd      	mov	sp, r7
 800871a:	bd80      	pop	{r7, pc}

0800871c <_exit>:

void _exit (int status)
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b082      	sub	sp, #8
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8008724:	f04f 31ff 	mov.w	r1, #4294967295
 8008728:	6878      	ldr	r0, [r7, #4]
 800872a:	f7ff ffe7 	bl	80086fc <_kill>
	while (1) {}		/* Make sure we hang here */
 800872e:	e7fe      	b.n	800872e <_exit+0x12>

08008730 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008730:	b590      	push	{r4, r7, lr}
 8008732:	b087      	sub	sp, #28
 8008734:	af00      	add	r7, sp, #0
 8008736:	60f8      	str	r0, [r7, #12]
 8008738:	60b9      	str	r1, [r7, #8]
 800873a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800873c:	2300      	movs	r3, #0
 800873e:	617b      	str	r3, [r7, #20]
 8008740:	e00a      	b.n	8008758 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8008742:	68bc      	ldr	r4, [r7, #8]
 8008744:	1c63      	adds	r3, r4, #1
 8008746:	60bb      	str	r3, [r7, #8]
 8008748:	f7ff ff2a 	bl	80085a0 <__io_getchar>
 800874c:	4603      	mov	r3, r0
 800874e:	b2db      	uxtb	r3, r3
 8008750:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008752:	697b      	ldr	r3, [r7, #20]
 8008754:	3301      	adds	r3, #1
 8008756:	617b      	str	r3, [r7, #20]
 8008758:	697a      	ldr	r2, [r7, #20]
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	429a      	cmp	r2, r3
 800875e:	dbf0      	blt.n	8008742 <_read+0x12>
	}

return len;
 8008760:	687b      	ldr	r3, [r7, #4]
}
 8008762:	4618      	mov	r0, r3
 8008764:	371c      	adds	r7, #28
 8008766:	46bd      	mov	sp, r7
 8008768:	bd90      	pop	{r4, r7, pc}

0800876a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800876a:	b580      	push	{r7, lr}
 800876c:	b086      	sub	sp, #24
 800876e:	af00      	add	r7, sp, #0
 8008770:	60f8      	str	r0, [r7, #12]
 8008772:	60b9      	str	r1, [r7, #8]
 8008774:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008776:	2300      	movs	r3, #0
 8008778:	617b      	str	r3, [r7, #20]
 800877a:	e009      	b.n	8008790 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800877c:	68bb      	ldr	r3, [r7, #8]
 800877e:	1c5a      	adds	r2, r3, #1
 8008780:	60ba      	str	r2, [r7, #8]
 8008782:	781b      	ldrb	r3, [r3, #0]
 8008784:	4618      	mov	r0, r3
 8008786:	f7ff fef9 	bl	800857c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800878a:	697b      	ldr	r3, [r7, #20]
 800878c:	3301      	adds	r3, #1
 800878e:	617b      	str	r3, [r7, #20]
 8008790:	697a      	ldr	r2, [r7, #20]
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	429a      	cmp	r2, r3
 8008796:	dbf1      	blt.n	800877c <_write+0x12>
	}
	return len;
 8008798:	687b      	ldr	r3, [r7, #4]
}
 800879a:	4618      	mov	r0, r3
 800879c:	3718      	adds	r7, #24
 800879e:	46bd      	mov	sp, r7
 80087a0:	bd80      	pop	{r7, pc}
	...

080087a4 <_sbrk>:

caddr_t _sbrk(int incr)
{
 80087a4:	b580      	push	{r7, lr}
 80087a6:	b084      	sub	sp, #16
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80087ac:	4b11      	ldr	r3, [pc, #68]	; (80087f4 <_sbrk+0x50>)
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d102      	bne.n	80087ba <_sbrk+0x16>
		heap_end = &end;
 80087b4:	4b0f      	ldr	r3, [pc, #60]	; (80087f4 <_sbrk+0x50>)
 80087b6:	4a10      	ldr	r2, [pc, #64]	; (80087f8 <_sbrk+0x54>)
 80087b8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80087ba:	4b0e      	ldr	r3, [pc, #56]	; (80087f4 <_sbrk+0x50>)
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80087c0:	4b0c      	ldr	r3, [pc, #48]	; (80087f4 <_sbrk+0x50>)
 80087c2:	681a      	ldr	r2, [r3, #0]
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	4413      	add	r3, r2
 80087c8:	466a      	mov	r2, sp
 80087ca:	4293      	cmp	r3, r2
 80087cc:	d907      	bls.n	80087de <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80087ce:	f000 f98d 	bl	8008aec <__errno>
 80087d2:	4602      	mov	r2, r0
 80087d4:	230c      	movs	r3, #12
 80087d6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80087d8:	f04f 33ff 	mov.w	r3, #4294967295
 80087dc:	e006      	b.n	80087ec <_sbrk+0x48>
	}

	heap_end += incr;
 80087de:	4b05      	ldr	r3, [pc, #20]	; (80087f4 <_sbrk+0x50>)
 80087e0:	681a      	ldr	r2, [r3, #0]
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	4413      	add	r3, r2
 80087e6:	4a03      	ldr	r2, [pc, #12]	; (80087f4 <_sbrk+0x50>)
 80087e8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80087ea:	68fb      	ldr	r3, [r7, #12]
}
 80087ec:	4618      	mov	r0, r3
 80087ee:	3710      	adds	r7, #16
 80087f0:	46bd      	mov	sp, r7
 80087f2:	bd80      	pop	{r7, pc}
 80087f4:	200006d0 	.word	0x200006d0
 80087f8:	20000970 	.word	0x20000970

080087fc <_close>:

int _close(int file)
{
 80087fc:	b480      	push	{r7}
 80087fe:	b083      	sub	sp, #12
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
	return -1;
 8008804:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008808:	4618      	mov	r0, r3
 800880a:	370c      	adds	r7, #12
 800880c:	46bd      	mov	sp, r7
 800880e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008812:	4770      	bx	lr

08008814 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8008814:	b480      	push	{r7}
 8008816:	b083      	sub	sp, #12
 8008818:	af00      	add	r7, sp, #0
 800881a:	6078      	str	r0, [r7, #4]
 800881c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008824:	605a      	str	r2, [r3, #4]
	return 0;
 8008826:	2300      	movs	r3, #0
}
 8008828:	4618      	mov	r0, r3
 800882a:	370c      	adds	r7, #12
 800882c:	46bd      	mov	sp, r7
 800882e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008832:	4770      	bx	lr

08008834 <_isatty>:

int _isatty(int file)
{
 8008834:	b480      	push	{r7}
 8008836:	b083      	sub	sp, #12
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
	return 1;
 800883c:	2301      	movs	r3, #1
}
 800883e:	4618      	mov	r0, r3
 8008840:	370c      	adds	r7, #12
 8008842:	46bd      	mov	sp, r7
 8008844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008848:	4770      	bx	lr

0800884a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800884a:	b480      	push	{r7}
 800884c:	b085      	sub	sp, #20
 800884e:	af00      	add	r7, sp, #0
 8008850:	60f8      	str	r0, [r7, #12]
 8008852:	60b9      	str	r1, [r7, #8]
 8008854:	607a      	str	r2, [r7, #4]
	return 0;
 8008856:	2300      	movs	r3, #0
}
 8008858:	4618      	mov	r0, r3
 800885a:	3714      	adds	r7, #20
 800885c:	46bd      	mov	sp, r7
 800885e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008862:	4770      	bx	lr

08008864 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8008864:	b480      	push	{r7}
 8008866:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8008868:	4a1f      	ldr	r2, [pc, #124]	; (80088e8 <SystemInit+0x84>)
 800886a:	4b1f      	ldr	r3, [pc, #124]	; (80088e8 <SystemInit+0x84>)
 800886c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008870:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008874:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8008878:	4a1c      	ldr	r2, [pc, #112]	; (80088ec <SystemInit+0x88>)
 800887a:	4b1c      	ldr	r3, [pc, #112]	; (80088ec <SystemInit+0x88>)
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	f043 0301 	orr.w	r3, r3, #1
 8008882:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8008884:	4919      	ldr	r1, [pc, #100]	; (80088ec <SystemInit+0x88>)
 8008886:	4b19      	ldr	r3, [pc, #100]	; (80088ec <SystemInit+0x88>)
 8008888:	685a      	ldr	r2, [r3, #4]
 800888a:	4b19      	ldr	r3, [pc, #100]	; (80088f0 <SystemInit+0x8c>)
 800888c:	4013      	ands	r3, r2
 800888e:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8008890:	4a16      	ldr	r2, [pc, #88]	; (80088ec <SystemInit+0x88>)
 8008892:	4b16      	ldr	r3, [pc, #88]	; (80088ec <SystemInit+0x88>)
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800889a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800889e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80088a0:	4a12      	ldr	r2, [pc, #72]	; (80088ec <SystemInit+0x88>)
 80088a2:	4b12      	ldr	r3, [pc, #72]	; (80088ec <SystemInit+0x88>)
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80088aa:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80088ac:	4a0f      	ldr	r2, [pc, #60]	; (80088ec <SystemInit+0x88>)
 80088ae:	4b0f      	ldr	r3, [pc, #60]	; (80088ec <SystemInit+0x88>)
 80088b0:	685b      	ldr	r3, [r3, #4]
 80088b2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80088b6:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 80088b8:	4a0c      	ldr	r2, [pc, #48]	; (80088ec <SystemInit+0x88>)
 80088ba:	4b0c      	ldr	r3, [pc, #48]	; (80088ec <SystemInit+0x88>)
 80088bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088be:	f023 030f 	bic.w	r3, r3, #15
 80088c2:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 80088c4:	4909      	ldr	r1, [pc, #36]	; (80088ec <SystemInit+0x88>)
 80088c6:	4b09      	ldr	r3, [pc, #36]	; (80088ec <SystemInit+0x88>)
 80088c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80088ca:	4b0a      	ldr	r3, [pc, #40]	; (80088f4 <SystemInit+0x90>)
 80088cc:	4013      	ands	r3, r2
 80088ce:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 80088d0:	4b06      	ldr	r3, [pc, #24]	; (80088ec <SystemInit+0x88>)
 80088d2:	2200      	movs	r2, #0
 80088d4:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80088d6:	4b04      	ldr	r3, [pc, #16]	; (80088e8 <SystemInit+0x84>)
 80088d8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80088dc:	609a      	str	r2, [r3, #8]
#endif
}
 80088de:	bf00      	nop
 80088e0:	46bd      	mov	sp, r7
 80088e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e6:	4770      	bx	lr
 80088e8:	e000ed00 	.word	0xe000ed00
 80088ec:	40021000 	.word	0x40021000
 80088f0:	f87fc00c 	.word	0xf87fc00c
 80088f4:	ff00fccc 	.word	0xff00fccc

080088f8 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b084      	sub	sp, #16
 80088fc:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80088fe:	1d3b      	adds	r3, r7, #4
 8008900:	2200      	movs	r2, #0
 8008902:	601a      	str	r2, [r3, #0]
 8008904:	605a      	str	r2, [r3, #4]
 8008906:	609a      	str	r2, [r3, #8]

  htim6.Instance = TIM6;
 8008908:	4b14      	ldr	r3, [pc, #80]	; (800895c <MX_TIM6_Init+0x64>)
 800890a:	4a15      	ldr	r2, [pc, #84]	; (8008960 <MX_TIM6_Init+0x68>)
 800890c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 800890e:	4b13      	ldr	r3, [pc, #76]	; (800895c <MX_TIM6_Init+0x64>)
 8008910:	2200      	movs	r2, #0
 8008912:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008914:	4b11      	ldr	r3, [pc, #68]	; (800895c <MX_TIM6_Init+0x64>)
 8008916:	2200      	movs	r2, #0
 8008918:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 0;
 800891a:	4b10      	ldr	r3, [pc, #64]	; (800895c <MX_TIM6_Init+0x64>)
 800891c:	2200      	movs	r2, #0
 800891e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008920:	4b0e      	ldr	r3, [pc, #56]	; (800895c <MX_TIM6_Init+0x64>)
 8008922:	2200      	movs	r2, #0
 8008924:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8008926:	480d      	ldr	r0, [pc, #52]	; (800895c <MX_TIM6_Init+0x64>)
 8008928:	f7fd f928 	bl	8005b7c <HAL_TIM_Base_Init>
 800892c:	4603      	mov	r3, r0
 800892e:	2b00      	cmp	r3, #0
 8008930:	d001      	beq.n	8008936 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8008932:	f7ff fe1c 	bl	800856e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008936:	2300      	movs	r3, #0
 8008938:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800893a:	2300      	movs	r3, #0
 800893c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800893e:	1d3b      	adds	r3, r7, #4
 8008940:	4619      	mov	r1, r3
 8008942:	4806      	ldr	r0, [pc, #24]	; (800895c <MX_TIM6_Init+0x64>)
 8008944:	f7fd fb22 	bl	8005f8c <HAL_TIMEx_MasterConfigSynchronization>
 8008948:	4603      	mov	r3, r0
 800894a:	2b00      	cmp	r3, #0
 800894c:	d001      	beq.n	8008952 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800894e:	f7ff fe0e 	bl	800856e <Error_Handler>
  }

}
 8008952:	bf00      	nop
 8008954:	3710      	adds	r7, #16
 8008956:	46bd      	mov	sp, r7
 8008958:	bd80      	pop	{r7, pc}
 800895a:	bf00      	nop
 800895c:	200008b0 	.word	0x200008b0
 8008960:	40001000 	.word	0x40001000

08008964 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8008964:	b580      	push	{r7, lr}
 8008966:	b084      	sub	sp, #16
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	4a0d      	ldr	r2, [pc, #52]	; (80089a8 <HAL_TIM_Base_MspInit+0x44>)
 8008972:	4293      	cmp	r3, r2
 8008974:	d113      	bne.n	800899e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8008976:	4a0d      	ldr	r2, [pc, #52]	; (80089ac <HAL_TIM_Base_MspInit+0x48>)
 8008978:	4b0c      	ldr	r3, [pc, #48]	; (80089ac <HAL_TIM_Base_MspInit+0x48>)
 800897a:	69db      	ldr	r3, [r3, #28]
 800897c:	f043 0310 	orr.w	r3, r3, #16
 8008980:	61d3      	str	r3, [r2, #28]
 8008982:	4b0a      	ldr	r3, [pc, #40]	; (80089ac <HAL_TIM_Base_MspInit+0x48>)
 8008984:	69db      	ldr	r3, [r3, #28]
 8008986:	f003 0310 	and.w	r3, r3, #16
 800898a:	60fb      	str	r3, [r7, #12]
 800898c:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 800898e:	2200      	movs	r2, #0
 8008990:	2100      	movs	r1, #0
 8008992:	2036      	movs	r0, #54	; 0x36
 8008994:	f7fa fe41 	bl	800361a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 8008998:	2036      	movs	r0, #54	; 0x36
 800899a:	f7fa fe5a 	bl	8003652 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 800899e:	bf00      	nop
 80089a0:	3710      	adds	r7, #16
 80089a2:	46bd      	mov	sp, r7
 80089a4:	bd80      	pop	{r7, pc}
 80089a6:	bf00      	nop
 80089a8:	40001000 	.word	0x40001000
 80089ac:	40021000 	.word	0x40021000

080089b0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80089b0:	b580      	push	{r7, lr}
 80089b2:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80089b4:	4b14      	ldr	r3, [pc, #80]	; (8008a08 <MX_USART2_UART_Init+0x58>)
 80089b6:	4a15      	ldr	r2, [pc, #84]	; (8008a0c <MX_USART2_UART_Init+0x5c>)
 80089b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80089ba:	4b13      	ldr	r3, [pc, #76]	; (8008a08 <MX_USART2_UART_Init+0x58>)
 80089bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80089c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80089c2:	4b11      	ldr	r3, [pc, #68]	; (8008a08 <MX_USART2_UART_Init+0x58>)
 80089c4:	2200      	movs	r2, #0
 80089c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80089c8:	4b0f      	ldr	r3, [pc, #60]	; (8008a08 <MX_USART2_UART_Init+0x58>)
 80089ca:	2200      	movs	r2, #0
 80089cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80089ce:	4b0e      	ldr	r3, [pc, #56]	; (8008a08 <MX_USART2_UART_Init+0x58>)
 80089d0:	2200      	movs	r2, #0
 80089d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80089d4:	4b0c      	ldr	r3, [pc, #48]	; (8008a08 <MX_USART2_UART_Init+0x58>)
 80089d6:	220c      	movs	r2, #12
 80089d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80089da:	4b0b      	ldr	r3, [pc, #44]	; (8008a08 <MX_USART2_UART_Init+0x58>)
 80089dc:	2200      	movs	r2, #0
 80089de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80089e0:	4b09      	ldr	r3, [pc, #36]	; (8008a08 <MX_USART2_UART_Init+0x58>)
 80089e2:	2200      	movs	r2, #0
 80089e4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80089e6:	4b08      	ldr	r3, [pc, #32]	; (8008a08 <MX_USART2_UART_Init+0x58>)
 80089e8:	2200      	movs	r2, #0
 80089ea:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80089ec:	4b06      	ldr	r3, [pc, #24]	; (8008a08 <MX_USART2_UART_Init+0x58>)
 80089ee:	2200      	movs	r2, #0
 80089f0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80089f2:	4805      	ldr	r0, [pc, #20]	; (8008a08 <MX_USART2_UART_Init+0x58>)
 80089f4:	f7fd fb36 	bl	8006064 <HAL_UART_Init>
 80089f8:	4603      	mov	r3, r0
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d001      	beq.n	8008a02 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80089fe:	f7ff fdb6 	bl	800856e <Error_Handler>
  }

}
 8008a02:	bf00      	nop
 8008a04:	bd80      	pop	{r7, pc}
 8008a06:	bf00      	nop
 8008a08:	200008f0 	.word	0x200008f0
 8008a0c:	40004400 	.word	0x40004400

08008a10 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b08a      	sub	sp, #40	; 0x28
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008a18:	f107 0314 	add.w	r3, r7, #20
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	601a      	str	r2, [r3, #0]
 8008a20:	605a      	str	r2, [r3, #4]
 8008a22:	609a      	str	r2, [r3, #8]
 8008a24:	60da      	str	r2, [r3, #12]
 8008a26:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	4a18      	ldr	r2, [pc, #96]	; (8008a90 <HAL_UART_MspInit+0x80>)
 8008a2e:	4293      	cmp	r3, r2
 8008a30:	d129      	bne.n	8008a86 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8008a32:	4a18      	ldr	r2, [pc, #96]	; (8008a94 <HAL_UART_MspInit+0x84>)
 8008a34:	4b17      	ldr	r3, [pc, #92]	; (8008a94 <HAL_UART_MspInit+0x84>)
 8008a36:	69db      	ldr	r3, [r3, #28]
 8008a38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008a3c:	61d3      	str	r3, [r2, #28]
 8008a3e:	4b15      	ldr	r3, [pc, #84]	; (8008a94 <HAL_UART_MspInit+0x84>)
 8008a40:	69db      	ldr	r3, [r3, #28]
 8008a42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008a46:	613b      	str	r3, [r7, #16]
 8008a48:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008a4a:	4a12      	ldr	r2, [pc, #72]	; (8008a94 <HAL_UART_MspInit+0x84>)
 8008a4c:	4b11      	ldr	r3, [pc, #68]	; (8008a94 <HAL_UART_MspInit+0x84>)
 8008a4e:	695b      	ldr	r3, [r3, #20]
 8008a50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008a54:	6153      	str	r3, [r2, #20]
 8008a56:	4b0f      	ldr	r3, [pc, #60]	; (8008a94 <HAL_UART_MspInit+0x84>)
 8008a58:	695b      	ldr	r3, [r3, #20]
 8008a5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008a5e:	60fb      	str	r3, [r7, #12]
 8008a60:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8008a62:	f248 0304 	movw	r3, #32772	; 0x8004
 8008a66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008a68:	2302      	movs	r3, #2
 8008a6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8008a70:	2303      	movs	r3, #3
 8008a72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8008a74:	2307      	movs	r3, #7
 8008a76:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008a78:	f107 0314 	add.w	r3, r7, #20
 8008a7c:	4619      	mov	r1, r3
 8008a7e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008a82:	f7fa ff0b 	bl	800389c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8008a86:	bf00      	nop
 8008a88:	3728      	adds	r7, #40	; 0x28
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	bd80      	pop	{r7, pc}
 8008a8e:	bf00      	nop
 8008a90:	40004400 	.word	0x40004400
 8008a94:	40021000 	.word	0x40021000

08008a98 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8008a98:	f8df d034 	ldr.w	sp, [pc, #52]	; 8008ad0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8008a9c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8008a9e:	e003      	b.n	8008aa8 <LoopCopyDataInit>

08008aa0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8008aa0:	4b0c      	ldr	r3, [pc, #48]	; (8008ad4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8008aa2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8008aa4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8008aa6:	3104      	adds	r1, #4

08008aa8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8008aa8:	480b      	ldr	r0, [pc, #44]	; (8008ad8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8008aaa:	4b0c      	ldr	r3, [pc, #48]	; (8008adc <LoopForever+0xe>)
	adds	r2, r0, r1
 8008aac:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8008aae:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8008ab0:	d3f6      	bcc.n	8008aa0 <CopyDataInit>
	ldr	r2, =_sbss
 8008ab2:	4a0b      	ldr	r2, [pc, #44]	; (8008ae0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8008ab4:	e002      	b.n	8008abc <LoopFillZerobss>

08008ab6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8008ab6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8008ab8:	f842 3b04 	str.w	r3, [r2], #4

08008abc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8008abc:	4b09      	ldr	r3, [pc, #36]	; (8008ae4 <LoopForever+0x16>)
	cmp	r2, r3
 8008abe:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8008ac0:	d3f9      	bcc.n	8008ab6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8008ac2:	f7ff fecf 	bl	8008864 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008ac6:	f000 f817 	bl	8008af8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8008aca:	f7ff fc73 	bl	80083b4 <main>

08008ace <LoopForever>:

LoopForever:
    b LoopForever
 8008ace:	e7fe      	b.n	8008ace <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8008ad0:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8008ad4:	0800ce48 	.word	0x0800ce48
	ldr	r0, =_sdata
 8008ad8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8008adc:	2000067c 	.word	0x2000067c
	ldr	r2, =_sbss
 8008ae0:	2000067c 	.word	0x2000067c
	ldr	r3, = _ebss
 8008ae4:	20000970 	.word	0x20000970

08008ae8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8008ae8:	e7fe      	b.n	8008ae8 <ADC1_2_IRQHandler>
	...

08008aec <__errno>:
 8008aec:	4b01      	ldr	r3, [pc, #4]	; (8008af4 <__errno+0x8>)
 8008aee:	6818      	ldr	r0, [r3, #0]
 8008af0:	4770      	bx	lr
 8008af2:	bf00      	nop
 8008af4:	2000000c 	.word	0x2000000c

08008af8 <__libc_init_array>:
 8008af8:	b570      	push	{r4, r5, r6, lr}
 8008afa:	4e0d      	ldr	r6, [pc, #52]	; (8008b30 <__libc_init_array+0x38>)
 8008afc:	4c0d      	ldr	r4, [pc, #52]	; (8008b34 <__libc_init_array+0x3c>)
 8008afe:	1ba4      	subs	r4, r4, r6
 8008b00:	10a4      	asrs	r4, r4, #2
 8008b02:	2500      	movs	r5, #0
 8008b04:	42a5      	cmp	r5, r4
 8008b06:	d109      	bne.n	8008b1c <__libc_init_array+0x24>
 8008b08:	4e0b      	ldr	r6, [pc, #44]	; (8008b38 <__libc_init_array+0x40>)
 8008b0a:	4c0c      	ldr	r4, [pc, #48]	; (8008b3c <__libc_init_array+0x44>)
 8008b0c:	f003 fe7e 	bl	800c80c <_init>
 8008b10:	1ba4      	subs	r4, r4, r6
 8008b12:	10a4      	asrs	r4, r4, #2
 8008b14:	2500      	movs	r5, #0
 8008b16:	42a5      	cmp	r5, r4
 8008b18:	d105      	bne.n	8008b26 <__libc_init_array+0x2e>
 8008b1a:	bd70      	pop	{r4, r5, r6, pc}
 8008b1c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008b20:	4798      	blx	r3
 8008b22:	3501      	adds	r5, #1
 8008b24:	e7ee      	b.n	8008b04 <__libc_init_array+0xc>
 8008b26:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008b2a:	4798      	blx	r3
 8008b2c:	3501      	adds	r5, #1
 8008b2e:	e7f2      	b.n	8008b16 <__libc_init_array+0x1e>
 8008b30:	0800ce40 	.word	0x0800ce40
 8008b34:	0800ce40 	.word	0x0800ce40
 8008b38:	0800ce40 	.word	0x0800ce40
 8008b3c:	0800ce44 	.word	0x0800ce44

08008b40 <memset>:
 8008b40:	4402      	add	r2, r0
 8008b42:	4603      	mov	r3, r0
 8008b44:	4293      	cmp	r3, r2
 8008b46:	d100      	bne.n	8008b4a <memset+0xa>
 8008b48:	4770      	bx	lr
 8008b4a:	f803 1b01 	strb.w	r1, [r3], #1
 8008b4e:	e7f9      	b.n	8008b44 <memset+0x4>

08008b50 <printf>:
 8008b50:	b40f      	push	{r0, r1, r2, r3}
 8008b52:	4b0a      	ldr	r3, [pc, #40]	; (8008b7c <printf+0x2c>)
 8008b54:	b513      	push	{r0, r1, r4, lr}
 8008b56:	681c      	ldr	r4, [r3, #0]
 8008b58:	b124      	cbz	r4, 8008b64 <printf+0x14>
 8008b5a:	69a3      	ldr	r3, [r4, #24]
 8008b5c:	b913      	cbnz	r3, 8008b64 <printf+0x14>
 8008b5e:	4620      	mov	r0, r4
 8008b60:	f002 f94e 	bl	800ae00 <__sinit>
 8008b64:	ab05      	add	r3, sp, #20
 8008b66:	9a04      	ldr	r2, [sp, #16]
 8008b68:	68a1      	ldr	r1, [r4, #8]
 8008b6a:	9301      	str	r3, [sp, #4]
 8008b6c:	4620      	mov	r0, r4
 8008b6e:	f000 f8db 	bl	8008d28 <_vfprintf_r>
 8008b72:	b002      	add	sp, #8
 8008b74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b78:	b004      	add	sp, #16
 8008b7a:	4770      	bx	lr
 8008b7c:	2000000c 	.word	0x2000000c

08008b80 <setbuf>:
 8008b80:	2900      	cmp	r1, #0
 8008b82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008b86:	bf0c      	ite	eq
 8008b88:	2202      	moveq	r2, #2
 8008b8a:	2200      	movne	r2, #0
 8008b8c:	f000 b800 	b.w	8008b90 <setvbuf>

08008b90 <setvbuf>:
 8008b90:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008b94:	461d      	mov	r5, r3
 8008b96:	4b60      	ldr	r3, [pc, #384]	; (8008d18 <setvbuf+0x188>)
 8008b98:	681e      	ldr	r6, [r3, #0]
 8008b9a:	4604      	mov	r4, r0
 8008b9c:	460f      	mov	r7, r1
 8008b9e:	4690      	mov	r8, r2
 8008ba0:	b126      	cbz	r6, 8008bac <setvbuf+0x1c>
 8008ba2:	69b3      	ldr	r3, [r6, #24]
 8008ba4:	b913      	cbnz	r3, 8008bac <setvbuf+0x1c>
 8008ba6:	4630      	mov	r0, r6
 8008ba8:	f002 f92a 	bl	800ae00 <__sinit>
 8008bac:	4b5b      	ldr	r3, [pc, #364]	; (8008d1c <setvbuf+0x18c>)
 8008bae:	429c      	cmp	r4, r3
 8008bb0:	d166      	bne.n	8008c80 <setvbuf+0xf0>
 8008bb2:	6874      	ldr	r4, [r6, #4]
 8008bb4:	f1b8 0f02 	cmp.w	r8, #2
 8008bb8:	d006      	beq.n	8008bc8 <setvbuf+0x38>
 8008bba:	f1b8 0f01 	cmp.w	r8, #1
 8008bbe:	f200 80a7 	bhi.w	8008d10 <setvbuf+0x180>
 8008bc2:	2d00      	cmp	r5, #0
 8008bc4:	f2c0 80a4 	blt.w	8008d10 <setvbuf+0x180>
 8008bc8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008bca:	07da      	lsls	r2, r3, #31
 8008bcc:	d405      	bmi.n	8008bda <setvbuf+0x4a>
 8008bce:	89a3      	ldrh	r3, [r4, #12]
 8008bd0:	059b      	lsls	r3, r3, #22
 8008bd2:	d402      	bmi.n	8008bda <setvbuf+0x4a>
 8008bd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008bd6:	f002 fad3 	bl	800b180 <__retarget_lock_acquire_recursive>
 8008bda:	4621      	mov	r1, r4
 8008bdc:	4630      	mov	r0, r6
 8008bde:	f002 f87b 	bl	800acd8 <_fflush_r>
 8008be2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008be4:	b141      	cbz	r1, 8008bf8 <setvbuf+0x68>
 8008be6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008bea:	4299      	cmp	r1, r3
 8008bec:	d002      	beq.n	8008bf4 <setvbuf+0x64>
 8008bee:	4630      	mov	r0, r6
 8008bf0:	f002 f9dc 	bl	800afac <_free_r>
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	6363      	str	r3, [r4, #52]	; 0x34
 8008bf8:	2300      	movs	r3, #0
 8008bfa:	61a3      	str	r3, [r4, #24]
 8008bfc:	6063      	str	r3, [r4, #4]
 8008bfe:	89a3      	ldrh	r3, [r4, #12]
 8008c00:	0618      	lsls	r0, r3, #24
 8008c02:	d503      	bpl.n	8008c0c <setvbuf+0x7c>
 8008c04:	6921      	ldr	r1, [r4, #16]
 8008c06:	4630      	mov	r0, r6
 8008c08:	f002 f9d0 	bl	800afac <_free_r>
 8008c0c:	89a3      	ldrh	r3, [r4, #12]
 8008c0e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8008c12:	f023 0303 	bic.w	r3, r3, #3
 8008c16:	f1b8 0f02 	cmp.w	r8, #2
 8008c1a:	81a3      	strh	r3, [r4, #12]
 8008c1c:	d072      	beq.n	8008d04 <setvbuf+0x174>
 8008c1e:	ab01      	add	r3, sp, #4
 8008c20:	466a      	mov	r2, sp
 8008c22:	4621      	mov	r1, r4
 8008c24:	4630      	mov	r0, r6
 8008c26:	f002 faad 	bl	800b184 <__swhatbuf_r>
 8008c2a:	89a3      	ldrh	r3, [r4, #12]
 8008c2c:	4318      	orrs	r0, r3
 8008c2e:	81a0      	strh	r0, [r4, #12]
 8008c30:	2d00      	cmp	r5, #0
 8008c32:	d12f      	bne.n	8008c94 <setvbuf+0x104>
 8008c34:	9d00      	ldr	r5, [sp, #0]
 8008c36:	4628      	mov	r0, r5
 8008c38:	f002 fb10 	bl	800b25c <malloc>
 8008c3c:	4607      	mov	r7, r0
 8008c3e:	2800      	cmp	r0, #0
 8008c40:	d162      	bne.n	8008d08 <setvbuf+0x178>
 8008c42:	f8dd 9000 	ldr.w	r9, [sp]
 8008c46:	45a9      	cmp	r9, r5
 8008c48:	d150      	bne.n	8008cec <setvbuf+0x15c>
 8008c4a:	f04f 35ff 	mov.w	r5, #4294967295
 8008c4e:	2200      	movs	r2, #0
 8008c50:	60a2      	str	r2, [r4, #8]
 8008c52:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8008c56:	6022      	str	r2, [r4, #0]
 8008c58:	6122      	str	r2, [r4, #16]
 8008c5a:	2201      	movs	r2, #1
 8008c5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c60:	6162      	str	r2, [r4, #20]
 8008c62:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008c64:	f043 0302 	orr.w	r3, r3, #2
 8008c68:	07d1      	lsls	r1, r2, #31
 8008c6a:	81a3      	strh	r3, [r4, #12]
 8008c6c:	d404      	bmi.n	8008c78 <setvbuf+0xe8>
 8008c6e:	059b      	lsls	r3, r3, #22
 8008c70:	d402      	bmi.n	8008c78 <setvbuf+0xe8>
 8008c72:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008c74:	f002 fa85 	bl	800b182 <__retarget_lock_release_recursive>
 8008c78:	4628      	mov	r0, r5
 8008c7a:	b003      	add	sp, #12
 8008c7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008c80:	4b27      	ldr	r3, [pc, #156]	; (8008d20 <setvbuf+0x190>)
 8008c82:	429c      	cmp	r4, r3
 8008c84:	d101      	bne.n	8008c8a <setvbuf+0xfa>
 8008c86:	68b4      	ldr	r4, [r6, #8]
 8008c88:	e794      	b.n	8008bb4 <setvbuf+0x24>
 8008c8a:	4b26      	ldr	r3, [pc, #152]	; (8008d24 <setvbuf+0x194>)
 8008c8c:	429c      	cmp	r4, r3
 8008c8e:	bf08      	it	eq
 8008c90:	68f4      	ldreq	r4, [r6, #12]
 8008c92:	e78f      	b.n	8008bb4 <setvbuf+0x24>
 8008c94:	2f00      	cmp	r7, #0
 8008c96:	d0ce      	beq.n	8008c36 <setvbuf+0xa6>
 8008c98:	69b3      	ldr	r3, [r6, #24]
 8008c9a:	b913      	cbnz	r3, 8008ca2 <setvbuf+0x112>
 8008c9c:	4630      	mov	r0, r6
 8008c9e:	f002 f8af 	bl	800ae00 <__sinit>
 8008ca2:	9b00      	ldr	r3, [sp, #0]
 8008ca4:	6127      	str	r7, [r4, #16]
 8008ca6:	429d      	cmp	r5, r3
 8008ca8:	bf18      	it	ne
 8008caa:	89a3      	ldrhne	r3, [r4, #12]
 8008cac:	6027      	str	r7, [r4, #0]
 8008cae:	bf1c      	itt	ne
 8008cb0:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 8008cb4:	81a3      	strhne	r3, [r4, #12]
 8008cb6:	f1b8 0f01 	cmp.w	r8, #1
 8008cba:	bf08      	it	eq
 8008cbc:	89a3      	ldrheq	r3, [r4, #12]
 8008cbe:	6165      	str	r5, [r4, #20]
 8008cc0:	bf04      	itt	eq
 8008cc2:	f043 0301 	orreq.w	r3, r3, #1
 8008cc6:	81a3      	strheq	r3, [r4, #12]
 8008cc8:	89a3      	ldrh	r3, [r4, #12]
 8008cca:	f013 0208 	ands.w	r2, r3, #8
 8008cce:	d01d      	beq.n	8008d0c <setvbuf+0x17c>
 8008cd0:	07da      	lsls	r2, r3, #31
 8008cd2:	bf41      	itttt	mi
 8008cd4:	2200      	movmi	r2, #0
 8008cd6:	426d      	negmi	r5, r5
 8008cd8:	60a2      	strmi	r2, [r4, #8]
 8008cda:	61a5      	strmi	r5, [r4, #24]
 8008cdc:	bf58      	it	pl
 8008cde:	60a5      	strpl	r5, [r4, #8]
 8008ce0:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8008ce2:	f015 0501 	ands.w	r5, r5, #1
 8008ce6:	d0c2      	beq.n	8008c6e <setvbuf+0xde>
 8008ce8:	2500      	movs	r5, #0
 8008cea:	e7c5      	b.n	8008c78 <setvbuf+0xe8>
 8008cec:	4648      	mov	r0, r9
 8008cee:	f002 fab5 	bl	800b25c <malloc>
 8008cf2:	4607      	mov	r7, r0
 8008cf4:	2800      	cmp	r0, #0
 8008cf6:	d0a8      	beq.n	8008c4a <setvbuf+0xba>
 8008cf8:	89a3      	ldrh	r3, [r4, #12]
 8008cfa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008cfe:	81a3      	strh	r3, [r4, #12]
 8008d00:	464d      	mov	r5, r9
 8008d02:	e7c9      	b.n	8008c98 <setvbuf+0x108>
 8008d04:	2500      	movs	r5, #0
 8008d06:	e7a2      	b.n	8008c4e <setvbuf+0xbe>
 8008d08:	46a9      	mov	r9, r5
 8008d0a:	e7f5      	b.n	8008cf8 <setvbuf+0x168>
 8008d0c:	60a2      	str	r2, [r4, #8]
 8008d0e:	e7e7      	b.n	8008ce0 <setvbuf+0x150>
 8008d10:	f04f 35ff 	mov.w	r5, #4294967295
 8008d14:	e7b0      	b.n	8008c78 <setvbuf+0xe8>
 8008d16:	bf00      	nop
 8008d18:	2000000c 	.word	0x2000000c
 8008d1c:	0800c918 	.word	0x0800c918
 8008d20:	0800c938 	.word	0x0800c938
 8008d24:	0800c8f8 	.word	0x0800c8f8

08008d28 <_vfprintf_r>:
 8008d28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d2c:	b0bd      	sub	sp, #244	; 0xf4
 8008d2e:	4688      	mov	r8, r1
 8008d30:	4615      	mov	r5, r2
 8008d32:	461c      	mov	r4, r3
 8008d34:	461f      	mov	r7, r3
 8008d36:	4683      	mov	fp, r0
 8008d38:	f002 fa12 	bl	800b160 <_localeconv_r>
 8008d3c:	6803      	ldr	r3, [r0, #0]
 8008d3e:	930d      	str	r3, [sp, #52]	; 0x34
 8008d40:	4618      	mov	r0, r3
 8008d42:	f7f7 fa95 	bl	8000270 <strlen>
 8008d46:	9009      	str	r0, [sp, #36]	; 0x24
 8008d48:	f1bb 0f00 	cmp.w	fp, #0
 8008d4c:	d005      	beq.n	8008d5a <_vfprintf_r+0x32>
 8008d4e:	f8db 3018 	ldr.w	r3, [fp, #24]
 8008d52:	b913      	cbnz	r3, 8008d5a <_vfprintf_r+0x32>
 8008d54:	4658      	mov	r0, fp
 8008d56:	f002 f853 	bl	800ae00 <__sinit>
 8008d5a:	4b99      	ldr	r3, [pc, #612]	; (8008fc0 <_vfprintf_r+0x298>)
 8008d5c:	4598      	cmp	r8, r3
 8008d5e:	d137      	bne.n	8008dd0 <_vfprintf_r+0xa8>
 8008d60:	f8db 8004 	ldr.w	r8, [fp, #4]
 8008d64:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8008d68:	07d8      	lsls	r0, r3, #31
 8008d6a:	d407      	bmi.n	8008d7c <_vfprintf_r+0x54>
 8008d6c:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8008d70:	0599      	lsls	r1, r3, #22
 8008d72:	d403      	bmi.n	8008d7c <_vfprintf_r+0x54>
 8008d74:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8008d78:	f002 fa02 	bl	800b180 <__retarget_lock_acquire_recursive>
 8008d7c:	f9b8 300c 	ldrsh.w	r3, [r8, #12]
 8008d80:	049a      	lsls	r2, r3, #18
 8008d82:	d409      	bmi.n	8008d98 <_vfprintf_r+0x70>
 8008d84:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008d88:	f8a8 300c 	strh.w	r3, [r8, #12]
 8008d8c:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8008d90:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008d94:	f8c8 3064 	str.w	r3, [r8, #100]	; 0x64
 8008d98:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8008d9c:	071e      	lsls	r6, r3, #28
 8008d9e:	d502      	bpl.n	8008da6 <_vfprintf_r+0x7e>
 8008da0:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8008da4:	bb03      	cbnz	r3, 8008de8 <_vfprintf_r+0xc0>
 8008da6:	4641      	mov	r1, r8
 8008da8:	4658      	mov	r0, fp
 8008daa:	f001 f839 	bl	8009e20 <__swsetup_r>
 8008dae:	b1d8      	cbz	r0, 8008de8 <_vfprintf_r+0xc0>
 8008db0:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8008db4:	07dd      	lsls	r5, r3, #31
 8008db6:	d407      	bmi.n	8008dc8 <_vfprintf_r+0xa0>
 8008db8:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8008dbc:	059c      	lsls	r4, r3, #22
 8008dbe:	d403      	bmi.n	8008dc8 <_vfprintf_r+0xa0>
 8008dc0:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8008dc4:	f002 f9dd 	bl	800b182 <__retarget_lock_release_recursive>
 8008dc8:	f04f 33ff 	mov.w	r3, #4294967295
 8008dcc:	930a      	str	r3, [sp, #40]	; 0x28
 8008dce:	e026      	b.n	8008e1e <_vfprintf_r+0xf6>
 8008dd0:	4b7c      	ldr	r3, [pc, #496]	; (8008fc4 <_vfprintf_r+0x29c>)
 8008dd2:	4598      	cmp	r8, r3
 8008dd4:	d102      	bne.n	8008ddc <_vfprintf_r+0xb4>
 8008dd6:	f8db 8008 	ldr.w	r8, [fp, #8]
 8008dda:	e7c3      	b.n	8008d64 <_vfprintf_r+0x3c>
 8008ddc:	4b7a      	ldr	r3, [pc, #488]	; (8008fc8 <_vfprintf_r+0x2a0>)
 8008dde:	4598      	cmp	r8, r3
 8008de0:	bf08      	it	eq
 8008de2:	f8db 800c 	ldreq.w	r8, [fp, #12]
 8008de6:	e7bd      	b.n	8008d64 <_vfprintf_r+0x3c>
 8008de8:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8008dec:	f003 021a 	and.w	r2, r3, #26
 8008df0:	2a0a      	cmp	r2, #10
 8008df2:	d118      	bne.n	8008e26 <_vfprintf_r+0xfe>
 8008df4:	f9b8 200e 	ldrsh.w	r2, [r8, #14]
 8008df8:	2a00      	cmp	r2, #0
 8008dfa:	db14      	blt.n	8008e26 <_vfprintf_r+0xfe>
 8008dfc:	f8d8 2064 	ldr.w	r2, [r8, #100]	; 0x64
 8008e00:	07d0      	lsls	r0, r2, #31
 8008e02:	d405      	bmi.n	8008e10 <_vfprintf_r+0xe8>
 8008e04:	0599      	lsls	r1, r3, #22
 8008e06:	d403      	bmi.n	8008e10 <_vfprintf_r+0xe8>
 8008e08:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8008e0c:	f002 f9b9 	bl	800b182 <__retarget_lock_release_recursive>
 8008e10:	4623      	mov	r3, r4
 8008e12:	462a      	mov	r2, r5
 8008e14:	4641      	mov	r1, r8
 8008e16:	4658      	mov	r0, fp
 8008e18:	f000 ffc2 	bl	8009da0 <__sbprintf>
 8008e1c:	900a      	str	r0, [sp, #40]	; 0x28
 8008e1e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008e20:	b03d      	add	sp, #244	; 0xf4
 8008e22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e26:	ed9f 7b64 	vldr	d7, [pc, #400]	; 8008fb8 <_vfprintf_r+0x290>
 8008e2a:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008e2e:	2300      	movs	r3, #0
 8008e30:	ac2c      	add	r4, sp, #176	; 0xb0
 8008e32:	941f      	str	r4, [sp, #124]	; 0x7c
 8008e34:	9321      	str	r3, [sp, #132]	; 0x84
 8008e36:	9320      	str	r3, [sp, #128]	; 0x80
 8008e38:	9505      	str	r5, [sp, #20]
 8008e3a:	9303      	str	r3, [sp, #12]
 8008e3c:	9311      	str	r3, [sp, #68]	; 0x44
 8008e3e:	9310      	str	r3, [sp, #64]	; 0x40
 8008e40:	930a      	str	r3, [sp, #40]	; 0x28
 8008e42:	9d05      	ldr	r5, [sp, #20]
 8008e44:	462b      	mov	r3, r5
 8008e46:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e4a:	b112      	cbz	r2, 8008e52 <_vfprintf_r+0x12a>
 8008e4c:	2a25      	cmp	r2, #37	; 0x25
 8008e4e:	f040 8083 	bne.w	8008f58 <_vfprintf_r+0x230>
 8008e52:	9b05      	ldr	r3, [sp, #20]
 8008e54:	1aee      	subs	r6, r5, r3
 8008e56:	d00d      	beq.n	8008e74 <_vfprintf_r+0x14c>
 8008e58:	e884 0048 	stmia.w	r4, {r3, r6}
 8008e5c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008e5e:	4433      	add	r3, r6
 8008e60:	9321      	str	r3, [sp, #132]	; 0x84
 8008e62:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008e64:	3301      	adds	r3, #1
 8008e66:	2b07      	cmp	r3, #7
 8008e68:	9320      	str	r3, [sp, #128]	; 0x80
 8008e6a:	dc77      	bgt.n	8008f5c <_vfprintf_r+0x234>
 8008e6c:	3408      	adds	r4, #8
 8008e6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e70:	4433      	add	r3, r6
 8008e72:	930a      	str	r3, [sp, #40]	; 0x28
 8008e74:	782b      	ldrb	r3, [r5, #0]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	f000 8739 	beq.w	8009cee <_vfprintf_r+0xfc6>
 8008e7c:	2300      	movs	r3, #0
 8008e7e:	1c69      	adds	r1, r5, #1
 8008e80:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8008e84:	461a      	mov	r2, r3
 8008e86:	f04f 3aff 	mov.w	sl, #4294967295
 8008e8a:	930b      	str	r3, [sp, #44]	; 0x2c
 8008e8c:	461d      	mov	r5, r3
 8008e8e:	200a      	movs	r0, #10
 8008e90:	1c4e      	adds	r6, r1, #1
 8008e92:	7809      	ldrb	r1, [r1, #0]
 8008e94:	9605      	str	r6, [sp, #20]
 8008e96:	9102      	str	r1, [sp, #8]
 8008e98:	9902      	ldr	r1, [sp, #8]
 8008e9a:	3920      	subs	r1, #32
 8008e9c:	2958      	cmp	r1, #88	; 0x58
 8008e9e:	f200 841d 	bhi.w	80096dc <_vfprintf_r+0x9b4>
 8008ea2:	e8df f011 	tbh	[pc, r1, lsl #1]
 8008ea6:	00b3      	.short	0x00b3
 8008ea8:	041b041b 	.word	0x041b041b
 8008eac:	041b00b8 	.word	0x041b00b8
 8008eb0:	041b041b 	.word	0x041b041b
 8008eb4:	041b041b 	.word	0x041b041b
 8008eb8:	00bb041b 	.word	0x00bb041b
 8008ebc:	041b0065 	.word	0x041b0065
 8008ec0:	00c700c4 	.word	0x00c700c4
 8008ec4:	00e4041b 	.word	0x00e4041b
 8008ec8:	00e700e7 	.word	0x00e700e7
 8008ecc:	00e700e7 	.word	0x00e700e7
 8008ed0:	00e700e7 	.word	0x00e700e7
 8008ed4:	00e700e7 	.word	0x00e700e7
 8008ed8:	041b00e7 	.word	0x041b00e7
 8008edc:	041b041b 	.word	0x041b041b
 8008ee0:	041b041b 	.word	0x041b041b
 8008ee4:	041b041b 	.word	0x041b041b
 8008ee8:	041b041b 	.word	0x041b041b
 8008eec:	011b041b 	.word	0x011b041b
 8008ef0:	041b0131 	.word	0x041b0131
 8008ef4:	041b0131 	.word	0x041b0131
 8008ef8:	041b041b 	.word	0x041b041b
 8008efc:	00fa041b 	.word	0x00fa041b
 8008f00:	041b041b 	.word	0x041b041b
 8008f04:	041b0346 	.word	0x041b0346
 8008f08:	041b041b 	.word	0x041b041b
 8008f0c:	041b041b 	.word	0x041b041b
 8008f10:	041b03ad 	.word	0x041b03ad
 8008f14:	0093041b 	.word	0x0093041b
 8008f18:	041b041b 	.word	0x041b041b
 8008f1c:	041b041b 	.word	0x041b041b
 8008f20:	041b041b 	.word	0x041b041b
 8008f24:	041b041b 	.word	0x041b041b
 8008f28:	041b041b 	.word	0x041b041b
 8008f2c:	006b010d 	.word	0x006b010d
 8008f30:	01310131 	.word	0x01310131
 8008f34:	00fd0131 	.word	0x00fd0131
 8008f38:	041b006b 	.word	0x041b006b
 8008f3c:	0100041b 	.word	0x0100041b
 8008f40:	0328041b 	.word	0x0328041b
 8008f44:	037c0348 	.word	0x037c0348
 8008f48:	041b0107 	.word	0x041b0107
 8008f4c:	041b038d 	.word	0x041b038d
 8008f50:	041b03af 	.word	0x041b03af
 8008f54:	03c7041b 	.word	0x03c7041b
 8008f58:	461d      	mov	r5, r3
 8008f5a:	e773      	b.n	8008e44 <_vfprintf_r+0x11c>
 8008f5c:	aa1f      	add	r2, sp, #124	; 0x7c
 8008f5e:	4641      	mov	r1, r8
 8008f60:	4658      	mov	r0, fp
 8008f62:	f002 fecc 	bl	800bcfe <__sprint_r>
 8008f66:	2800      	cmp	r0, #0
 8008f68:	f040 8699 	bne.w	8009c9e <_vfprintf_r+0xf76>
 8008f6c:	ac2c      	add	r4, sp, #176	; 0xb0
 8008f6e:	e77e      	b.n	8008e6e <_vfprintf_r+0x146>
 8008f70:	2301      	movs	r3, #1
 8008f72:	222b      	movs	r2, #43	; 0x2b
 8008f74:	9905      	ldr	r1, [sp, #20]
 8008f76:	e78b      	b.n	8008e90 <_vfprintf_r+0x168>
 8008f78:	460f      	mov	r7, r1
 8008f7a:	e7fb      	b.n	8008f74 <_vfprintf_r+0x24c>
 8008f7c:	b10b      	cbz	r3, 8008f82 <_vfprintf_r+0x25a>
 8008f7e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8008f82:	06aa      	lsls	r2, r5, #26
 8008f84:	f140 80b0 	bpl.w	80090e8 <_vfprintf_r+0x3c0>
 8008f88:	3707      	adds	r7, #7
 8008f8a:	f027 0707 	bic.w	r7, r7, #7
 8008f8e:	f107 0308 	add.w	r3, r7, #8
 8008f92:	e9d7 6700 	ldrd	r6, r7, [r7]
 8008f96:	9304      	str	r3, [sp, #16]
 8008f98:	2e00      	cmp	r6, #0
 8008f9a:	f177 0300 	sbcs.w	r3, r7, #0
 8008f9e:	da06      	bge.n	8008fae <_vfprintf_r+0x286>
 8008fa0:	4276      	negs	r6, r6
 8008fa2:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8008fa6:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8008faa:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8008fae:	2301      	movs	r3, #1
 8008fb0:	e2d0      	b.n	8009554 <_vfprintf_r+0x82c>
 8008fb2:	bf00      	nop
 8008fb4:	f3af 8000 	nop.w
	...
 8008fc0:	0800c918 	.word	0x0800c918
 8008fc4:	0800c938 	.word	0x0800c938
 8008fc8:	0800c8f8 	.word	0x0800c8f8
 8008fcc:	b10b      	cbz	r3, 8008fd2 <_vfprintf_r+0x2aa>
 8008fce:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8008fd2:	4ba2      	ldr	r3, [pc, #648]	; (800925c <_vfprintf_r+0x534>)
 8008fd4:	9311      	str	r3, [sp, #68]	; 0x44
 8008fd6:	06a9      	lsls	r1, r5, #26
 8008fd8:	f140 8331 	bpl.w	800963e <_vfprintf_r+0x916>
 8008fdc:	3707      	adds	r7, #7
 8008fde:	f027 0707 	bic.w	r7, r7, #7
 8008fe2:	f107 0308 	add.w	r3, r7, #8
 8008fe6:	e9d7 6700 	ldrd	r6, r7, [r7]
 8008fea:	9304      	str	r3, [sp, #16]
 8008fec:	07eb      	lsls	r3, r5, #31
 8008fee:	d50b      	bpl.n	8009008 <_vfprintf_r+0x2e0>
 8008ff0:	ea56 0307 	orrs.w	r3, r6, r7
 8008ff4:	d008      	beq.n	8009008 <_vfprintf_r+0x2e0>
 8008ff6:	2330      	movs	r3, #48	; 0x30
 8008ff8:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8008ffc:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8009000:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 8009004:	f045 0502 	orr.w	r5, r5, #2
 8009008:	2302      	movs	r3, #2
 800900a:	e2a0      	b.n	800954e <_vfprintf_r+0x826>
 800900c:	2a00      	cmp	r2, #0
 800900e:	d1b1      	bne.n	8008f74 <_vfprintf_r+0x24c>
 8009010:	2301      	movs	r3, #1
 8009012:	2220      	movs	r2, #32
 8009014:	e7ae      	b.n	8008f74 <_vfprintf_r+0x24c>
 8009016:	f045 0501 	orr.w	r5, r5, #1
 800901a:	e7ab      	b.n	8008f74 <_vfprintf_r+0x24c>
 800901c:	683e      	ldr	r6, [r7, #0]
 800901e:	960b      	str	r6, [sp, #44]	; 0x2c
 8009020:	2e00      	cmp	r6, #0
 8009022:	f107 0104 	add.w	r1, r7, #4
 8009026:	daa7      	bge.n	8008f78 <_vfprintf_r+0x250>
 8009028:	4276      	negs	r6, r6
 800902a:	960b      	str	r6, [sp, #44]	; 0x2c
 800902c:	460f      	mov	r7, r1
 800902e:	f045 0504 	orr.w	r5, r5, #4
 8009032:	e79f      	b.n	8008f74 <_vfprintf_r+0x24c>
 8009034:	9905      	ldr	r1, [sp, #20]
 8009036:	1c4e      	adds	r6, r1, #1
 8009038:	7809      	ldrb	r1, [r1, #0]
 800903a:	9102      	str	r1, [sp, #8]
 800903c:	292a      	cmp	r1, #42	; 0x2a
 800903e:	d010      	beq.n	8009062 <_vfprintf_r+0x33a>
 8009040:	f04f 0a00 	mov.w	sl, #0
 8009044:	9605      	str	r6, [sp, #20]
 8009046:	9902      	ldr	r1, [sp, #8]
 8009048:	3930      	subs	r1, #48	; 0x30
 800904a:	2909      	cmp	r1, #9
 800904c:	f63f af24 	bhi.w	8008e98 <_vfprintf_r+0x170>
 8009050:	fb00 1a0a 	mla	sl, r0, sl, r1
 8009054:	9905      	ldr	r1, [sp, #20]
 8009056:	460e      	mov	r6, r1
 8009058:	f816 1b01 	ldrb.w	r1, [r6], #1
 800905c:	9102      	str	r1, [sp, #8]
 800905e:	9605      	str	r6, [sp, #20]
 8009060:	e7f1      	b.n	8009046 <_vfprintf_r+0x31e>
 8009062:	6839      	ldr	r1, [r7, #0]
 8009064:	9605      	str	r6, [sp, #20]
 8009066:	ea41 7ae1 	orr.w	sl, r1, r1, asr #31
 800906a:	3704      	adds	r7, #4
 800906c:	e782      	b.n	8008f74 <_vfprintf_r+0x24c>
 800906e:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8009072:	e77f      	b.n	8008f74 <_vfprintf_r+0x24c>
 8009074:	2100      	movs	r1, #0
 8009076:	910b      	str	r1, [sp, #44]	; 0x2c
 8009078:	9902      	ldr	r1, [sp, #8]
 800907a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800907c:	3930      	subs	r1, #48	; 0x30
 800907e:	fb00 1106 	mla	r1, r0, r6, r1
 8009082:	910b      	str	r1, [sp, #44]	; 0x2c
 8009084:	9905      	ldr	r1, [sp, #20]
 8009086:	460e      	mov	r6, r1
 8009088:	f816 1b01 	ldrb.w	r1, [r6], #1
 800908c:	9102      	str	r1, [sp, #8]
 800908e:	9902      	ldr	r1, [sp, #8]
 8009090:	9605      	str	r6, [sp, #20]
 8009092:	3930      	subs	r1, #48	; 0x30
 8009094:	2909      	cmp	r1, #9
 8009096:	d9ef      	bls.n	8009078 <_vfprintf_r+0x350>
 8009098:	e6fe      	b.n	8008e98 <_vfprintf_r+0x170>
 800909a:	f045 0508 	orr.w	r5, r5, #8
 800909e:	e769      	b.n	8008f74 <_vfprintf_r+0x24c>
 80090a0:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 80090a4:	e766      	b.n	8008f74 <_vfprintf_r+0x24c>
 80090a6:	9905      	ldr	r1, [sp, #20]
 80090a8:	7809      	ldrb	r1, [r1, #0]
 80090aa:	296c      	cmp	r1, #108	; 0x6c
 80090ac:	d105      	bne.n	80090ba <_vfprintf_r+0x392>
 80090ae:	9905      	ldr	r1, [sp, #20]
 80090b0:	3101      	adds	r1, #1
 80090b2:	9105      	str	r1, [sp, #20]
 80090b4:	f045 0520 	orr.w	r5, r5, #32
 80090b8:	e75c      	b.n	8008f74 <_vfprintf_r+0x24c>
 80090ba:	f045 0510 	orr.w	r5, r5, #16
 80090be:	e759      	b.n	8008f74 <_vfprintf_r+0x24c>
 80090c0:	1d3b      	adds	r3, r7, #4
 80090c2:	9304      	str	r3, [sp, #16]
 80090c4:	2600      	movs	r6, #0
 80090c6:	683b      	ldr	r3, [r7, #0]
 80090c8:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 80090cc:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 80090d0:	f04f 0a01 	mov.w	sl, #1
 80090d4:	9608      	str	r6, [sp, #32]
 80090d6:	f10d 0988 	add.w	r9, sp, #136	; 0x88
 80090da:	e11e      	b.n	800931a <_vfprintf_r+0x5f2>
 80090dc:	b10b      	cbz	r3, 80090e2 <_vfprintf_r+0x3ba>
 80090de:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80090e2:	f045 0510 	orr.w	r5, r5, #16
 80090e6:	e74c      	b.n	8008f82 <_vfprintf_r+0x25a>
 80090e8:	f015 0f10 	tst.w	r5, #16
 80090ec:	f107 0304 	add.w	r3, r7, #4
 80090f0:	d003      	beq.n	80090fa <_vfprintf_r+0x3d2>
 80090f2:	683e      	ldr	r6, [r7, #0]
 80090f4:	9304      	str	r3, [sp, #16]
 80090f6:	17f7      	asrs	r7, r6, #31
 80090f8:	e74e      	b.n	8008f98 <_vfprintf_r+0x270>
 80090fa:	683e      	ldr	r6, [r7, #0]
 80090fc:	9304      	str	r3, [sp, #16]
 80090fe:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009102:	bf18      	it	ne
 8009104:	b236      	sxthne	r6, r6
 8009106:	e7f6      	b.n	80090f6 <_vfprintf_r+0x3ce>
 8009108:	b10b      	cbz	r3, 800910e <_vfprintf_r+0x3e6>
 800910a:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800910e:	3707      	adds	r7, #7
 8009110:	f027 0707 	bic.w	r7, r7, #7
 8009114:	f107 0308 	add.w	r3, r7, #8
 8009118:	9304      	str	r3, [sp, #16]
 800911a:	ed97 7b00 	vldr	d7, [r7]
 800911e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009122:	9b06      	ldr	r3, [sp, #24]
 8009124:	9312      	str	r3, [sp, #72]	; 0x48
 8009126:	9b07      	ldr	r3, [sp, #28]
 8009128:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800912c:	9313      	str	r3, [sp, #76]	; 0x4c
 800912e:	f04f 32ff 	mov.w	r2, #4294967295
 8009132:	4b4b      	ldr	r3, [pc, #300]	; (8009260 <_vfprintf_r+0x538>)
 8009134:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8009138:	f7f7 fcf4 	bl	8000b24 <__aeabi_dcmpun>
 800913c:	2800      	cmp	r0, #0
 800913e:	f040 85e3 	bne.w	8009d08 <_vfprintf_r+0xfe0>
 8009142:	f04f 32ff 	mov.w	r2, #4294967295
 8009146:	4b46      	ldr	r3, [pc, #280]	; (8009260 <_vfprintf_r+0x538>)
 8009148:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800914c:	f7f7 fccc 	bl	8000ae8 <__aeabi_dcmple>
 8009150:	2800      	cmp	r0, #0
 8009152:	f040 85d9 	bne.w	8009d08 <_vfprintf_r+0xfe0>
 8009156:	2200      	movs	r2, #0
 8009158:	2300      	movs	r3, #0
 800915a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800915e:	f7f7 fcb9 	bl	8000ad4 <__aeabi_dcmplt>
 8009162:	b110      	cbz	r0, 800916a <_vfprintf_r+0x442>
 8009164:	232d      	movs	r3, #45	; 0x2d
 8009166:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800916a:	4b3e      	ldr	r3, [pc, #248]	; (8009264 <_vfprintf_r+0x53c>)
 800916c:	4a3e      	ldr	r2, [pc, #248]	; (8009268 <_vfprintf_r+0x540>)
 800916e:	9902      	ldr	r1, [sp, #8]
 8009170:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8009174:	2947      	cmp	r1, #71	; 0x47
 8009176:	bfcc      	ite	gt
 8009178:	4691      	movgt	r9, r2
 800917a:	4699      	movle	r9, r3
 800917c:	f04f 0a03 	mov.w	sl, #3
 8009180:	2600      	movs	r6, #0
 8009182:	9608      	str	r6, [sp, #32]
 8009184:	e0c9      	b.n	800931a <_vfprintf_r+0x5f2>
 8009186:	f1ba 3fff 	cmp.w	sl, #4294967295
 800918a:	d022      	beq.n	80091d2 <_vfprintf_r+0x4aa>
 800918c:	9b02      	ldr	r3, [sp, #8]
 800918e:	f023 0320 	bic.w	r3, r3, #32
 8009192:	2b47      	cmp	r3, #71	; 0x47
 8009194:	d104      	bne.n	80091a0 <_vfprintf_r+0x478>
 8009196:	f1ba 0f00 	cmp.w	sl, #0
 800919a:	bf08      	it	eq
 800919c:	f04f 0a01 	moveq.w	sl, #1
 80091a0:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 80091a4:	9314      	str	r3, [sp, #80]	; 0x50
 80091a6:	9b07      	ldr	r3, [sp, #28]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	da15      	bge.n	80091d8 <_vfprintf_r+0x4b0>
 80091ac:	9b06      	ldr	r3, [sp, #24]
 80091ae:	930e      	str	r3, [sp, #56]	; 0x38
 80091b0:	9b07      	ldr	r3, [sp, #28]
 80091b2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80091b6:	930f      	str	r3, [sp, #60]	; 0x3c
 80091b8:	232d      	movs	r3, #45	; 0x2d
 80091ba:	930c      	str	r3, [sp, #48]	; 0x30
 80091bc:	9b02      	ldr	r3, [sp, #8]
 80091be:	f023 0720 	bic.w	r7, r3, #32
 80091c2:	2f46      	cmp	r7, #70	; 0x46
 80091c4:	d00e      	beq.n	80091e4 <_vfprintf_r+0x4bc>
 80091c6:	2f45      	cmp	r7, #69	; 0x45
 80091c8:	d146      	bne.n	8009258 <_vfprintf_r+0x530>
 80091ca:	f10a 0601 	add.w	r6, sl, #1
 80091ce:	2102      	movs	r1, #2
 80091d0:	e00a      	b.n	80091e8 <_vfprintf_r+0x4c0>
 80091d2:	f04f 0a06 	mov.w	sl, #6
 80091d6:	e7e3      	b.n	80091a0 <_vfprintf_r+0x478>
 80091d8:	ed9d 7b06 	vldr	d7, [sp, #24]
 80091dc:	2300      	movs	r3, #0
 80091de:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80091e2:	e7ea      	b.n	80091ba <_vfprintf_r+0x492>
 80091e4:	4656      	mov	r6, sl
 80091e6:	2103      	movs	r1, #3
 80091e8:	ab1d      	add	r3, sp, #116	; 0x74
 80091ea:	9301      	str	r3, [sp, #4]
 80091ec:	ab1a      	add	r3, sp, #104	; 0x68
 80091ee:	9300      	str	r3, [sp, #0]
 80091f0:	4632      	mov	r2, r6
 80091f2:	ab19      	add	r3, sp, #100	; 0x64
 80091f4:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 80091f8:	4658      	mov	r0, fp
 80091fa:	f000 ff0d 	bl	800a018 <_dtoa_r>
 80091fe:	2f47      	cmp	r7, #71	; 0x47
 8009200:	4681      	mov	r9, r0
 8009202:	d102      	bne.n	800920a <_vfprintf_r+0x4e2>
 8009204:	07eb      	lsls	r3, r5, #31
 8009206:	f140 858c 	bpl.w	8009d22 <_vfprintf_r+0xffa>
 800920a:	eb09 0306 	add.w	r3, r9, r6
 800920e:	2f46      	cmp	r7, #70	; 0x46
 8009210:	9303      	str	r3, [sp, #12]
 8009212:	d111      	bne.n	8009238 <_vfprintf_r+0x510>
 8009214:	f899 3000 	ldrb.w	r3, [r9]
 8009218:	2b30      	cmp	r3, #48	; 0x30
 800921a:	d109      	bne.n	8009230 <_vfprintf_r+0x508>
 800921c:	2200      	movs	r2, #0
 800921e:	2300      	movs	r3, #0
 8009220:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009224:	f7f7 fc4c 	bl	8000ac0 <__aeabi_dcmpeq>
 8009228:	b910      	cbnz	r0, 8009230 <_vfprintf_r+0x508>
 800922a:	f1c6 0601 	rsb	r6, r6, #1
 800922e:	9619      	str	r6, [sp, #100]	; 0x64
 8009230:	9a03      	ldr	r2, [sp, #12]
 8009232:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009234:	441a      	add	r2, r3
 8009236:	9203      	str	r2, [sp, #12]
 8009238:	2200      	movs	r2, #0
 800923a:	2300      	movs	r3, #0
 800923c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009240:	f7f7 fc3e 	bl	8000ac0 <__aeabi_dcmpeq>
 8009244:	b990      	cbnz	r0, 800926c <_vfprintf_r+0x544>
 8009246:	2230      	movs	r2, #48	; 0x30
 8009248:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800924a:	9903      	ldr	r1, [sp, #12]
 800924c:	4299      	cmp	r1, r3
 800924e:	d90f      	bls.n	8009270 <_vfprintf_r+0x548>
 8009250:	1c59      	adds	r1, r3, #1
 8009252:	911d      	str	r1, [sp, #116]	; 0x74
 8009254:	701a      	strb	r2, [r3, #0]
 8009256:	e7f7      	b.n	8009248 <_vfprintf_r+0x520>
 8009258:	4656      	mov	r6, sl
 800925a:	e7b8      	b.n	80091ce <_vfprintf_r+0x4a6>
 800925c:	0800c8a4 	.word	0x0800c8a4
 8009260:	7fefffff 	.word	0x7fefffff
 8009264:	0800c894 	.word	0x0800c894
 8009268:	0800c898 	.word	0x0800c898
 800926c:	9b03      	ldr	r3, [sp, #12]
 800926e:	931d      	str	r3, [sp, #116]	; 0x74
 8009270:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009272:	2f47      	cmp	r7, #71	; 0x47
 8009274:	eba3 0309 	sub.w	r3, r3, r9
 8009278:	9303      	str	r3, [sp, #12]
 800927a:	f040 80f8 	bne.w	800946e <_vfprintf_r+0x746>
 800927e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009280:	1cdf      	adds	r7, r3, #3
 8009282:	db02      	blt.n	800928a <_vfprintf_r+0x562>
 8009284:	459a      	cmp	sl, r3
 8009286:	f280 811f 	bge.w	80094c8 <_vfprintf_r+0x7a0>
 800928a:	9b02      	ldr	r3, [sp, #8]
 800928c:	3b02      	subs	r3, #2
 800928e:	9302      	str	r3, [sp, #8]
 8009290:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009292:	f89d 1008 	ldrb.w	r1, [sp, #8]
 8009296:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 800929a:	1e53      	subs	r3, r2, #1
 800929c:	2b00      	cmp	r3, #0
 800929e:	9319      	str	r3, [sp, #100]	; 0x64
 80092a0:	bfb6      	itet	lt
 80092a2:	f1c2 0301 	rsblt	r3, r2, #1
 80092a6:	222b      	movge	r2, #43	; 0x2b
 80092a8:	222d      	movlt	r2, #45	; 0x2d
 80092aa:	2b09      	cmp	r3, #9
 80092ac:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 80092b0:	f340 80fa 	ble.w	80094a8 <_vfprintf_r+0x780>
 80092b4:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 80092b8:	260a      	movs	r6, #10
 80092ba:	fb93 f0f6 	sdiv	r0, r3, r6
 80092be:	fb06 3310 	mls	r3, r6, r0, r3
 80092c2:	3330      	adds	r3, #48	; 0x30
 80092c4:	2809      	cmp	r0, #9
 80092c6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80092ca:	f102 31ff 	add.w	r1, r2, #4294967295
 80092ce:	4603      	mov	r3, r0
 80092d0:	f300 80e3 	bgt.w	800949a <_vfprintf_r+0x772>
 80092d4:	3330      	adds	r3, #48	; 0x30
 80092d6:	f801 3c01 	strb.w	r3, [r1, #-1]
 80092da:	3a02      	subs	r2, #2
 80092dc:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 80092e0:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 80092e4:	4282      	cmp	r2, r0
 80092e6:	4619      	mov	r1, r3
 80092e8:	f0c0 80d9 	bcc.w	800949e <_vfprintf_r+0x776>
 80092ec:	9a03      	ldr	r2, [sp, #12]
 80092ee:	ab1b      	add	r3, sp, #108	; 0x6c
 80092f0:	1acb      	subs	r3, r1, r3
 80092f2:	2a01      	cmp	r2, #1
 80092f4:	9310      	str	r3, [sp, #64]	; 0x40
 80092f6:	eb03 0a02 	add.w	sl, r3, r2
 80092fa:	dc03      	bgt.n	8009304 <_vfprintf_r+0x5dc>
 80092fc:	f015 0301 	ands.w	r3, r5, #1
 8009300:	9308      	str	r3, [sp, #32]
 8009302:	d003      	beq.n	800930c <_vfprintf_r+0x5e4>
 8009304:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009306:	449a      	add	sl, r3
 8009308:	2300      	movs	r3, #0
 800930a:	9308      	str	r3, [sp, #32]
 800930c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800930e:	b113      	cbz	r3, 8009316 <_vfprintf_r+0x5ee>
 8009310:	232d      	movs	r3, #45	; 0x2d
 8009312:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8009316:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8009318:	2600      	movs	r6, #0
 800931a:	4556      	cmp	r6, sl
 800931c:	4633      	mov	r3, r6
 800931e:	bfb8      	it	lt
 8009320:	4653      	movlt	r3, sl
 8009322:	930c      	str	r3, [sp, #48]	; 0x30
 8009324:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8009328:	b113      	cbz	r3, 8009330 <_vfprintf_r+0x608>
 800932a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800932c:	3301      	adds	r3, #1
 800932e:	930c      	str	r3, [sp, #48]	; 0x30
 8009330:	f015 0302 	ands.w	r3, r5, #2
 8009334:	9314      	str	r3, [sp, #80]	; 0x50
 8009336:	bf1e      	ittt	ne
 8009338:	9b0c      	ldrne	r3, [sp, #48]	; 0x30
 800933a:	3302      	addne	r3, #2
 800933c:	930c      	strne	r3, [sp, #48]	; 0x30
 800933e:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8009342:	9315      	str	r3, [sp, #84]	; 0x54
 8009344:	d114      	bne.n	8009370 <_vfprintf_r+0x648>
 8009346:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009348:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800934a:	1a9f      	subs	r7, r3, r2
 800934c:	2f00      	cmp	r7, #0
 800934e:	dd0f      	ble.n	8009370 <_vfprintf_r+0x648>
 8009350:	4ba8      	ldr	r3, [pc, #672]	; (80095f4 <_vfprintf_r+0x8cc>)
 8009352:	6023      	str	r3, [r4, #0]
 8009354:	2f10      	cmp	r7, #16
 8009356:	f300 81d3 	bgt.w	8009700 <_vfprintf_r+0x9d8>
 800935a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800935c:	6067      	str	r7, [r4, #4]
 800935e:	441f      	add	r7, r3
 8009360:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009362:	9721      	str	r7, [sp, #132]	; 0x84
 8009364:	3301      	adds	r3, #1
 8009366:	2b07      	cmp	r3, #7
 8009368:	9320      	str	r3, [sp, #128]	; 0x80
 800936a:	f300 81e0 	bgt.w	800972e <_vfprintf_r+0xa06>
 800936e:	3408      	adds	r4, #8
 8009370:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8009374:	b173      	cbz	r3, 8009394 <_vfprintf_r+0x66c>
 8009376:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 800937a:	6023      	str	r3, [r4, #0]
 800937c:	2301      	movs	r3, #1
 800937e:	6063      	str	r3, [r4, #4]
 8009380:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009382:	3301      	adds	r3, #1
 8009384:	9321      	str	r3, [sp, #132]	; 0x84
 8009386:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009388:	3301      	adds	r3, #1
 800938a:	2b07      	cmp	r3, #7
 800938c:	9320      	str	r3, [sp, #128]	; 0x80
 800938e:	f300 81d8 	bgt.w	8009742 <_vfprintf_r+0xa1a>
 8009392:	3408      	adds	r4, #8
 8009394:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009396:	b16b      	cbz	r3, 80093b4 <_vfprintf_r+0x68c>
 8009398:	ab18      	add	r3, sp, #96	; 0x60
 800939a:	6023      	str	r3, [r4, #0]
 800939c:	2302      	movs	r3, #2
 800939e:	6063      	str	r3, [r4, #4]
 80093a0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80093a2:	3302      	adds	r3, #2
 80093a4:	9321      	str	r3, [sp, #132]	; 0x84
 80093a6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80093a8:	3301      	adds	r3, #1
 80093aa:	2b07      	cmp	r3, #7
 80093ac:	9320      	str	r3, [sp, #128]	; 0x80
 80093ae:	f300 81d2 	bgt.w	8009756 <_vfprintf_r+0xa2e>
 80093b2:	3408      	adds	r4, #8
 80093b4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80093b6:	2b80      	cmp	r3, #128	; 0x80
 80093b8:	d114      	bne.n	80093e4 <_vfprintf_r+0x6bc>
 80093ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80093be:	1a9f      	subs	r7, r3, r2
 80093c0:	2f00      	cmp	r7, #0
 80093c2:	dd0f      	ble.n	80093e4 <_vfprintf_r+0x6bc>
 80093c4:	4b8c      	ldr	r3, [pc, #560]	; (80095f8 <_vfprintf_r+0x8d0>)
 80093c6:	6023      	str	r3, [r4, #0]
 80093c8:	2f10      	cmp	r7, #16
 80093ca:	f300 81ce 	bgt.w	800976a <_vfprintf_r+0xa42>
 80093ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80093d0:	6067      	str	r7, [r4, #4]
 80093d2:	441f      	add	r7, r3
 80093d4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80093d6:	9721      	str	r7, [sp, #132]	; 0x84
 80093d8:	3301      	adds	r3, #1
 80093da:	2b07      	cmp	r3, #7
 80093dc:	9320      	str	r3, [sp, #128]	; 0x80
 80093de:	f300 81dd 	bgt.w	800979c <_vfprintf_r+0xa74>
 80093e2:	3408      	adds	r4, #8
 80093e4:	eba6 060a 	sub.w	r6, r6, sl
 80093e8:	2e00      	cmp	r6, #0
 80093ea:	dd0f      	ble.n	800940c <_vfprintf_r+0x6e4>
 80093ec:	4f82      	ldr	r7, [pc, #520]	; (80095f8 <_vfprintf_r+0x8d0>)
 80093ee:	6027      	str	r7, [r4, #0]
 80093f0:	2e10      	cmp	r6, #16
 80093f2:	f300 81dd 	bgt.w	80097b0 <_vfprintf_r+0xa88>
 80093f6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80093f8:	9821      	ldr	r0, [sp, #132]	; 0x84
 80093fa:	6066      	str	r6, [r4, #4]
 80093fc:	3301      	adds	r3, #1
 80093fe:	4406      	add	r6, r0
 8009400:	2b07      	cmp	r3, #7
 8009402:	9621      	str	r6, [sp, #132]	; 0x84
 8009404:	9320      	str	r3, [sp, #128]	; 0x80
 8009406:	f300 81ea 	bgt.w	80097de <_vfprintf_r+0xab6>
 800940a:	3408      	adds	r4, #8
 800940c:	05e9      	lsls	r1, r5, #23
 800940e:	f100 81f0 	bmi.w	80097f2 <_vfprintf_r+0xaca>
 8009412:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009414:	e884 0600 	stmia.w	r4, {r9, sl}
 8009418:	4453      	add	r3, sl
 800941a:	9321      	str	r3, [sp, #132]	; 0x84
 800941c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800941e:	3301      	adds	r3, #1
 8009420:	2b07      	cmp	r3, #7
 8009422:	9320      	str	r3, [sp, #128]	; 0x80
 8009424:	f340 841b 	ble.w	8009c5e <_vfprintf_r+0xf36>
 8009428:	aa1f      	add	r2, sp, #124	; 0x7c
 800942a:	4641      	mov	r1, r8
 800942c:	4658      	mov	r0, fp
 800942e:	f002 fc66 	bl	800bcfe <__sprint_r>
 8009432:	2800      	cmp	r0, #0
 8009434:	f040 8433 	bne.w	8009c9e <_vfprintf_r+0xf76>
 8009438:	ac2c      	add	r4, sp, #176	; 0xb0
 800943a:	0768      	lsls	r0, r5, #29
 800943c:	f100 8412 	bmi.w	8009c64 <_vfprintf_r+0xf3c>
 8009440:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009442:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009444:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009446:	428a      	cmp	r2, r1
 8009448:	bfac      	ite	ge
 800944a:	189b      	addge	r3, r3, r2
 800944c:	185b      	addlt	r3, r3, r1
 800944e:	930a      	str	r3, [sp, #40]	; 0x28
 8009450:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009452:	b13b      	cbz	r3, 8009464 <_vfprintf_r+0x73c>
 8009454:	aa1f      	add	r2, sp, #124	; 0x7c
 8009456:	4641      	mov	r1, r8
 8009458:	4658      	mov	r0, fp
 800945a:	f002 fc50 	bl	800bcfe <__sprint_r>
 800945e:	2800      	cmp	r0, #0
 8009460:	f040 841d 	bne.w	8009c9e <_vfprintf_r+0xf76>
 8009464:	2300      	movs	r3, #0
 8009466:	9320      	str	r3, [sp, #128]	; 0x80
 8009468:	9f04      	ldr	r7, [sp, #16]
 800946a:	ac2c      	add	r4, sp, #176	; 0xb0
 800946c:	e4e9      	b.n	8008e42 <_vfprintf_r+0x11a>
 800946e:	9b02      	ldr	r3, [sp, #8]
 8009470:	2b65      	cmp	r3, #101	; 0x65
 8009472:	f77f af0d 	ble.w	8009290 <_vfprintf_r+0x568>
 8009476:	9b02      	ldr	r3, [sp, #8]
 8009478:	2b66      	cmp	r3, #102	; 0x66
 800947a:	d125      	bne.n	80094c8 <_vfprintf_r+0x7a0>
 800947c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800947e:	2b00      	cmp	r3, #0
 8009480:	dd1a      	ble.n	80094b8 <_vfprintf_r+0x790>
 8009482:	f1ba 0f00 	cmp.w	sl, #0
 8009486:	d101      	bne.n	800948c <_vfprintf_r+0x764>
 8009488:	07ee      	lsls	r6, r5, #31
 800948a:	d502      	bpl.n	8009492 <_vfprintf_r+0x76a>
 800948c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800948e:	4413      	add	r3, r2
 8009490:	4453      	add	r3, sl
 8009492:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009494:	9208      	str	r2, [sp, #32]
 8009496:	469a      	mov	sl, r3
 8009498:	e738      	b.n	800930c <_vfprintf_r+0x5e4>
 800949a:	460a      	mov	r2, r1
 800949c:	e70d      	b.n	80092ba <_vfprintf_r+0x592>
 800949e:	f812 1b01 	ldrb.w	r1, [r2], #1
 80094a2:	f803 1b01 	strb.w	r1, [r3], #1
 80094a6:	e71d      	b.n	80092e4 <_vfprintf_r+0x5bc>
 80094a8:	2230      	movs	r2, #48	; 0x30
 80094aa:	4413      	add	r3, r2
 80094ac:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 80094b0:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 80094b4:	a91c      	add	r1, sp, #112	; 0x70
 80094b6:	e719      	b.n	80092ec <_vfprintf_r+0x5c4>
 80094b8:	f1ba 0f00 	cmp.w	sl, #0
 80094bc:	d101      	bne.n	80094c2 <_vfprintf_r+0x79a>
 80094be:	07ed      	lsls	r5, r5, #31
 80094c0:	d515      	bpl.n	80094ee <_vfprintf_r+0x7c6>
 80094c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094c4:	3301      	adds	r3, #1
 80094c6:	e7e3      	b.n	8009490 <_vfprintf_r+0x768>
 80094c8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80094ca:	9b03      	ldr	r3, [sp, #12]
 80094cc:	429a      	cmp	r2, r3
 80094ce:	db06      	blt.n	80094de <_vfprintf_r+0x7b6>
 80094d0:	07e8      	lsls	r0, r5, #31
 80094d2:	d50e      	bpl.n	80094f2 <_vfprintf_r+0x7ca>
 80094d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094d6:	4413      	add	r3, r2
 80094d8:	2267      	movs	r2, #103	; 0x67
 80094da:	9202      	str	r2, [sp, #8]
 80094dc:	e7d9      	b.n	8009492 <_vfprintf_r+0x76a>
 80094de:	9b03      	ldr	r3, [sp, #12]
 80094e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80094e2:	2a00      	cmp	r2, #0
 80094e4:	440b      	add	r3, r1
 80094e6:	dcf7      	bgt.n	80094d8 <_vfprintf_r+0x7b0>
 80094e8:	f1c2 0201 	rsb	r2, r2, #1
 80094ec:	e7f3      	b.n	80094d6 <_vfprintf_r+0x7ae>
 80094ee:	2301      	movs	r3, #1
 80094f0:	e7cf      	b.n	8009492 <_vfprintf_r+0x76a>
 80094f2:	4613      	mov	r3, r2
 80094f4:	e7f0      	b.n	80094d8 <_vfprintf_r+0x7b0>
 80094f6:	b10b      	cbz	r3, 80094fc <_vfprintf_r+0x7d4>
 80094f8:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80094fc:	f015 0f20 	tst.w	r5, #32
 8009500:	f107 0304 	add.w	r3, r7, #4
 8009504:	d008      	beq.n	8009518 <_vfprintf_r+0x7f0>
 8009506:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009508:	683a      	ldr	r2, [r7, #0]
 800950a:	17ce      	asrs	r6, r1, #31
 800950c:	4608      	mov	r0, r1
 800950e:	4631      	mov	r1, r6
 8009510:	e9c2 0100 	strd	r0, r1, [r2]
 8009514:	461f      	mov	r7, r3
 8009516:	e494      	b.n	8008e42 <_vfprintf_r+0x11a>
 8009518:	06e9      	lsls	r1, r5, #27
 800951a:	d503      	bpl.n	8009524 <_vfprintf_r+0x7fc>
 800951c:	683a      	ldr	r2, [r7, #0]
 800951e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009520:	6011      	str	r1, [r2, #0]
 8009522:	e7f7      	b.n	8009514 <_vfprintf_r+0x7ec>
 8009524:	066a      	lsls	r2, r5, #25
 8009526:	d5f9      	bpl.n	800951c <_vfprintf_r+0x7f4>
 8009528:	683a      	ldr	r2, [r7, #0]
 800952a:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 800952e:	8011      	strh	r1, [r2, #0]
 8009530:	e7f0      	b.n	8009514 <_vfprintf_r+0x7ec>
 8009532:	f045 0510 	orr.w	r5, r5, #16
 8009536:	f015 0320 	ands.w	r3, r5, #32
 800953a:	d022      	beq.n	8009582 <_vfprintf_r+0x85a>
 800953c:	3707      	adds	r7, #7
 800953e:	f027 0707 	bic.w	r7, r7, #7
 8009542:	f107 0308 	add.w	r3, r7, #8
 8009546:	e9d7 6700 	ldrd	r6, r7, [r7]
 800954a:	9304      	str	r3, [sp, #16]
 800954c:	2300      	movs	r3, #0
 800954e:	2200      	movs	r2, #0
 8009550:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8009554:	f1ba 3fff 	cmp.w	sl, #4294967295
 8009558:	f000 83e8 	beq.w	8009d2c <_vfprintf_r+0x1004>
 800955c:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 8009560:	9208      	str	r2, [sp, #32]
 8009562:	ea56 0207 	orrs.w	r2, r6, r7
 8009566:	f040 83e6 	bne.w	8009d36 <_vfprintf_r+0x100e>
 800956a:	f1ba 0f00 	cmp.w	sl, #0
 800956e:	f000 80a9 	beq.w	80096c4 <_vfprintf_r+0x99c>
 8009572:	2b01      	cmp	r3, #1
 8009574:	d075      	beq.n	8009662 <_vfprintf_r+0x93a>
 8009576:	2b02      	cmp	r3, #2
 8009578:	f000 8090 	beq.w	800969c <_vfprintf_r+0x974>
 800957c:	2600      	movs	r6, #0
 800957e:	2700      	movs	r7, #0
 8009580:	e3df      	b.n	8009d42 <_vfprintf_r+0x101a>
 8009582:	1d3a      	adds	r2, r7, #4
 8009584:	f015 0110 	ands.w	r1, r5, #16
 8009588:	9204      	str	r2, [sp, #16]
 800958a:	d002      	beq.n	8009592 <_vfprintf_r+0x86a>
 800958c:	683e      	ldr	r6, [r7, #0]
 800958e:	2700      	movs	r7, #0
 8009590:	e7dd      	b.n	800954e <_vfprintf_r+0x826>
 8009592:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8009596:	d0f9      	beq.n	800958c <_vfprintf_r+0x864>
 8009598:	883e      	ldrh	r6, [r7, #0]
 800959a:	2700      	movs	r7, #0
 800959c:	e7d6      	b.n	800954c <_vfprintf_r+0x824>
 800959e:	1d3b      	adds	r3, r7, #4
 80095a0:	9304      	str	r3, [sp, #16]
 80095a2:	2330      	movs	r3, #48	; 0x30
 80095a4:	2278      	movs	r2, #120	; 0x78
 80095a6:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 80095aa:	4b14      	ldr	r3, [pc, #80]	; (80095fc <_vfprintf_r+0x8d4>)
 80095ac:	683e      	ldr	r6, [r7, #0]
 80095ae:	9311      	str	r3, [sp, #68]	; 0x44
 80095b0:	2700      	movs	r7, #0
 80095b2:	f045 0502 	orr.w	r5, r5, #2
 80095b6:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 80095ba:	2302      	movs	r3, #2
 80095bc:	9202      	str	r2, [sp, #8]
 80095be:	e7c6      	b.n	800954e <_vfprintf_r+0x826>
 80095c0:	1d3b      	adds	r3, r7, #4
 80095c2:	2600      	movs	r6, #0
 80095c4:	f1ba 3fff 	cmp.w	sl, #4294967295
 80095c8:	9304      	str	r3, [sp, #16]
 80095ca:	f8d7 9000 	ldr.w	r9, [r7]
 80095ce:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 80095d2:	d00a      	beq.n	80095ea <_vfprintf_r+0x8c2>
 80095d4:	4652      	mov	r2, sl
 80095d6:	4631      	mov	r1, r6
 80095d8:	4648      	mov	r0, r9
 80095da:	f7f6 fdf9 	bl	80001d0 <memchr>
 80095de:	2800      	cmp	r0, #0
 80095e0:	f000 808c 	beq.w	80096fc <_vfprintf_r+0x9d4>
 80095e4:	eba0 0a09 	sub.w	sl, r0, r9
 80095e8:	e5cb      	b.n	8009182 <_vfprintf_r+0x45a>
 80095ea:	4648      	mov	r0, r9
 80095ec:	f7f6 fe40 	bl	8000270 <strlen>
 80095f0:	4682      	mov	sl, r0
 80095f2:	e5c6      	b.n	8009182 <_vfprintf_r+0x45a>
 80095f4:	0800c8c8 	.word	0x0800c8c8
 80095f8:	0800c8d8 	.word	0x0800c8d8
 80095fc:	0800c8b5 	.word	0x0800c8b5
 8009600:	f045 0510 	orr.w	r5, r5, #16
 8009604:	06ae      	lsls	r6, r5, #26
 8009606:	d509      	bpl.n	800961c <_vfprintf_r+0x8f4>
 8009608:	3707      	adds	r7, #7
 800960a:	f027 0707 	bic.w	r7, r7, #7
 800960e:	f107 0308 	add.w	r3, r7, #8
 8009612:	e9d7 6700 	ldrd	r6, r7, [r7]
 8009616:	9304      	str	r3, [sp, #16]
 8009618:	2301      	movs	r3, #1
 800961a:	e798      	b.n	800954e <_vfprintf_r+0x826>
 800961c:	1d3b      	adds	r3, r7, #4
 800961e:	f015 0f10 	tst.w	r5, #16
 8009622:	9304      	str	r3, [sp, #16]
 8009624:	d001      	beq.n	800962a <_vfprintf_r+0x902>
 8009626:	683e      	ldr	r6, [r7, #0]
 8009628:	e002      	b.n	8009630 <_vfprintf_r+0x908>
 800962a:	0668      	lsls	r0, r5, #25
 800962c:	d5fb      	bpl.n	8009626 <_vfprintf_r+0x8fe>
 800962e:	883e      	ldrh	r6, [r7, #0]
 8009630:	2700      	movs	r7, #0
 8009632:	e7f1      	b.n	8009618 <_vfprintf_r+0x8f0>
 8009634:	b10b      	cbz	r3, 800963a <_vfprintf_r+0x912>
 8009636:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800963a:	4ba2      	ldr	r3, [pc, #648]	; (80098c4 <_vfprintf_r+0xb9c>)
 800963c:	e4ca      	b.n	8008fd4 <_vfprintf_r+0x2ac>
 800963e:	1d3b      	adds	r3, r7, #4
 8009640:	f015 0f10 	tst.w	r5, #16
 8009644:	9304      	str	r3, [sp, #16]
 8009646:	d001      	beq.n	800964c <_vfprintf_r+0x924>
 8009648:	683e      	ldr	r6, [r7, #0]
 800964a:	e002      	b.n	8009652 <_vfprintf_r+0x92a>
 800964c:	066a      	lsls	r2, r5, #25
 800964e:	d5fb      	bpl.n	8009648 <_vfprintf_r+0x920>
 8009650:	883e      	ldrh	r6, [r7, #0]
 8009652:	2700      	movs	r7, #0
 8009654:	e4ca      	b.n	8008fec <_vfprintf_r+0x2c4>
 8009656:	464b      	mov	r3, r9
 8009658:	e374      	b.n	8009d44 <_vfprintf_r+0x101c>
 800965a:	2f00      	cmp	r7, #0
 800965c:	bf08      	it	eq
 800965e:	2e0a      	cmpeq	r6, #10
 8009660:	d205      	bcs.n	800966e <_vfprintf_r+0x946>
 8009662:	f10d 09f0 	add.w	r9, sp, #240	; 0xf0
 8009666:	3630      	adds	r6, #48	; 0x30
 8009668:	f809 6d41 	strb.w	r6, [r9, #-65]!
 800966c:	e385      	b.n	8009d7a <_vfprintf_r+0x1052>
 800966e:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8009672:	4630      	mov	r0, r6
 8009674:	4639      	mov	r1, r7
 8009676:	220a      	movs	r2, #10
 8009678:	2300      	movs	r3, #0
 800967a:	f7f7 fa91 	bl	8000ba0 <__aeabi_uldivmod>
 800967e:	3230      	adds	r2, #48	; 0x30
 8009680:	f809 2d01 	strb.w	r2, [r9, #-1]!
 8009684:	2300      	movs	r3, #0
 8009686:	4630      	mov	r0, r6
 8009688:	4639      	mov	r1, r7
 800968a:	220a      	movs	r2, #10
 800968c:	f7f7 fa88 	bl	8000ba0 <__aeabi_uldivmod>
 8009690:	4606      	mov	r6, r0
 8009692:	460f      	mov	r7, r1
 8009694:	ea56 0307 	orrs.w	r3, r6, r7
 8009698:	d1eb      	bne.n	8009672 <_vfprintf_r+0x94a>
 800969a:	e36e      	b.n	8009d7a <_vfprintf_r+0x1052>
 800969c:	2600      	movs	r6, #0
 800969e:	2700      	movs	r7, #0
 80096a0:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 80096a4:	f006 030f 	and.w	r3, r6, #15
 80096a8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80096aa:	5cd3      	ldrb	r3, [r2, r3]
 80096ac:	f809 3d01 	strb.w	r3, [r9, #-1]!
 80096b0:	0933      	lsrs	r3, r6, #4
 80096b2:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 80096b6:	093a      	lsrs	r2, r7, #4
 80096b8:	461e      	mov	r6, r3
 80096ba:	4617      	mov	r7, r2
 80096bc:	ea56 0307 	orrs.w	r3, r6, r7
 80096c0:	d1f0      	bne.n	80096a4 <_vfprintf_r+0x97c>
 80096c2:	e35a      	b.n	8009d7a <_vfprintf_r+0x1052>
 80096c4:	b93b      	cbnz	r3, 80096d6 <_vfprintf_r+0x9ae>
 80096c6:	07e8      	lsls	r0, r5, #31
 80096c8:	d505      	bpl.n	80096d6 <_vfprintf_r+0x9ae>
 80096ca:	f10d 09f0 	add.w	r9, sp, #240	; 0xf0
 80096ce:	2330      	movs	r3, #48	; 0x30
 80096d0:	f809 3d41 	strb.w	r3, [r9, #-65]!
 80096d4:	e351      	b.n	8009d7a <_vfprintf_r+0x1052>
 80096d6:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 80096da:	e34e      	b.n	8009d7a <_vfprintf_r+0x1052>
 80096dc:	b10b      	cbz	r3, 80096e2 <_vfprintf_r+0x9ba>
 80096de:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80096e2:	9b02      	ldr	r3, [sp, #8]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	f000 8302 	beq.w	8009cee <_vfprintf_r+0xfc6>
 80096ea:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80096ee:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 80096f2:	2600      	movs	r6, #0
 80096f4:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 80096f8:	9704      	str	r7, [sp, #16]
 80096fa:	e4e9      	b.n	80090d0 <_vfprintf_r+0x3a8>
 80096fc:	4606      	mov	r6, r0
 80096fe:	e540      	b.n	8009182 <_vfprintf_r+0x45a>
 8009700:	2310      	movs	r3, #16
 8009702:	6063      	str	r3, [r4, #4]
 8009704:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009706:	3310      	adds	r3, #16
 8009708:	9321      	str	r3, [sp, #132]	; 0x84
 800970a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800970c:	3301      	adds	r3, #1
 800970e:	2b07      	cmp	r3, #7
 8009710:	9320      	str	r3, [sp, #128]	; 0x80
 8009712:	dc02      	bgt.n	800971a <_vfprintf_r+0x9f2>
 8009714:	3408      	adds	r4, #8
 8009716:	3f10      	subs	r7, #16
 8009718:	e61a      	b.n	8009350 <_vfprintf_r+0x628>
 800971a:	aa1f      	add	r2, sp, #124	; 0x7c
 800971c:	4641      	mov	r1, r8
 800971e:	4658      	mov	r0, fp
 8009720:	f002 faed 	bl	800bcfe <__sprint_r>
 8009724:	2800      	cmp	r0, #0
 8009726:	f040 82ba 	bne.w	8009c9e <_vfprintf_r+0xf76>
 800972a:	ac2c      	add	r4, sp, #176	; 0xb0
 800972c:	e7f3      	b.n	8009716 <_vfprintf_r+0x9ee>
 800972e:	aa1f      	add	r2, sp, #124	; 0x7c
 8009730:	4641      	mov	r1, r8
 8009732:	4658      	mov	r0, fp
 8009734:	f002 fae3 	bl	800bcfe <__sprint_r>
 8009738:	2800      	cmp	r0, #0
 800973a:	f040 82b0 	bne.w	8009c9e <_vfprintf_r+0xf76>
 800973e:	ac2c      	add	r4, sp, #176	; 0xb0
 8009740:	e616      	b.n	8009370 <_vfprintf_r+0x648>
 8009742:	aa1f      	add	r2, sp, #124	; 0x7c
 8009744:	4641      	mov	r1, r8
 8009746:	4658      	mov	r0, fp
 8009748:	f002 fad9 	bl	800bcfe <__sprint_r>
 800974c:	2800      	cmp	r0, #0
 800974e:	f040 82a6 	bne.w	8009c9e <_vfprintf_r+0xf76>
 8009752:	ac2c      	add	r4, sp, #176	; 0xb0
 8009754:	e61e      	b.n	8009394 <_vfprintf_r+0x66c>
 8009756:	aa1f      	add	r2, sp, #124	; 0x7c
 8009758:	4641      	mov	r1, r8
 800975a:	4658      	mov	r0, fp
 800975c:	f002 facf 	bl	800bcfe <__sprint_r>
 8009760:	2800      	cmp	r0, #0
 8009762:	f040 829c 	bne.w	8009c9e <_vfprintf_r+0xf76>
 8009766:	ac2c      	add	r4, sp, #176	; 0xb0
 8009768:	e624      	b.n	80093b4 <_vfprintf_r+0x68c>
 800976a:	2210      	movs	r2, #16
 800976c:	6062      	str	r2, [r4, #4]
 800976e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009770:	3210      	adds	r2, #16
 8009772:	9221      	str	r2, [sp, #132]	; 0x84
 8009774:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009776:	3201      	adds	r2, #1
 8009778:	2a07      	cmp	r2, #7
 800977a:	9220      	str	r2, [sp, #128]	; 0x80
 800977c:	dc02      	bgt.n	8009784 <_vfprintf_r+0xa5c>
 800977e:	3408      	adds	r4, #8
 8009780:	3f10      	subs	r7, #16
 8009782:	e620      	b.n	80093c6 <_vfprintf_r+0x69e>
 8009784:	aa1f      	add	r2, sp, #124	; 0x7c
 8009786:	4641      	mov	r1, r8
 8009788:	4658      	mov	r0, fp
 800978a:	9314      	str	r3, [sp, #80]	; 0x50
 800978c:	f002 fab7 	bl	800bcfe <__sprint_r>
 8009790:	2800      	cmp	r0, #0
 8009792:	f040 8284 	bne.w	8009c9e <_vfprintf_r+0xf76>
 8009796:	ac2c      	add	r4, sp, #176	; 0xb0
 8009798:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800979a:	e7f1      	b.n	8009780 <_vfprintf_r+0xa58>
 800979c:	aa1f      	add	r2, sp, #124	; 0x7c
 800979e:	4641      	mov	r1, r8
 80097a0:	4658      	mov	r0, fp
 80097a2:	f002 faac 	bl	800bcfe <__sprint_r>
 80097a6:	2800      	cmp	r0, #0
 80097a8:	f040 8279 	bne.w	8009c9e <_vfprintf_r+0xf76>
 80097ac:	ac2c      	add	r4, sp, #176	; 0xb0
 80097ae:	e619      	b.n	80093e4 <_vfprintf_r+0x6bc>
 80097b0:	2310      	movs	r3, #16
 80097b2:	6063      	str	r3, [r4, #4]
 80097b4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80097b6:	3310      	adds	r3, #16
 80097b8:	9321      	str	r3, [sp, #132]	; 0x84
 80097ba:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80097bc:	3301      	adds	r3, #1
 80097be:	2b07      	cmp	r3, #7
 80097c0:	9320      	str	r3, [sp, #128]	; 0x80
 80097c2:	dc02      	bgt.n	80097ca <_vfprintf_r+0xaa2>
 80097c4:	3408      	adds	r4, #8
 80097c6:	3e10      	subs	r6, #16
 80097c8:	e611      	b.n	80093ee <_vfprintf_r+0x6c6>
 80097ca:	aa1f      	add	r2, sp, #124	; 0x7c
 80097cc:	4641      	mov	r1, r8
 80097ce:	4658      	mov	r0, fp
 80097d0:	f002 fa95 	bl	800bcfe <__sprint_r>
 80097d4:	2800      	cmp	r0, #0
 80097d6:	f040 8262 	bne.w	8009c9e <_vfprintf_r+0xf76>
 80097da:	ac2c      	add	r4, sp, #176	; 0xb0
 80097dc:	e7f3      	b.n	80097c6 <_vfprintf_r+0xa9e>
 80097de:	aa1f      	add	r2, sp, #124	; 0x7c
 80097e0:	4641      	mov	r1, r8
 80097e2:	4658      	mov	r0, fp
 80097e4:	f002 fa8b 	bl	800bcfe <__sprint_r>
 80097e8:	2800      	cmp	r0, #0
 80097ea:	f040 8258 	bne.w	8009c9e <_vfprintf_r+0xf76>
 80097ee:	ac2c      	add	r4, sp, #176	; 0xb0
 80097f0:	e60c      	b.n	800940c <_vfprintf_r+0x6e4>
 80097f2:	9b02      	ldr	r3, [sp, #8]
 80097f4:	2b65      	cmp	r3, #101	; 0x65
 80097f6:	f340 81ad 	ble.w	8009b54 <_vfprintf_r+0xe2c>
 80097fa:	2200      	movs	r2, #0
 80097fc:	2300      	movs	r3, #0
 80097fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009802:	f7f7 f95d 	bl	8000ac0 <__aeabi_dcmpeq>
 8009806:	2800      	cmp	r0, #0
 8009808:	d062      	beq.n	80098d0 <_vfprintf_r+0xba8>
 800980a:	4b2f      	ldr	r3, [pc, #188]	; (80098c8 <_vfprintf_r+0xba0>)
 800980c:	6023      	str	r3, [r4, #0]
 800980e:	2301      	movs	r3, #1
 8009810:	6063      	str	r3, [r4, #4]
 8009812:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009814:	3301      	adds	r3, #1
 8009816:	9321      	str	r3, [sp, #132]	; 0x84
 8009818:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800981a:	3301      	adds	r3, #1
 800981c:	2b07      	cmp	r3, #7
 800981e:	9320      	str	r3, [sp, #128]	; 0x80
 8009820:	dc25      	bgt.n	800986e <_vfprintf_r+0xb46>
 8009822:	3408      	adds	r4, #8
 8009824:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009826:	9a03      	ldr	r2, [sp, #12]
 8009828:	4293      	cmp	r3, r2
 800982a:	db02      	blt.n	8009832 <_vfprintf_r+0xb0a>
 800982c:	07ea      	lsls	r2, r5, #31
 800982e:	f57f ae04 	bpl.w	800943a <_vfprintf_r+0x712>
 8009832:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009834:	6023      	str	r3, [r4, #0]
 8009836:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009838:	6063      	str	r3, [r4, #4]
 800983a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800983c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800983e:	4413      	add	r3, r2
 8009840:	9321      	str	r3, [sp, #132]	; 0x84
 8009842:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009844:	3301      	adds	r3, #1
 8009846:	2b07      	cmp	r3, #7
 8009848:	9320      	str	r3, [sp, #128]	; 0x80
 800984a:	dc1a      	bgt.n	8009882 <_vfprintf_r+0xb5a>
 800984c:	3408      	adds	r4, #8
 800984e:	9b03      	ldr	r3, [sp, #12]
 8009850:	1e5e      	subs	r6, r3, #1
 8009852:	2e00      	cmp	r6, #0
 8009854:	f77f adf1 	ble.w	800943a <_vfprintf_r+0x712>
 8009858:	4f1c      	ldr	r7, [pc, #112]	; (80098cc <_vfprintf_r+0xba4>)
 800985a:	f04f 0910 	mov.w	r9, #16
 800985e:	2e10      	cmp	r6, #16
 8009860:	6027      	str	r7, [r4, #0]
 8009862:	dc18      	bgt.n	8009896 <_vfprintf_r+0xb6e>
 8009864:	6066      	str	r6, [r4, #4]
 8009866:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009868:	441e      	add	r6, r3
 800986a:	9621      	str	r6, [sp, #132]	; 0x84
 800986c:	e5d6      	b.n	800941c <_vfprintf_r+0x6f4>
 800986e:	aa1f      	add	r2, sp, #124	; 0x7c
 8009870:	4641      	mov	r1, r8
 8009872:	4658      	mov	r0, fp
 8009874:	f002 fa43 	bl	800bcfe <__sprint_r>
 8009878:	2800      	cmp	r0, #0
 800987a:	f040 8210 	bne.w	8009c9e <_vfprintf_r+0xf76>
 800987e:	ac2c      	add	r4, sp, #176	; 0xb0
 8009880:	e7d0      	b.n	8009824 <_vfprintf_r+0xafc>
 8009882:	aa1f      	add	r2, sp, #124	; 0x7c
 8009884:	4641      	mov	r1, r8
 8009886:	4658      	mov	r0, fp
 8009888:	f002 fa39 	bl	800bcfe <__sprint_r>
 800988c:	2800      	cmp	r0, #0
 800988e:	f040 8206 	bne.w	8009c9e <_vfprintf_r+0xf76>
 8009892:	ac2c      	add	r4, sp, #176	; 0xb0
 8009894:	e7db      	b.n	800984e <_vfprintf_r+0xb26>
 8009896:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009898:	f8c4 9004 	str.w	r9, [r4, #4]
 800989c:	3310      	adds	r3, #16
 800989e:	9321      	str	r3, [sp, #132]	; 0x84
 80098a0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80098a2:	3301      	adds	r3, #1
 80098a4:	2b07      	cmp	r3, #7
 80098a6:	9320      	str	r3, [sp, #128]	; 0x80
 80098a8:	dc02      	bgt.n	80098b0 <_vfprintf_r+0xb88>
 80098aa:	3408      	adds	r4, #8
 80098ac:	3e10      	subs	r6, #16
 80098ae:	e7d6      	b.n	800985e <_vfprintf_r+0xb36>
 80098b0:	aa1f      	add	r2, sp, #124	; 0x7c
 80098b2:	4641      	mov	r1, r8
 80098b4:	4658      	mov	r0, fp
 80098b6:	f002 fa22 	bl	800bcfe <__sprint_r>
 80098ba:	2800      	cmp	r0, #0
 80098bc:	f040 81ef 	bne.w	8009c9e <_vfprintf_r+0xf76>
 80098c0:	ac2c      	add	r4, sp, #176	; 0xb0
 80098c2:	e7f3      	b.n	80098ac <_vfprintf_r+0xb84>
 80098c4:	0800c8b5 	.word	0x0800c8b5
 80098c8:	0800c8c6 	.word	0x0800c8c6
 80098cc:	0800c8d8 	.word	0x0800c8d8
 80098d0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	dc7a      	bgt.n	80099cc <_vfprintf_r+0xca4>
 80098d6:	4b9d      	ldr	r3, [pc, #628]	; (8009b4c <_vfprintf_r+0xe24>)
 80098d8:	6023      	str	r3, [r4, #0]
 80098da:	2301      	movs	r3, #1
 80098dc:	6063      	str	r3, [r4, #4]
 80098de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80098e0:	3301      	adds	r3, #1
 80098e2:	9321      	str	r3, [sp, #132]	; 0x84
 80098e4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80098e6:	3301      	adds	r3, #1
 80098e8:	2b07      	cmp	r3, #7
 80098ea:	9320      	str	r3, [sp, #128]	; 0x80
 80098ec:	dc44      	bgt.n	8009978 <_vfprintf_r+0xc50>
 80098ee:	3408      	adds	r4, #8
 80098f0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80098f2:	b923      	cbnz	r3, 80098fe <_vfprintf_r+0xbd6>
 80098f4:	9b03      	ldr	r3, [sp, #12]
 80098f6:	b913      	cbnz	r3, 80098fe <_vfprintf_r+0xbd6>
 80098f8:	07eb      	lsls	r3, r5, #31
 80098fa:	f57f ad9e 	bpl.w	800943a <_vfprintf_r+0x712>
 80098fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009900:	6023      	str	r3, [r4, #0]
 8009902:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009904:	6063      	str	r3, [r4, #4]
 8009906:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009908:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800990a:	4413      	add	r3, r2
 800990c:	9321      	str	r3, [sp, #132]	; 0x84
 800990e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009910:	3301      	adds	r3, #1
 8009912:	2b07      	cmp	r3, #7
 8009914:	9320      	str	r3, [sp, #128]	; 0x80
 8009916:	dc39      	bgt.n	800998c <_vfprintf_r+0xc64>
 8009918:	f104 0308 	add.w	r3, r4, #8
 800991c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800991e:	2e00      	cmp	r6, #0
 8009920:	da19      	bge.n	8009956 <_vfprintf_r+0xc2e>
 8009922:	4f8b      	ldr	r7, [pc, #556]	; (8009b50 <_vfprintf_r+0xe28>)
 8009924:	4276      	negs	r6, r6
 8009926:	2410      	movs	r4, #16
 8009928:	2e10      	cmp	r6, #16
 800992a:	601f      	str	r7, [r3, #0]
 800992c:	dc38      	bgt.n	80099a0 <_vfprintf_r+0xc78>
 800992e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009930:	605e      	str	r6, [r3, #4]
 8009932:	4416      	add	r6, r2
 8009934:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009936:	9621      	str	r6, [sp, #132]	; 0x84
 8009938:	3201      	adds	r2, #1
 800993a:	2a07      	cmp	r2, #7
 800993c:	f103 0308 	add.w	r3, r3, #8
 8009940:	9220      	str	r2, [sp, #128]	; 0x80
 8009942:	dd08      	ble.n	8009956 <_vfprintf_r+0xc2e>
 8009944:	aa1f      	add	r2, sp, #124	; 0x7c
 8009946:	4641      	mov	r1, r8
 8009948:	4658      	mov	r0, fp
 800994a:	f002 f9d8 	bl	800bcfe <__sprint_r>
 800994e:	2800      	cmp	r0, #0
 8009950:	f040 81a5 	bne.w	8009c9e <_vfprintf_r+0xf76>
 8009954:	ab2c      	add	r3, sp, #176	; 0xb0
 8009956:	9a03      	ldr	r2, [sp, #12]
 8009958:	605a      	str	r2, [r3, #4]
 800995a:	9903      	ldr	r1, [sp, #12]
 800995c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800995e:	f8c3 9000 	str.w	r9, [r3]
 8009962:	440a      	add	r2, r1
 8009964:	9221      	str	r2, [sp, #132]	; 0x84
 8009966:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009968:	3201      	adds	r2, #1
 800996a:	2a07      	cmp	r2, #7
 800996c:	9220      	str	r2, [sp, #128]	; 0x80
 800996e:	f73f ad5b 	bgt.w	8009428 <_vfprintf_r+0x700>
 8009972:	f103 0408 	add.w	r4, r3, #8
 8009976:	e560      	b.n	800943a <_vfprintf_r+0x712>
 8009978:	aa1f      	add	r2, sp, #124	; 0x7c
 800997a:	4641      	mov	r1, r8
 800997c:	4658      	mov	r0, fp
 800997e:	f002 f9be 	bl	800bcfe <__sprint_r>
 8009982:	2800      	cmp	r0, #0
 8009984:	f040 818b 	bne.w	8009c9e <_vfprintf_r+0xf76>
 8009988:	ac2c      	add	r4, sp, #176	; 0xb0
 800998a:	e7b1      	b.n	80098f0 <_vfprintf_r+0xbc8>
 800998c:	aa1f      	add	r2, sp, #124	; 0x7c
 800998e:	4641      	mov	r1, r8
 8009990:	4658      	mov	r0, fp
 8009992:	f002 f9b4 	bl	800bcfe <__sprint_r>
 8009996:	2800      	cmp	r0, #0
 8009998:	f040 8181 	bne.w	8009c9e <_vfprintf_r+0xf76>
 800999c:	ab2c      	add	r3, sp, #176	; 0xb0
 800999e:	e7bd      	b.n	800991c <_vfprintf_r+0xbf4>
 80099a0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80099a2:	605c      	str	r4, [r3, #4]
 80099a4:	3210      	adds	r2, #16
 80099a6:	9221      	str	r2, [sp, #132]	; 0x84
 80099a8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80099aa:	3201      	adds	r2, #1
 80099ac:	2a07      	cmp	r2, #7
 80099ae:	9220      	str	r2, [sp, #128]	; 0x80
 80099b0:	dc02      	bgt.n	80099b8 <_vfprintf_r+0xc90>
 80099b2:	3308      	adds	r3, #8
 80099b4:	3e10      	subs	r6, #16
 80099b6:	e7b7      	b.n	8009928 <_vfprintf_r+0xc00>
 80099b8:	aa1f      	add	r2, sp, #124	; 0x7c
 80099ba:	4641      	mov	r1, r8
 80099bc:	4658      	mov	r0, fp
 80099be:	f002 f99e 	bl	800bcfe <__sprint_r>
 80099c2:	2800      	cmp	r0, #0
 80099c4:	f040 816b 	bne.w	8009c9e <_vfprintf_r+0xf76>
 80099c8:	ab2c      	add	r3, sp, #176	; 0xb0
 80099ca:	e7f3      	b.n	80099b4 <_vfprintf_r+0xc8c>
 80099cc:	9b08      	ldr	r3, [sp, #32]
 80099ce:	9a03      	ldr	r2, [sp, #12]
 80099d0:	4293      	cmp	r3, r2
 80099d2:	bfa8      	it	ge
 80099d4:	4613      	movge	r3, r2
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	461e      	mov	r6, r3
 80099da:	dd0b      	ble.n	80099f4 <_vfprintf_r+0xccc>
 80099dc:	6063      	str	r3, [r4, #4]
 80099de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80099e0:	f8c4 9000 	str.w	r9, [r4]
 80099e4:	4433      	add	r3, r6
 80099e6:	9321      	str	r3, [sp, #132]	; 0x84
 80099e8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80099ea:	3301      	adds	r3, #1
 80099ec:	2b07      	cmp	r3, #7
 80099ee:	9320      	str	r3, [sp, #128]	; 0x80
 80099f0:	dc62      	bgt.n	8009ab8 <_vfprintf_r+0xd90>
 80099f2:	3408      	adds	r4, #8
 80099f4:	9b08      	ldr	r3, [sp, #32]
 80099f6:	2e00      	cmp	r6, #0
 80099f8:	bfa8      	it	ge
 80099fa:	1b9b      	subge	r3, r3, r6
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	461e      	mov	r6, r3
 8009a00:	dd0f      	ble.n	8009a22 <_vfprintf_r+0xcfa>
 8009a02:	4f53      	ldr	r7, [pc, #332]	; (8009b50 <_vfprintf_r+0xe28>)
 8009a04:	f04f 0a10 	mov.w	sl, #16
 8009a08:	2e10      	cmp	r6, #16
 8009a0a:	6027      	str	r7, [r4, #0]
 8009a0c:	dc5e      	bgt.n	8009acc <_vfprintf_r+0xda4>
 8009a0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009a10:	6066      	str	r6, [r4, #4]
 8009a12:	441e      	add	r6, r3
 8009a14:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009a16:	9621      	str	r6, [sp, #132]	; 0x84
 8009a18:	3301      	adds	r3, #1
 8009a1a:	2b07      	cmp	r3, #7
 8009a1c:	9320      	str	r3, [sp, #128]	; 0x80
 8009a1e:	dc6c      	bgt.n	8009afa <_vfprintf_r+0xdd2>
 8009a20:	3408      	adds	r4, #8
 8009a22:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009a24:	9a03      	ldr	r2, [sp, #12]
 8009a26:	4293      	cmp	r3, r2
 8009a28:	db01      	blt.n	8009a2e <_vfprintf_r+0xd06>
 8009a2a:	07ef      	lsls	r7, r5, #31
 8009a2c:	d50d      	bpl.n	8009a4a <_vfprintf_r+0xd22>
 8009a2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009a30:	6023      	str	r3, [r4, #0]
 8009a32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a34:	6063      	str	r3, [r4, #4]
 8009a36:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a38:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009a3a:	4413      	add	r3, r2
 8009a3c:	9321      	str	r3, [sp, #132]	; 0x84
 8009a3e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009a40:	3301      	adds	r3, #1
 8009a42:	2b07      	cmp	r3, #7
 8009a44:	9320      	str	r3, [sp, #128]	; 0x80
 8009a46:	dc62      	bgt.n	8009b0e <_vfprintf_r+0xde6>
 8009a48:	3408      	adds	r4, #8
 8009a4a:	9b03      	ldr	r3, [sp, #12]
 8009a4c:	9a08      	ldr	r2, [sp, #32]
 8009a4e:	1a9e      	subs	r6, r3, r2
 8009a50:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009a52:	9a03      	ldr	r2, [sp, #12]
 8009a54:	1ad3      	subs	r3, r2, r3
 8009a56:	429e      	cmp	r6, r3
 8009a58:	bfa8      	it	ge
 8009a5a:	461e      	movge	r6, r3
 8009a5c:	2e00      	cmp	r6, #0
 8009a5e:	dd0c      	ble.n	8009a7a <_vfprintf_r+0xd52>
 8009a60:	9b08      	ldr	r3, [sp, #32]
 8009a62:	444b      	add	r3, r9
 8009a64:	e884 0048 	stmia.w	r4, {r3, r6}
 8009a68:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009a6a:	4433      	add	r3, r6
 8009a6c:	9321      	str	r3, [sp, #132]	; 0x84
 8009a6e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009a70:	3301      	adds	r3, #1
 8009a72:	2b07      	cmp	r3, #7
 8009a74:	9320      	str	r3, [sp, #128]	; 0x80
 8009a76:	dc54      	bgt.n	8009b22 <_vfprintf_r+0xdfa>
 8009a78:	3408      	adds	r4, #8
 8009a7a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009a7c:	9a03      	ldr	r2, [sp, #12]
 8009a7e:	2e00      	cmp	r6, #0
 8009a80:	eba2 0303 	sub.w	r3, r2, r3
 8009a84:	bfac      	ite	ge
 8009a86:	1b9e      	subge	r6, r3, r6
 8009a88:	461e      	movlt	r6, r3
 8009a8a:	2e00      	cmp	r6, #0
 8009a8c:	f77f acd5 	ble.w	800943a <_vfprintf_r+0x712>
 8009a90:	4f2f      	ldr	r7, [pc, #188]	; (8009b50 <_vfprintf_r+0xe28>)
 8009a92:	f04f 0910 	mov.w	r9, #16
 8009a96:	2e10      	cmp	r6, #16
 8009a98:	6027      	str	r7, [r4, #0]
 8009a9a:	f77f aee3 	ble.w	8009864 <_vfprintf_r+0xb3c>
 8009a9e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009aa0:	f8c4 9004 	str.w	r9, [r4, #4]
 8009aa4:	3310      	adds	r3, #16
 8009aa6:	9321      	str	r3, [sp, #132]	; 0x84
 8009aa8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009aaa:	3301      	adds	r3, #1
 8009aac:	2b07      	cmp	r3, #7
 8009aae:	9320      	str	r3, [sp, #128]	; 0x80
 8009ab0:	dc41      	bgt.n	8009b36 <_vfprintf_r+0xe0e>
 8009ab2:	3408      	adds	r4, #8
 8009ab4:	3e10      	subs	r6, #16
 8009ab6:	e7ee      	b.n	8009a96 <_vfprintf_r+0xd6e>
 8009ab8:	aa1f      	add	r2, sp, #124	; 0x7c
 8009aba:	4641      	mov	r1, r8
 8009abc:	4658      	mov	r0, fp
 8009abe:	f002 f91e 	bl	800bcfe <__sprint_r>
 8009ac2:	2800      	cmp	r0, #0
 8009ac4:	f040 80eb 	bne.w	8009c9e <_vfprintf_r+0xf76>
 8009ac8:	ac2c      	add	r4, sp, #176	; 0xb0
 8009aca:	e793      	b.n	80099f4 <_vfprintf_r+0xccc>
 8009acc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009ace:	f8c4 a004 	str.w	sl, [r4, #4]
 8009ad2:	3310      	adds	r3, #16
 8009ad4:	9321      	str	r3, [sp, #132]	; 0x84
 8009ad6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009ad8:	3301      	adds	r3, #1
 8009ada:	2b07      	cmp	r3, #7
 8009adc:	9320      	str	r3, [sp, #128]	; 0x80
 8009ade:	dc02      	bgt.n	8009ae6 <_vfprintf_r+0xdbe>
 8009ae0:	3408      	adds	r4, #8
 8009ae2:	3e10      	subs	r6, #16
 8009ae4:	e790      	b.n	8009a08 <_vfprintf_r+0xce0>
 8009ae6:	aa1f      	add	r2, sp, #124	; 0x7c
 8009ae8:	4641      	mov	r1, r8
 8009aea:	4658      	mov	r0, fp
 8009aec:	f002 f907 	bl	800bcfe <__sprint_r>
 8009af0:	2800      	cmp	r0, #0
 8009af2:	f040 80d4 	bne.w	8009c9e <_vfprintf_r+0xf76>
 8009af6:	ac2c      	add	r4, sp, #176	; 0xb0
 8009af8:	e7f3      	b.n	8009ae2 <_vfprintf_r+0xdba>
 8009afa:	aa1f      	add	r2, sp, #124	; 0x7c
 8009afc:	4641      	mov	r1, r8
 8009afe:	4658      	mov	r0, fp
 8009b00:	f002 f8fd 	bl	800bcfe <__sprint_r>
 8009b04:	2800      	cmp	r0, #0
 8009b06:	f040 80ca 	bne.w	8009c9e <_vfprintf_r+0xf76>
 8009b0a:	ac2c      	add	r4, sp, #176	; 0xb0
 8009b0c:	e789      	b.n	8009a22 <_vfprintf_r+0xcfa>
 8009b0e:	aa1f      	add	r2, sp, #124	; 0x7c
 8009b10:	4641      	mov	r1, r8
 8009b12:	4658      	mov	r0, fp
 8009b14:	f002 f8f3 	bl	800bcfe <__sprint_r>
 8009b18:	2800      	cmp	r0, #0
 8009b1a:	f040 80c0 	bne.w	8009c9e <_vfprintf_r+0xf76>
 8009b1e:	ac2c      	add	r4, sp, #176	; 0xb0
 8009b20:	e793      	b.n	8009a4a <_vfprintf_r+0xd22>
 8009b22:	aa1f      	add	r2, sp, #124	; 0x7c
 8009b24:	4641      	mov	r1, r8
 8009b26:	4658      	mov	r0, fp
 8009b28:	f002 f8e9 	bl	800bcfe <__sprint_r>
 8009b2c:	2800      	cmp	r0, #0
 8009b2e:	f040 80b6 	bne.w	8009c9e <_vfprintf_r+0xf76>
 8009b32:	ac2c      	add	r4, sp, #176	; 0xb0
 8009b34:	e7a1      	b.n	8009a7a <_vfprintf_r+0xd52>
 8009b36:	aa1f      	add	r2, sp, #124	; 0x7c
 8009b38:	4641      	mov	r1, r8
 8009b3a:	4658      	mov	r0, fp
 8009b3c:	f002 f8df 	bl	800bcfe <__sprint_r>
 8009b40:	2800      	cmp	r0, #0
 8009b42:	f040 80ac 	bne.w	8009c9e <_vfprintf_r+0xf76>
 8009b46:	ac2c      	add	r4, sp, #176	; 0xb0
 8009b48:	e7b4      	b.n	8009ab4 <_vfprintf_r+0xd8c>
 8009b4a:	bf00      	nop
 8009b4c:	0800c8c6 	.word	0x0800c8c6
 8009b50:	0800c8d8 	.word	0x0800c8d8
 8009b54:	9b03      	ldr	r3, [sp, #12]
 8009b56:	2b01      	cmp	r3, #1
 8009b58:	dc01      	bgt.n	8009b5e <_vfprintf_r+0xe36>
 8009b5a:	07ee      	lsls	r6, r5, #31
 8009b5c:	d576      	bpl.n	8009c4c <_vfprintf_r+0xf24>
 8009b5e:	2301      	movs	r3, #1
 8009b60:	6063      	str	r3, [r4, #4]
 8009b62:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009b64:	f8c4 9000 	str.w	r9, [r4]
 8009b68:	3301      	adds	r3, #1
 8009b6a:	9321      	str	r3, [sp, #132]	; 0x84
 8009b6c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009b6e:	3301      	adds	r3, #1
 8009b70:	2b07      	cmp	r3, #7
 8009b72:	9320      	str	r3, [sp, #128]	; 0x80
 8009b74:	dc36      	bgt.n	8009be4 <_vfprintf_r+0xebc>
 8009b76:	3408      	adds	r4, #8
 8009b78:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009b7a:	6023      	str	r3, [r4, #0]
 8009b7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b7e:	6063      	str	r3, [r4, #4]
 8009b80:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009b82:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009b84:	4413      	add	r3, r2
 8009b86:	9321      	str	r3, [sp, #132]	; 0x84
 8009b88:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009b8a:	3301      	adds	r3, #1
 8009b8c:	2b07      	cmp	r3, #7
 8009b8e:	9320      	str	r3, [sp, #128]	; 0x80
 8009b90:	dc31      	bgt.n	8009bf6 <_vfprintf_r+0xece>
 8009b92:	3408      	adds	r4, #8
 8009b94:	2300      	movs	r3, #0
 8009b96:	2200      	movs	r2, #0
 8009b98:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009b9c:	f7f6 ff90 	bl	8000ac0 <__aeabi_dcmpeq>
 8009ba0:	9b03      	ldr	r3, [sp, #12]
 8009ba2:	1e5e      	subs	r6, r3, #1
 8009ba4:	2800      	cmp	r0, #0
 8009ba6:	d12f      	bne.n	8009c08 <_vfprintf_r+0xee0>
 8009ba8:	f109 0301 	add.w	r3, r9, #1
 8009bac:	e884 0048 	stmia.w	r4, {r3, r6}
 8009bb0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009bb2:	9a03      	ldr	r2, [sp, #12]
 8009bb4:	3b01      	subs	r3, #1
 8009bb6:	4413      	add	r3, r2
 8009bb8:	9321      	str	r3, [sp, #132]	; 0x84
 8009bba:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009bbc:	3301      	adds	r3, #1
 8009bbe:	2b07      	cmp	r3, #7
 8009bc0:	9320      	str	r3, [sp, #128]	; 0x80
 8009bc2:	dd4a      	ble.n	8009c5a <_vfprintf_r+0xf32>
 8009bc4:	aa1f      	add	r2, sp, #124	; 0x7c
 8009bc6:	4641      	mov	r1, r8
 8009bc8:	4658      	mov	r0, fp
 8009bca:	f002 f898 	bl	800bcfe <__sprint_r>
 8009bce:	2800      	cmp	r0, #0
 8009bd0:	d165      	bne.n	8009c9e <_vfprintf_r+0xf76>
 8009bd2:	ac2c      	add	r4, sp, #176	; 0xb0
 8009bd4:	ab1b      	add	r3, sp, #108	; 0x6c
 8009bd6:	6023      	str	r3, [r4, #0]
 8009bd8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009bda:	6063      	str	r3, [r4, #4]
 8009bdc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009bde:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009be0:	4413      	add	r3, r2
 8009be2:	e41a      	b.n	800941a <_vfprintf_r+0x6f2>
 8009be4:	aa1f      	add	r2, sp, #124	; 0x7c
 8009be6:	4641      	mov	r1, r8
 8009be8:	4658      	mov	r0, fp
 8009bea:	f002 f888 	bl	800bcfe <__sprint_r>
 8009bee:	2800      	cmp	r0, #0
 8009bf0:	d155      	bne.n	8009c9e <_vfprintf_r+0xf76>
 8009bf2:	ac2c      	add	r4, sp, #176	; 0xb0
 8009bf4:	e7c0      	b.n	8009b78 <_vfprintf_r+0xe50>
 8009bf6:	aa1f      	add	r2, sp, #124	; 0x7c
 8009bf8:	4641      	mov	r1, r8
 8009bfa:	4658      	mov	r0, fp
 8009bfc:	f002 f87f 	bl	800bcfe <__sprint_r>
 8009c00:	2800      	cmp	r0, #0
 8009c02:	d14c      	bne.n	8009c9e <_vfprintf_r+0xf76>
 8009c04:	ac2c      	add	r4, sp, #176	; 0xb0
 8009c06:	e7c5      	b.n	8009b94 <_vfprintf_r+0xe6c>
 8009c08:	2e00      	cmp	r6, #0
 8009c0a:	dde3      	ble.n	8009bd4 <_vfprintf_r+0xeac>
 8009c0c:	4f60      	ldr	r7, [pc, #384]	; (8009d90 <_vfprintf_r+0x1068>)
 8009c0e:	f04f 0910 	mov.w	r9, #16
 8009c12:	2e10      	cmp	r6, #16
 8009c14:	6027      	str	r7, [r4, #0]
 8009c16:	dc04      	bgt.n	8009c22 <_vfprintf_r+0xefa>
 8009c18:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009c1a:	6066      	str	r6, [r4, #4]
 8009c1c:	441e      	add	r6, r3
 8009c1e:	9621      	str	r6, [sp, #132]	; 0x84
 8009c20:	e7cb      	b.n	8009bba <_vfprintf_r+0xe92>
 8009c22:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009c24:	f8c4 9004 	str.w	r9, [r4, #4]
 8009c28:	3310      	adds	r3, #16
 8009c2a:	9321      	str	r3, [sp, #132]	; 0x84
 8009c2c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009c2e:	3301      	adds	r3, #1
 8009c30:	2b07      	cmp	r3, #7
 8009c32:	9320      	str	r3, [sp, #128]	; 0x80
 8009c34:	dc02      	bgt.n	8009c3c <_vfprintf_r+0xf14>
 8009c36:	3408      	adds	r4, #8
 8009c38:	3e10      	subs	r6, #16
 8009c3a:	e7ea      	b.n	8009c12 <_vfprintf_r+0xeea>
 8009c3c:	aa1f      	add	r2, sp, #124	; 0x7c
 8009c3e:	4641      	mov	r1, r8
 8009c40:	4658      	mov	r0, fp
 8009c42:	f002 f85c 	bl	800bcfe <__sprint_r>
 8009c46:	bb50      	cbnz	r0, 8009c9e <_vfprintf_r+0xf76>
 8009c48:	ac2c      	add	r4, sp, #176	; 0xb0
 8009c4a:	e7f5      	b.n	8009c38 <_vfprintf_r+0xf10>
 8009c4c:	2301      	movs	r3, #1
 8009c4e:	6063      	str	r3, [r4, #4]
 8009c50:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009c52:	f8c4 9000 	str.w	r9, [r4]
 8009c56:	3301      	adds	r3, #1
 8009c58:	e7ae      	b.n	8009bb8 <_vfprintf_r+0xe90>
 8009c5a:	3408      	adds	r4, #8
 8009c5c:	e7ba      	b.n	8009bd4 <_vfprintf_r+0xeac>
 8009c5e:	3408      	adds	r4, #8
 8009c60:	f7ff bbeb 	b.w	800943a <_vfprintf_r+0x712>
 8009c64:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c66:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009c68:	1a9d      	subs	r5, r3, r2
 8009c6a:	2d00      	cmp	r5, #0
 8009c6c:	f77f abe8 	ble.w	8009440 <_vfprintf_r+0x718>
 8009c70:	2610      	movs	r6, #16
 8009c72:	4b48      	ldr	r3, [pc, #288]	; (8009d94 <_vfprintf_r+0x106c>)
 8009c74:	6023      	str	r3, [r4, #0]
 8009c76:	2d10      	cmp	r5, #16
 8009c78:	dc24      	bgt.n	8009cc4 <_vfprintf_r+0xf9c>
 8009c7a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009c7c:	6065      	str	r5, [r4, #4]
 8009c7e:	441d      	add	r5, r3
 8009c80:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009c82:	9521      	str	r5, [sp, #132]	; 0x84
 8009c84:	3301      	adds	r3, #1
 8009c86:	2b07      	cmp	r3, #7
 8009c88:	9320      	str	r3, [sp, #128]	; 0x80
 8009c8a:	f77f abd9 	ble.w	8009440 <_vfprintf_r+0x718>
 8009c8e:	aa1f      	add	r2, sp, #124	; 0x7c
 8009c90:	4641      	mov	r1, r8
 8009c92:	4658      	mov	r0, fp
 8009c94:	f002 f833 	bl	800bcfe <__sprint_r>
 8009c98:	2800      	cmp	r0, #0
 8009c9a:	f43f abd1 	beq.w	8009440 <_vfprintf_r+0x718>
 8009c9e:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8009ca2:	07d9      	lsls	r1, r3, #31
 8009ca4:	d407      	bmi.n	8009cb6 <_vfprintf_r+0xf8e>
 8009ca6:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8009caa:	059a      	lsls	r2, r3, #22
 8009cac:	d403      	bmi.n	8009cb6 <_vfprintf_r+0xf8e>
 8009cae:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8009cb2:	f001 fa66 	bl	800b182 <__retarget_lock_release_recursive>
 8009cb6:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8009cba:	065b      	lsls	r3, r3, #25
 8009cbc:	f57f a8af 	bpl.w	8008e1e <_vfprintf_r+0xf6>
 8009cc0:	f7ff b882 	b.w	8008dc8 <_vfprintf_r+0xa0>
 8009cc4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009cc6:	6066      	str	r6, [r4, #4]
 8009cc8:	3310      	adds	r3, #16
 8009cca:	9321      	str	r3, [sp, #132]	; 0x84
 8009ccc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009cce:	3301      	adds	r3, #1
 8009cd0:	2b07      	cmp	r3, #7
 8009cd2:	9320      	str	r3, [sp, #128]	; 0x80
 8009cd4:	dc02      	bgt.n	8009cdc <_vfprintf_r+0xfb4>
 8009cd6:	3408      	adds	r4, #8
 8009cd8:	3d10      	subs	r5, #16
 8009cda:	e7ca      	b.n	8009c72 <_vfprintf_r+0xf4a>
 8009cdc:	aa1f      	add	r2, sp, #124	; 0x7c
 8009cde:	4641      	mov	r1, r8
 8009ce0:	4658      	mov	r0, fp
 8009ce2:	f002 f80c 	bl	800bcfe <__sprint_r>
 8009ce6:	2800      	cmp	r0, #0
 8009ce8:	d1d9      	bne.n	8009c9e <_vfprintf_r+0xf76>
 8009cea:	ac2c      	add	r4, sp, #176	; 0xb0
 8009cec:	e7f4      	b.n	8009cd8 <_vfprintf_r+0xfb0>
 8009cee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009cf0:	b913      	cbnz	r3, 8009cf8 <_vfprintf_r+0xfd0>
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	9320      	str	r3, [sp, #128]	; 0x80
 8009cf6:	e7d2      	b.n	8009c9e <_vfprintf_r+0xf76>
 8009cf8:	aa1f      	add	r2, sp, #124	; 0x7c
 8009cfa:	4641      	mov	r1, r8
 8009cfc:	4658      	mov	r0, fp
 8009cfe:	f001 fffe 	bl	800bcfe <__sprint_r>
 8009d02:	2800      	cmp	r0, #0
 8009d04:	d0f5      	beq.n	8009cf2 <_vfprintf_r+0xfca>
 8009d06:	e7ca      	b.n	8009c9e <_vfprintf_r+0xf76>
 8009d08:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009d0c:	4610      	mov	r0, r2
 8009d0e:	4619      	mov	r1, r3
 8009d10:	f7f6 ff08 	bl	8000b24 <__aeabi_dcmpun>
 8009d14:	2800      	cmp	r0, #0
 8009d16:	f43f aa36 	beq.w	8009186 <_vfprintf_r+0x45e>
 8009d1a:	4b1f      	ldr	r3, [pc, #124]	; (8009d98 <_vfprintf_r+0x1070>)
 8009d1c:	4a1f      	ldr	r2, [pc, #124]	; (8009d9c <_vfprintf_r+0x1074>)
 8009d1e:	f7ff ba26 	b.w	800916e <_vfprintf_r+0x446>
 8009d22:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009d24:	1a1b      	subs	r3, r3, r0
 8009d26:	9303      	str	r3, [sp, #12]
 8009d28:	f7ff baa9 	b.w	800927e <_vfprintf_r+0x556>
 8009d2c:	ea56 0207 	orrs.w	r2, r6, r7
 8009d30:	9508      	str	r5, [sp, #32]
 8009d32:	f43f ac1e 	beq.w	8009572 <_vfprintf_r+0x84a>
 8009d36:	2b01      	cmp	r3, #1
 8009d38:	f43f ac8f 	beq.w	800965a <_vfprintf_r+0x932>
 8009d3c:	2b02      	cmp	r3, #2
 8009d3e:	f43f acaf 	beq.w	80096a0 <_vfprintf_r+0x978>
 8009d42:	ab2c      	add	r3, sp, #176	; 0xb0
 8009d44:	08f1      	lsrs	r1, r6, #3
 8009d46:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8009d4a:	08f8      	lsrs	r0, r7, #3
 8009d4c:	f006 0207 	and.w	r2, r6, #7
 8009d50:	4607      	mov	r7, r0
 8009d52:	460e      	mov	r6, r1
 8009d54:	3230      	adds	r2, #48	; 0x30
 8009d56:	ea56 0107 	orrs.w	r1, r6, r7
 8009d5a:	f103 39ff 	add.w	r9, r3, #4294967295
 8009d5e:	f803 2c01 	strb.w	r2, [r3, #-1]
 8009d62:	f47f ac78 	bne.w	8009656 <_vfprintf_r+0x92e>
 8009d66:	9908      	ldr	r1, [sp, #32]
 8009d68:	07cd      	lsls	r5, r1, #31
 8009d6a:	d506      	bpl.n	8009d7a <_vfprintf_r+0x1052>
 8009d6c:	2a30      	cmp	r2, #48	; 0x30
 8009d6e:	d004      	beq.n	8009d7a <_vfprintf_r+0x1052>
 8009d70:	2230      	movs	r2, #48	; 0x30
 8009d72:	f809 2c01 	strb.w	r2, [r9, #-1]
 8009d76:	f1a3 0902 	sub.w	r9, r3, #2
 8009d7a:	4656      	mov	r6, sl
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	f10d 0ab0 	add.w	sl, sp, #176	; 0xb0
 8009d82:	9d08      	ldr	r5, [sp, #32]
 8009d84:	9308      	str	r3, [sp, #32]
 8009d86:	ebaa 0a09 	sub.w	sl, sl, r9
 8009d8a:	f7ff bac6 	b.w	800931a <_vfprintf_r+0x5f2>
 8009d8e:	bf00      	nop
 8009d90:	0800c8d8 	.word	0x0800c8d8
 8009d94:	0800c8c8 	.word	0x0800c8c8
 8009d98:	0800c89c 	.word	0x0800c89c
 8009d9c:	0800c8a0 	.word	0x0800c8a0

08009da0 <__sbprintf>:
 8009da0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009da2:	460c      	mov	r4, r1
 8009da4:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8009da8:	461f      	mov	r7, r3
 8009daa:	8989      	ldrh	r1, [r1, #12]
 8009dac:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009dae:	9319      	str	r3, [sp, #100]	; 0x64
 8009db0:	89e3      	ldrh	r3, [r4, #14]
 8009db2:	f8ad 300e 	strh.w	r3, [sp, #14]
 8009db6:	f021 0102 	bic.w	r1, r1, #2
 8009dba:	6a23      	ldr	r3, [r4, #32]
 8009dbc:	f8ad 100c 	strh.w	r1, [sp, #12]
 8009dc0:	9308      	str	r3, [sp, #32]
 8009dc2:	a91a      	add	r1, sp, #104	; 0x68
 8009dc4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8009dc6:	930a      	str	r3, [sp, #40]	; 0x28
 8009dc8:	4615      	mov	r5, r2
 8009dca:	2300      	movs	r3, #0
 8009dcc:	4606      	mov	r6, r0
 8009dce:	9100      	str	r1, [sp, #0]
 8009dd0:	9104      	str	r1, [sp, #16]
 8009dd2:	a816      	add	r0, sp, #88	; 0x58
 8009dd4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009dd8:	9102      	str	r1, [sp, #8]
 8009dda:	9105      	str	r1, [sp, #20]
 8009ddc:	9306      	str	r3, [sp, #24]
 8009dde:	f001 f9cd 	bl	800b17c <__retarget_lock_init_recursive>
 8009de2:	462a      	mov	r2, r5
 8009de4:	463b      	mov	r3, r7
 8009de6:	4669      	mov	r1, sp
 8009de8:	4630      	mov	r0, r6
 8009dea:	f7fe ff9d 	bl	8008d28 <_vfprintf_r>
 8009dee:	1e05      	subs	r5, r0, #0
 8009df0:	db07      	blt.n	8009e02 <__sbprintf+0x62>
 8009df2:	4669      	mov	r1, sp
 8009df4:	4630      	mov	r0, r6
 8009df6:	f000 ff6f 	bl	800acd8 <_fflush_r>
 8009dfa:	2800      	cmp	r0, #0
 8009dfc:	bf18      	it	ne
 8009dfe:	f04f 35ff 	movne.w	r5, #4294967295
 8009e02:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8009e06:	9816      	ldr	r0, [sp, #88]	; 0x58
 8009e08:	065b      	lsls	r3, r3, #25
 8009e0a:	bf42      	ittt	mi
 8009e0c:	89a3      	ldrhmi	r3, [r4, #12]
 8009e0e:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8009e12:	81a3      	strhmi	r3, [r4, #12]
 8009e14:	f001 f9b3 	bl	800b17e <__retarget_lock_close_recursive>
 8009e18:	4628      	mov	r0, r5
 8009e1a:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8009e1e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009e20 <__swsetup_r>:
 8009e20:	4b32      	ldr	r3, [pc, #200]	; (8009eec <__swsetup_r+0xcc>)
 8009e22:	b570      	push	{r4, r5, r6, lr}
 8009e24:	681d      	ldr	r5, [r3, #0]
 8009e26:	4606      	mov	r6, r0
 8009e28:	460c      	mov	r4, r1
 8009e2a:	b125      	cbz	r5, 8009e36 <__swsetup_r+0x16>
 8009e2c:	69ab      	ldr	r3, [r5, #24]
 8009e2e:	b913      	cbnz	r3, 8009e36 <__swsetup_r+0x16>
 8009e30:	4628      	mov	r0, r5
 8009e32:	f000 ffe5 	bl	800ae00 <__sinit>
 8009e36:	4b2e      	ldr	r3, [pc, #184]	; (8009ef0 <__swsetup_r+0xd0>)
 8009e38:	429c      	cmp	r4, r3
 8009e3a:	d10f      	bne.n	8009e5c <__swsetup_r+0x3c>
 8009e3c:	686c      	ldr	r4, [r5, #4]
 8009e3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e42:	b29a      	uxth	r2, r3
 8009e44:	0715      	lsls	r5, r2, #28
 8009e46:	d42c      	bmi.n	8009ea2 <__swsetup_r+0x82>
 8009e48:	06d0      	lsls	r0, r2, #27
 8009e4a:	d411      	bmi.n	8009e70 <__swsetup_r+0x50>
 8009e4c:	2209      	movs	r2, #9
 8009e4e:	6032      	str	r2, [r6, #0]
 8009e50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e54:	81a3      	strh	r3, [r4, #12]
 8009e56:	f04f 30ff 	mov.w	r0, #4294967295
 8009e5a:	bd70      	pop	{r4, r5, r6, pc}
 8009e5c:	4b25      	ldr	r3, [pc, #148]	; (8009ef4 <__swsetup_r+0xd4>)
 8009e5e:	429c      	cmp	r4, r3
 8009e60:	d101      	bne.n	8009e66 <__swsetup_r+0x46>
 8009e62:	68ac      	ldr	r4, [r5, #8]
 8009e64:	e7eb      	b.n	8009e3e <__swsetup_r+0x1e>
 8009e66:	4b24      	ldr	r3, [pc, #144]	; (8009ef8 <__swsetup_r+0xd8>)
 8009e68:	429c      	cmp	r4, r3
 8009e6a:	bf08      	it	eq
 8009e6c:	68ec      	ldreq	r4, [r5, #12]
 8009e6e:	e7e6      	b.n	8009e3e <__swsetup_r+0x1e>
 8009e70:	0751      	lsls	r1, r2, #29
 8009e72:	d512      	bpl.n	8009e9a <__swsetup_r+0x7a>
 8009e74:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009e76:	b141      	cbz	r1, 8009e8a <__swsetup_r+0x6a>
 8009e78:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009e7c:	4299      	cmp	r1, r3
 8009e7e:	d002      	beq.n	8009e86 <__swsetup_r+0x66>
 8009e80:	4630      	mov	r0, r6
 8009e82:	f001 f893 	bl	800afac <_free_r>
 8009e86:	2300      	movs	r3, #0
 8009e88:	6363      	str	r3, [r4, #52]	; 0x34
 8009e8a:	89a3      	ldrh	r3, [r4, #12]
 8009e8c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009e90:	81a3      	strh	r3, [r4, #12]
 8009e92:	2300      	movs	r3, #0
 8009e94:	6063      	str	r3, [r4, #4]
 8009e96:	6923      	ldr	r3, [r4, #16]
 8009e98:	6023      	str	r3, [r4, #0]
 8009e9a:	89a3      	ldrh	r3, [r4, #12]
 8009e9c:	f043 0308 	orr.w	r3, r3, #8
 8009ea0:	81a3      	strh	r3, [r4, #12]
 8009ea2:	6923      	ldr	r3, [r4, #16]
 8009ea4:	b94b      	cbnz	r3, 8009eba <__swsetup_r+0x9a>
 8009ea6:	89a3      	ldrh	r3, [r4, #12]
 8009ea8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009eac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009eb0:	d003      	beq.n	8009eba <__swsetup_r+0x9a>
 8009eb2:	4621      	mov	r1, r4
 8009eb4:	4630      	mov	r0, r6
 8009eb6:	f001 f991 	bl	800b1dc <__smakebuf_r>
 8009eba:	89a2      	ldrh	r2, [r4, #12]
 8009ebc:	f012 0301 	ands.w	r3, r2, #1
 8009ec0:	d00c      	beq.n	8009edc <__swsetup_r+0xbc>
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	60a3      	str	r3, [r4, #8]
 8009ec6:	6963      	ldr	r3, [r4, #20]
 8009ec8:	425b      	negs	r3, r3
 8009eca:	61a3      	str	r3, [r4, #24]
 8009ecc:	6923      	ldr	r3, [r4, #16]
 8009ece:	b953      	cbnz	r3, 8009ee6 <__swsetup_r+0xc6>
 8009ed0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ed4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8009ed8:	d1ba      	bne.n	8009e50 <__swsetup_r+0x30>
 8009eda:	bd70      	pop	{r4, r5, r6, pc}
 8009edc:	0792      	lsls	r2, r2, #30
 8009ede:	bf58      	it	pl
 8009ee0:	6963      	ldrpl	r3, [r4, #20]
 8009ee2:	60a3      	str	r3, [r4, #8]
 8009ee4:	e7f2      	b.n	8009ecc <__swsetup_r+0xac>
 8009ee6:	2000      	movs	r0, #0
 8009ee8:	e7f7      	b.n	8009eda <__swsetup_r+0xba>
 8009eea:	bf00      	nop
 8009eec:	2000000c 	.word	0x2000000c
 8009ef0:	0800c918 	.word	0x0800c918
 8009ef4:	0800c938 	.word	0x0800c938
 8009ef8:	0800c8f8 	.word	0x0800c8f8

08009efc <quorem>:
 8009efc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f00:	6903      	ldr	r3, [r0, #16]
 8009f02:	690c      	ldr	r4, [r1, #16]
 8009f04:	429c      	cmp	r4, r3
 8009f06:	4680      	mov	r8, r0
 8009f08:	f300 8082 	bgt.w	800a010 <quorem+0x114>
 8009f0c:	3c01      	subs	r4, #1
 8009f0e:	f101 0714 	add.w	r7, r1, #20
 8009f12:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8009f16:	f100 0614 	add.w	r6, r0, #20
 8009f1a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8009f1e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8009f22:	eb06 030e 	add.w	r3, r6, lr
 8009f26:	3501      	adds	r5, #1
 8009f28:	eb07 090e 	add.w	r9, r7, lr
 8009f2c:	9301      	str	r3, [sp, #4]
 8009f2e:	fbb0 f5f5 	udiv	r5, r0, r5
 8009f32:	b395      	cbz	r5, 8009f9a <quorem+0x9e>
 8009f34:	f04f 0a00 	mov.w	sl, #0
 8009f38:	4638      	mov	r0, r7
 8009f3a:	46b4      	mov	ip, r6
 8009f3c:	46d3      	mov	fp, sl
 8009f3e:	f850 2b04 	ldr.w	r2, [r0], #4
 8009f42:	b293      	uxth	r3, r2
 8009f44:	fb05 a303 	mla	r3, r5, r3, sl
 8009f48:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009f4c:	b29b      	uxth	r3, r3
 8009f4e:	ebab 0303 	sub.w	r3, fp, r3
 8009f52:	0c12      	lsrs	r2, r2, #16
 8009f54:	f8bc b000 	ldrh.w	fp, [ip]
 8009f58:	fb05 a202 	mla	r2, r5, r2, sl
 8009f5c:	fa13 f38b 	uxtah	r3, r3, fp
 8009f60:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8009f64:	fa1f fb82 	uxth.w	fp, r2
 8009f68:	f8dc 2000 	ldr.w	r2, [ip]
 8009f6c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8009f70:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009f74:	b29b      	uxth	r3, r3
 8009f76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009f7a:	4581      	cmp	r9, r0
 8009f7c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8009f80:	f84c 3b04 	str.w	r3, [ip], #4
 8009f84:	d2db      	bcs.n	8009f3e <quorem+0x42>
 8009f86:	f856 300e 	ldr.w	r3, [r6, lr]
 8009f8a:	b933      	cbnz	r3, 8009f9a <quorem+0x9e>
 8009f8c:	9b01      	ldr	r3, [sp, #4]
 8009f8e:	3b04      	subs	r3, #4
 8009f90:	429e      	cmp	r6, r3
 8009f92:	461a      	mov	r2, r3
 8009f94:	d330      	bcc.n	8009ff8 <quorem+0xfc>
 8009f96:	f8c8 4010 	str.w	r4, [r8, #16]
 8009f9a:	4640      	mov	r0, r8
 8009f9c:	f001 fd95 	bl	800baca <__mcmp>
 8009fa0:	2800      	cmp	r0, #0
 8009fa2:	db25      	blt.n	8009ff0 <quorem+0xf4>
 8009fa4:	3501      	adds	r5, #1
 8009fa6:	4630      	mov	r0, r6
 8009fa8:	f04f 0e00 	mov.w	lr, #0
 8009fac:	f857 2b04 	ldr.w	r2, [r7], #4
 8009fb0:	f8d0 c000 	ldr.w	ip, [r0]
 8009fb4:	b293      	uxth	r3, r2
 8009fb6:	ebae 0303 	sub.w	r3, lr, r3
 8009fba:	0c12      	lsrs	r2, r2, #16
 8009fbc:	fa13 f38c 	uxtah	r3, r3, ip
 8009fc0:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8009fc4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009fc8:	b29b      	uxth	r3, r3
 8009fca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009fce:	45b9      	cmp	r9, r7
 8009fd0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8009fd4:	f840 3b04 	str.w	r3, [r0], #4
 8009fd8:	d2e8      	bcs.n	8009fac <quorem+0xb0>
 8009fda:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8009fde:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8009fe2:	b92a      	cbnz	r2, 8009ff0 <quorem+0xf4>
 8009fe4:	3b04      	subs	r3, #4
 8009fe6:	429e      	cmp	r6, r3
 8009fe8:	461a      	mov	r2, r3
 8009fea:	d30b      	bcc.n	800a004 <quorem+0x108>
 8009fec:	f8c8 4010 	str.w	r4, [r8, #16]
 8009ff0:	4628      	mov	r0, r5
 8009ff2:	b003      	add	sp, #12
 8009ff4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ff8:	6812      	ldr	r2, [r2, #0]
 8009ffa:	3b04      	subs	r3, #4
 8009ffc:	2a00      	cmp	r2, #0
 8009ffe:	d1ca      	bne.n	8009f96 <quorem+0x9a>
 800a000:	3c01      	subs	r4, #1
 800a002:	e7c5      	b.n	8009f90 <quorem+0x94>
 800a004:	6812      	ldr	r2, [r2, #0]
 800a006:	3b04      	subs	r3, #4
 800a008:	2a00      	cmp	r2, #0
 800a00a:	d1ef      	bne.n	8009fec <quorem+0xf0>
 800a00c:	3c01      	subs	r4, #1
 800a00e:	e7ea      	b.n	8009fe6 <quorem+0xea>
 800a010:	2000      	movs	r0, #0
 800a012:	e7ee      	b.n	8009ff2 <quorem+0xf6>
 800a014:	0000      	movs	r0, r0
	...

0800a018 <_dtoa_r>:
 800a018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a01c:	ec57 6b10 	vmov	r6, r7, d0
 800a020:	b097      	sub	sp, #92	; 0x5c
 800a022:	e9cd 6700 	strd	r6, r7, [sp]
 800a026:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a028:	9107      	str	r1, [sp, #28]
 800a02a:	4604      	mov	r4, r0
 800a02c:	920a      	str	r2, [sp, #40]	; 0x28
 800a02e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a030:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800a032:	b93e      	cbnz	r6, 800a044 <_dtoa_r+0x2c>
 800a034:	2010      	movs	r0, #16
 800a036:	f001 f911 	bl	800b25c <malloc>
 800a03a:	6260      	str	r0, [r4, #36]	; 0x24
 800a03c:	6046      	str	r6, [r0, #4]
 800a03e:	6086      	str	r6, [r0, #8]
 800a040:	6006      	str	r6, [r0, #0]
 800a042:	60c6      	str	r6, [r0, #12]
 800a044:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a046:	6819      	ldr	r1, [r3, #0]
 800a048:	b151      	cbz	r1, 800a060 <_dtoa_r+0x48>
 800a04a:	685a      	ldr	r2, [r3, #4]
 800a04c:	604a      	str	r2, [r1, #4]
 800a04e:	2301      	movs	r3, #1
 800a050:	4093      	lsls	r3, r2
 800a052:	608b      	str	r3, [r1, #8]
 800a054:	4620      	mov	r0, r4
 800a056:	f001 fb63 	bl	800b720 <_Bfree>
 800a05a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a05c:	2200      	movs	r2, #0
 800a05e:	601a      	str	r2, [r3, #0]
 800a060:	9b01      	ldr	r3, [sp, #4]
 800a062:	2b00      	cmp	r3, #0
 800a064:	bfbf      	itttt	lt
 800a066:	2301      	movlt	r3, #1
 800a068:	602b      	strlt	r3, [r5, #0]
 800a06a:	9b01      	ldrlt	r3, [sp, #4]
 800a06c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a070:	bfb2      	itee	lt
 800a072:	9301      	strlt	r3, [sp, #4]
 800a074:	2300      	movge	r3, #0
 800a076:	602b      	strge	r3, [r5, #0]
 800a078:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a07c:	4ba8      	ldr	r3, [pc, #672]	; (800a320 <_dtoa_r+0x308>)
 800a07e:	ea33 0308 	bics.w	r3, r3, r8
 800a082:	d11b      	bne.n	800a0bc <_dtoa_r+0xa4>
 800a084:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a086:	f242 730f 	movw	r3, #9999	; 0x270f
 800a08a:	6013      	str	r3, [r2, #0]
 800a08c:	9b00      	ldr	r3, [sp, #0]
 800a08e:	b923      	cbnz	r3, 800a09a <_dtoa_r+0x82>
 800a090:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800a094:	2800      	cmp	r0, #0
 800a096:	f000 8578 	beq.w	800ab8a <_dtoa_r+0xb72>
 800a09a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a09c:	b953      	cbnz	r3, 800a0b4 <_dtoa_r+0x9c>
 800a09e:	4ba1      	ldr	r3, [pc, #644]	; (800a324 <_dtoa_r+0x30c>)
 800a0a0:	e021      	b.n	800a0e6 <_dtoa_r+0xce>
 800a0a2:	4ba1      	ldr	r3, [pc, #644]	; (800a328 <_dtoa_r+0x310>)
 800a0a4:	9302      	str	r3, [sp, #8]
 800a0a6:	3308      	adds	r3, #8
 800a0a8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a0aa:	6013      	str	r3, [r2, #0]
 800a0ac:	9802      	ldr	r0, [sp, #8]
 800a0ae:	b017      	add	sp, #92	; 0x5c
 800a0b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0b4:	4b9b      	ldr	r3, [pc, #620]	; (800a324 <_dtoa_r+0x30c>)
 800a0b6:	9302      	str	r3, [sp, #8]
 800a0b8:	3303      	adds	r3, #3
 800a0ba:	e7f5      	b.n	800a0a8 <_dtoa_r+0x90>
 800a0bc:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	2300      	movs	r3, #0
 800a0c4:	4630      	mov	r0, r6
 800a0c6:	4639      	mov	r1, r7
 800a0c8:	f7f6 fcfa 	bl	8000ac0 <__aeabi_dcmpeq>
 800a0cc:	4681      	mov	r9, r0
 800a0ce:	b160      	cbz	r0, 800a0ea <_dtoa_r+0xd2>
 800a0d0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a0d2:	2301      	movs	r3, #1
 800a0d4:	6013      	str	r3, [r2, #0]
 800a0d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	f000 8553 	beq.w	800ab84 <_dtoa_r+0xb6c>
 800a0de:	4b93      	ldr	r3, [pc, #588]	; (800a32c <_dtoa_r+0x314>)
 800a0e0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a0e2:	6013      	str	r3, [r2, #0]
 800a0e4:	3b01      	subs	r3, #1
 800a0e6:	9302      	str	r3, [sp, #8]
 800a0e8:	e7e0      	b.n	800a0ac <_dtoa_r+0x94>
 800a0ea:	aa14      	add	r2, sp, #80	; 0x50
 800a0ec:	a915      	add	r1, sp, #84	; 0x54
 800a0ee:	ec47 6b10 	vmov	d0, r6, r7
 800a0f2:	4620      	mov	r0, r4
 800a0f4:	f001 fd61 	bl	800bbba <__d2b>
 800a0f8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a0fc:	4682      	mov	sl, r0
 800a0fe:	2d00      	cmp	r5, #0
 800a100:	d07e      	beq.n	800a200 <_dtoa_r+0x1e8>
 800a102:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a106:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800a10a:	4630      	mov	r0, r6
 800a10c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800a110:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a114:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 800a118:	2200      	movs	r2, #0
 800a11a:	4b85      	ldr	r3, [pc, #532]	; (800a330 <_dtoa_r+0x318>)
 800a11c:	f7f6 f8b4 	bl	8000288 <__aeabi_dsub>
 800a120:	a379      	add	r3, pc, #484	; (adr r3, 800a308 <_dtoa_r+0x2f0>)
 800a122:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a126:	f7f6 fa63 	bl	80005f0 <__aeabi_dmul>
 800a12a:	a379      	add	r3, pc, #484	; (adr r3, 800a310 <_dtoa_r+0x2f8>)
 800a12c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a130:	f7f6 f8ac 	bl	800028c <__adddf3>
 800a134:	4606      	mov	r6, r0
 800a136:	4628      	mov	r0, r5
 800a138:	460f      	mov	r7, r1
 800a13a:	f7f6 f9f3 	bl	8000524 <__aeabi_i2d>
 800a13e:	a376      	add	r3, pc, #472	; (adr r3, 800a318 <_dtoa_r+0x300>)
 800a140:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a144:	f7f6 fa54 	bl	80005f0 <__aeabi_dmul>
 800a148:	4602      	mov	r2, r0
 800a14a:	460b      	mov	r3, r1
 800a14c:	4630      	mov	r0, r6
 800a14e:	4639      	mov	r1, r7
 800a150:	f7f6 f89c 	bl	800028c <__adddf3>
 800a154:	4606      	mov	r6, r0
 800a156:	460f      	mov	r7, r1
 800a158:	f7f6 fcfa 	bl	8000b50 <__aeabi_d2iz>
 800a15c:	2200      	movs	r2, #0
 800a15e:	4683      	mov	fp, r0
 800a160:	2300      	movs	r3, #0
 800a162:	4630      	mov	r0, r6
 800a164:	4639      	mov	r1, r7
 800a166:	f7f6 fcb5 	bl	8000ad4 <__aeabi_dcmplt>
 800a16a:	b158      	cbz	r0, 800a184 <_dtoa_r+0x16c>
 800a16c:	4658      	mov	r0, fp
 800a16e:	f7f6 f9d9 	bl	8000524 <__aeabi_i2d>
 800a172:	4602      	mov	r2, r0
 800a174:	460b      	mov	r3, r1
 800a176:	4630      	mov	r0, r6
 800a178:	4639      	mov	r1, r7
 800a17a:	f7f6 fca1 	bl	8000ac0 <__aeabi_dcmpeq>
 800a17e:	b908      	cbnz	r0, 800a184 <_dtoa_r+0x16c>
 800a180:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a184:	f1bb 0f16 	cmp.w	fp, #22
 800a188:	d859      	bhi.n	800a23e <_dtoa_r+0x226>
 800a18a:	496a      	ldr	r1, [pc, #424]	; (800a334 <_dtoa_r+0x31c>)
 800a18c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800a190:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a194:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a198:	f7f6 fcba 	bl	8000b10 <__aeabi_dcmpgt>
 800a19c:	2800      	cmp	r0, #0
 800a19e:	d050      	beq.n	800a242 <_dtoa_r+0x22a>
 800a1a0:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	930e      	str	r3, [sp, #56]	; 0x38
 800a1a8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a1aa:	1b5d      	subs	r5, r3, r5
 800a1ac:	1e6b      	subs	r3, r5, #1
 800a1ae:	9306      	str	r3, [sp, #24]
 800a1b0:	bf45      	ittet	mi
 800a1b2:	f1c5 0301 	rsbmi	r3, r5, #1
 800a1b6:	9305      	strmi	r3, [sp, #20]
 800a1b8:	2300      	movpl	r3, #0
 800a1ba:	2300      	movmi	r3, #0
 800a1bc:	bf4c      	ite	mi
 800a1be:	9306      	strmi	r3, [sp, #24]
 800a1c0:	9305      	strpl	r3, [sp, #20]
 800a1c2:	f1bb 0f00 	cmp.w	fp, #0
 800a1c6:	db3e      	blt.n	800a246 <_dtoa_r+0x22e>
 800a1c8:	9b06      	ldr	r3, [sp, #24]
 800a1ca:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800a1ce:	445b      	add	r3, fp
 800a1d0:	9306      	str	r3, [sp, #24]
 800a1d2:	2300      	movs	r3, #0
 800a1d4:	9308      	str	r3, [sp, #32]
 800a1d6:	9b07      	ldr	r3, [sp, #28]
 800a1d8:	2b09      	cmp	r3, #9
 800a1da:	f200 80af 	bhi.w	800a33c <_dtoa_r+0x324>
 800a1de:	2b05      	cmp	r3, #5
 800a1e0:	bfc4      	itt	gt
 800a1e2:	3b04      	subgt	r3, #4
 800a1e4:	9307      	strgt	r3, [sp, #28]
 800a1e6:	9b07      	ldr	r3, [sp, #28]
 800a1e8:	f1a3 0302 	sub.w	r3, r3, #2
 800a1ec:	bfcc      	ite	gt
 800a1ee:	2600      	movgt	r6, #0
 800a1f0:	2601      	movle	r6, #1
 800a1f2:	2b03      	cmp	r3, #3
 800a1f4:	f200 80ae 	bhi.w	800a354 <_dtoa_r+0x33c>
 800a1f8:	e8df f003 	tbb	[pc, r3]
 800a1fc:	772f8482 	.word	0x772f8482
 800a200:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a202:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800a204:	441d      	add	r5, r3
 800a206:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a20a:	2b20      	cmp	r3, #32
 800a20c:	dd11      	ble.n	800a232 <_dtoa_r+0x21a>
 800a20e:	9a00      	ldr	r2, [sp, #0]
 800a210:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800a214:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800a218:	fa22 f000 	lsr.w	r0, r2, r0
 800a21c:	fa08 f303 	lsl.w	r3, r8, r3
 800a220:	4318      	orrs	r0, r3
 800a222:	f7f6 f96f 	bl	8000504 <__aeabi_ui2d>
 800a226:	2301      	movs	r3, #1
 800a228:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800a22c:	3d01      	subs	r5, #1
 800a22e:	9312      	str	r3, [sp, #72]	; 0x48
 800a230:	e772      	b.n	800a118 <_dtoa_r+0x100>
 800a232:	f1c3 0020 	rsb	r0, r3, #32
 800a236:	9b00      	ldr	r3, [sp, #0]
 800a238:	fa03 f000 	lsl.w	r0, r3, r0
 800a23c:	e7f1      	b.n	800a222 <_dtoa_r+0x20a>
 800a23e:	2301      	movs	r3, #1
 800a240:	e7b1      	b.n	800a1a6 <_dtoa_r+0x18e>
 800a242:	900e      	str	r0, [sp, #56]	; 0x38
 800a244:	e7b0      	b.n	800a1a8 <_dtoa_r+0x190>
 800a246:	9b05      	ldr	r3, [sp, #20]
 800a248:	eba3 030b 	sub.w	r3, r3, fp
 800a24c:	9305      	str	r3, [sp, #20]
 800a24e:	f1cb 0300 	rsb	r3, fp, #0
 800a252:	9308      	str	r3, [sp, #32]
 800a254:	2300      	movs	r3, #0
 800a256:	930b      	str	r3, [sp, #44]	; 0x2c
 800a258:	e7bd      	b.n	800a1d6 <_dtoa_r+0x1be>
 800a25a:	2301      	movs	r3, #1
 800a25c:	9309      	str	r3, [sp, #36]	; 0x24
 800a25e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a260:	2b00      	cmp	r3, #0
 800a262:	dd7a      	ble.n	800a35a <_dtoa_r+0x342>
 800a264:	9304      	str	r3, [sp, #16]
 800a266:	9303      	str	r3, [sp, #12]
 800a268:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a26a:	2200      	movs	r2, #0
 800a26c:	606a      	str	r2, [r5, #4]
 800a26e:	2104      	movs	r1, #4
 800a270:	f101 0214 	add.w	r2, r1, #20
 800a274:	429a      	cmp	r2, r3
 800a276:	d975      	bls.n	800a364 <_dtoa_r+0x34c>
 800a278:	6869      	ldr	r1, [r5, #4]
 800a27a:	4620      	mov	r0, r4
 800a27c:	f001 fa1c 	bl	800b6b8 <_Balloc>
 800a280:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a282:	6028      	str	r0, [r5, #0]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	9302      	str	r3, [sp, #8]
 800a288:	9b03      	ldr	r3, [sp, #12]
 800a28a:	2b0e      	cmp	r3, #14
 800a28c:	f200 80e5 	bhi.w	800a45a <_dtoa_r+0x442>
 800a290:	2e00      	cmp	r6, #0
 800a292:	f000 80e2 	beq.w	800a45a <_dtoa_r+0x442>
 800a296:	ed9d 7b00 	vldr	d7, [sp]
 800a29a:	f1bb 0f00 	cmp.w	fp, #0
 800a29e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800a2a2:	dd74      	ble.n	800a38e <_dtoa_r+0x376>
 800a2a4:	4a23      	ldr	r2, [pc, #140]	; (800a334 <_dtoa_r+0x31c>)
 800a2a6:	f00b 030f 	and.w	r3, fp, #15
 800a2aa:	ea4f 162b 	mov.w	r6, fp, asr #4
 800a2ae:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a2b2:	06f0      	lsls	r0, r6, #27
 800a2b4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a2b8:	d559      	bpl.n	800a36e <_dtoa_r+0x356>
 800a2ba:	4b1f      	ldr	r3, [pc, #124]	; (800a338 <_dtoa_r+0x320>)
 800a2bc:	ec51 0b17 	vmov	r0, r1, d7
 800a2c0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a2c4:	f7f6 fabe 	bl	8000844 <__aeabi_ddiv>
 800a2c8:	e9cd 0100 	strd	r0, r1, [sp]
 800a2cc:	f006 060f 	and.w	r6, r6, #15
 800a2d0:	2503      	movs	r5, #3
 800a2d2:	4f19      	ldr	r7, [pc, #100]	; (800a338 <_dtoa_r+0x320>)
 800a2d4:	2e00      	cmp	r6, #0
 800a2d6:	d14c      	bne.n	800a372 <_dtoa_r+0x35a>
 800a2d8:	4642      	mov	r2, r8
 800a2da:	464b      	mov	r3, r9
 800a2dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a2e0:	f7f6 fab0 	bl	8000844 <__aeabi_ddiv>
 800a2e4:	e9cd 0100 	strd	r0, r1, [sp]
 800a2e8:	e06a      	b.n	800a3c0 <_dtoa_r+0x3a8>
 800a2ea:	2301      	movs	r3, #1
 800a2ec:	9309      	str	r3, [sp, #36]	; 0x24
 800a2ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a2f0:	445b      	add	r3, fp
 800a2f2:	9304      	str	r3, [sp, #16]
 800a2f4:	3301      	adds	r3, #1
 800a2f6:	2b01      	cmp	r3, #1
 800a2f8:	9303      	str	r3, [sp, #12]
 800a2fa:	bfb8      	it	lt
 800a2fc:	2301      	movlt	r3, #1
 800a2fe:	e7b3      	b.n	800a268 <_dtoa_r+0x250>
 800a300:	2300      	movs	r3, #0
 800a302:	e7ab      	b.n	800a25c <_dtoa_r+0x244>
 800a304:	2300      	movs	r3, #0
 800a306:	e7f1      	b.n	800a2ec <_dtoa_r+0x2d4>
 800a308:	636f4361 	.word	0x636f4361
 800a30c:	3fd287a7 	.word	0x3fd287a7
 800a310:	8b60c8b3 	.word	0x8b60c8b3
 800a314:	3fc68a28 	.word	0x3fc68a28
 800a318:	509f79fb 	.word	0x509f79fb
 800a31c:	3fd34413 	.word	0x3fd34413
 800a320:	7ff00000 	.word	0x7ff00000
 800a324:	0800c8f1 	.word	0x0800c8f1
 800a328:	0800c8e8 	.word	0x0800c8e8
 800a32c:	0800c8c7 	.word	0x0800c8c7
 800a330:	3ff80000 	.word	0x3ff80000
 800a334:	0800c980 	.word	0x0800c980
 800a338:	0800c958 	.word	0x0800c958
 800a33c:	2601      	movs	r6, #1
 800a33e:	2300      	movs	r3, #0
 800a340:	9307      	str	r3, [sp, #28]
 800a342:	9609      	str	r6, [sp, #36]	; 0x24
 800a344:	f04f 33ff 	mov.w	r3, #4294967295
 800a348:	9304      	str	r3, [sp, #16]
 800a34a:	9303      	str	r3, [sp, #12]
 800a34c:	2200      	movs	r2, #0
 800a34e:	2312      	movs	r3, #18
 800a350:	920a      	str	r2, [sp, #40]	; 0x28
 800a352:	e789      	b.n	800a268 <_dtoa_r+0x250>
 800a354:	2301      	movs	r3, #1
 800a356:	9309      	str	r3, [sp, #36]	; 0x24
 800a358:	e7f4      	b.n	800a344 <_dtoa_r+0x32c>
 800a35a:	2301      	movs	r3, #1
 800a35c:	9304      	str	r3, [sp, #16]
 800a35e:	9303      	str	r3, [sp, #12]
 800a360:	461a      	mov	r2, r3
 800a362:	e7f5      	b.n	800a350 <_dtoa_r+0x338>
 800a364:	686a      	ldr	r2, [r5, #4]
 800a366:	3201      	adds	r2, #1
 800a368:	606a      	str	r2, [r5, #4]
 800a36a:	0049      	lsls	r1, r1, #1
 800a36c:	e780      	b.n	800a270 <_dtoa_r+0x258>
 800a36e:	2502      	movs	r5, #2
 800a370:	e7af      	b.n	800a2d2 <_dtoa_r+0x2ba>
 800a372:	07f1      	lsls	r1, r6, #31
 800a374:	d508      	bpl.n	800a388 <_dtoa_r+0x370>
 800a376:	4640      	mov	r0, r8
 800a378:	4649      	mov	r1, r9
 800a37a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a37e:	f7f6 f937 	bl	80005f0 <__aeabi_dmul>
 800a382:	3501      	adds	r5, #1
 800a384:	4680      	mov	r8, r0
 800a386:	4689      	mov	r9, r1
 800a388:	1076      	asrs	r6, r6, #1
 800a38a:	3708      	adds	r7, #8
 800a38c:	e7a2      	b.n	800a2d4 <_dtoa_r+0x2bc>
 800a38e:	f000 809d 	beq.w	800a4cc <_dtoa_r+0x4b4>
 800a392:	f1cb 0600 	rsb	r6, fp, #0
 800a396:	4b9f      	ldr	r3, [pc, #636]	; (800a614 <_dtoa_r+0x5fc>)
 800a398:	4f9f      	ldr	r7, [pc, #636]	; (800a618 <_dtoa_r+0x600>)
 800a39a:	f006 020f 	and.w	r2, r6, #15
 800a39e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a3a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a3aa:	f7f6 f921 	bl	80005f0 <__aeabi_dmul>
 800a3ae:	e9cd 0100 	strd	r0, r1, [sp]
 800a3b2:	1136      	asrs	r6, r6, #4
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	2502      	movs	r5, #2
 800a3b8:	2e00      	cmp	r6, #0
 800a3ba:	d17c      	bne.n	800a4b6 <_dtoa_r+0x49e>
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d191      	bne.n	800a2e4 <_dtoa_r+0x2cc>
 800a3c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	f000 8084 	beq.w	800a4d0 <_dtoa_r+0x4b8>
 800a3c8:	e9dd 8900 	ldrd	r8, r9, [sp]
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	4b93      	ldr	r3, [pc, #588]	; (800a61c <_dtoa_r+0x604>)
 800a3d0:	4640      	mov	r0, r8
 800a3d2:	4649      	mov	r1, r9
 800a3d4:	f7f6 fb7e 	bl	8000ad4 <__aeabi_dcmplt>
 800a3d8:	2800      	cmp	r0, #0
 800a3da:	d079      	beq.n	800a4d0 <_dtoa_r+0x4b8>
 800a3dc:	9b03      	ldr	r3, [sp, #12]
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d076      	beq.n	800a4d0 <_dtoa_r+0x4b8>
 800a3e2:	9b04      	ldr	r3, [sp, #16]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	dd34      	ble.n	800a452 <_dtoa_r+0x43a>
 800a3e8:	2200      	movs	r2, #0
 800a3ea:	4b8d      	ldr	r3, [pc, #564]	; (800a620 <_dtoa_r+0x608>)
 800a3ec:	4640      	mov	r0, r8
 800a3ee:	4649      	mov	r1, r9
 800a3f0:	f7f6 f8fe 	bl	80005f0 <__aeabi_dmul>
 800a3f4:	e9cd 0100 	strd	r0, r1, [sp]
 800a3f8:	9e04      	ldr	r6, [sp, #16]
 800a3fa:	f10b 37ff 	add.w	r7, fp, #4294967295
 800a3fe:	3501      	adds	r5, #1
 800a400:	4628      	mov	r0, r5
 800a402:	f7f6 f88f 	bl	8000524 <__aeabi_i2d>
 800a406:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a40a:	f7f6 f8f1 	bl	80005f0 <__aeabi_dmul>
 800a40e:	2200      	movs	r2, #0
 800a410:	4b84      	ldr	r3, [pc, #528]	; (800a624 <_dtoa_r+0x60c>)
 800a412:	f7f5 ff3b 	bl	800028c <__adddf3>
 800a416:	4680      	mov	r8, r0
 800a418:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 800a41c:	2e00      	cmp	r6, #0
 800a41e:	d15a      	bne.n	800a4d6 <_dtoa_r+0x4be>
 800a420:	2200      	movs	r2, #0
 800a422:	4b81      	ldr	r3, [pc, #516]	; (800a628 <_dtoa_r+0x610>)
 800a424:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a428:	f7f5 ff2e 	bl	8000288 <__aeabi_dsub>
 800a42c:	4642      	mov	r2, r8
 800a42e:	464b      	mov	r3, r9
 800a430:	e9cd 0100 	strd	r0, r1, [sp]
 800a434:	f7f6 fb6c 	bl	8000b10 <__aeabi_dcmpgt>
 800a438:	2800      	cmp	r0, #0
 800a43a:	f040 829b 	bne.w	800a974 <_dtoa_r+0x95c>
 800a43e:	4642      	mov	r2, r8
 800a440:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a444:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a448:	f7f6 fb44 	bl	8000ad4 <__aeabi_dcmplt>
 800a44c:	2800      	cmp	r0, #0
 800a44e:	f040 828f 	bne.w	800a970 <_dtoa_r+0x958>
 800a452:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a456:	e9cd 2300 	strd	r2, r3, [sp]
 800a45a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	f2c0 8150 	blt.w	800a702 <_dtoa_r+0x6ea>
 800a462:	f1bb 0f0e 	cmp.w	fp, #14
 800a466:	f300 814c 	bgt.w	800a702 <_dtoa_r+0x6ea>
 800a46a:	4b6a      	ldr	r3, [pc, #424]	; (800a614 <_dtoa_r+0x5fc>)
 800a46c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a470:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a474:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a476:	2b00      	cmp	r3, #0
 800a478:	f280 80da 	bge.w	800a630 <_dtoa_r+0x618>
 800a47c:	9b03      	ldr	r3, [sp, #12]
 800a47e:	2b00      	cmp	r3, #0
 800a480:	f300 80d6 	bgt.w	800a630 <_dtoa_r+0x618>
 800a484:	f040 8273 	bne.w	800a96e <_dtoa_r+0x956>
 800a488:	2200      	movs	r2, #0
 800a48a:	4b67      	ldr	r3, [pc, #412]	; (800a628 <_dtoa_r+0x610>)
 800a48c:	4640      	mov	r0, r8
 800a48e:	4649      	mov	r1, r9
 800a490:	f7f6 f8ae 	bl	80005f0 <__aeabi_dmul>
 800a494:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a498:	f7f6 fb30 	bl	8000afc <__aeabi_dcmpge>
 800a49c:	9e03      	ldr	r6, [sp, #12]
 800a49e:	4637      	mov	r7, r6
 800a4a0:	2800      	cmp	r0, #0
 800a4a2:	f040 824a 	bne.w	800a93a <_dtoa_r+0x922>
 800a4a6:	9b02      	ldr	r3, [sp, #8]
 800a4a8:	9a02      	ldr	r2, [sp, #8]
 800a4aa:	1c5d      	adds	r5, r3, #1
 800a4ac:	2331      	movs	r3, #49	; 0x31
 800a4ae:	7013      	strb	r3, [r2, #0]
 800a4b0:	f10b 0b01 	add.w	fp, fp, #1
 800a4b4:	e245      	b.n	800a942 <_dtoa_r+0x92a>
 800a4b6:	07f2      	lsls	r2, r6, #31
 800a4b8:	d505      	bpl.n	800a4c6 <_dtoa_r+0x4ae>
 800a4ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a4be:	f7f6 f897 	bl	80005f0 <__aeabi_dmul>
 800a4c2:	3501      	adds	r5, #1
 800a4c4:	2301      	movs	r3, #1
 800a4c6:	1076      	asrs	r6, r6, #1
 800a4c8:	3708      	adds	r7, #8
 800a4ca:	e775      	b.n	800a3b8 <_dtoa_r+0x3a0>
 800a4cc:	2502      	movs	r5, #2
 800a4ce:	e777      	b.n	800a3c0 <_dtoa_r+0x3a8>
 800a4d0:	465f      	mov	r7, fp
 800a4d2:	9e03      	ldr	r6, [sp, #12]
 800a4d4:	e794      	b.n	800a400 <_dtoa_r+0x3e8>
 800a4d6:	9a02      	ldr	r2, [sp, #8]
 800a4d8:	4b4e      	ldr	r3, [pc, #312]	; (800a614 <_dtoa_r+0x5fc>)
 800a4da:	4432      	add	r2, r6
 800a4dc:	9213      	str	r2, [sp, #76]	; 0x4c
 800a4de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a4e0:	1e71      	subs	r1, r6, #1
 800a4e2:	2a00      	cmp	r2, #0
 800a4e4:	d048      	beq.n	800a578 <_dtoa_r+0x560>
 800a4e6:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800a4ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4ee:	2000      	movs	r0, #0
 800a4f0:	494e      	ldr	r1, [pc, #312]	; (800a62c <_dtoa_r+0x614>)
 800a4f2:	f7f6 f9a7 	bl	8000844 <__aeabi_ddiv>
 800a4f6:	4642      	mov	r2, r8
 800a4f8:	464b      	mov	r3, r9
 800a4fa:	f7f5 fec5 	bl	8000288 <__aeabi_dsub>
 800a4fe:	9d02      	ldr	r5, [sp, #8]
 800a500:	4680      	mov	r8, r0
 800a502:	4689      	mov	r9, r1
 800a504:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a508:	f7f6 fb22 	bl	8000b50 <__aeabi_d2iz>
 800a50c:	4606      	mov	r6, r0
 800a50e:	f7f6 f809 	bl	8000524 <__aeabi_i2d>
 800a512:	4602      	mov	r2, r0
 800a514:	460b      	mov	r3, r1
 800a516:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a51a:	f7f5 feb5 	bl	8000288 <__aeabi_dsub>
 800a51e:	3630      	adds	r6, #48	; 0x30
 800a520:	f805 6b01 	strb.w	r6, [r5], #1
 800a524:	4642      	mov	r2, r8
 800a526:	464b      	mov	r3, r9
 800a528:	e9cd 0100 	strd	r0, r1, [sp]
 800a52c:	f7f6 fad2 	bl	8000ad4 <__aeabi_dcmplt>
 800a530:	2800      	cmp	r0, #0
 800a532:	d165      	bne.n	800a600 <_dtoa_r+0x5e8>
 800a534:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a538:	2000      	movs	r0, #0
 800a53a:	4938      	ldr	r1, [pc, #224]	; (800a61c <_dtoa_r+0x604>)
 800a53c:	f7f5 fea4 	bl	8000288 <__aeabi_dsub>
 800a540:	4642      	mov	r2, r8
 800a542:	464b      	mov	r3, r9
 800a544:	f7f6 fac6 	bl	8000ad4 <__aeabi_dcmplt>
 800a548:	2800      	cmp	r0, #0
 800a54a:	f040 80ba 	bne.w	800a6c2 <_dtoa_r+0x6aa>
 800a54e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a550:	429d      	cmp	r5, r3
 800a552:	f43f af7e 	beq.w	800a452 <_dtoa_r+0x43a>
 800a556:	2200      	movs	r2, #0
 800a558:	4b31      	ldr	r3, [pc, #196]	; (800a620 <_dtoa_r+0x608>)
 800a55a:	4640      	mov	r0, r8
 800a55c:	4649      	mov	r1, r9
 800a55e:	f7f6 f847 	bl	80005f0 <__aeabi_dmul>
 800a562:	2200      	movs	r2, #0
 800a564:	4680      	mov	r8, r0
 800a566:	4689      	mov	r9, r1
 800a568:	4b2d      	ldr	r3, [pc, #180]	; (800a620 <_dtoa_r+0x608>)
 800a56a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a56e:	f7f6 f83f 	bl	80005f0 <__aeabi_dmul>
 800a572:	e9cd 0100 	strd	r0, r1, [sp]
 800a576:	e7c5      	b.n	800a504 <_dtoa_r+0x4ec>
 800a578:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800a57c:	4642      	mov	r2, r8
 800a57e:	464b      	mov	r3, r9
 800a580:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a584:	f7f6 f834 	bl	80005f0 <__aeabi_dmul>
 800a588:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a58c:	9d02      	ldr	r5, [sp, #8]
 800a58e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a592:	f7f6 fadd 	bl	8000b50 <__aeabi_d2iz>
 800a596:	4606      	mov	r6, r0
 800a598:	f7f5 ffc4 	bl	8000524 <__aeabi_i2d>
 800a59c:	3630      	adds	r6, #48	; 0x30
 800a59e:	4602      	mov	r2, r0
 800a5a0:	460b      	mov	r3, r1
 800a5a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a5a6:	f7f5 fe6f 	bl	8000288 <__aeabi_dsub>
 800a5aa:	f805 6b01 	strb.w	r6, [r5], #1
 800a5ae:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a5b0:	42ab      	cmp	r3, r5
 800a5b2:	4680      	mov	r8, r0
 800a5b4:	4689      	mov	r9, r1
 800a5b6:	f04f 0200 	mov.w	r2, #0
 800a5ba:	d125      	bne.n	800a608 <_dtoa_r+0x5f0>
 800a5bc:	4b1b      	ldr	r3, [pc, #108]	; (800a62c <_dtoa_r+0x614>)
 800a5be:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a5c2:	f7f5 fe63 	bl	800028c <__adddf3>
 800a5c6:	4602      	mov	r2, r0
 800a5c8:	460b      	mov	r3, r1
 800a5ca:	4640      	mov	r0, r8
 800a5cc:	4649      	mov	r1, r9
 800a5ce:	f7f6 fa9f 	bl	8000b10 <__aeabi_dcmpgt>
 800a5d2:	2800      	cmp	r0, #0
 800a5d4:	d175      	bne.n	800a6c2 <_dtoa_r+0x6aa>
 800a5d6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a5da:	2000      	movs	r0, #0
 800a5dc:	4913      	ldr	r1, [pc, #76]	; (800a62c <_dtoa_r+0x614>)
 800a5de:	f7f5 fe53 	bl	8000288 <__aeabi_dsub>
 800a5e2:	4602      	mov	r2, r0
 800a5e4:	460b      	mov	r3, r1
 800a5e6:	4640      	mov	r0, r8
 800a5e8:	4649      	mov	r1, r9
 800a5ea:	f7f6 fa73 	bl	8000ad4 <__aeabi_dcmplt>
 800a5ee:	2800      	cmp	r0, #0
 800a5f0:	f43f af2f 	beq.w	800a452 <_dtoa_r+0x43a>
 800a5f4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a5f8:	2b30      	cmp	r3, #48	; 0x30
 800a5fa:	f105 32ff 	add.w	r2, r5, #4294967295
 800a5fe:	d001      	beq.n	800a604 <_dtoa_r+0x5ec>
 800a600:	46bb      	mov	fp, r7
 800a602:	e04d      	b.n	800a6a0 <_dtoa_r+0x688>
 800a604:	4615      	mov	r5, r2
 800a606:	e7f5      	b.n	800a5f4 <_dtoa_r+0x5dc>
 800a608:	4b05      	ldr	r3, [pc, #20]	; (800a620 <_dtoa_r+0x608>)
 800a60a:	f7f5 fff1 	bl	80005f0 <__aeabi_dmul>
 800a60e:	e9cd 0100 	strd	r0, r1, [sp]
 800a612:	e7bc      	b.n	800a58e <_dtoa_r+0x576>
 800a614:	0800c980 	.word	0x0800c980
 800a618:	0800c958 	.word	0x0800c958
 800a61c:	3ff00000 	.word	0x3ff00000
 800a620:	40240000 	.word	0x40240000
 800a624:	401c0000 	.word	0x401c0000
 800a628:	40140000 	.word	0x40140000
 800a62c:	3fe00000 	.word	0x3fe00000
 800a630:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a634:	9d02      	ldr	r5, [sp, #8]
 800a636:	4642      	mov	r2, r8
 800a638:	464b      	mov	r3, r9
 800a63a:	4630      	mov	r0, r6
 800a63c:	4639      	mov	r1, r7
 800a63e:	f7f6 f901 	bl	8000844 <__aeabi_ddiv>
 800a642:	f7f6 fa85 	bl	8000b50 <__aeabi_d2iz>
 800a646:	9000      	str	r0, [sp, #0]
 800a648:	f7f5 ff6c 	bl	8000524 <__aeabi_i2d>
 800a64c:	4642      	mov	r2, r8
 800a64e:	464b      	mov	r3, r9
 800a650:	f7f5 ffce 	bl	80005f0 <__aeabi_dmul>
 800a654:	4602      	mov	r2, r0
 800a656:	460b      	mov	r3, r1
 800a658:	4630      	mov	r0, r6
 800a65a:	4639      	mov	r1, r7
 800a65c:	f7f5 fe14 	bl	8000288 <__aeabi_dsub>
 800a660:	9e00      	ldr	r6, [sp, #0]
 800a662:	9f03      	ldr	r7, [sp, #12]
 800a664:	3630      	adds	r6, #48	; 0x30
 800a666:	f805 6b01 	strb.w	r6, [r5], #1
 800a66a:	9e02      	ldr	r6, [sp, #8]
 800a66c:	1bae      	subs	r6, r5, r6
 800a66e:	42b7      	cmp	r7, r6
 800a670:	4602      	mov	r2, r0
 800a672:	460b      	mov	r3, r1
 800a674:	d138      	bne.n	800a6e8 <_dtoa_r+0x6d0>
 800a676:	f7f5 fe09 	bl	800028c <__adddf3>
 800a67a:	4606      	mov	r6, r0
 800a67c:	460f      	mov	r7, r1
 800a67e:	4602      	mov	r2, r0
 800a680:	460b      	mov	r3, r1
 800a682:	4640      	mov	r0, r8
 800a684:	4649      	mov	r1, r9
 800a686:	f7f6 fa25 	bl	8000ad4 <__aeabi_dcmplt>
 800a68a:	b9c8      	cbnz	r0, 800a6c0 <_dtoa_r+0x6a8>
 800a68c:	4632      	mov	r2, r6
 800a68e:	463b      	mov	r3, r7
 800a690:	4640      	mov	r0, r8
 800a692:	4649      	mov	r1, r9
 800a694:	f7f6 fa14 	bl	8000ac0 <__aeabi_dcmpeq>
 800a698:	b110      	cbz	r0, 800a6a0 <_dtoa_r+0x688>
 800a69a:	9b00      	ldr	r3, [sp, #0]
 800a69c:	07db      	lsls	r3, r3, #31
 800a69e:	d40f      	bmi.n	800a6c0 <_dtoa_r+0x6a8>
 800a6a0:	4651      	mov	r1, sl
 800a6a2:	4620      	mov	r0, r4
 800a6a4:	f001 f83c 	bl	800b720 <_Bfree>
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a6ac:	702b      	strb	r3, [r5, #0]
 800a6ae:	f10b 0301 	add.w	r3, fp, #1
 800a6b2:	6013      	str	r3, [r2, #0]
 800a6b4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	f43f acf8 	beq.w	800a0ac <_dtoa_r+0x94>
 800a6bc:	601d      	str	r5, [r3, #0]
 800a6be:	e4f5      	b.n	800a0ac <_dtoa_r+0x94>
 800a6c0:	465f      	mov	r7, fp
 800a6c2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a6c6:	2a39      	cmp	r2, #57	; 0x39
 800a6c8:	f105 33ff 	add.w	r3, r5, #4294967295
 800a6cc:	d106      	bne.n	800a6dc <_dtoa_r+0x6c4>
 800a6ce:	9a02      	ldr	r2, [sp, #8]
 800a6d0:	429a      	cmp	r2, r3
 800a6d2:	d107      	bne.n	800a6e4 <_dtoa_r+0x6cc>
 800a6d4:	2330      	movs	r3, #48	; 0x30
 800a6d6:	7013      	strb	r3, [r2, #0]
 800a6d8:	3701      	adds	r7, #1
 800a6da:	4613      	mov	r3, r2
 800a6dc:	781a      	ldrb	r2, [r3, #0]
 800a6de:	3201      	adds	r2, #1
 800a6e0:	701a      	strb	r2, [r3, #0]
 800a6e2:	e78d      	b.n	800a600 <_dtoa_r+0x5e8>
 800a6e4:	461d      	mov	r5, r3
 800a6e6:	e7ec      	b.n	800a6c2 <_dtoa_r+0x6aa>
 800a6e8:	2200      	movs	r2, #0
 800a6ea:	4ba4      	ldr	r3, [pc, #656]	; (800a97c <_dtoa_r+0x964>)
 800a6ec:	f7f5 ff80 	bl	80005f0 <__aeabi_dmul>
 800a6f0:	2200      	movs	r2, #0
 800a6f2:	2300      	movs	r3, #0
 800a6f4:	4606      	mov	r6, r0
 800a6f6:	460f      	mov	r7, r1
 800a6f8:	f7f6 f9e2 	bl	8000ac0 <__aeabi_dcmpeq>
 800a6fc:	2800      	cmp	r0, #0
 800a6fe:	d09a      	beq.n	800a636 <_dtoa_r+0x61e>
 800a700:	e7ce      	b.n	800a6a0 <_dtoa_r+0x688>
 800a702:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a704:	2a00      	cmp	r2, #0
 800a706:	f000 80cd 	beq.w	800a8a4 <_dtoa_r+0x88c>
 800a70a:	9a07      	ldr	r2, [sp, #28]
 800a70c:	2a01      	cmp	r2, #1
 800a70e:	f300 80af 	bgt.w	800a870 <_dtoa_r+0x858>
 800a712:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a714:	2a00      	cmp	r2, #0
 800a716:	f000 80a7 	beq.w	800a868 <_dtoa_r+0x850>
 800a71a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a71e:	9e08      	ldr	r6, [sp, #32]
 800a720:	9d05      	ldr	r5, [sp, #20]
 800a722:	9a05      	ldr	r2, [sp, #20]
 800a724:	441a      	add	r2, r3
 800a726:	9205      	str	r2, [sp, #20]
 800a728:	9a06      	ldr	r2, [sp, #24]
 800a72a:	2101      	movs	r1, #1
 800a72c:	441a      	add	r2, r3
 800a72e:	4620      	mov	r0, r4
 800a730:	9206      	str	r2, [sp, #24]
 800a732:	f001 f895 	bl	800b860 <__i2b>
 800a736:	4607      	mov	r7, r0
 800a738:	2d00      	cmp	r5, #0
 800a73a:	dd0c      	ble.n	800a756 <_dtoa_r+0x73e>
 800a73c:	9b06      	ldr	r3, [sp, #24]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	dd09      	ble.n	800a756 <_dtoa_r+0x73e>
 800a742:	42ab      	cmp	r3, r5
 800a744:	9a05      	ldr	r2, [sp, #20]
 800a746:	bfa8      	it	ge
 800a748:	462b      	movge	r3, r5
 800a74a:	1ad2      	subs	r2, r2, r3
 800a74c:	9205      	str	r2, [sp, #20]
 800a74e:	9a06      	ldr	r2, [sp, #24]
 800a750:	1aed      	subs	r5, r5, r3
 800a752:	1ad3      	subs	r3, r2, r3
 800a754:	9306      	str	r3, [sp, #24]
 800a756:	9b08      	ldr	r3, [sp, #32]
 800a758:	b1f3      	cbz	r3, 800a798 <_dtoa_r+0x780>
 800a75a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	f000 80a5 	beq.w	800a8ac <_dtoa_r+0x894>
 800a762:	2e00      	cmp	r6, #0
 800a764:	dd10      	ble.n	800a788 <_dtoa_r+0x770>
 800a766:	4639      	mov	r1, r7
 800a768:	4632      	mov	r2, r6
 800a76a:	4620      	mov	r0, r4
 800a76c:	f001 f90e 	bl	800b98c <__pow5mult>
 800a770:	4652      	mov	r2, sl
 800a772:	4601      	mov	r1, r0
 800a774:	4607      	mov	r7, r0
 800a776:	4620      	mov	r0, r4
 800a778:	f001 f87b 	bl	800b872 <__multiply>
 800a77c:	4651      	mov	r1, sl
 800a77e:	4680      	mov	r8, r0
 800a780:	4620      	mov	r0, r4
 800a782:	f000 ffcd 	bl	800b720 <_Bfree>
 800a786:	46c2      	mov	sl, r8
 800a788:	9b08      	ldr	r3, [sp, #32]
 800a78a:	1b9a      	subs	r2, r3, r6
 800a78c:	d004      	beq.n	800a798 <_dtoa_r+0x780>
 800a78e:	4651      	mov	r1, sl
 800a790:	4620      	mov	r0, r4
 800a792:	f001 f8fb 	bl	800b98c <__pow5mult>
 800a796:	4682      	mov	sl, r0
 800a798:	2101      	movs	r1, #1
 800a79a:	4620      	mov	r0, r4
 800a79c:	f001 f860 	bl	800b860 <__i2b>
 800a7a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	4606      	mov	r6, r0
 800a7a6:	f340 8083 	ble.w	800a8b0 <_dtoa_r+0x898>
 800a7aa:	461a      	mov	r2, r3
 800a7ac:	4601      	mov	r1, r0
 800a7ae:	4620      	mov	r0, r4
 800a7b0:	f001 f8ec 	bl	800b98c <__pow5mult>
 800a7b4:	9b07      	ldr	r3, [sp, #28]
 800a7b6:	2b01      	cmp	r3, #1
 800a7b8:	4606      	mov	r6, r0
 800a7ba:	dd7c      	ble.n	800a8b6 <_dtoa_r+0x89e>
 800a7bc:	f04f 0800 	mov.w	r8, #0
 800a7c0:	6933      	ldr	r3, [r6, #16]
 800a7c2:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a7c6:	6918      	ldr	r0, [r3, #16]
 800a7c8:	f000 fffc 	bl	800b7c4 <__hi0bits>
 800a7cc:	f1c0 0020 	rsb	r0, r0, #32
 800a7d0:	9b06      	ldr	r3, [sp, #24]
 800a7d2:	4418      	add	r0, r3
 800a7d4:	f010 001f 	ands.w	r0, r0, #31
 800a7d8:	f000 8096 	beq.w	800a908 <_dtoa_r+0x8f0>
 800a7dc:	f1c0 0320 	rsb	r3, r0, #32
 800a7e0:	2b04      	cmp	r3, #4
 800a7e2:	f340 8087 	ble.w	800a8f4 <_dtoa_r+0x8dc>
 800a7e6:	9b05      	ldr	r3, [sp, #20]
 800a7e8:	f1c0 001c 	rsb	r0, r0, #28
 800a7ec:	4403      	add	r3, r0
 800a7ee:	9305      	str	r3, [sp, #20]
 800a7f0:	9b06      	ldr	r3, [sp, #24]
 800a7f2:	4405      	add	r5, r0
 800a7f4:	4403      	add	r3, r0
 800a7f6:	9306      	str	r3, [sp, #24]
 800a7f8:	9b05      	ldr	r3, [sp, #20]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	dd05      	ble.n	800a80a <_dtoa_r+0x7f2>
 800a7fe:	4651      	mov	r1, sl
 800a800:	461a      	mov	r2, r3
 800a802:	4620      	mov	r0, r4
 800a804:	f001 f910 	bl	800ba28 <__lshift>
 800a808:	4682      	mov	sl, r0
 800a80a:	9b06      	ldr	r3, [sp, #24]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	dd05      	ble.n	800a81c <_dtoa_r+0x804>
 800a810:	4631      	mov	r1, r6
 800a812:	461a      	mov	r2, r3
 800a814:	4620      	mov	r0, r4
 800a816:	f001 f907 	bl	800ba28 <__lshift>
 800a81a:	4606      	mov	r6, r0
 800a81c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d074      	beq.n	800a90c <_dtoa_r+0x8f4>
 800a822:	4631      	mov	r1, r6
 800a824:	4650      	mov	r0, sl
 800a826:	f001 f950 	bl	800baca <__mcmp>
 800a82a:	2800      	cmp	r0, #0
 800a82c:	da6e      	bge.n	800a90c <_dtoa_r+0x8f4>
 800a82e:	2300      	movs	r3, #0
 800a830:	4651      	mov	r1, sl
 800a832:	220a      	movs	r2, #10
 800a834:	4620      	mov	r0, r4
 800a836:	f000 ff8a 	bl	800b74e <__multadd>
 800a83a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a83c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a840:	4682      	mov	sl, r0
 800a842:	2b00      	cmp	r3, #0
 800a844:	f000 81a8 	beq.w	800ab98 <_dtoa_r+0xb80>
 800a848:	2300      	movs	r3, #0
 800a84a:	4639      	mov	r1, r7
 800a84c:	220a      	movs	r2, #10
 800a84e:	4620      	mov	r0, r4
 800a850:	f000 ff7d 	bl	800b74e <__multadd>
 800a854:	9b04      	ldr	r3, [sp, #16]
 800a856:	2b00      	cmp	r3, #0
 800a858:	4607      	mov	r7, r0
 800a85a:	f300 80c8 	bgt.w	800a9ee <_dtoa_r+0x9d6>
 800a85e:	9b07      	ldr	r3, [sp, #28]
 800a860:	2b02      	cmp	r3, #2
 800a862:	f340 80c4 	ble.w	800a9ee <_dtoa_r+0x9d6>
 800a866:	e059      	b.n	800a91c <_dtoa_r+0x904>
 800a868:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a86a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a86e:	e756      	b.n	800a71e <_dtoa_r+0x706>
 800a870:	9b03      	ldr	r3, [sp, #12]
 800a872:	1e5e      	subs	r6, r3, #1
 800a874:	9b08      	ldr	r3, [sp, #32]
 800a876:	42b3      	cmp	r3, r6
 800a878:	bfbf      	itttt	lt
 800a87a:	9b08      	ldrlt	r3, [sp, #32]
 800a87c:	9608      	strlt	r6, [sp, #32]
 800a87e:	1af2      	sublt	r2, r6, r3
 800a880:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 800a882:	bfb6      	itet	lt
 800a884:	189b      	addlt	r3, r3, r2
 800a886:	1b9e      	subge	r6, r3, r6
 800a888:	930b      	strlt	r3, [sp, #44]	; 0x2c
 800a88a:	9b03      	ldr	r3, [sp, #12]
 800a88c:	bfb8      	it	lt
 800a88e:	2600      	movlt	r6, #0
 800a890:	2b00      	cmp	r3, #0
 800a892:	bfb9      	ittee	lt
 800a894:	9b05      	ldrlt	r3, [sp, #20]
 800a896:	9a03      	ldrlt	r2, [sp, #12]
 800a898:	9d05      	ldrge	r5, [sp, #20]
 800a89a:	9b03      	ldrge	r3, [sp, #12]
 800a89c:	bfbc      	itt	lt
 800a89e:	1a9d      	sublt	r5, r3, r2
 800a8a0:	2300      	movlt	r3, #0
 800a8a2:	e73e      	b.n	800a722 <_dtoa_r+0x70a>
 800a8a4:	9e08      	ldr	r6, [sp, #32]
 800a8a6:	9d05      	ldr	r5, [sp, #20]
 800a8a8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a8aa:	e745      	b.n	800a738 <_dtoa_r+0x720>
 800a8ac:	9a08      	ldr	r2, [sp, #32]
 800a8ae:	e76e      	b.n	800a78e <_dtoa_r+0x776>
 800a8b0:	9b07      	ldr	r3, [sp, #28]
 800a8b2:	2b01      	cmp	r3, #1
 800a8b4:	dc19      	bgt.n	800a8ea <_dtoa_r+0x8d2>
 800a8b6:	9b00      	ldr	r3, [sp, #0]
 800a8b8:	b9bb      	cbnz	r3, 800a8ea <_dtoa_r+0x8d2>
 800a8ba:	9b01      	ldr	r3, [sp, #4]
 800a8bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a8c0:	b99b      	cbnz	r3, 800a8ea <_dtoa_r+0x8d2>
 800a8c2:	9b01      	ldr	r3, [sp, #4]
 800a8c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a8c8:	0d1b      	lsrs	r3, r3, #20
 800a8ca:	051b      	lsls	r3, r3, #20
 800a8cc:	b183      	cbz	r3, 800a8f0 <_dtoa_r+0x8d8>
 800a8ce:	9b05      	ldr	r3, [sp, #20]
 800a8d0:	3301      	adds	r3, #1
 800a8d2:	9305      	str	r3, [sp, #20]
 800a8d4:	9b06      	ldr	r3, [sp, #24]
 800a8d6:	3301      	adds	r3, #1
 800a8d8:	9306      	str	r3, [sp, #24]
 800a8da:	f04f 0801 	mov.w	r8, #1
 800a8de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	f47f af6d 	bne.w	800a7c0 <_dtoa_r+0x7a8>
 800a8e6:	2001      	movs	r0, #1
 800a8e8:	e772      	b.n	800a7d0 <_dtoa_r+0x7b8>
 800a8ea:	f04f 0800 	mov.w	r8, #0
 800a8ee:	e7f6      	b.n	800a8de <_dtoa_r+0x8c6>
 800a8f0:	4698      	mov	r8, r3
 800a8f2:	e7f4      	b.n	800a8de <_dtoa_r+0x8c6>
 800a8f4:	d080      	beq.n	800a7f8 <_dtoa_r+0x7e0>
 800a8f6:	9a05      	ldr	r2, [sp, #20]
 800a8f8:	331c      	adds	r3, #28
 800a8fa:	441a      	add	r2, r3
 800a8fc:	9205      	str	r2, [sp, #20]
 800a8fe:	9a06      	ldr	r2, [sp, #24]
 800a900:	441a      	add	r2, r3
 800a902:	441d      	add	r5, r3
 800a904:	4613      	mov	r3, r2
 800a906:	e776      	b.n	800a7f6 <_dtoa_r+0x7de>
 800a908:	4603      	mov	r3, r0
 800a90a:	e7f4      	b.n	800a8f6 <_dtoa_r+0x8de>
 800a90c:	9b03      	ldr	r3, [sp, #12]
 800a90e:	2b00      	cmp	r3, #0
 800a910:	dc36      	bgt.n	800a980 <_dtoa_r+0x968>
 800a912:	9b07      	ldr	r3, [sp, #28]
 800a914:	2b02      	cmp	r3, #2
 800a916:	dd33      	ble.n	800a980 <_dtoa_r+0x968>
 800a918:	9b03      	ldr	r3, [sp, #12]
 800a91a:	9304      	str	r3, [sp, #16]
 800a91c:	9b04      	ldr	r3, [sp, #16]
 800a91e:	b963      	cbnz	r3, 800a93a <_dtoa_r+0x922>
 800a920:	4631      	mov	r1, r6
 800a922:	2205      	movs	r2, #5
 800a924:	4620      	mov	r0, r4
 800a926:	f000 ff12 	bl	800b74e <__multadd>
 800a92a:	4601      	mov	r1, r0
 800a92c:	4606      	mov	r6, r0
 800a92e:	4650      	mov	r0, sl
 800a930:	f001 f8cb 	bl	800baca <__mcmp>
 800a934:	2800      	cmp	r0, #0
 800a936:	f73f adb6 	bgt.w	800a4a6 <_dtoa_r+0x48e>
 800a93a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a93c:	9d02      	ldr	r5, [sp, #8]
 800a93e:	ea6f 0b03 	mvn.w	fp, r3
 800a942:	2300      	movs	r3, #0
 800a944:	9303      	str	r3, [sp, #12]
 800a946:	4631      	mov	r1, r6
 800a948:	4620      	mov	r0, r4
 800a94a:	f000 fee9 	bl	800b720 <_Bfree>
 800a94e:	2f00      	cmp	r7, #0
 800a950:	f43f aea6 	beq.w	800a6a0 <_dtoa_r+0x688>
 800a954:	9b03      	ldr	r3, [sp, #12]
 800a956:	b12b      	cbz	r3, 800a964 <_dtoa_r+0x94c>
 800a958:	42bb      	cmp	r3, r7
 800a95a:	d003      	beq.n	800a964 <_dtoa_r+0x94c>
 800a95c:	4619      	mov	r1, r3
 800a95e:	4620      	mov	r0, r4
 800a960:	f000 fede 	bl	800b720 <_Bfree>
 800a964:	4639      	mov	r1, r7
 800a966:	4620      	mov	r0, r4
 800a968:	f000 feda 	bl	800b720 <_Bfree>
 800a96c:	e698      	b.n	800a6a0 <_dtoa_r+0x688>
 800a96e:	2600      	movs	r6, #0
 800a970:	4637      	mov	r7, r6
 800a972:	e7e2      	b.n	800a93a <_dtoa_r+0x922>
 800a974:	46bb      	mov	fp, r7
 800a976:	4637      	mov	r7, r6
 800a978:	e595      	b.n	800a4a6 <_dtoa_r+0x48e>
 800a97a:	bf00      	nop
 800a97c:	40240000 	.word	0x40240000
 800a980:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a982:	bb93      	cbnz	r3, 800a9ea <_dtoa_r+0x9d2>
 800a984:	9b03      	ldr	r3, [sp, #12]
 800a986:	9304      	str	r3, [sp, #16]
 800a988:	9d02      	ldr	r5, [sp, #8]
 800a98a:	4631      	mov	r1, r6
 800a98c:	4650      	mov	r0, sl
 800a98e:	f7ff fab5 	bl	8009efc <quorem>
 800a992:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a996:	f805 9b01 	strb.w	r9, [r5], #1
 800a99a:	9b02      	ldr	r3, [sp, #8]
 800a99c:	9a04      	ldr	r2, [sp, #16]
 800a99e:	1aeb      	subs	r3, r5, r3
 800a9a0:	429a      	cmp	r2, r3
 800a9a2:	f300 80dc 	bgt.w	800ab5e <_dtoa_r+0xb46>
 800a9a6:	9b02      	ldr	r3, [sp, #8]
 800a9a8:	2a01      	cmp	r2, #1
 800a9aa:	bfac      	ite	ge
 800a9ac:	189b      	addge	r3, r3, r2
 800a9ae:	3301      	addlt	r3, #1
 800a9b0:	4698      	mov	r8, r3
 800a9b2:	2300      	movs	r3, #0
 800a9b4:	9303      	str	r3, [sp, #12]
 800a9b6:	4651      	mov	r1, sl
 800a9b8:	2201      	movs	r2, #1
 800a9ba:	4620      	mov	r0, r4
 800a9bc:	f001 f834 	bl	800ba28 <__lshift>
 800a9c0:	4631      	mov	r1, r6
 800a9c2:	4682      	mov	sl, r0
 800a9c4:	f001 f881 	bl	800baca <__mcmp>
 800a9c8:	2800      	cmp	r0, #0
 800a9ca:	f300 808d 	bgt.w	800aae8 <_dtoa_r+0xad0>
 800a9ce:	d103      	bne.n	800a9d8 <_dtoa_r+0x9c0>
 800a9d0:	f019 0f01 	tst.w	r9, #1
 800a9d4:	f040 8088 	bne.w	800aae8 <_dtoa_r+0xad0>
 800a9d8:	4645      	mov	r5, r8
 800a9da:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a9de:	2b30      	cmp	r3, #48	; 0x30
 800a9e0:	f105 32ff 	add.w	r2, r5, #4294967295
 800a9e4:	d1af      	bne.n	800a946 <_dtoa_r+0x92e>
 800a9e6:	4615      	mov	r5, r2
 800a9e8:	e7f7      	b.n	800a9da <_dtoa_r+0x9c2>
 800a9ea:	9b03      	ldr	r3, [sp, #12]
 800a9ec:	9304      	str	r3, [sp, #16]
 800a9ee:	2d00      	cmp	r5, #0
 800a9f0:	dd05      	ble.n	800a9fe <_dtoa_r+0x9e6>
 800a9f2:	4639      	mov	r1, r7
 800a9f4:	462a      	mov	r2, r5
 800a9f6:	4620      	mov	r0, r4
 800a9f8:	f001 f816 	bl	800ba28 <__lshift>
 800a9fc:	4607      	mov	r7, r0
 800a9fe:	f1b8 0f00 	cmp.w	r8, #0
 800aa02:	d04c      	beq.n	800aa9e <_dtoa_r+0xa86>
 800aa04:	6879      	ldr	r1, [r7, #4]
 800aa06:	4620      	mov	r0, r4
 800aa08:	f000 fe56 	bl	800b6b8 <_Balloc>
 800aa0c:	693a      	ldr	r2, [r7, #16]
 800aa0e:	3202      	adds	r2, #2
 800aa10:	4605      	mov	r5, r0
 800aa12:	0092      	lsls	r2, r2, #2
 800aa14:	f107 010c 	add.w	r1, r7, #12
 800aa18:	300c      	adds	r0, #12
 800aa1a:	f000 fe35 	bl	800b688 <memcpy>
 800aa1e:	2201      	movs	r2, #1
 800aa20:	4629      	mov	r1, r5
 800aa22:	4620      	mov	r0, r4
 800aa24:	f001 f800 	bl	800ba28 <__lshift>
 800aa28:	9b00      	ldr	r3, [sp, #0]
 800aa2a:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800aa2e:	9703      	str	r7, [sp, #12]
 800aa30:	f003 0301 	and.w	r3, r3, #1
 800aa34:	4607      	mov	r7, r0
 800aa36:	9305      	str	r3, [sp, #20]
 800aa38:	4631      	mov	r1, r6
 800aa3a:	4650      	mov	r0, sl
 800aa3c:	f7ff fa5e 	bl	8009efc <quorem>
 800aa40:	9903      	ldr	r1, [sp, #12]
 800aa42:	4605      	mov	r5, r0
 800aa44:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800aa48:	4650      	mov	r0, sl
 800aa4a:	f001 f83e 	bl	800baca <__mcmp>
 800aa4e:	463a      	mov	r2, r7
 800aa50:	9000      	str	r0, [sp, #0]
 800aa52:	4631      	mov	r1, r6
 800aa54:	4620      	mov	r0, r4
 800aa56:	f001 f852 	bl	800bafe <__mdiff>
 800aa5a:	68c3      	ldr	r3, [r0, #12]
 800aa5c:	4602      	mov	r2, r0
 800aa5e:	bb03      	cbnz	r3, 800aaa2 <_dtoa_r+0xa8a>
 800aa60:	4601      	mov	r1, r0
 800aa62:	9006      	str	r0, [sp, #24]
 800aa64:	4650      	mov	r0, sl
 800aa66:	f001 f830 	bl	800baca <__mcmp>
 800aa6a:	9a06      	ldr	r2, [sp, #24]
 800aa6c:	4603      	mov	r3, r0
 800aa6e:	4611      	mov	r1, r2
 800aa70:	4620      	mov	r0, r4
 800aa72:	9306      	str	r3, [sp, #24]
 800aa74:	f000 fe54 	bl	800b720 <_Bfree>
 800aa78:	9b06      	ldr	r3, [sp, #24]
 800aa7a:	b9a3      	cbnz	r3, 800aaa6 <_dtoa_r+0xa8e>
 800aa7c:	9a07      	ldr	r2, [sp, #28]
 800aa7e:	b992      	cbnz	r2, 800aaa6 <_dtoa_r+0xa8e>
 800aa80:	9a05      	ldr	r2, [sp, #20]
 800aa82:	b982      	cbnz	r2, 800aaa6 <_dtoa_r+0xa8e>
 800aa84:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800aa88:	d029      	beq.n	800aade <_dtoa_r+0xac6>
 800aa8a:	9b00      	ldr	r3, [sp, #0]
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	dd01      	ble.n	800aa94 <_dtoa_r+0xa7c>
 800aa90:	f105 0931 	add.w	r9, r5, #49	; 0x31
 800aa94:	f108 0501 	add.w	r5, r8, #1
 800aa98:	f888 9000 	strb.w	r9, [r8]
 800aa9c:	e753      	b.n	800a946 <_dtoa_r+0x92e>
 800aa9e:	4638      	mov	r0, r7
 800aaa0:	e7c2      	b.n	800aa28 <_dtoa_r+0xa10>
 800aaa2:	2301      	movs	r3, #1
 800aaa4:	e7e3      	b.n	800aa6e <_dtoa_r+0xa56>
 800aaa6:	9a00      	ldr	r2, [sp, #0]
 800aaa8:	2a00      	cmp	r2, #0
 800aaaa:	db04      	blt.n	800aab6 <_dtoa_r+0xa9e>
 800aaac:	d125      	bne.n	800aafa <_dtoa_r+0xae2>
 800aaae:	9a07      	ldr	r2, [sp, #28]
 800aab0:	bb1a      	cbnz	r2, 800aafa <_dtoa_r+0xae2>
 800aab2:	9a05      	ldr	r2, [sp, #20]
 800aab4:	bb0a      	cbnz	r2, 800aafa <_dtoa_r+0xae2>
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	ddec      	ble.n	800aa94 <_dtoa_r+0xa7c>
 800aaba:	4651      	mov	r1, sl
 800aabc:	2201      	movs	r2, #1
 800aabe:	4620      	mov	r0, r4
 800aac0:	f000 ffb2 	bl	800ba28 <__lshift>
 800aac4:	4631      	mov	r1, r6
 800aac6:	4682      	mov	sl, r0
 800aac8:	f000 ffff 	bl	800baca <__mcmp>
 800aacc:	2800      	cmp	r0, #0
 800aace:	dc03      	bgt.n	800aad8 <_dtoa_r+0xac0>
 800aad0:	d1e0      	bne.n	800aa94 <_dtoa_r+0xa7c>
 800aad2:	f019 0f01 	tst.w	r9, #1
 800aad6:	d0dd      	beq.n	800aa94 <_dtoa_r+0xa7c>
 800aad8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800aadc:	d1d8      	bne.n	800aa90 <_dtoa_r+0xa78>
 800aade:	2339      	movs	r3, #57	; 0x39
 800aae0:	f888 3000 	strb.w	r3, [r8]
 800aae4:	f108 0801 	add.w	r8, r8, #1
 800aae8:	4645      	mov	r5, r8
 800aaea:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800aaee:	2b39      	cmp	r3, #57	; 0x39
 800aaf0:	f105 32ff 	add.w	r2, r5, #4294967295
 800aaf4:	d03b      	beq.n	800ab6e <_dtoa_r+0xb56>
 800aaf6:	3301      	adds	r3, #1
 800aaf8:	e040      	b.n	800ab7c <_dtoa_r+0xb64>
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	f108 0501 	add.w	r5, r8, #1
 800ab00:	dd05      	ble.n	800ab0e <_dtoa_r+0xaf6>
 800ab02:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ab06:	d0ea      	beq.n	800aade <_dtoa_r+0xac6>
 800ab08:	f109 0901 	add.w	r9, r9, #1
 800ab0c:	e7c4      	b.n	800aa98 <_dtoa_r+0xa80>
 800ab0e:	9b02      	ldr	r3, [sp, #8]
 800ab10:	9a04      	ldr	r2, [sp, #16]
 800ab12:	f805 9c01 	strb.w	r9, [r5, #-1]
 800ab16:	1aeb      	subs	r3, r5, r3
 800ab18:	4293      	cmp	r3, r2
 800ab1a:	46a8      	mov	r8, r5
 800ab1c:	f43f af4b 	beq.w	800a9b6 <_dtoa_r+0x99e>
 800ab20:	4651      	mov	r1, sl
 800ab22:	2300      	movs	r3, #0
 800ab24:	220a      	movs	r2, #10
 800ab26:	4620      	mov	r0, r4
 800ab28:	f000 fe11 	bl	800b74e <__multadd>
 800ab2c:	9b03      	ldr	r3, [sp, #12]
 800ab2e:	9903      	ldr	r1, [sp, #12]
 800ab30:	42bb      	cmp	r3, r7
 800ab32:	4682      	mov	sl, r0
 800ab34:	f04f 0300 	mov.w	r3, #0
 800ab38:	f04f 020a 	mov.w	r2, #10
 800ab3c:	4620      	mov	r0, r4
 800ab3e:	d104      	bne.n	800ab4a <_dtoa_r+0xb32>
 800ab40:	f000 fe05 	bl	800b74e <__multadd>
 800ab44:	9003      	str	r0, [sp, #12]
 800ab46:	4607      	mov	r7, r0
 800ab48:	e776      	b.n	800aa38 <_dtoa_r+0xa20>
 800ab4a:	f000 fe00 	bl	800b74e <__multadd>
 800ab4e:	2300      	movs	r3, #0
 800ab50:	9003      	str	r0, [sp, #12]
 800ab52:	220a      	movs	r2, #10
 800ab54:	4639      	mov	r1, r7
 800ab56:	4620      	mov	r0, r4
 800ab58:	f000 fdf9 	bl	800b74e <__multadd>
 800ab5c:	e7f3      	b.n	800ab46 <_dtoa_r+0xb2e>
 800ab5e:	4651      	mov	r1, sl
 800ab60:	2300      	movs	r3, #0
 800ab62:	220a      	movs	r2, #10
 800ab64:	4620      	mov	r0, r4
 800ab66:	f000 fdf2 	bl	800b74e <__multadd>
 800ab6a:	4682      	mov	sl, r0
 800ab6c:	e70d      	b.n	800a98a <_dtoa_r+0x972>
 800ab6e:	9b02      	ldr	r3, [sp, #8]
 800ab70:	4293      	cmp	r3, r2
 800ab72:	d105      	bne.n	800ab80 <_dtoa_r+0xb68>
 800ab74:	9a02      	ldr	r2, [sp, #8]
 800ab76:	f10b 0b01 	add.w	fp, fp, #1
 800ab7a:	2331      	movs	r3, #49	; 0x31
 800ab7c:	7013      	strb	r3, [r2, #0]
 800ab7e:	e6e2      	b.n	800a946 <_dtoa_r+0x92e>
 800ab80:	4615      	mov	r5, r2
 800ab82:	e7b2      	b.n	800aaea <_dtoa_r+0xad2>
 800ab84:	4b09      	ldr	r3, [pc, #36]	; (800abac <_dtoa_r+0xb94>)
 800ab86:	f7ff baae 	b.w	800a0e6 <_dtoa_r+0xce>
 800ab8a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	f47f aa88 	bne.w	800a0a2 <_dtoa_r+0x8a>
 800ab92:	4b07      	ldr	r3, [pc, #28]	; (800abb0 <_dtoa_r+0xb98>)
 800ab94:	f7ff baa7 	b.w	800a0e6 <_dtoa_r+0xce>
 800ab98:	9b04      	ldr	r3, [sp, #16]
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	f73f aef4 	bgt.w	800a988 <_dtoa_r+0x970>
 800aba0:	9b07      	ldr	r3, [sp, #28]
 800aba2:	2b02      	cmp	r3, #2
 800aba4:	f77f aef0 	ble.w	800a988 <_dtoa_r+0x970>
 800aba8:	e6b8      	b.n	800a91c <_dtoa_r+0x904>
 800abaa:	bf00      	nop
 800abac:	0800c8c6 	.word	0x0800c8c6
 800abb0:	0800c8e8 	.word	0x0800c8e8

0800abb4 <__sflush_r>:
 800abb4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800abb8:	b293      	uxth	r3, r2
 800abba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abbe:	4605      	mov	r5, r0
 800abc0:	0718      	lsls	r0, r3, #28
 800abc2:	460c      	mov	r4, r1
 800abc4:	d461      	bmi.n	800ac8a <__sflush_r+0xd6>
 800abc6:	684b      	ldr	r3, [r1, #4]
 800abc8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800abcc:	2b00      	cmp	r3, #0
 800abce:	818a      	strh	r2, [r1, #12]
 800abd0:	dc05      	bgt.n	800abde <__sflush_r+0x2a>
 800abd2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	dc02      	bgt.n	800abde <__sflush_r+0x2a>
 800abd8:	2000      	movs	r0, #0
 800abda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800abde:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800abe0:	2e00      	cmp	r6, #0
 800abe2:	d0f9      	beq.n	800abd8 <__sflush_r+0x24>
 800abe4:	2300      	movs	r3, #0
 800abe6:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800abea:	682f      	ldr	r7, [r5, #0]
 800abec:	602b      	str	r3, [r5, #0]
 800abee:	d037      	beq.n	800ac60 <__sflush_r+0xac>
 800abf0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800abf2:	89a3      	ldrh	r3, [r4, #12]
 800abf4:	075a      	lsls	r2, r3, #29
 800abf6:	d505      	bpl.n	800ac04 <__sflush_r+0x50>
 800abf8:	6863      	ldr	r3, [r4, #4]
 800abfa:	1ac0      	subs	r0, r0, r3
 800abfc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800abfe:	b10b      	cbz	r3, 800ac04 <__sflush_r+0x50>
 800ac00:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ac02:	1ac0      	subs	r0, r0, r3
 800ac04:	2300      	movs	r3, #0
 800ac06:	4602      	mov	r2, r0
 800ac08:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ac0a:	6a21      	ldr	r1, [r4, #32]
 800ac0c:	4628      	mov	r0, r5
 800ac0e:	47b0      	blx	r6
 800ac10:	1c43      	adds	r3, r0, #1
 800ac12:	89a3      	ldrh	r3, [r4, #12]
 800ac14:	d106      	bne.n	800ac24 <__sflush_r+0x70>
 800ac16:	6829      	ldr	r1, [r5, #0]
 800ac18:	291d      	cmp	r1, #29
 800ac1a:	d84f      	bhi.n	800acbc <__sflush_r+0x108>
 800ac1c:	4a2d      	ldr	r2, [pc, #180]	; (800acd4 <__sflush_r+0x120>)
 800ac1e:	40ca      	lsrs	r2, r1
 800ac20:	07d6      	lsls	r6, r2, #31
 800ac22:	d54b      	bpl.n	800acbc <__sflush_r+0x108>
 800ac24:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ac28:	b21b      	sxth	r3, r3
 800ac2a:	2200      	movs	r2, #0
 800ac2c:	6062      	str	r2, [r4, #4]
 800ac2e:	04d9      	lsls	r1, r3, #19
 800ac30:	6922      	ldr	r2, [r4, #16]
 800ac32:	81a3      	strh	r3, [r4, #12]
 800ac34:	6022      	str	r2, [r4, #0]
 800ac36:	d504      	bpl.n	800ac42 <__sflush_r+0x8e>
 800ac38:	1c42      	adds	r2, r0, #1
 800ac3a:	d101      	bne.n	800ac40 <__sflush_r+0x8c>
 800ac3c:	682b      	ldr	r3, [r5, #0]
 800ac3e:	b903      	cbnz	r3, 800ac42 <__sflush_r+0x8e>
 800ac40:	6560      	str	r0, [r4, #84]	; 0x54
 800ac42:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ac44:	602f      	str	r7, [r5, #0]
 800ac46:	2900      	cmp	r1, #0
 800ac48:	d0c6      	beq.n	800abd8 <__sflush_r+0x24>
 800ac4a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ac4e:	4299      	cmp	r1, r3
 800ac50:	d002      	beq.n	800ac58 <__sflush_r+0xa4>
 800ac52:	4628      	mov	r0, r5
 800ac54:	f000 f9aa 	bl	800afac <_free_r>
 800ac58:	2000      	movs	r0, #0
 800ac5a:	6360      	str	r0, [r4, #52]	; 0x34
 800ac5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac60:	6a21      	ldr	r1, [r4, #32]
 800ac62:	2301      	movs	r3, #1
 800ac64:	4628      	mov	r0, r5
 800ac66:	47b0      	blx	r6
 800ac68:	1c41      	adds	r1, r0, #1
 800ac6a:	d1c2      	bne.n	800abf2 <__sflush_r+0x3e>
 800ac6c:	682b      	ldr	r3, [r5, #0]
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d0bf      	beq.n	800abf2 <__sflush_r+0x3e>
 800ac72:	2b1d      	cmp	r3, #29
 800ac74:	d001      	beq.n	800ac7a <__sflush_r+0xc6>
 800ac76:	2b16      	cmp	r3, #22
 800ac78:	d101      	bne.n	800ac7e <__sflush_r+0xca>
 800ac7a:	602f      	str	r7, [r5, #0]
 800ac7c:	e7ac      	b.n	800abd8 <__sflush_r+0x24>
 800ac7e:	89a3      	ldrh	r3, [r4, #12]
 800ac80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ac84:	81a3      	strh	r3, [r4, #12]
 800ac86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac8a:	690f      	ldr	r7, [r1, #16]
 800ac8c:	2f00      	cmp	r7, #0
 800ac8e:	d0a3      	beq.n	800abd8 <__sflush_r+0x24>
 800ac90:	079b      	lsls	r3, r3, #30
 800ac92:	680e      	ldr	r6, [r1, #0]
 800ac94:	bf08      	it	eq
 800ac96:	694b      	ldreq	r3, [r1, #20]
 800ac98:	600f      	str	r7, [r1, #0]
 800ac9a:	bf18      	it	ne
 800ac9c:	2300      	movne	r3, #0
 800ac9e:	eba6 0807 	sub.w	r8, r6, r7
 800aca2:	608b      	str	r3, [r1, #8]
 800aca4:	f1b8 0f00 	cmp.w	r8, #0
 800aca8:	dd96      	ble.n	800abd8 <__sflush_r+0x24>
 800acaa:	4643      	mov	r3, r8
 800acac:	463a      	mov	r2, r7
 800acae:	6a21      	ldr	r1, [r4, #32]
 800acb0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800acb2:	4628      	mov	r0, r5
 800acb4:	47b0      	blx	r6
 800acb6:	2800      	cmp	r0, #0
 800acb8:	dc07      	bgt.n	800acca <__sflush_r+0x116>
 800acba:	89a3      	ldrh	r3, [r4, #12]
 800acbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800acc0:	81a3      	strh	r3, [r4, #12]
 800acc2:	f04f 30ff 	mov.w	r0, #4294967295
 800acc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800acca:	4407      	add	r7, r0
 800accc:	eba8 0800 	sub.w	r8, r8, r0
 800acd0:	e7e8      	b.n	800aca4 <__sflush_r+0xf0>
 800acd2:	bf00      	nop
 800acd4:	20400001 	.word	0x20400001

0800acd8 <_fflush_r>:
 800acd8:	b538      	push	{r3, r4, r5, lr}
 800acda:	690b      	ldr	r3, [r1, #16]
 800acdc:	4605      	mov	r5, r0
 800acde:	460c      	mov	r4, r1
 800ace0:	b913      	cbnz	r3, 800ace8 <_fflush_r+0x10>
 800ace2:	2500      	movs	r5, #0
 800ace4:	4628      	mov	r0, r5
 800ace6:	bd38      	pop	{r3, r4, r5, pc}
 800ace8:	b118      	cbz	r0, 800acf2 <_fflush_r+0x1a>
 800acea:	6983      	ldr	r3, [r0, #24]
 800acec:	b90b      	cbnz	r3, 800acf2 <_fflush_r+0x1a>
 800acee:	f000 f887 	bl	800ae00 <__sinit>
 800acf2:	4b14      	ldr	r3, [pc, #80]	; (800ad44 <_fflush_r+0x6c>)
 800acf4:	429c      	cmp	r4, r3
 800acf6:	d11b      	bne.n	800ad30 <_fflush_r+0x58>
 800acf8:	686c      	ldr	r4, [r5, #4]
 800acfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d0ef      	beq.n	800ace2 <_fflush_r+0xa>
 800ad02:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ad04:	07d0      	lsls	r0, r2, #31
 800ad06:	d404      	bmi.n	800ad12 <_fflush_r+0x3a>
 800ad08:	0599      	lsls	r1, r3, #22
 800ad0a:	d402      	bmi.n	800ad12 <_fflush_r+0x3a>
 800ad0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ad0e:	f000 fa37 	bl	800b180 <__retarget_lock_acquire_recursive>
 800ad12:	4628      	mov	r0, r5
 800ad14:	4621      	mov	r1, r4
 800ad16:	f7ff ff4d 	bl	800abb4 <__sflush_r>
 800ad1a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ad1c:	07da      	lsls	r2, r3, #31
 800ad1e:	4605      	mov	r5, r0
 800ad20:	d4e0      	bmi.n	800ace4 <_fflush_r+0xc>
 800ad22:	89a3      	ldrh	r3, [r4, #12]
 800ad24:	059b      	lsls	r3, r3, #22
 800ad26:	d4dd      	bmi.n	800ace4 <_fflush_r+0xc>
 800ad28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ad2a:	f000 fa2a 	bl	800b182 <__retarget_lock_release_recursive>
 800ad2e:	e7d9      	b.n	800ace4 <_fflush_r+0xc>
 800ad30:	4b05      	ldr	r3, [pc, #20]	; (800ad48 <_fflush_r+0x70>)
 800ad32:	429c      	cmp	r4, r3
 800ad34:	d101      	bne.n	800ad3a <_fflush_r+0x62>
 800ad36:	68ac      	ldr	r4, [r5, #8]
 800ad38:	e7df      	b.n	800acfa <_fflush_r+0x22>
 800ad3a:	4b04      	ldr	r3, [pc, #16]	; (800ad4c <_fflush_r+0x74>)
 800ad3c:	429c      	cmp	r4, r3
 800ad3e:	bf08      	it	eq
 800ad40:	68ec      	ldreq	r4, [r5, #12]
 800ad42:	e7da      	b.n	800acfa <_fflush_r+0x22>
 800ad44:	0800c918 	.word	0x0800c918
 800ad48:	0800c938 	.word	0x0800c938
 800ad4c:	0800c8f8 	.word	0x0800c8f8

0800ad50 <_cleanup_r>:
 800ad50:	4901      	ldr	r1, [pc, #4]	; (800ad58 <_cleanup_r+0x8>)
 800ad52:	f000 b9e7 	b.w	800b124 <_fwalk_reent>
 800ad56:	bf00      	nop
 800ad58:	0800be09 	.word	0x0800be09

0800ad5c <std.isra.0>:
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	b510      	push	{r4, lr}
 800ad60:	4604      	mov	r4, r0
 800ad62:	6003      	str	r3, [r0, #0]
 800ad64:	6043      	str	r3, [r0, #4]
 800ad66:	6083      	str	r3, [r0, #8]
 800ad68:	8181      	strh	r1, [r0, #12]
 800ad6a:	6643      	str	r3, [r0, #100]	; 0x64
 800ad6c:	81c2      	strh	r2, [r0, #14]
 800ad6e:	6103      	str	r3, [r0, #16]
 800ad70:	6143      	str	r3, [r0, #20]
 800ad72:	6183      	str	r3, [r0, #24]
 800ad74:	4619      	mov	r1, r3
 800ad76:	2208      	movs	r2, #8
 800ad78:	305c      	adds	r0, #92	; 0x5c
 800ad7a:	f7fd fee1 	bl	8008b40 <memset>
 800ad7e:	4b05      	ldr	r3, [pc, #20]	; (800ad94 <std.isra.0+0x38>)
 800ad80:	6263      	str	r3, [r4, #36]	; 0x24
 800ad82:	4b05      	ldr	r3, [pc, #20]	; (800ad98 <std.isra.0+0x3c>)
 800ad84:	62a3      	str	r3, [r4, #40]	; 0x28
 800ad86:	4b05      	ldr	r3, [pc, #20]	; (800ad9c <std.isra.0+0x40>)
 800ad88:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ad8a:	4b05      	ldr	r3, [pc, #20]	; (800ada0 <std.isra.0+0x44>)
 800ad8c:	6224      	str	r4, [r4, #32]
 800ad8e:	6323      	str	r3, [r4, #48]	; 0x30
 800ad90:	bd10      	pop	{r4, pc}
 800ad92:	bf00      	nop
 800ad94:	0800bc79 	.word	0x0800bc79
 800ad98:	0800bc9b 	.word	0x0800bc9b
 800ad9c:	0800bcd3 	.word	0x0800bcd3
 800ada0:	0800bcf7 	.word	0x0800bcf7

0800ada4 <__sfmoreglue>:
 800ada4:	b570      	push	{r4, r5, r6, lr}
 800ada6:	1e4a      	subs	r2, r1, #1
 800ada8:	2568      	movs	r5, #104	; 0x68
 800adaa:	4355      	muls	r5, r2
 800adac:	460e      	mov	r6, r1
 800adae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800adb2:	f000 fa5b 	bl	800b26c <_malloc_r>
 800adb6:	4604      	mov	r4, r0
 800adb8:	b140      	cbz	r0, 800adcc <__sfmoreglue+0x28>
 800adba:	2100      	movs	r1, #0
 800adbc:	e880 0042 	stmia.w	r0, {r1, r6}
 800adc0:	300c      	adds	r0, #12
 800adc2:	60a0      	str	r0, [r4, #8]
 800adc4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800adc8:	f7fd feba 	bl	8008b40 <memset>
 800adcc:	4620      	mov	r0, r4
 800adce:	bd70      	pop	{r4, r5, r6, pc}

0800add0 <__sfp_lock_acquire>:
 800add0:	4801      	ldr	r0, [pc, #4]	; (800add8 <__sfp_lock_acquire+0x8>)
 800add2:	f000 b9d5 	b.w	800b180 <__retarget_lock_acquire_recursive>
 800add6:	bf00      	nop
 800add8:	20000968 	.word	0x20000968

0800addc <__sfp_lock_release>:
 800addc:	4801      	ldr	r0, [pc, #4]	; (800ade4 <__sfp_lock_release+0x8>)
 800adde:	f000 b9d0 	b.w	800b182 <__retarget_lock_release_recursive>
 800ade2:	bf00      	nop
 800ade4:	20000968 	.word	0x20000968

0800ade8 <__sinit_lock_acquire>:
 800ade8:	4801      	ldr	r0, [pc, #4]	; (800adf0 <__sinit_lock_acquire+0x8>)
 800adea:	f000 b9c9 	b.w	800b180 <__retarget_lock_acquire_recursive>
 800adee:	bf00      	nop
 800adf0:	20000963 	.word	0x20000963

0800adf4 <__sinit_lock_release>:
 800adf4:	4801      	ldr	r0, [pc, #4]	; (800adfc <__sinit_lock_release+0x8>)
 800adf6:	f000 b9c4 	b.w	800b182 <__retarget_lock_release_recursive>
 800adfa:	bf00      	nop
 800adfc:	20000963 	.word	0x20000963

0800ae00 <__sinit>:
 800ae00:	b510      	push	{r4, lr}
 800ae02:	4604      	mov	r4, r0
 800ae04:	f7ff fff0 	bl	800ade8 <__sinit_lock_acquire>
 800ae08:	69a3      	ldr	r3, [r4, #24]
 800ae0a:	b11b      	cbz	r3, 800ae14 <__sinit+0x14>
 800ae0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae10:	f7ff bff0 	b.w	800adf4 <__sinit_lock_release>
 800ae14:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 800ae18:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 800ae1c:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 800ae20:	4b12      	ldr	r3, [pc, #72]	; (800ae6c <__sinit+0x6c>)
 800ae22:	4a13      	ldr	r2, [pc, #76]	; (800ae70 <__sinit+0x70>)
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	62a2      	str	r2, [r4, #40]	; 0x28
 800ae28:	429c      	cmp	r4, r3
 800ae2a:	bf04      	itt	eq
 800ae2c:	2301      	moveq	r3, #1
 800ae2e:	61a3      	streq	r3, [r4, #24]
 800ae30:	4620      	mov	r0, r4
 800ae32:	f000 f81f 	bl	800ae74 <__sfp>
 800ae36:	6060      	str	r0, [r4, #4]
 800ae38:	4620      	mov	r0, r4
 800ae3a:	f000 f81b 	bl	800ae74 <__sfp>
 800ae3e:	60a0      	str	r0, [r4, #8]
 800ae40:	4620      	mov	r0, r4
 800ae42:	f000 f817 	bl	800ae74 <__sfp>
 800ae46:	2200      	movs	r2, #0
 800ae48:	60e0      	str	r0, [r4, #12]
 800ae4a:	2104      	movs	r1, #4
 800ae4c:	6860      	ldr	r0, [r4, #4]
 800ae4e:	f7ff ff85 	bl	800ad5c <std.isra.0>
 800ae52:	2201      	movs	r2, #1
 800ae54:	2109      	movs	r1, #9
 800ae56:	68a0      	ldr	r0, [r4, #8]
 800ae58:	f7ff ff80 	bl	800ad5c <std.isra.0>
 800ae5c:	2202      	movs	r2, #2
 800ae5e:	2112      	movs	r1, #18
 800ae60:	68e0      	ldr	r0, [r4, #12]
 800ae62:	f7ff ff7b 	bl	800ad5c <std.isra.0>
 800ae66:	2301      	movs	r3, #1
 800ae68:	61a3      	str	r3, [r4, #24]
 800ae6a:	e7cf      	b.n	800ae0c <__sinit+0xc>
 800ae6c:	0800c890 	.word	0x0800c890
 800ae70:	0800ad51 	.word	0x0800ad51

0800ae74 <__sfp>:
 800ae74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae76:	4607      	mov	r7, r0
 800ae78:	f7ff ffaa 	bl	800add0 <__sfp_lock_acquire>
 800ae7c:	4b1f      	ldr	r3, [pc, #124]	; (800aefc <__sfp+0x88>)
 800ae7e:	681e      	ldr	r6, [r3, #0]
 800ae80:	69b3      	ldr	r3, [r6, #24]
 800ae82:	b913      	cbnz	r3, 800ae8a <__sfp+0x16>
 800ae84:	4630      	mov	r0, r6
 800ae86:	f7ff ffbb 	bl	800ae00 <__sinit>
 800ae8a:	36d8      	adds	r6, #216	; 0xd8
 800ae8c:	68b4      	ldr	r4, [r6, #8]
 800ae8e:	6873      	ldr	r3, [r6, #4]
 800ae90:	3b01      	subs	r3, #1
 800ae92:	d503      	bpl.n	800ae9c <__sfp+0x28>
 800ae94:	6833      	ldr	r3, [r6, #0]
 800ae96:	b133      	cbz	r3, 800aea6 <__sfp+0x32>
 800ae98:	6836      	ldr	r6, [r6, #0]
 800ae9a:	e7f7      	b.n	800ae8c <__sfp+0x18>
 800ae9c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800aea0:	b17d      	cbz	r5, 800aec2 <__sfp+0x4e>
 800aea2:	3468      	adds	r4, #104	; 0x68
 800aea4:	e7f4      	b.n	800ae90 <__sfp+0x1c>
 800aea6:	2104      	movs	r1, #4
 800aea8:	4638      	mov	r0, r7
 800aeaa:	f7ff ff7b 	bl	800ada4 <__sfmoreglue>
 800aeae:	4604      	mov	r4, r0
 800aeb0:	6030      	str	r0, [r6, #0]
 800aeb2:	2800      	cmp	r0, #0
 800aeb4:	d1f0      	bne.n	800ae98 <__sfp+0x24>
 800aeb6:	f7ff ff91 	bl	800addc <__sfp_lock_release>
 800aeba:	230c      	movs	r3, #12
 800aebc:	603b      	str	r3, [r7, #0]
 800aebe:	4620      	mov	r0, r4
 800aec0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aec2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800aec6:	81e3      	strh	r3, [r4, #14]
 800aec8:	2301      	movs	r3, #1
 800aeca:	81a3      	strh	r3, [r4, #12]
 800aecc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800aed0:	6665      	str	r5, [r4, #100]	; 0x64
 800aed2:	f000 f953 	bl	800b17c <__retarget_lock_init_recursive>
 800aed6:	f7ff ff81 	bl	800addc <__sfp_lock_release>
 800aeda:	6025      	str	r5, [r4, #0]
 800aedc:	60a5      	str	r5, [r4, #8]
 800aede:	6065      	str	r5, [r4, #4]
 800aee0:	6125      	str	r5, [r4, #16]
 800aee2:	6165      	str	r5, [r4, #20]
 800aee4:	61a5      	str	r5, [r4, #24]
 800aee6:	2208      	movs	r2, #8
 800aee8:	4629      	mov	r1, r5
 800aeea:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800aeee:	f7fd fe27 	bl	8008b40 <memset>
 800aef2:	6365      	str	r5, [r4, #52]	; 0x34
 800aef4:	63a5      	str	r5, [r4, #56]	; 0x38
 800aef6:	64a5      	str	r5, [r4, #72]	; 0x48
 800aef8:	64e5      	str	r5, [r4, #76]	; 0x4c
 800aefa:	e7e0      	b.n	800aebe <__sfp+0x4a>
 800aefc:	0800c890 	.word	0x0800c890

0800af00 <_malloc_trim_r>:
 800af00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af04:	4f25      	ldr	r7, [pc, #148]	; (800af9c <_malloc_trim_r+0x9c>)
 800af06:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 800afa8 <_malloc_trim_r+0xa8>
 800af0a:	4689      	mov	r9, r1
 800af0c:	4606      	mov	r6, r0
 800af0e:	f000 fbc7 	bl	800b6a0 <__malloc_lock>
 800af12:	68bb      	ldr	r3, [r7, #8]
 800af14:	685d      	ldr	r5, [r3, #4]
 800af16:	f1a8 0411 	sub.w	r4, r8, #17
 800af1a:	f025 0503 	bic.w	r5, r5, #3
 800af1e:	eba4 0409 	sub.w	r4, r4, r9
 800af22:	442c      	add	r4, r5
 800af24:	fbb4 f4f8 	udiv	r4, r4, r8
 800af28:	3c01      	subs	r4, #1
 800af2a:	fb08 f404 	mul.w	r4, r8, r4
 800af2e:	4544      	cmp	r4, r8
 800af30:	da05      	bge.n	800af3e <_malloc_trim_r+0x3e>
 800af32:	4630      	mov	r0, r6
 800af34:	f000 fbba 	bl	800b6ac <__malloc_unlock>
 800af38:	2000      	movs	r0, #0
 800af3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af3e:	2100      	movs	r1, #0
 800af40:	4630      	mov	r0, r6
 800af42:	f000 fe89 	bl	800bc58 <_sbrk_r>
 800af46:	68bb      	ldr	r3, [r7, #8]
 800af48:	442b      	add	r3, r5
 800af4a:	4298      	cmp	r0, r3
 800af4c:	d1f1      	bne.n	800af32 <_malloc_trim_r+0x32>
 800af4e:	4261      	negs	r1, r4
 800af50:	4630      	mov	r0, r6
 800af52:	f000 fe81 	bl	800bc58 <_sbrk_r>
 800af56:	3001      	adds	r0, #1
 800af58:	d110      	bne.n	800af7c <_malloc_trim_r+0x7c>
 800af5a:	2100      	movs	r1, #0
 800af5c:	4630      	mov	r0, r6
 800af5e:	f000 fe7b 	bl	800bc58 <_sbrk_r>
 800af62:	68ba      	ldr	r2, [r7, #8]
 800af64:	1a83      	subs	r3, r0, r2
 800af66:	2b0f      	cmp	r3, #15
 800af68:	dde3      	ble.n	800af32 <_malloc_trim_r+0x32>
 800af6a:	490d      	ldr	r1, [pc, #52]	; (800afa0 <_malloc_trim_r+0xa0>)
 800af6c:	6809      	ldr	r1, [r1, #0]
 800af6e:	1a40      	subs	r0, r0, r1
 800af70:	490c      	ldr	r1, [pc, #48]	; (800afa4 <_malloc_trim_r+0xa4>)
 800af72:	f043 0301 	orr.w	r3, r3, #1
 800af76:	6008      	str	r0, [r1, #0]
 800af78:	6053      	str	r3, [r2, #4]
 800af7a:	e7da      	b.n	800af32 <_malloc_trim_r+0x32>
 800af7c:	68bb      	ldr	r3, [r7, #8]
 800af7e:	4a09      	ldr	r2, [pc, #36]	; (800afa4 <_malloc_trim_r+0xa4>)
 800af80:	1b2d      	subs	r5, r5, r4
 800af82:	f045 0501 	orr.w	r5, r5, #1
 800af86:	605d      	str	r5, [r3, #4]
 800af88:	6813      	ldr	r3, [r2, #0]
 800af8a:	4630      	mov	r0, r6
 800af8c:	1b1c      	subs	r4, r3, r4
 800af8e:	6014      	str	r4, [r2, #0]
 800af90:	f000 fb8c 	bl	800b6ac <__malloc_unlock>
 800af94:	2001      	movs	r0, #1
 800af96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af9a:	bf00      	nop
 800af9c:	20000100 	.word	0x20000100
 800afa0:	20000508 	.word	0x20000508
 800afa4:	200006d4 	.word	0x200006d4
 800afa8:	00001000 	.word	0x00001000

0800afac <_free_r>:
 800afac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afb0:	4604      	mov	r4, r0
 800afb2:	4688      	mov	r8, r1
 800afb4:	2900      	cmp	r1, #0
 800afb6:	f000 80ab 	beq.w	800b110 <_free_r+0x164>
 800afba:	f000 fb71 	bl	800b6a0 <__malloc_lock>
 800afbe:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800afc2:	4d54      	ldr	r5, [pc, #336]	; (800b114 <_free_r+0x168>)
 800afc4:	f022 0001 	bic.w	r0, r2, #1
 800afc8:	f1a8 0308 	sub.w	r3, r8, #8
 800afcc:	181f      	adds	r7, r3, r0
 800afce:	68a9      	ldr	r1, [r5, #8]
 800afd0:	687e      	ldr	r6, [r7, #4]
 800afd2:	428f      	cmp	r7, r1
 800afd4:	f026 0603 	bic.w	r6, r6, #3
 800afd8:	f002 0201 	and.w	r2, r2, #1
 800afdc:	d11b      	bne.n	800b016 <_free_r+0x6a>
 800afde:	4430      	add	r0, r6
 800afe0:	b93a      	cbnz	r2, 800aff2 <_free_r+0x46>
 800afe2:	f858 2c08 	ldr.w	r2, [r8, #-8]
 800afe6:	1a9b      	subs	r3, r3, r2
 800afe8:	4410      	add	r0, r2
 800afea:	6899      	ldr	r1, [r3, #8]
 800afec:	68da      	ldr	r2, [r3, #12]
 800afee:	60ca      	str	r2, [r1, #12]
 800aff0:	6091      	str	r1, [r2, #8]
 800aff2:	f040 0201 	orr.w	r2, r0, #1
 800aff6:	605a      	str	r2, [r3, #4]
 800aff8:	60ab      	str	r3, [r5, #8]
 800affa:	4b47      	ldr	r3, [pc, #284]	; (800b118 <_free_r+0x16c>)
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	4298      	cmp	r0, r3
 800b000:	d304      	bcc.n	800b00c <_free_r+0x60>
 800b002:	4b46      	ldr	r3, [pc, #280]	; (800b11c <_free_r+0x170>)
 800b004:	4620      	mov	r0, r4
 800b006:	6819      	ldr	r1, [r3, #0]
 800b008:	f7ff ff7a 	bl	800af00 <_malloc_trim_r>
 800b00c:	4620      	mov	r0, r4
 800b00e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b012:	f000 bb4b 	b.w	800b6ac <__malloc_unlock>
 800b016:	607e      	str	r6, [r7, #4]
 800b018:	2a00      	cmp	r2, #0
 800b01a:	d139      	bne.n	800b090 <_free_r+0xe4>
 800b01c:	f858 1c08 	ldr.w	r1, [r8, #-8]
 800b020:	1a5b      	subs	r3, r3, r1
 800b022:	4408      	add	r0, r1
 800b024:	6899      	ldr	r1, [r3, #8]
 800b026:	f105 0e08 	add.w	lr, r5, #8
 800b02a:	4571      	cmp	r1, lr
 800b02c:	d032      	beq.n	800b094 <_free_r+0xe8>
 800b02e:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800b032:	f8c1 e00c 	str.w	lr, [r1, #12]
 800b036:	f8ce 1008 	str.w	r1, [lr, #8]
 800b03a:	19b9      	adds	r1, r7, r6
 800b03c:	6849      	ldr	r1, [r1, #4]
 800b03e:	07c9      	lsls	r1, r1, #31
 800b040:	d40a      	bmi.n	800b058 <_free_r+0xac>
 800b042:	4430      	add	r0, r6
 800b044:	68b9      	ldr	r1, [r7, #8]
 800b046:	bb3a      	cbnz	r2, 800b098 <_free_r+0xec>
 800b048:	4e35      	ldr	r6, [pc, #212]	; (800b120 <_free_r+0x174>)
 800b04a:	42b1      	cmp	r1, r6
 800b04c:	d124      	bne.n	800b098 <_free_r+0xec>
 800b04e:	616b      	str	r3, [r5, #20]
 800b050:	612b      	str	r3, [r5, #16]
 800b052:	2201      	movs	r2, #1
 800b054:	60d9      	str	r1, [r3, #12]
 800b056:	6099      	str	r1, [r3, #8]
 800b058:	f040 0101 	orr.w	r1, r0, #1
 800b05c:	6059      	str	r1, [r3, #4]
 800b05e:	5018      	str	r0, [r3, r0]
 800b060:	2a00      	cmp	r2, #0
 800b062:	d1d3      	bne.n	800b00c <_free_r+0x60>
 800b064:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800b068:	d21a      	bcs.n	800b0a0 <_free_r+0xf4>
 800b06a:	08c0      	lsrs	r0, r0, #3
 800b06c:	1081      	asrs	r1, r0, #2
 800b06e:	2201      	movs	r2, #1
 800b070:	408a      	lsls	r2, r1
 800b072:	6869      	ldr	r1, [r5, #4]
 800b074:	3001      	adds	r0, #1
 800b076:	430a      	orrs	r2, r1
 800b078:	606a      	str	r2, [r5, #4]
 800b07a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800b07e:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 800b082:	6099      	str	r1, [r3, #8]
 800b084:	3a08      	subs	r2, #8
 800b086:	60da      	str	r2, [r3, #12]
 800b088:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 800b08c:	60cb      	str	r3, [r1, #12]
 800b08e:	e7bd      	b.n	800b00c <_free_r+0x60>
 800b090:	2200      	movs	r2, #0
 800b092:	e7d2      	b.n	800b03a <_free_r+0x8e>
 800b094:	2201      	movs	r2, #1
 800b096:	e7d0      	b.n	800b03a <_free_r+0x8e>
 800b098:	68fe      	ldr	r6, [r7, #12]
 800b09a:	60ce      	str	r6, [r1, #12]
 800b09c:	60b1      	str	r1, [r6, #8]
 800b09e:	e7db      	b.n	800b058 <_free_r+0xac>
 800b0a0:	0a42      	lsrs	r2, r0, #9
 800b0a2:	2a04      	cmp	r2, #4
 800b0a4:	d813      	bhi.n	800b0ce <_free_r+0x122>
 800b0a6:	0982      	lsrs	r2, r0, #6
 800b0a8:	3238      	adds	r2, #56	; 0x38
 800b0aa:	1c51      	adds	r1, r2, #1
 800b0ac:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 800b0b0:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 800b0b4:	428e      	cmp	r6, r1
 800b0b6:	d124      	bne.n	800b102 <_free_r+0x156>
 800b0b8:	2001      	movs	r0, #1
 800b0ba:	1092      	asrs	r2, r2, #2
 800b0bc:	fa00 f202 	lsl.w	r2, r0, r2
 800b0c0:	6868      	ldr	r0, [r5, #4]
 800b0c2:	4302      	orrs	r2, r0
 800b0c4:	606a      	str	r2, [r5, #4]
 800b0c6:	60de      	str	r6, [r3, #12]
 800b0c8:	6099      	str	r1, [r3, #8]
 800b0ca:	60b3      	str	r3, [r6, #8]
 800b0cc:	e7de      	b.n	800b08c <_free_r+0xe0>
 800b0ce:	2a14      	cmp	r2, #20
 800b0d0:	d801      	bhi.n	800b0d6 <_free_r+0x12a>
 800b0d2:	325b      	adds	r2, #91	; 0x5b
 800b0d4:	e7e9      	b.n	800b0aa <_free_r+0xfe>
 800b0d6:	2a54      	cmp	r2, #84	; 0x54
 800b0d8:	d802      	bhi.n	800b0e0 <_free_r+0x134>
 800b0da:	0b02      	lsrs	r2, r0, #12
 800b0dc:	326e      	adds	r2, #110	; 0x6e
 800b0de:	e7e4      	b.n	800b0aa <_free_r+0xfe>
 800b0e0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800b0e4:	d802      	bhi.n	800b0ec <_free_r+0x140>
 800b0e6:	0bc2      	lsrs	r2, r0, #15
 800b0e8:	3277      	adds	r2, #119	; 0x77
 800b0ea:	e7de      	b.n	800b0aa <_free_r+0xfe>
 800b0ec:	f240 5154 	movw	r1, #1364	; 0x554
 800b0f0:	428a      	cmp	r2, r1
 800b0f2:	bf9a      	itte	ls
 800b0f4:	0c82      	lsrls	r2, r0, #18
 800b0f6:	327c      	addls	r2, #124	; 0x7c
 800b0f8:	227e      	movhi	r2, #126	; 0x7e
 800b0fa:	e7d6      	b.n	800b0aa <_free_r+0xfe>
 800b0fc:	6889      	ldr	r1, [r1, #8]
 800b0fe:	428e      	cmp	r6, r1
 800b100:	d004      	beq.n	800b10c <_free_r+0x160>
 800b102:	684a      	ldr	r2, [r1, #4]
 800b104:	f022 0203 	bic.w	r2, r2, #3
 800b108:	4290      	cmp	r0, r2
 800b10a:	d3f7      	bcc.n	800b0fc <_free_r+0x150>
 800b10c:	68ce      	ldr	r6, [r1, #12]
 800b10e:	e7da      	b.n	800b0c6 <_free_r+0x11a>
 800b110:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b114:	20000100 	.word	0x20000100
 800b118:	2000050c 	.word	0x2000050c
 800b11c:	20000704 	.word	0x20000704
 800b120:	20000108 	.word	0x20000108

0800b124 <_fwalk_reent>:
 800b124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b128:	4680      	mov	r8, r0
 800b12a:	4689      	mov	r9, r1
 800b12c:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 800b130:	2600      	movs	r6, #0
 800b132:	b914      	cbnz	r4, 800b13a <_fwalk_reent+0x16>
 800b134:	4630      	mov	r0, r6
 800b136:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b13a:	68a5      	ldr	r5, [r4, #8]
 800b13c:	6867      	ldr	r7, [r4, #4]
 800b13e:	3f01      	subs	r7, #1
 800b140:	d501      	bpl.n	800b146 <_fwalk_reent+0x22>
 800b142:	6824      	ldr	r4, [r4, #0]
 800b144:	e7f5      	b.n	800b132 <_fwalk_reent+0xe>
 800b146:	89ab      	ldrh	r3, [r5, #12]
 800b148:	2b01      	cmp	r3, #1
 800b14a:	d907      	bls.n	800b15c <_fwalk_reent+0x38>
 800b14c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b150:	3301      	adds	r3, #1
 800b152:	d003      	beq.n	800b15c <_fwalk_reent+0x38>
 800b154:	4629      	mov	r1, r5
 800b156:	4640      	mov	r0, r8
 800b158:	47c8      	blx	r9
 800b15a:	4306      	orrs	r6, r0
 800b15c:	3568      	adds	r5, #104	; 0x68
 800b15e:	e7ee      	b.n	800b13e <_fwalk_reent+0x1a>

0800b160 <_localeconv_r>:
 800b160:	4b04      	ldr	r3, [pc, #16]	; (800b174 <_localeconv_r+0x14>)
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	6a18      	ldr	r0, [r3, #32]
 800b166:	4b04      	ldr	r3, [pc, #16]	; (800b178 <_localeconv_r+0x18>)
 800b168:	2800      	cmp	r0, #0
 800b16a:	bf08      	it	eq
 800b16c:	4618      	moveq	r0, r3
 800b16e:	30f0      	adds	r0, #240	; 0xf0
 800b170:	4770      	bx	lr
 800b172:	bf00      	nop
 800b174:	2000000c 	.word	0x2000000c
 800b178:	20000510 	.word	0x20000510

0800b17c <__retarget_lock_init_recursive>:
 800b17c:	4770      	bx	lr

0800b17e <__retarget_lock_close_recursive>:
 800b17e:	4770      	bx	lr

0800b180 <__retarget_lock_acquire_recursive>:
 800b180:	4770      	bx	lr

0800b182 <__retarget_lock_release_recursive>:
 800b182:	4770      	bx	lr

0800b184 <__swhatbuf_r>:
 800b184:	b570      	push	{r4, r5, r6, lr}
 800b186:	460e      	mov	r6, r1
 800b188:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b18c:	2900      	cmp	r1, #0
 800b18e:	b090      	sub	sp, #64	; 0x40
 800b190:	4614      	mov	r4, r2
 800b192:	461d      	mov	r5, r3
 800b194:	da09      	bge.n	800b1aa <__swhatbuf_r+0x26>
 800b196:	89b3      	ldrh	r3, [r6, #12]
 800b198:	2200      	movs	r2, #0
 800b19a:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800b19e:	602a      	str	r2, [r5, #0]
 800b1a0:	d116      	bne.n	800b1d0 <__swhatbuf_r+0x4c>
 800b1a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b1a6:	6023      	str	r3, [r4, #0]
 800b1a8:	e015      	b.n	800b1d6 <__swhatbuf_r+0x52>
 800b1aa:	aa01      	add	r2, sp, #4
 800b1ac:	f000 ff02 	bl	800bfb4 <_fstat_r>
 800b1b0:	2800      	cmp	r0, #0
 800b1b2:	dbf0      	blt.n	800b196 <__swhatbuf_r+0x12>
 800b1b4:	9a02      	ldr	r2, [sp, #8]
 800b1b6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b1ba:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b1be:	425a      	negs	r2, r3
 800b1c0:	415a      	adcs	r2, r3
 800b1c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b1c6:	602a      	str	r2, [r5, #0]
 800b1c8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800b1cc:	6023      	str	r3, [r4, #0]
 800b1ce:	e002      	b.n	800b1d6 <__swhatbuf_r+0x52>
 800b1d0:	2340      	movs	r3, #64	; 0x40
 800b1d2:	6023      	str	r3, [r4, #0]
 800b1d4:	4610      	mov	r0, r2
 800b1d6:	b010      	add	sp, #64	; 0x40
 800b1d8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b1dc <__smakebuf_r>:
 800b1dc:	898b      	ldrh	r3, [r1, #12]
 800b1de:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b1e0:	079d      	lsls	r5, r3, #30
 800b1e2:	4606      	mov	r6, r0
 800b1e4:	460c      	mov	r4, r1
 800b1e6:	d507      	bpl.n	800b1f8 <__smakebuf_r+0x1c>
 800b1e8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b1ec:	6023      	str	r3, [r4, #0]
 800b1ee:	6123      	str	r3, [r4, #16]
 800b1f0:	2301      	movs	r3, #1
 800b1f2:	6163      	str	r3, [r4, #20]
 800b1f4:	b002      	add	sp, #8
 800b1f6:	bd70      	pop	{r4, r5, r6, pc}
 800b1f8:	ab01      	add	r3, sp, #4
 800b1fa:	466a      	mov	r2, sp
 800b1fc:	f7ff ffc2 	bl	800b184 <__swhatbuf_r>
 800b200:	9900      	ldr	r1, [sp, #0]
 800b202:	4605      	mov	r5, r0
 800b204:	4630      	mov	r0, r6
 800b206:	f000 f831 	bl	800b26c <_malloc_r>
 800b20a:	b948      	cbnz	r0, 800b220 <__smakebuf_r+0x44>
 800b20c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b210:	059a      	lsls	r2, r3, #22
 800b212:	d4ef      	bmi.n	800b1f4 <__smakebuf_r+0x18>
 800b214:	f023 0303 	bic.w	r3, r3, #3
 800b218:	f043 0302 	orr.w	r3, r3, #2
 800b21c:	81a3      	strh	r3, [r4, #12]
 800b21e:	e7e3      	b.n	800b1e8 <__smakebuf_r+0xc>
 800b220:	4b0d      	ldr	r3, [pc, #52]	; (800b258 <__smakebuf_r+0x7c>)
 800b222:	62b3      	str	r3, [r6, #40]	; 0x28
 800b224:	89a3      	ldrh	r3, [r4, #12]
 800b226:	6020      	str	r0, [r4, #0]
 800b228:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b22c:	81a3      	strh	r3, [r4, #12]
 800b22e:	9b00      	ldr	r3, [sp, #0]
 800b230:	6163      	str	r3, [r4, #20]
 800b232:	9b01      	ldr	r3, [sp, #4]
 800b234:	6120      	str	r0, [r4, #16]
 800b236:	b15b      	cbz	r3, 800b250 <__smakebuf_r+0x74>
 800b238:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b23c:	4630      	mov	r0, r6
 800b23e:	f001 f819 	bl	800c274 <_isatty_r>
 800b242:	b128      	cbz	r0, 800b250 <__smakebuf_r+0x74>
 800b244:	89a3      	ldrh	r3, [r4, #12]
 800b246:	f023 0303 	bic.w	r3, r3, #3
 800b24a:	f043 0301 	orr.w	r3, r3, #1
 800b24e:	81a3      	strh	r3, [r4, #12]
 800b250:	89a3      	ldrh	r3, [r4, #12]
 800b252:	431d      	orrs	r5, r3
 800b254:	81a5      	strh	r5, [r4, #12]
 800b256:	e7cd      	b.n	800b1f4 <__smakebuf_r+0x18>
 800b258:	0800ad51 	.word	0x0800ad51

0800b25c <malloc>:
 800b25c:	4b02      	ldr	r3, [pc, #8]	; (800b268 <malloc+0xc>)
 800b25e:	4601      	mov	r1, r0
 800b260:	6818      	ldr	r0, [r3, #0]
 800b262:	f000 b803 	b.w	800b26c <_malloc_r>
 800b266:	bf00      	nop
 800b268:	2000000c 	.word	0x2000000c

0800b26c <_malloc_r>:
 800b26c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b270:	f101 040b 	add.w	r4, r1, #11
 800b274:	2c16      	cmp	r4, #22
 800b276:	4681      	mov	r9, r0
 800b278:	d907      	bls.n	800b28a <_malloc_r+0x1e>
 800b27a:	f034 0407 	bics.w	r4, r4, #7
 800b27e:	d505      	bpl.n	800b28c <_malloc_r+0x20>
 800b280:	230c      	movs	r3, #12
 800b282:	f8c9 3000 	str.w	r3, [r9]
 800b286:	2600      	movs	r6, #0
 800b288:	e131      	b.n	800b4ee <_malloc_r+0x282>
 800b28a:	2410      	movs	r4, #16
 800b28c:	428c      	cmp	r4, r1
 800b28e:	d3f7      	bcc.n	800b280 <_malloc_r+0x14>
 800b290:	4648      	mov	r0, r9
 800b292:	f000 fa05 	bl	800b6a0 <__malloc_lock>
 800b296:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800b29a:	4d9c      	ldr	r5, [pc, #624]	; (800b50c <_malloc_r+0x2a0>)
 800b29c:	d236      	bcs.n	800b30c <_malloc_r+0xa0>
 800b29e:	f104 0208 	add.w	r2, r4, #8
 800b2a2:	442a      	add	r2, r5
 800b2a4:	f1a2 0108 	sub.w	r1, r2, #8
 800b2a8:	6856      	ldr	r6, [r2, #4]
 800b2aa:	428e      	cmp	r6, r1
 800b2ac:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 800b2b0:	d102      	bne.n	800b2b8 <_malloc_r+0x4c>
 800b2b2:	68d6      	ldr	r6, [r2, #12]
 800b2b4:	42b2      	cmp	r2, r6
 800b2b6:	d010      	beq.n	800b2da <_malloc_r+0x6e>
 800b2b8:	6873      	ldr	r3, [r6, #4]
 800b2ba:	68f2      	ldr	r2, [r6, #12]
 800b2bc:	68b1      	ldr	r1, [r6, #8]
 800b2be:	f023 0303 	bic.w	r3, r3, #3
 800b2c2:	60ca      	str	r2, [r1, #12]
 800b2c4:	4433      	add	r3, r6
 800b2c6:	6091      	str	r1, [r2, #8]
 800b2c8:	685a      	ldr	r2, [r3, #4]
 800b2ca:	f042 0201 	orr.w	r2, r2, #1
 800b2ce:	605a      	str	r2, [r3, #4]
 800b2d0:	4648      	mov	r0, r9
 800b2d2:	f000 f9eb 	bl	800b6ac <__malloc_unlock>
 800b2d6:	3608      	adds	r6, #8
 800b2d8:	e109      	b.n	800b4ee <_malloc_r+0x282>
 800b2da:	3302      	adds	r3, #2
 800b2dc:	4a8c      	ldr	r2, [pc, #560]	; (800b510 <_malloc_r+0x2a4>)
 800b2de:	692e      	ldr	r6, [r5, #16]
 800b2e0:	4296      	cmp	r6, r2
 800b2e2:	4611      	mov	r1, r2
 800b2e4:	d06d      	beq.n	800b3c2 <_malloc_r+0x156>
 800b2e6:	6870      	ldr	r0, [r6, #4]
 800b2e8:	f020 0003 	bic.w	r0, r0, #3
 800b2ec:	1b07      	subs	r7, r0, r4
 800b2ee:	2f0f      	cmp	r7, #15
 800b2f0:	dd47      	ble.n	800b382 <_malloc_r+0x116>
 800b2f2:	1933      	adds	r3, r6, r4
 800b2f4:	f044 0401 	orr.w	r4, r4, #1
 800b2f8:	6074      	str	r4, [r6, #4]
 800b2fa:	616b      	str	r3, [r5, #20]
 800b2fc:	612b      	str	r3, [r5, #16]
 800b2fe:	60da      	str	r2, [r3, #12]
 800b300:	609a      	str	r2, [r3, #8]
 800b302:	f047 0201 	orr.w	r2, r7, #1
 800b306:	605a      	str	r2, [r3, #4]
 800b308:	5037      	str	r7, [r6, r0]
 800b30a:	e7e1      	b.n	800b2d0 <_malloc_r+0x64>
 800b30c:	0a63      	lsrs	r3, r4, #9
 800b30e:	d02a      	beq.n	800b366 <_malloc_r+0xfa>
 800b310:	2b04      	cmp	r3, #4
 800b312:	d812      	bhi.n	800b33a <_malloc_r+0xce>
 800b314:	09a3      	lsrs	r3, r4, #6
 800b316:	3338      	adds	r3, #56	; 0x38
 800b318:	1c5a      	adds	r2, r3, #1
 800b31a:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800b31e:	f1a2 0008 	sub.w	r0, r2, #8
 800b322:	6856      	ldr	r6, [r2, #4]
 800b324:	4286      	cmp	r6, r0
 800b326:	d006      	beq.n	800b336 <_malloc_r+0xca>
 800b328:	6872      	ldr	r2, [r6, #4]
 800b32a:	f022 0203 	bic.w	r2, r2, #3
 800b32e:	1b11      	subs	r1, r2, r4
 800b330:	290f      	cmp	r1, #15
 800b332:	dd1c      	ble.n	800b36e <_malloc_r+0x102>
 800b334:	3b01      	subs	r3, #1
 800b336:	3301      	adds	r3, #1
 800b338:	e7d0      	b.n	800b2dc <_malloc_r+0x70>
 800b33a:	2b14      	cmp	r3, #20
 800b33c:	d801      	bhi.n	800b342 <_malloc_r+0xd6>
 800b33e:	335b      	adds	r3, #91	; 0x5b
 800b340:	e7ea      	b.n	800b318 <_malloc_r+0xac>
 800b342:	2b54      	cmp	r3, #84	; 0x54
 800b344:	d802      	bhi.n	800b34c <_malloc_r+0xe0>
 800b346:	0b23      	lsrs	r3, r4, #12
 800b348:	336e      	adds	r3, #110	; 0x6e
 800b34a:	e7e5      	b.n	800b318 <_malloc_r+0xac>
 800b34c:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800b350:	d802      	bhi.n	800b358 <_malloc_r+0xec>
 800b352:	0be3      	lsrs	r3, r4, #15
 800b354:	3377      	adds	r3, #119	; 0x77
 800b356:	e7df      	b.n	800b318 <_malloc_r+0xac>
 800b358:	f240 5254 	movw	r2, #1364	; 0x554
 800b35c:	4293      	cmp	r3, r2
 800b35e:	d804      	bhi.n	800b36a <_malloc_r+0xfe>
 800b360:	0ca3      	lsrs	r3, r4, #18
 800b362:	337c      	adds	r3, #124	; 0x7c
 800b364:	e7d8      	b.n	800b318 <_malloc_r+0xac>
 800b366:	233f      	movs	r3, #63	; 0x3f
 800b368:	e7d6      	b.n	800b318 <_malloc_r+0xac>
 800b36a:	237e      	movs	r3, #126	; 0x7e
 800b36c:	e7d4      	b.n	800b318 <_malloc_r+0xac>
 800b36e:	2900      	cmp	r1, #0
 800b370:	68f1      	ldr	r1, [r6, #12]
 800b372:	db04      	blt.n	800b37e <_malloc_r+0x112>
 800b374:	68b3      	ldr	r3, [r6, #8]
 800b376:	60d9      	str	r1, [r3, #12]
 800b378:	608b      	str	r3, [r1, #8]
 800b37a:	18b3      	adds	r3, r6, r2
 800b37c:	e7a4      	b.n	800b2c8 <_malloc_r+0x5c>
 800b37e:	460e      	mov	r6, r1
 800b380:	e7d0      	b.n	800b324 <_malloc_r+0xb8>
 800b382:	2f00      	cmp	r7, #0
 800b384:	616a      	str	r2, [r5, #20]
 800b386:	612a      	str	r2, [r5, #16]
 800b388:	db05      	blt.n	800b396 <_malloc_r+0x12a>
 800b38a:	4430      	add	r0, r6
 800b38c:	6843      	ldr	r3, [r0, #4]
 800b38e:	f043 0301 	orr.w	r3, r3, #1
 800b392:	6043      	str	r3, [r0, #4]
 800b394:	e79c      	b.n	800b2d0 <_malloc_r+0x64>
 800b396:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800b39a:	d244      	bcs.n	800b426 <_malloc_r+0x1ba>
 800b39c:	08c0      	lsrs	r0, r0, #3
 800b39e:	1087      	asrs	r7, r0, #2
 800b3a0:	2201      	movs	r2, #1
 800b3a2:	fa02 f707 	lsl.w	r7, r2, r7
 800b3a6:	686a      	ldr	r2, [r5, #4]
 800b3a8:	3001      	adds	r0, #1
 800b3aa:	433a      	orrs	r2, r7
 800b3ac:	606a      	str	r2, [r5, #4]
 800b3ae:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800b3b2:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 800b3b6:	60b7      	str	r7, [r6, #8]
 800b3b8:	3a08      	subs	r2, #8
 800b3ba:	60f2      	str	r2, [r6, #12]
 800b3bc:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 800b3c0:	60fe      	str	r6, [r7, #12]
 800b3c2:	2001      	movs	r0, #1
 800b3c4:	109a      	asrs	r2, r3, #2
 800b3c6:	fa00 f202 	lsl.w	r2, r0, r2
 800b3ca:	6868      	ldr	r0, [r5, #4]
 800b3cc:	4282      	cmp	r2, r0
 800b3ce:	f200 80a1 	bhi.w	800b514 <_malloc_r+0x2a8>
 800b3d2:	4202      	tst	r2, r0
 800b3d4:	d106      	bne.n	800b3e4 <_malloc_r+0x178>
 800b3d6:	f023 0303 	bic.w	r3, r3, #3
 800b3da:	0052      	lsls	r2, r2, #1
 800b3dc:	4202      	tst	r2, r0
 800b3de:	f103 0304 	add.w	r3, r3, #4
 800b3e2:	d0fa      	beq.n	800b3da <_malloc_r+0x16e>
 800b3e4:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 800b3e8:	46e0      	mov	r8, ip
 800b3ea:	469e      	mov	lr, r3
 800b3ec:	f8d8 600c 	ldr.w	r6, [r8, #12]
 800b3f0:	4546      	cmp	r6, r8
 800b3f2:	d153      	bne.n	800b49c <_malloc_r+0x230>
 800b3f4:	f10e 0e01 	add.w	lr, lr, #1
 800b3f8:	f01e 0f03 	tst.w	lr, #3
 800b3fc:	f108 0808 	add.w	r8, r8, #8
 800b400:	d1f4      	bne.n	800b3ec <_malloc_r+0x180>
 800b402:	0798      	lsls	r0, r3, #30
 800b404:	d179      	bne.n	800b4fa <_malloc_r+0x28e>
 800b406:	686b      	ldr	r3, [r5, #4]
 800b408:	ea23 0302 	bic.w	r3, r3, r2
 800b40c:	606b      	str	r3, [r5, #4]
 800b40e:	6868      	ldr	r0, [r5, #4]
 800b410:	0052      	lsls	r2, r2, #1
 800b412:	4282      	cmp	r2, r0
 800b414:	d87e      	bhi.n	800b514 <_malloc_r+0x2a8>
 800b416:	2a00      	cmp	r2, #0
 800b418:	d07c      	beq.n	800b514 <_malloc_r+0x2a8>
 800b41a:	4673      	mov	r3, lr
 800b41c:	4202      	tst	r2, r0
 800b41e:	d1e1      	bne.n	800b3e4 <_malloc_r+0x178>
 800b420:	3304      	adds	r3, #4
 800b422:	0052      	lsls	r2, r2, #1
 800b424:	e7fa      	b.n	800b41c <_malloc_r+0x1b0>
 800b426:	0a42      	lsrs	r2, r0, #9
 800b428:	2a04      	cmp	r2, #4
 800b42a:	d815      	bhi.n	800b458 <_malloc_r+0x1ec>
 800b42c:	0982      	lsrs	r2, r0, #6
 800b42e:	3238      	adds	r2, #56	; 0x38
 800b430:	1c57      	adds	r7, r2, #1
 800b432:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 800b436:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 800b43a:	45be      	cmp	lr, r7
 800b43c:	d126      	bne.n	800b48c <_malloc_r+0x220>
 800b43e:	2001      	movs	r0, #1
 800b440:	1092      	asrs	r2, r2, #2
 800b442:	fa00 f202 	lsl.w	r2, r0, r2
 800b446:	6868      	ldr	r0, [r5, #4]
 800b448:	4310      	orrs	r0, r2
 800b44a:	6068      	str	r0, [r5, #4]
 800b44c:	f8c6 e00c 	str.w	lr, [r6, #12]
 800b450:	60b7      	str	r7, [r6, #8]
 800b452:	f8ce 6008 	str.w	r6, [lr, #8]
 800b456:	e7b3      	b.n	800b3c0 <_malloc_r+0x154>
 800b458:	2a14      	cmp	r2, #20
 800b45a:	d801      	bhi.n	800b460 <_malloc_r+0x1f4>
 800b45c:	325b      	adds	r2, #91	; 0x5b
 800b45e:	e7e7      	b.n	800b430 <_malloc_r+0x1c4>
 800b460:	2a54      	cmp	r2, #84	; 0x54
 800b462:	d802      	bhi.n	800b46a <_malloc_r+0x1fe>
 800b464:	0b02      	lsrs	r2, r0, #12
 800b466:	326e      	adds	r2, #110	; 0x6e
 800b468:	e7e2      	b.n	800b430 <_malloc_r+0x1c4>
 800b46a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800b46e:	d802      	bhi.n	800b476 <_malloc_r+0x20a>
 800b470:	0bc2      	lsrs	r2, r0, #15
 800b472:	3277      	adds	r2, #119	; 0x77
 800b474:	e7dc      	b.n	800b430 <_malloc_r+0x1c4>
 800b476:	f240 5754 	movw	r7, #1364	; 0x554
 800b47a:	42ba      	cmp	r2, r7
 800b47c:	bf9a      	itte	ls
 800b47e:	0c82      	lsrls	r2, r0, #18
 800b480:	327c      	addls	r2, #124	; 0x7c
 800b482:	227e      	movhi	r2, #126	; 0x7e
 800b484:	e7d4      	b.n	800b430 <_malloc_r+0x1c4>
 800b486:	68bf      	ldr	r7, [r7, #8]
 800b488:	45be      	cmp	lr, r7
 800b48a:	d004      	beq.n	800b496 <_malloc_r+0x22a>
 800b48c:	687a      	ldr	r2, [r7, #4]
 800b48e:	f022 0203 	bic.w	r2, r2, #3
 800b492:	4290      	cmp	r0, r2
 800b494:	d3f7      	bcc.n	800b486 <_malloc_r+0x21a>
 800b496:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 800b49a:	e7d7      	b.n	800b44c <_malloc_r+0x1e0>
 800b49c:	6870      	ldr	r0, [r6, #4]
 800b49e:	68f7      	ldr	r7, [r6, #12]
 800b4a0:	f020 0003 	bic.w	r0, r0, #3
 800b4a4:	eba0 0a04 	sub.w	sl, r0, r4
 800b4a8:	f1ba 0f0f 	cmp.w	sl, #15
 800b4ac:	dd10      	ble.n	800b4d0 <_malloc_r+0x264>
 800b4ae:	68b2      	ldr	r2, [r6, #8]
 800b4b0:	1933      	adds	r3, r6, r4
 800b4b2:	f044 0401 	orr.w	r4, r4, #1
 800b4b6:	6074      	str	r4, [r6, #4]
 800b4b8:	60d7      	str	r7, [r2, #12]
 800b4ba:	60ba      	str	r2, [r7, #8]
 800b4bc:	f04a 0201 	orr.w	r2, sl, #1
 800b4c0:	616b      	str	r3, [r5, #20]
 800b4c2:	612b      	str	r3, [r5, #16]
 800b4c4:	60d9      	str	r1, [r3, #12]
 800b4c6:	6099      	str	r1, [r3, #8]
 800b4c8:	605a      	str	r2, [r3, #4]
 800b4ca:	f846 a000 	str.w	sl, [r6, r0]
 800b4ce:	e6ff      	b.n	800b2d0 <_malloc_r+0x64>
 800b4d0:	f1ba 0f00 	cmp.w	sl, #0
 800b4d4:	db0f      	blt.n	800b4f6 <_malloc_r+0x28a>
 800b4d6:	4430      	add	r0, r6
 800b4d8:	6843      	ldr	r3, [r0, #4]
 800b4da:	f043 0301 	orr.w	r3, r3, #1
 800b4de:	6043      	str	r3, [r0, #4]
 800b4e0:	f856 3f08 	ldr.w	r3, [r6, #8]!
 800b4e4:	4648      	mov	r0, r9
 800b4e6:	60df      	str	r7, [r3, #12]
 800b4e8:	60bb      	str	r3, [r7, #8]
 800b4ea:	f000 f8df 	bl	800b6ac <__malloc_unlock>
 800b4ee:	4630      	mov	r0, r6
 800b4f0:	b003      	add	sp, #12
 800b4f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4f6:	463e      	mov	r6, r7
 800b4f8:	e77a      	b.n	800b3f0 <_malloc_r+0x184>
 800b4fa:	f85c 0908 	ldr.w	r0, [ip], #-8
 800b4fe:	4584      	cmp	ip, r0
 800b500:	f103 33ff 	add.w	r3, r3, #4294967295
 800b504:	f43f af7d 	beq.w	800b402 <_malloc_r+0x196>
 800b508:	e781      	b.n	800b40e <_malloc_r+0x1a2>
 800b50a:	bf00      	nop
 800b50c:	20000100 	.word	0x20000100
 800b510:	20000108 	.word	0x20000108
 800b514:	f8d5 b008 	ldr.w	fp, [r5, #8]
 800b518:	f8db 6004 	ldr.w	r6, [fp, #4]
 800b51c:	f026 0603 	bic.w	r6, r6, #3
 800b520:	42b4      	cmp	r4, r6
 800b522:	d803      	bhi.n	800b52c <_malloc_r+0x2c0>
 800b524:	1b33      	subs	r3, r6, r4
 800b526:	2b0f      	cmp	r3, #15
 800b528:	f300 8096 	bgt.w	800b658 <_malloc_r+0x3ec>
 800b52c:	4a4f      	ldr	r2, [pc, #316]	; (800b66c <_malloc_r+0x400>)
 800b52e:	6817      	ldr	r7, [r2, #0]
 800b530:	4a4f      	ldr	r2, [pc, #316]	; (800b670 <_malloc_r+0x404>)
 800b532:	6811      	ldr	r1, [r2, #0]
 800b534:	3710      	adds	r7, #16
 800b536:	3101      	adds	r1, #1
 800b538:	eb0b 0306 	add.w	r3, fp, r6
 800b53c:	4427      	add	r7, r4
 800b53e:	d005      	beq.n	800b54c <_malloc_r+0x2e0>
 800b540:	494c      	ldr	r1, [pc, #304]	; (800b674 <_malloc_r+0x408>)
 800b542:	3901      	subs	r1, #1
 800b544:	440f      	add	r7, r1
 800b546:	3101      	adds	r1, #1
 800b548:	4249      	negs	r1, r1
 800b54a:	400f      	ands	r7, r1
 800b54c:	4639      	mov	r1, r7
 800b54e:	4648      	mov	r0, r9
 800b550:	9201      	str	r2, [sp, #4]
 800b552:	9300      	str	r3, [sp, #0]
 800b554:	f000 fb80 	bl	800bc58 <_sbrk_r>
 800b558:	f1b0 3fff 	cmp.w	r0, #4294967295
 800b55c:	4680      	mov	r8, r0
 800b55e:	d056      	beq.n	800b60e <_malloc_r+0x3a2>
 800b560:	9b00      	ldr	r3, [sp, #0]
 800b562:	9a01      	ldr	r2, [sp, #4]
 800b564:	4283      	cmp	r3, r0
 800b566:	d901      	bls.n	800b56c <_malloc_r+0x300>
 800b568:	45ab      	cmp	fp, r5
 800b56a:	d150      	bne.n	800b60e <_malloc_r+0x3a2>
 800b56c:	4842      	ldr	r0, [pc, #264]	; (800b678 <_malloc_r+0x40c>)
 800b56e:	6801      	ldr	r1, [r0, #0]
 800b570:	4543      	cmp	r3, r8
 800b572:	eb07 0e01 	add.w	lr, r7, r1
 800b576:	f8c0 e000 	str.w	lr, [r0]
 800b57a:	4940      	ldr	r1, [pc, #256]	; (800b67c <_malloc_r+0x410>)
 800b57c:	4682      	mov	sl, r0
 800b57e:	d113      	bne.n	800b5a8 <_malloc_r+0x33c>
 800b580:	420b      	tst	r3, r1
 800b582:	d111      	bne.n	800b5a8 <_malloc_r+0x33c>
 800b584:	68ab      	ldr	r3, [r5, #8]
 800b586:	443e      	add	r6, r7
 800b588:	f046 0601 	orr.w	r6, r6, #1
 800b58c:	605e      	str	r6, [r3, #4]
 800b58e:	4a3c      	ldr	r2, [pc, #240]	; (800b680 <_malloc_r+0x414>)
 800b590:	f8da 3000 	ldr.w	r3, [sl]
 800b594:	6811      	ldr	r1, [r2, #0]
 800b596:	428b      	cmp	r3, r1
 800b598:	bf88      	it	hi
 800b59a:	6013      	strhi	r3, [r2, #0]
 800b59c:	4a39      	ldr	r2, [pc, #228]	; (800b684 <_malloc_r+0x418>)
 800b59e:	6811      	ldr	r1, [r2, #0]
 800b5a0:	428b      	cmp	r3, r1
 800b5a2:	bf88      	it	hi
 800b5a4:	6013      	strhi	r3, [r2, #0]
 800b5a6:	e032      	b.n	800b60e <_malloc_r+0x3a2>
 800b5a8:	6810      	ldr	r0, [r2, #0]
 800b5aa:	3001      	adds	r0, #1
 800b5ac:	bf1b      	ittet	ne
 800b5ae:	eba8 0303 	subne.w	r3, r8, r3
 800b5b2:	4473      	addne	r3, lr
 800b5b4:	f8c2 8000 	streq.w	r8, [r2]
 800b5b8:	f8ca 3000 	strne.w	r3, [sl]
 800b5bc:	f018 0007 	ands.w	r0, r8, #7
 800b5c0:	bf1c      	itt	ne
 800b5c2:	f1c0 0008 	rsbne	r0, r0, #8
 800b5c6:	4480      	addne	r8, r0
 800b5c8:	4b2a      	ldr	r3, [pc, #168]	; (800b674 <_malloc_r+0x408>)
 800b5ca:	4447      	add	r7, r8
 800b5cc:	4418      	add	r0, r3
 800b5ce:	400f      	ands	r7, r1
 800b5d0:	1bc7      	subs	r7, r0, r7
 800b5d2:	4639      	mov	r1, r7
 800b5d4:	4648      	mov	r0, r9
 800b5d6:	f000 fb3f 	bl	800bc58 <_sbrk_r>
 800b5da:	1c43      	adds	r3, r0, #1
 800b5dc:	bf08      	it	eq
 800b5de:	4640      	moveq	r0, r8
 800b5e0:	f8da 3000 	ldr.w	r3, [sl]
 800b5e4:	f8c5 8008 	str.w	r8, [r5, #8]
 800b5e8:	bf08      	it	eq
 800b5ea:	2700      	moveq	r7, #0
 800b5ec:	eba0 0008 	sub.w	r0, r0, r8
 800b5f0:	443b      	add	r3, r7
 800b5f2:	4407      	add	r7, r0
 800b5f4:	f047 0701 	orr.w	r7, r7, #1
 800b5f8:	45ab      	cmp	fp, r5
 800b5fa:	f8ca 3000 	str.w	r3, [sl]
 800b5fe:	f8c8 7004 	str.w	r7, [r8, #4]
 800b602:	d0c4      	beq.n	800b58e <_malloc_r+0x322>
 800b604:	2e0f      	cmp	r6, #15
 800b606:	d810      	bhi.n	800b62a <_malloc_r+0x3be>
 800b608:	2301      	movs	r3, #1
 800b60a:	f8c8 3004 	str.w	r3, [r8, #4]
 800b60e:	68ab      	ldr	r3, [r5, #8]
 800b610:	685a      	ldr	r2, [r3, #4]
 800b612:	f022 0203 	bic.w	r2, r2, #3
 800b616:	4294      	cmp	r4, r2
 800b618:	eba2 0304 	sub.w	r3, r2, r4
 800b61c:	d801      	bhi.n	800b622 <_malloc_r+0x3b6>
 800b61e:	2b0f      	cmp	r3, #15
 800b620:	dc1a      	bgt.n	800b658 <_malloc_r+0x3ec>
 800b622:	4648      	mov	r0, r9
 800b624:	f000 f842 	bl	800b6ac <__malloc_unlock>
 800b628:	e62d      	b.n	800b286 <_malloc_r+0x1a>
 800b62a:	f8db 3004 	ldr.w	r3, [fp, #4]
 800b62e:	3e0c      	subs	r6, #12
 800b630:	f026 0607 	bic.w	r6, r6, #7
 800b634:	f003 0301 	and.w	r3, r3, #1
 800b638:	4333      	orrs	r3, r6
 800b63a:	f8cb 3004 	str.w	r3, [fp, #4]
 800b63e:	eb0b 0306 	add.w	r3, fp, r6
 800b642:	2205      	movs	r2, #5
 800b644:	2e0f      	cmp	r6, #15
 800b646:	605a      	str	r2, [r3, #4]
 800b648:	609a      	str	r2, [r3, #8]
 800b64a:	d9a0      	bls.n	800b58e <_malloc_r+0x322>
 800b64c:	f10b 0108 	add.w	r1, fp, #8
 800b650:	4648      	mov	r0, r9
 800b652:	f7ff fcab 	bl	800afac <_free_r>
 800b656:	e79a      	b.n	800b58e <_malloc_r+0x322>
 800b658:	68ae      	ldr	r6, [r5, #8]
 800b65a:	f044 0201 	orr.w	r2, r4, #1
 800b65e:	4434      	add	r4, r6
 800b660:	f043 0301 	orr.w	r3, r3, #1
 800b664:	6072      	str	r2, [r6, #4]
 800b666:	60ac      	str	r4, [r5, #8]
 800b668:	6063      	str	r3, [r4, #4]
 800b66a:	e631      	b.n	800b2d0 <_malloc_r+0x64>
 800b66c:	20000704 	.word	0x20000704
 800b670:	20000508 	.word	0x20000508
 800b674:	00001000 	.word	0x00001000
 800b678:	200006d4 	.word	0x200006d4
 800b67c:	00000fff 	.word	0x00000fff
 800b680:	200006fc 	.word	0x200006fc
 800b684:	20000700 	.word	0x20000700

0800b688 <memcpy>:
 800b688:	b510      	push	{r4, lr}
 800b68a:	1e43      	subs	r3, r0, #1
 800b68c:	440a      	add	r2, r1
 800b68e:	4291      	cmp	r1, r2
 800b690:	d100      	bne.n	800b694 <memcpy+0xc>
 800b692:	bd10      	pop	{r4, pc}
 800b694:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b698:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b69c:	e7f7      	b.n	800b68e <memcpy+0x6>
	...

0800b6a0 <__malloc_lock>:
 800b6a0:	4801      	ldr	r0, [pc, #4]	; (800b6a8 <__malloc_lock+0x8>)
 800b6a2:	f7ff bd6d 	b.w	800b180 <__retarget_lock_acquire_recursive>
 800b6a6:	bf00      	nop
 800b6a8:	20000964 	.word	0x20000964

0800b6ac <__malloc_unlock>:
 800b6ac:	4801      	ldr	r0, [pc, #4]	; (800b6b4 <__malloc_unlock+0x8>)
 800b6ae:	f7ff bd68 	b.w	800b182 <__retarget_lock_release_recursive>
 800b6b2:	bf00      	nop
 800b6b4:	20000964 	.word	0x20000964

0800b6b8 <_Balloc>:
 800b6b8:	b570      	push	{r4, r5, r6, lr}
 800b6ba:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b6bc:	4604      	mov	r4, r0
 800b6be:	460e      	mov	r6, r1
 800b6c0:	b93d      	cbnz	r5, 800b6d2 <_Balloc+0x1a>
 800b6c2:	2010      	movs	r0, #16
 800b6c4:	f7ff fdca 	bl	800b25c <malloc>
 800b6c8:	6260      	str	r0, [r4, #36]	; 0x24
 800b6ca:	6045      	str	r5, [r0, #4]
 800b6cc:	6085      	str	r5, [r0, #8]
 800b6ce:	6005      	str	r5, [r0, #0]
 800b6d0:	60c5      	str	r5, [r0, #12]
 800b6d2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b6d4:	68eb      	ldr	r3, [r5, #12]
 800b6d6:	b183      	cbz	r3, 800b6fa <_Balloc+0x42>
 800b6d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b6da:	68db      	ldr	r3, [r3, #12]
 800b6dc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800b6e0:	b9b8      	cbnz	r0, 800b712 <_Balloc+0x5a>
 800b6e2:	2101      	movs	r1, #1
 800b6e4:	fa01 f506 	lsl.w	r5, r1, r6
 800b6e8:	1d6a      	adds	r2, r5, #5
 800b6ea:	0092      	lsls	r2, r2, #2
 800b6ec:	4620      	mov	r0, r4
 800b6ee:	f000 fb4d 	bl	800bd8c <_calloc_r>
 800b6f2:	b160      	cbz	r0, 800b70e <_Balloc+0x56>
 800b6f4:	6046      	str	r6, [r0, #4]
 800b6f6:	6085      	str	r5, [r0, #8]
 800b6f8:	e00e      	b.n	800b718 <_Balloc+0x60>
 800b6fa:	2221      	movs	r2, #33	; 0x21
 800b6fc:	2104      	movs	r1, #4
 800b6fe:	4620      	mov	r0, r4
 800b700:	f000 fb44 	bl	800bd8c <_calloc_r>
 800b704:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b706:	60e8      	str	r0, [r5, #12]
 800b708:	68db      	ldr	r3, [r3, #12]
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d1e4      	bne.n	800b6d8 <_Balloc+0x20>
 800b70e:	2000      	movs	r0, #0
 800b710:	bd70      	pop	{r4, r5, r6, pc}
 800b712:	6802      	ldr	r2, [r0, #0]
 800b714:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800b718:	2300      	movs	r3, #0
 800b71a:	6103      	str	r3, [r0, #16]
 800b71c:	60c3      	str	r3, [r0, #12]
 800b71e:	bd70      	pop	{r4, r5, r6, pc}

0800b720 <_Bfree>:
 800b720:	b570      	push	{r4, r5, r6, lr}
 800b722:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800b724:	4606      	mov	r6, r0
 800b726:	460d      	mov	r5, r1
 800b728:	b93c      	cbnz	r4, 800b73a <_Bfree+0x1a>
 800b72a:	2010      	movs	r0, #16
 800b72c:	f7ff fd96 	bl	800b25c <malloc>
 800b730:	6270      	str	r0, [r6, #36]	; 0x24
 800b732:	6044      	str	r4, [r0, #4]
 800b734:	6084      	str	r4, [r0, #8]
 800b736:	6004      	str	r4, [r0, #0]
 800b738:	60c4      	str	r4, [r0, #12]
 800b73a:	b13d      	cbz	r5, 800b74c <_Bfree+0x2c>
 800b73c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800b73e:	686a      	ldr	r2, [r5, #4]
 800b740:	68db      	ldr	r3, [r3, #12]
 800b742:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b746:	6029      	str	r1, [r5, #0]
 800b748:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800b74c:	bd70      	pop	{r4, r5, r6, pc}

0800b74e <__multadd>:
 800b74e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b752:	690d      	ldr	r5, [r1, #16]
 800b754:	461f      	mov	r7, r3
 800b756:	4606      	mov	r6, r0
 800b758:	460c      	mov	r4, r1
 800b75a:	f101 0e14 	add.w	lr, r1, #20
 800b75e:	2300      	movs	r3, #0
 800b760:	f8de 0000 	ldr.w	r0, [lr]
 800b764:	b281      	uxth	r1, r0
 800b766:	fb02 7101 	mla	r1, r2, r1, r7
 800b76a:	0c0f      	lsrs	r7, r1, #16
 800b76c:	0c00      	lsrs	r0, r0, #16
 800b76e:	fb02 7000 	mla	r0, r2, r0, r7
 800b772:	b289      	uxth	r1, r1
 800b774:	3301      	adds	r3, #1
 800b776:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800b77a:	429d      	cmp	r5, r3
 800b77c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800b780:	f84e 1b04 	str.w	r1, [lr], #4
 800b784:	dcec      	bgt.n	800b760 <__multadd+0x12>
 800b786:	b1d7      	cbz	r7, 800b7be <__multadd+0x70>
 800b788:	68a3      	ldr	r3, [r4, #8]
 800b78a:	429d      	cmp	r5, r3
 800b78c:	db12      	blt.n	800b7b4 <__multadd+0x66>
 800b78e:	6861      	ldr	r1, [r4, #4]
 800b790:	4630      	mov	r0, r6
 800b792:	3101      	adds	r1, #1
 800b794:	f7ff ff90 	bl	800b6b8 <_Balloc>
 800b798:	6922      	ldr	r2, [r4, #16]
 800b79a:	3202      	adds	r2, #2
 800b79c:	f104 010c 	add.w	r1, r4, #12
 800b7a0:	4680      	mov	r8, r0
 800b7a2:	0092      	lsls	r2, r2, #2
 800b7a4:	300c      	adds	r0, #12
 800b7a6:	f7ff ff6f 	bl	800b688 <memcpy>
 800b7aa:	4621      	mov	r1, r4
 800b7ac:	4630      	mov	r0, r6
 800b7ae:	f7ff ffb7 	bl	800b720 <_Bfree>
 800b7b2:	4644      	mov	r4, r8
 800b7b4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b7b8:	3501      	adds	r5, #1
 800b7ba:	615f      	str	r7, [r3, #20]
 800b7bc:	6125      	str	r5, [r4, #16]
 800b7be:	4620      	mov	r0, r4
 800b7c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b7c4 <__hi0bits>:
 800b7c4:	0c02      	lsrs	r2, r0, #16
 800b7c6:	0412      	lsls	r2, r2, #16
 800b7c8:	4603      	mov	r3, r0
 800b7ca:	b9b2      	cbnz	r2, 800b7fa <__hi0bits+0x36>
 800b7cc:	0403      	lsls	r3, r0, #16
 800b7ce:	2010      	movs	r0, #16
 800b7d0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800b7d4:	bf04      	itt	eq
 800b7d6:	021b      	lsleq	r3, r3, #8
 800b7d8:	3008      	addeq	r0, #8
 800b7da:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800b7de:	bf04      	itt	eq
 800b7e0:	011b      	lsleq	r3, r3, #4
 800b7e2:	3004      	addeq	r0, #4
 800b7e4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800b7e8:	bf04      	itt	eq
 800b7ea:	009b      	lsleq	r3, r3, #2
 800b7ec:	3002      	addeq	r0, #2
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	db06      	blt.n	800b800 <__hi0bits+0x3c>
 800b7f2:	005b      	lsls	r3, r3, #1
 800b7f4:	d503      	bpl.n	800b7fe <__hi0bits+0x3a>
 800b7f6:	3001      	adds	r0, #1
 800b7f8:	4770      	bx	lr
 800b7fa:	2000      	movs	r0, #0
 800b7fc:	e7e8      	b.n	800b7d0 <__hi0bits+0xc>
 800b7fe:	2020      	movs	r0, #32
 800b800:	4770      	bx	lr

0800b802 <__lo0bits>:
 800b802:	6803      	ldr	r3, [r0, #0]
 800b804:	f013 0207 	ands.w	r2, r3, #7
 800b808:	4601      	mov	r1, r0
 800b80a:	d00b      	beq.n	800b824 <__lo0bits+0x22>
 800b80c:	07da      	lsls	r2, r3, #31
 800b80e:	d423      	bmi.n	800b858 <__lo0bits+0x56>
 800b810:	0798      	lsls	r0, r3, #30
 800b812:	bf49      	itett	mi
 800b814:	085b      	lsrmi	r3, r3, #1
 800b816:	089b      	lsrpl	r3, r3, #2
 800b818:	2001      	movmi	r0, #1
 800b81a:	600b      	strmi	r3, [r1, #0]
 800b81c:	bf5c      	itt	pl
 800b81e:	600b      	strpl	r3, [r1, #0]
 800b820:	2002      	movpl	r0, #2
 800b822:	4770      	bx	lr
 800b824:	b298      	uxth	r0, r3
 800b826:	b9a8      	cbnz	r0, 800b854 <__lo0bits+0x52>
 800b828:	0c1b      	lsrs	r3, r3, #16
 800b82a:	2010      	movs	r0, #16
 800b82c:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b830:	bf04      	itt	eq
 800b832:	0a1b      	lsreq	r3, r3, #8
 800b834:	3008      	addeq	r0, #8
 800b836:	071a      	lsls	r2, r3, #28
 800b838:	bf04      	itt	eq
 800b83a:	091b      	lsreq	r3, r3, #4
 800b83c:	3004      	addeq	r0, #4
 800b83e:	079a      	lsls	r2, r3, #30
 800b840:	bf04      	itt	eq
 800b842:	089b      	lsreq	r3, r3, #2
 800b844:	3002      	addeq	r0, #2
 800b846:	07da      	lsls	r2, r3, #31
 800b848:	d402      	bmi.n	800b850 <__lo0bits+0x4e>
 800b84a:	085b      	lsrs	r3, r3, #1
 800b84c:	d006      	beq.n	800b85c <__lo0bits+0x5a>
 800b84e:	3001      	adds	r0, #1
 800b850:	600b      	str	r3, [r1, #0]
 800b852:	4770      	bx	lr
 800b854:	4610      	mov	r0, r2
 800b856:	e7e9      	b.n	800b82c <__lo0bits+0x2a>
 800b858:	2000      	movs	r0, #0
 800b85a:	4770      	bx	lr
 800b85c:	2020      	movs	r0, #32
 800b85e:	4770      	bx	lr

0800b860 <__i2b>:
 800b860:	b510      	push	{r4, lr}
 800b862:	460c      	mov	r4, r1
 800b864:	2101      	movs	r1, #1
 800b866:	f7ff ff27 	bl	800b6b8 <_Balloc>
 800b86a:	2201      	movs	r2, #1
 800b86c:	6144      	str	r4, [r0, #20]
 800b86e:	6102      	str	r2, [r0, #16]
 800b870:	bd10      	pop	{r4, pc}

0800b872 <__multiply>:
 800b872:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b876:	4614      	mov	r4, r2
 800b878:	690a      	ldr	r2, [r1, #16]
 800b87a:	6923      	ldr	r3, [r4, #16]
 800b87c:	429a      	cmp	r2, r3
 800b87e:	bfb8      	it	lt
 800b880:	460b      	movlt	r3, r1
 800b882:	4689      	mov	r9, r1
 800b884:	bfbc      	itt	lt
 800b886:	46a1      	movlt	r9, r4
 800b888:	461c      	movlt	r4, r3
 800b88a:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b88e:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800b892:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800b896:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b89a:	eb07 060a 	add.w	r6, r7, sl
 800b89e:	429e      	cmp	r6, r3
 800b8a0:	bfc8      	it	gt
 800b8a2:	3101      	addgt	r1, #1
 800b8a4:	f7ff ff08 	bl	800b6b8 <_Balloc>
 800b8a8:	f100 0514 	add.w	r5, r0, #20
 800b8ac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b8b0:	462b      	mov	r3, r5
 800b8b2:	2200      	movs	r2, #0
 800b8b4:	4543      	cmp	r3, r8
 800b8b6:	d316      	bcc.n	800b8e6 <__multiply+0x74>
 800b8b8:	f104 0214 	add.w	r2, r4, #20
 800b8bc:	f109 0114 	add.w	r1, r9, #20
 800b8c0:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800b8c4:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800b8c8:	9301      	str	r3, [sp, #4]
 800b8ca:	9c01      	ldr	r4, [sp, #4]
 800b8cc:	4294      	cmp	r4, r2
 800b8ce:	4613      	mov	r3, r2
 800b8d0:	d80c      	bhi.n	800b8ec <__multiply+0x7a>
 800b8d2:	2e00      	cmp	r6, #0
 800b8d4:	dd03      	ble.n	800b8de <__multiply+0x6c>
 800b8d6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d054      	beq.n	800b988 <__multiply+0x116>
 800b8de:	6106      	str	r6, [r0, #16]
 800b8e0:	b003      	add	sp, #12
 800b8e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8e6:	f843 2b04 	str.w	r2, [r3], #4
 800b8ea:	e7e3      	b.n	800b8b4 <__multiply+0x42>
 800b8ec:	f8b3 a000 	ldrh.w	sl, [r3]
 800b8f0:	3204      	adds	r2, #4
 800b8f2:	f1ba 0f00 	cmp.w	sl, #0
 800b8f6:	d020      	beq.n	800b93a <__multiply+0xc8>
 800b8f8:	46ae      	mov	lr, r5
 800b8fa:	4689      	mov	r9, r1
 800b8fc:	f04f 0c00 	mov.w	ip, #0
 800b900:	f859 4b04 	ldr.w	r4, [r9], #4
 800b904:	f8be b000 	ldrh.w	fp, [lr]
 800b908:	b2a3      	uxth	r3, r4
 800b90a:	fb0a b303 	mla	r3, sl, r3, fp
 800b90e:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800b912:	f8de 4000 	ldr.w	r4, [lr]
 800b916:	4463      	add	r3, ip
 800b918:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800b91c:	fb0a c40b 	mla	r4, sl, fp, ip
 800b920:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800b924:	b29b      	uxth	r3, r3
 800b926:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b92a:	454f      	cmp	r7, r9
 800b92c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800b930:	f84e 3b04 	str.w	r3, [lr], #4
 800b934:	d8e4      	bhi.n	800b900 <__multiply+0x8e>
 800b936:	f8ce c000 	str.w	ip, [lr]
 800b93a:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800b93e:	f1b9 0f00 	cmp.w	r9, #0
 800b942:	d01f      	beq.n	800b984 <__multiply+0x112>
 800b944:	682b      	ldr	r3, [r5, #0]
 800b946:	46ae      	mov	lr, r5
 800b948:	468c      	mov	ip, r1
 800b94a:	f04f 0a00 	mov.w	sl, #0
 800b94e:	f8bc 4000 	ldrh.w	r4, [ip]
 800b952:	f8be b002 	ldrh.w	fp, [lr, #2]
 800b956:	fb09 b404 	mla	r4, r9, r4, fp
 800b95a:	44a2      	add	sl, r4
 800b95c:	b29b      	uxth	r3, r3
 800b95e:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800b962:	f84e 3b04 	str.w	r3, [lr], #4
 800b966:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b96a:	f8be 4000 	ldrh.w	r4, [lr]
 800b96e:	0c1b      	lsrs	r3, r3, #16
 800b970:	fb09 4303 	mla	r3, r9, r3, r4
 800b974:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 800b978:	4567      	cmp	r7, ip
 800b97a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b97e:	d8e6      	bhi.n	800b94e <__multiply+0xdc>
 800b980:	f8ce 3000 	str.w	r3, [lr]
 800b984:	3504      	adds	r5, #4
 800b986:	e7a0      	b.n	800b8ca <__multiply+0x58>
 800b988:	3e01      	subs	r6, #1
 800b98a:	e7a2      	b.n	800b8d2 <__multiply+0x60>

0800b98c <__pow5mult>:
 800b98c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b990:	4615      	mov	r5, r2
 800b992:	f012 0203 	ands.w	r2, r2, #3
 800b996:	4606      	mov	r6, r0
 800b998:	460f      	mov	r7, r1
 800b99a:	d007      	beq.n	800b9ac <__pow5mult+0x20>
 800b99c:	3a01      	subs	r2, #1
 800b99e:	4c21      	ldr	r4, [pc, #132]	; (800ba24 <__pow5mult+0x98>)
 800b9a0:	2300      	movs	r3, #0
 800b9a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b9a6:	f7ff fed2 	bl	800b74e <__multadd>
 800b9aa:	4607      	mov	r7, r0
 800b9ac:	10ad      	asrs	r5, r5, #2
 800b9ae:	d035      	beq.n	800ba1c <__pow5mult+0x90>
 800b9b0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b9b2:	b93c      	cbnz	r4, 800b9c4 <__pow5mult+0x38>
 800b9b4:	2010      	movs	r0, #16
 800b9b6:	f7ff fc51 	bl	800b25c <malloc>
 800b9ba:	6270      	str	r0, [r6, #36]	; 0x24
 800b9bc:	6044      	str	r4, [r0, #4]
 800b9be:	6084      	str	r4, [r0, #8]
 800b9c0:	6004      	str	r4, [r0, #0]
 800b9c2:	60c4      	str	r4, [r0, #12]
 800b9c4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b9c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b9cc:	b94c      	cbnz	r4, 800b9e2 <__pow5mult+0x56>
 800b9ce:	f240 2171 	movw	r1, #625	; 0x271
 800b9d2:	4630      	mov	r0, r6
 800b9d4:	f7ff ff44 	bl	800b860 <__i2b>
 800b9d8:	2300      	movs	r3, #0
 800b9da:	f8c8 0008 	str.w	r0, [r8, #8]
 800b9de:	4604      	mov	r4, r0
 800b9e0:	6003      	str	r3, [r0, #0]
 800b9e2:	f04f 0800 	mov.w	r8, #0
 800b9e6:	07eb      	lsls	r3, r5, #31
 800b9e8:	d50a      	bpl.n	800ba00 <__pow5mult+0x74>
 800b9ea:	4639      	mov	r1, r7
 800b9ec:	4622      	mov	r2, r4
 800b9ee:	4630      	mov	r0, r6
 800b9f0:	f7ff ff3f 	bl	800b872 <__multiply>
 800b9f4:	4639      	mov	r1, r7
 800b9f6:	4681      	mov	r9, r0
 800b9f8:	4630      	mov	r0, r6
 800b9fa:	f7ff fe91 	bl	800b720 <_Bfree>
 800b9fe:	464f      	mov	r7, r9
 800ba00:	106d      	asrs	r5, r5, #1
 800ba02:	d00b      	beq.n	800ba1c <__pow5mult+0x90>
 800ba04:	6820      	ldr	r0, [r4, #0]
 800ba06:	b938      	cbnz	r0, 800ba18 <__pow5mult+0x8c>
 800ba08:	4622      	mov	r2, r4
 800ba0a:	4621      	mov	r1, r4
 800ba0c:	4630      	mov	r0, r6
 800ba0e:	f7ff ff30 	bl	800b872 <__multiply>
 800ba12:	6020      	str	r0, [r4, #0]
 800ba14:	f8c0 8000 	str.w	r8, [r0]
 800ba18:	4604      	mov	r4, r0
 800ba1a:	e7e4      	b.n	800b9e6 <__pow5mult+0x5a>
 800ba1c:	4638      	mov	r0, r7
 800ba1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba22:	bf00      	nop
 800ba24:	0800ca48 	.word	0x0800ca48

0800ba28 <__lshift>:
 800ba28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba2c:	460c      	mov	r4, r1
 800ba2e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ba32:	6923      	ldr	r3, [r4, #16]
 800ba34:	6849      	ldr	r1, [r1, #4]
 800ba36:	eb0a 0903 	add.w	r9, sl, r3
 800ba3a:	68a3      	ldr	r3, [r4, #8]
 800ba3c:	4607      	mov	r7, r0
 800ba3e:	4616      	mov	r6, r2
 800ba40:	f109 0501 	add.w	r5, r9, #1
 800ba44:	42ab      	cmp	r3, r5
 800ba46:	db31      	blt.n	800baac <__lshift+0x84>
 800ba48:	4638      	mov	r0, r7
 800ba4a:	f7ff fe35 	bl	800b6b8 <_Balloc>
 800ba4e:	2200      	movs	r2, #0
 800ba50:	4680      	mov	r8, r0
 800ba52:	f100 0314 	add.w	r3, r0, #20
 800ba56:	4611      	mov	r1, r2
 800ba58:	4552      	cmp	r2, sl
 800ba5a:	db2a      	blt.n	800bab2 <__lshift+0x8a>
 800ba5c:	6920      	ldr	r0, [r4, #16]
 800ba5e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ba62:	f104 0114 	add.w	r1, r4, #20
 800ba66:	f016 021f 	ands.w	r2, r6, #31
 800ba6a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800ba6e:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800ba72:	d022      	beq.n	800baba <__lshift+0x92>
 800ba74:	f1c2 0c20 	rsb	ip, r2, #32
 800ba78:	2000      	movs	r0, #0
 800ba7a:	680e      	ldr	r6, [r1, #0]
 800ba7c:	4096      	lsls	r6, r2
 800ba7e:	4330      	orrs	r0, r6
 800ba80:	f843 0b04 	str.w	r0, [r3], #4
 800ba84:	f851 0b04 	ldr.w	r0, [r1], #4
 800ba88:	458e      	cmp	lr, r1
 800ba8a:	fa20 f00c 	lsr.w	r0, r0, ip
 800ba8e:	d8f4      	bhi.n	800ba7a <__lshift+0x52>
 800ba90:	6018      	str	r0, [r3, #0]
 800ba92:	b108      	cbz	r0, 800ba98 <__lshift+0x70>
 800ba94:	f109 0502 	add.w	r5, r9, #2
 800ba98:	3d01      	subs	r5, #1
 800ba9a:	4638      	mov	r0, r7
 800ba9c:	f8c8 5010 	str.w	r5, [r8, #16]
 800baa0:	4621      	mov	r1, r4
 800baa2:	f7ff fe3d 	bl	800b720 <_Bfree>
 800baa6:	4640      	mov	r0, r8
 800baa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800baac:	3101      	adds	r1, #1
 800baae:	005b      	lsls	r3, r3, #1
 800bab0:	e7c8      	b.n	800ba44 <__lshift+0x1c>
 800bab2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800bab6:	3201      	adds	r2, #1
 800bab8:	e7ce      	b.n	800ba58 <__lshift+0x30>
 800baba:	3b04      	subs	r3, #4
 800babc:	f851 2b04 	ldr.w	r2, [r1], #4
 800bac0:	f843 2f04 	str.w	r2, [r3, #4]!
 800bac4:	458e      	cmp	lr, r1
 800bac6:	d8f9      	bhi.n	800babc <__lshift+0x94>
 800bac8:	e7e6      	b.n	800ba98 <__lshift+0x70>

0800baca <__mcmp>:
 800baca:	6903      	ldr	r3, [r0, #16]
 800bacc:	690a      	ldr	r2, [r1, #16]
 800bace:	1a9b      	subs	r3, r3, r2
 800bad0:	b530      	push	{r4, r5, lr}
 800bad2:	d10c      	bne.n	800baee <__mcmp+0x24>
 800bad4:	0092      	lsls	r2, r2, #2
 800bad6:	3014      	adds	r0, #20
 800bad8:	3114      	adds	r1, #20
 800bada:	1884      	adds	r4, r0, r2
 800badc:	4411      	add	r1, r2
 800bade:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bae2:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bae6:	4295      	cmp	r5, r2
 800bae8:	d003      	beq.n	800baf2 <__mcmp+0x28>
 800baea:	d305      	bcc.n	800baf8 <__mcmp+0x2e>
 800baec:	2301      	movs	r3, #1
 800baee:	4618      	mov	r0, r3
 800baf0:	bd30      	pop	{r4, r5, pc}
 800baf2:	42a0      	cmp	r0, r4
 800baf4:	d3f3      	bcc.n	800bade <__mcmp+0x14>
 800baf6:	e7fa      	b.n	800baee <__mcmp+0x24>
 800baf8:	f04f 33ff 	mov.w	r3, #4294967295
 800bafc:	e7f7      	b.n	800baee <__mcmp+0x24>

0800bafe <__mdiff>:
 800bafe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb02:	460d      	mov	r5, r1
 800bb04:	4607      	mov	r7, r0
 800bb06:	4611      	mov	r1, r2
 800bb08:	4628      	mov	r0, r5
 800bb0a:	4614      	mov	r4, r2
 800bb0c:	f7ff ffdd 	bl	800baca <__mcmp>
 800bb10:	1e06      	subs	r6, r0, #0
 800bb12:	d108      	bne.n	800bb26 <__mdiff+0x28>
 800bb14:	4631      	mov	r1, r6
 800bb16:	4638      	mov	r0, r7
 800bb18:	f7ff fdce 	bl	800b6b8 <_Balloc>
 800bb1c:	2301      	movs	r3, #1
 800bb1e:	6103      	str	r3, [r0, #16]
 800bb20:	6146      	str	r6, [r0, #20]
 800bb22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb26:	bfa4      	itt	ge
 800bb28:	4623      	movge	r3, r4
 800bb2a:	462c      	movge	r4, r5
 800bb2c:	4638      	mov	r0, r7
 800bb2e:	6861      	ldr	r1, [r4, #4]
 800bb30:	bfa6      	itte	ge
 800bb32:	461d      	movge	r5, r3
 800bb34:	2600      	movge	r6, #0
 800bb36:	2601      	movlt	r6, #1
 800bb38:	f7ff fdbe 	bl	800b6b8 <_Balloc>
 800bb3c:	692b      	ldr	r3, [r5, #16]
 800bb3e:	60c6      	str	r6, [r0, #12]
 800bb40:	6926      	ldr	r6, [r4, #16]
 800bb42:	f105 0914 	add.w	r9, r5, #20
 800bb46:	f104 0214 	add.w	r2, r4, #20
 800bb4a:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800bb4e:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800bb52:	f100 0514 	add.w	r5, r0, #20
 800bb56:	f04f 0c00 	mov.w	ip, #0
 800bb5a:	f852 ab04 	ldr.w	sl, [r2], #4
 800bb5e:	f859 4b04 	ldr.w	r4, [r9], #4
 800bb62:	fa1c f18a 	uxtah	r1, ip, sl
 800bb66:	b2a3      	uxth	r3, r4
 800bb68:	1ac9      	subs	r1, r1, r3
 800bb6a:	0c23      	lsrs	r3, r4, #16
 800bb6c:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800bb70:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800bb74:	b289      	uxth	r1, r1
 800bb76:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800bb7a:	45c8      	cmp	r8, r9
 800bb7c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800bb80:	4696      	mov	lr, r2
 800bb82:	f845 3b04 	str.w	r3, [r5], #4
 800bb86:	d8e8      	bhi.n	800bb5a <__mdiff+0x5c>
 800bb88:	45be      	cmp	lr, r7
 800bb8a:	d305      	bcc.n	800bb98 <__mdiff+0x9a>
 800bb8c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800bb90:	b18b      	cbz	r3, 800bbb6 <__mdiff+0xb8>
 800bb92:	6106      	str	r6, [r0, #16]
 800bb94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb98:	f85e 1b04 	ldr.w	r1, [lr], #4
 800bb9c:	fa1c f381 	uxtah	r3, ip, r1
 800bba0:	141a      	asrs	r2, r3, #16
 800bba2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800bba6:	b29b      	uxth	r3, r3
 800bba8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bbac:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800bbb0:	f845 3b04 	str.w	r3, [r5], #4
 800bbb4:	e7e8      	b.n	800bb88 <__mdiff+0x8a>
 800bbb6:	3e01      	subs	r6, #1
 800bbb8:	e7e8      	b.n	800bb8c <__mdiff+0x8e>

0800bbba <__d2b>:
 800bbba:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bbbe:	460e      	mov	r6, r1
 800bbc0:	2101      	movs	r1, #1
 800bbc2:	ec59 8b10 	vmov	r8, r9, d0
 800bbc6:	4615      	mov	r5, r2
 800bbc8:	f7ff fd76 	bl	800b6b8 <_Balloc>
 800bbcc:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800bbd0:	4607      	mov	r7, r0
 800bbd2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bbd6:	bb34      	cbnz	r4, 800bc26 <__d2b+0x6c>
 800bbd8:	9301      	str	r3, [sp, #4]
 800bbda:	f1b8 0f00 	cmp.w	r8, #0
 800bbde:	d027      	beq.n	800bc30 <__d2b+0x76>
 800bbe0:	a802      	add	r0, sp, #8
 800bbe2:	f840 8d08 	str.w	r8, [r0, #-8]!
 800bbe6:	f7ff fe0c 	bl	800b802 <__lo0bits>
 800bbea:	9900      	ldr	r1, [sp, #0]
 800bbec:	b1f0      	cbz	r0, 800bc2c <__d2b+0x72>
 800bbee:	9a01      	ldr	r2, [sp, #4]
 800bbf0:	f1c0 0320 	rsb	r3, r0, #32
 800bbf4:	fa02 f303 	lsl.w	r3, r2, r3
 800bbf8:	430b      	orrs	r3, r1
 800bbfa:	40c2      	lsrs	r2, r0
 800bbfc:	617b      	str	r3, [r7, #20]
 800bbfe:	9201      	str	r2, [sp, #4]
 800bc00:	9b01      	ldr	r3, [sp, #4]
 800bc02:	61bb      	str	r3, [r7, #24]
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	bf14      	ite	ne
 800bc08:	2102      	movne	r1, #2
 800bc0a:	2101      	moveq	r1, #1
 800bc0c:	6139      	str	r1, [r7, #16]
 800bc0e:	b1c4      	cbz	r4, 800bc42 <__d2b+0x88>
 800bc10:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800bc14:	4404      	add	r4, r0
 800bc16:	6034      	str	r4, [r6, #0]
 800bc18:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bc1c:	6028      	str	r0, [r5, #0]
 800bc1e:	4638      	mov	r0, r7
 800bc20:	b003      	add	sp, #12
 800bc22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bc26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bc2a:	e7d5      	b.n	800bbd8 <__d2b+0x1e>
 800bc2c:	6179      	str	r1, [r7, #20]
 800bc2e:	e7e7      	b.n	800bc00 <__d2b+0x46>
 800bc30:	a801      	add	r0, sp, #4
 800bc32:	f7ff fde6 	bl	800b802 <__lo0bits>
 800bc36:	9b01      	ldr	r3, [sp, #4]
 800bc38:	617b      	str	r3, [r7, #20]
 800bc3a:	2101      	movs	r1, #1
 800bc3c:	6139      	str	r1, [r7, #16]
 800bc3e:	3020      	adds	r0, #32
 800bc40:	e7e5      	b.n	800bc0e <__d2b+0x54>
 800bc42:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800bc46:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bc4a:	6030      	str	r0, [r6, #0]
 800bc4c:	6918      	ldr	r0, [r3, #16]
 800bc4e:	f7ff fdb9 	bl	800b7c4 <__hi0bits>
 800bc52:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800bc56:	e7e1      	b.n	800bc1c <__d2b+0x62>

0800bc58 <_sbrk_r>:
 800bc58:	b538      	push	{r3, r4, r5, lr}
 800bc5a:	4c06      	ldr	r4, [pc, #24]	; (800bc74 <_sbrk_r+0x1c>)
 800bc5c:	2300      	movs	r3, #0
 800bc5e:	4605      	mov	r5, r0
 800bc60:	4608      	mov	r0, r1
 800bc62:	6023      	str	r3, [r4, #0]
 800bc64:	f7fc fd9e 	bl	80087a4 <_sbrk>
 800bc68:	1c43      	adds	r3, r0, #1
 800bc6a:	d102      	bne.n	800bc72 <_sbrk_r+0x1a>
 800bc6c:	6823      	ldr	r3, [r4, #0]
 800bc6e:	b103      	cbz	r3, 800bc72 <_sbrk_r+0x1a>
 800bc70:	602b      	str	r3, [r5, #0]
 800bc72:	bd38      	pop	{r3, r4, r5, pc}
 800bc74:	2000096c 	.word	0x2000096c

0800bc78 <__sread>:
 800bc78:	b510      	push	{r4, lr}
 800bc7a:	460c      	mov	r4, r1
 800bc7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc80:	f000 fb54 	bl	800c32c <_read_r>
 800bc84:	2800      	cmp	r0, #0
 800bc86:	bfab      	itete	ge
 800bc88:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bc8a:	89a3      	ldrhlt	r3, [r4, #12]
 800bc8c:	181b      	addge	r3, r3, r0
 800bc8e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bc92:	bfac      	ite	ge
 800bc94:	6563      	strge	r3, [r4, #84]	; 0x54
 800bc96:	81a3      	strhlt	r3, [r4, #12]
 800bc98:	bd10      	pop	{r4, pc}

0800bc9a <__swrite>:
 800bc9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc9e:	461f      	mov	r7, r3
 800bca0:	898b      	ldrh	r3, [r1, #12]
 800bca2:	05db      	lsls	r3, r3, #23
 800bca4:	4605      	mov	r5, r0
 800bca6:	460c      	mov	r4, r1
 800bca8:	4616      	mov	r6, r2
 800bcaa:	d505      	bpl.n	800bcb8 <__swrite+0x1e>
 800bcac:	2302      	movs	r3, #2
 800bcae:	2200      	movs	r2, #0
 800bcb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bcb4:	f000 fafc 	bl	800c2b0 <_lseek_r>
 800bcb8:	89a3      	ldrh	r3, [r4, #12]
 800bcba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bcbe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bcc2:	81a3      	strh	r3, [r4, #12]
 800bcc4:	4632      	mov	r2, r6
 800bcc6:	463b      	mov	r3, r7
 800bcc8:	4628      	mov	r0, r5
 800bcca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bcce:	f000 b84b 	b.w	800bd68 <_write_r>

0800bcd2 <__sseek>:
 800bcd2:	b510      	push	{r4, lr}
 800bcd4:	460c      	mov	r4, r1
 800bcd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bcda:	f000 fae9 	bl	800c2b0 <_lseek_r>
 800bcde:	1c43      	adds	r3, r0, #1
 800bce0:	89a3      	ldrh	r3, [r4, #12]
 800bce2:	bf15      	itete	ne
 800bce4:	6560      	strne	r0, [r4, #84]	; 0x54
 800bce6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bcea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bcee:	81a3      	strheq	r3, [r4, #12]
 800bcf0:	bf18      	it	ne
 800bcf2:	81a3      	strhne	r3, [r4, #12]
 800bcf4:	bd10      	pop	{r4, pc}

0800bcf6 <__sclose>:
 800bcf6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bcfa:	f000 b875 	b.w	800bde8 <_close_r>

0800bcfe <__sprint_r>:
 800bcfe:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd02:	6893      	ldr	r3, [r2, #8]
 800bd04:	4680      	mov	r8, r0
 800bd06:	460f      	mov	r7, r1
 800bd08:	4614      	mov	r4, r2
 800bd0a:	b91b      	cbnz	r3, 800bd14 <__sprint_r+0x16>
 800bd0c:	6053      	str	r3, [r2, #4]
 800bd0e:	4618      	mov	r0, r3
 800bd10:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd14:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800bd16:	049d      	lsls	r5, r3, #18
 800bd18:	d523      	bpl.n	800bd62 <__sprint_r+0x64>
 800bd1a:	6815      	ldr	r5, [r2, #0]
 800bd1c:	68a0      	ldr	r0, [r4, #8]
 800bd1e:	3508      	adds	r5, #8
 800bd20:	b920      	cbnz	r0, 800bd2c <__sprint_r+0x2e>
 800bd22:	2300      	movs	r3, #0
 800bd24:	60a3      	str	r3, [r4, #8]
 800bd26:	6063      	str	r3, [r4, #4]
 800bd28:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd2c:	f855 6c04 	ldr.w	r6, [r5, #-4]
 800bd30:	f855 bc08 	ldr.w	fp, [r5, #-8]
 800bd34:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800bd38:	f04f 0900 	mov.w	r9, #0
 800bd3c:	45ca      	cmp	sl, r9
 800bd3e:	dc05      	bgt.n	800bd4c <__sprint_r+0x4e>
 800bd40:	68a3      	ldr	r3, [r4, #8]
 800bd42:	f026 0603 	bic.w	r6, r6, #3
 800bd46:	1b9e      	subs	r6, r3, r6
 800bd48:	60a6      	str	r6, [r4, #8]
 800bd4a:	e7e7      	b.n	800bd1c <__sprint_r+0x1e>
 800bd4c:	463a      	mov	r2, r7
 800bd4e:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800bd52:	4640      	mov	r0, r8
 800bd54:	f000 f905 	bl	800bf62 <_fputwc_r>
 800bd58:	1c43      	adds	r3, r0, #1
 800bd5a:	d0e2      	beq.n	800bd22 <__sprint_r+0x24>
 800bd5c:	f109 0901 	add.w	r9, r9, #1
 800bd60:	e7ec      	b.n	800bd3c <__sprint_r+0x3e>
 800bd62:	f000 f939 	bl	800bfd8 <__sfvwrite_r>
 800bd66:	e7dc      	b.n	800bd22 <__sprint_r+0x24>

0800bd68 <_write_r>:
 800bd68:	b538      	push	{r3, r4, r5, lr}
 800bd6a:	4c07      	ldr	r4, [pc, #28]	; (800bd88 <_write_r+0x20>)
 800bd6c:	4605      	mov	r5, r0
 800bd6e:	4608      	mov	r0, r1
 800bd70:	4611      	mov	r1, r2
 800bd72:	2200      	movs	r2, #0
 800bd74:	6022      	str	r2, [r4, #0]
 800bd76:	461a      	mov	r2, r3
 800bd78:	f7fc fcf7 	bl	800876a <_write>
 800bd7c:	1c43      	adds	r3, r0, #1
 800bd7e:	d102      	bne.n	800bd86 <_write_r+0x1e>
 800bd80:	6823      	ldr	r3, [r4, #0]
 800bd82:	b103      	cbz	r3, 800bd86 <_write_r+0x1e>
 800bd84:	602b      	str	r3, [r5, #0]
 800bd86:	bd38      	pop	{r3, r4, r5, pc}
 800bd88:	2000096c 	.word	0x2000096c

0800bd8c <_calloc_r>:
 800bd8c:	b510      	push	{r4, lr}
 800bd8e:	4351      	muls	r1, r2
 800bd90:	f7ff fa6c 	bl	800b26c <_malloc_r>
 800bd94:	4604      	mov	r4, r0
 800bd96:	b198      	cbz	r0, 800bdc0 <_calloc_r+0x34>
 800bd98:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800bd9c:	f022 0203 	bic.w	r2, r2, #3
 800bda0:	3a04      	subs	r2, #4
 800bda2:	2a24      	cmp	r2, #36	; 0x24
 800bda4:	d81b      	bhi.n	800bdde <_calloc_r+0x52>
 800bda6:	2a13      	cmp	r2, #19
 800bda8:	d917      	bls.n	800bdda <_calloc_r+0x4e>
 800bdaa:	2100      	movs	r1, #0
 800bdac:	2a1b      	cmp	r2, #27
 800bdae:	6001      	str	r1, [r0, #0]
 800bdb0:	6041      	str	r1, [r0, #4]
 800bdb2:	d807      	bhi.n	800bdc4 <_calloc_r+0x38>
 800bdb4:	f100 0308 	add.w	r3, r0, #8
 800bdb8:	2200      	movs	r2, #0
 800bdba:	601a      	str	r2, [r3, #0]
 800bdbc:	605a      	str	r2, [r3, #4]
 800bdbe:	609a      	str	r2, [r3, #8]
 800bdc0:	4620      	mov	r0, r4
 800bdc2:	bd10      	pop	{r4, pc}
 800bdc4:	2a24      	cmp	r2, #36	; 0x24
 800bdc6:	6081      	str	r1, [r0, #8]
 800bdc8:	60c1      	str	r1, [r0, #12]
 800bdca:	bf11      	iteee	ne
 800bdcc:	f100 0310 	addne.w	r3, r0, #16
 800bdd0:	6101      	streq	r1, [r0, #16]
 800bdd2:	f100 0318 	addeq.w	r3, r0, #24
 800bdd6:	6141      	streq	r1, [r0, #20]
 800bdd8:	e7ee      	b.n	800bdb8 <_calloc_r+0x2c>
 800bdda:	4603      	mov	r3, r0
 800bddc:	e7ec      	b.n	800bdb8 <_calloc_r+0x2c>
 800bdde:	2100      	movs	r1, #0
 800bde0:	f7fc feae 	bl	8008b40 <memset>
 800bde4:	e7ec      	b.n	800bdc0 <_calloc_r+0x34>
	...

0800bde8 <_close_r>:
 800bde8:	b538      	push	{r3, r4, r5, lr}
 800bdea:	4c06      	ldr	r4, [pc, #24]	; (800be04 <_close_r+0x1c>)
 800bdec:	2300      	movs	r3, #0
 800bdee:	4605      	mov	r5, r0
 800bdf0:	4608      	mov	r0, r1
 800bdf2:	6023      	str	r3, [r4, #0]
 800bdf4:	f7fc fd02 	bl	80087fc <_close>
 800bdf8:	1c43      	adds	r3, r0, #1
 800bdfa:	d102      	bne.n	800be02 <_close_r+0x1a>
 800bdfc:	6823      	ldr	r3, [r4, #0]
 800bdfe:	b103      	cbz	r3, 800be02 <_close_r+0x1a>
 800be00:	602b      	str	r3, [r5, #0]
 800be02:	bd38      	pop	{r3, r4, r5, pc}
 800be04:	2000096c 	.word	0x2000096c

0800be08 <_fclose_r>:
 800be08:	b570      	push	{r4, r5, r6, lr}
 800be0a:	4605      	mov	r5, r0
 800be0c:	460c      	mov	r4, r1
 800be0e:	b911      	cbnz	r1, 800be16 <_fclose_r+0xe>
 800be10:	2600      	movs	r6, #0
 800be12:	4630      	mov	r0, r6
 800be14:	bd70      	pop	{r4, r5, r6, pc}
 800be16:	b118      	cbz	r0, 800be20 <_fclose_r+0x18>
 800be18:	6983      	ldr	r3, [r0, #24]
 800be1a:	b90b      	cbnz	r3, 800be20 <_fclose_r+0x18>
 800be1c:	f7fe fff0 	bl	800ae00 <__sinit>
 800be20:	4b2c      	ldr	r3, [pc, #176]	; (800bed4 <_fclose_r+0xcc>)
 800be22:	429c      	cmp	r4, r3
 800be24:	d114      	bne.n	800be50 <_fclose_r+0x48>
 800be26:	686c      	ldr	r4, [r5, #4]
 800be28:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800be2a:	07d8      	lsls	r0, r3, #31
 800be2c:	d405      	bmi.n	800be3a <_fclose_r+0x32>
 800be2e:	89a3      	ldrh	r3, [r4, #12]
 800be30:	0599      	lsls	r1, r3, #22
 800be32:	d402      	bmi.n	800be3a <_fclose_r+0x32>
 800be34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800be36:	f7ff f9a3 	bl	800b180 <__retarget_lock_acquire_recursive>
 800be3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be3e:	b98b      	cbnz	r3, 800be64 <_fclose_r+0x5c>
 800be40:	6e66      	ldr	r6, [r4, #100]	; 0x64
 800be42:	f016 0601 	ands.w	r6, r6, #1
 800be46:	d1e3      	bne.n	800be10 <_fclose_r+0x8>
 800be48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800be4a:	f7ff f99a 	bl	800b182 <__retarget_lock_release_recursive>
 800be4e:	e7e0      	b.n	800be12 <_fclose_r+0xa>
 800be50:	4b21      	ldr	r3, [pc, #132]	; (800bed8 <_fclose_r+0xd0>)
 800be52:	429c      	cmp	r4, r3
 800be54:	d101      	bne.n	800be5a <_fclose_r+0x52>
 800be56:	68ac      	ldr	r4, [r5, #8]
 800be58:	e7e6      	b.n	800be28 <_fclose_r+0x20>
 800be5a:	4b20      	ldr	r3, [pc, #128]	; (800bedc <_fclose_r+0xd4>)
 800be5c:	429c      	cmp	r4, r3
 800be5e:	bf08      	it	eq
 800be60:	68ec      	ldreq	r4, [r5, #12]
 800be62:	e7e1      	b.n	800be28 <_fclose_r+0x20>
 800be64:	4621      	mov	r1, r4
 800be66:	4628      	mov	r0, r5
 800be68:	f7fe fea4 	bl	800abb4 <__sflush_r>
 800be6c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800be6e:	4606      	mov	r6, r0
 800be70:	b133      	cbz	r3, 800be80 <_fclose_r+0x78>
 800be72:	6a21      	ldr	r1, [r4, #32]
 800be74:	4628      	mov	r0, r5
 800be76:	4798      	blx	r3
 800be78:	2800      	cmp	r0, #0
 800be7a:	bfb8      	it	lt
 800be7c:	f04f 36ff 	movlt.w	r6, #4294967295
 800be80:	89a3      	ldrh	r3, [r4, #12]
 800be82:	061a      	lsls	r2, r3, #24
 800be84:	d503      	bpl.n	800be8e <_fclose_r+0x86>
 800be86:	6921      	ldr	r1, [r4, #16]
 800be88:	4628      	mov	r0, r5
 800be8a:	f7ff f88f 	bl	800afac <_free_r>
 800be8e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800be90:	b141      	cbz	r1, 800bea4 <_fclose_r+0x9c>
 800be92:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800be96:	4299      	cmp	r1, r3
 800be98:	d002      	beq.n	800bea0 <_fclose_r+0x98>
 800be9a:	4628      	mov	r0, r5
 800be9c:	f7ff f886 	bl	800afac <_free_r>
 800bea0:	2300      	movs	r3, #0
 800bea2:	6363      	str	r3, [r4, #52]	; 0x34
 800bea4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800bea6:	b121      	cbz	r1, 800beb2 <_fclose_r+0xaa>
 800bea8:	4628      	mov	r0, r5
 800beaa:	f7ff f87f 	bl	800afac <_free_r>
 800beae:	2300      	movs	r3, #0
 800beb0:	64a3      	str	r3, [r4, #72]	; 0x48
 800beb2:	f7fe ff8d 	bl	800add0 <__sfp_lock_acquire>
 800beb6:	2300      	movs	r3, #0
 800beb8:	81a3      	strh	r3, [r4, #12]
 800beba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bebc:	07db      	lsls	r3, r3, #31
 800bebe:	d402      	bmi.n	800bec6 <_fclose_r+0xbe>
 800bec0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bec2:	f7ff f95e 	bl	800b182 <__retarget_lock_release_recursive>
 800bec6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bec8:	f7ff f959 	bl	800b17e <__retarget_lock_close_recursive>
 800becc:	f7fe ff86 	bl	800addc <__sfp_lock_release>
 800bed0:	e79f      	b.n	800be12 <_fclose_r+0xa>
 800bed2:	bf00      	nop
 800bed4:	0800c918 	.word	0x0800c918
 800bed8:	0800c938 	.word	0x0800c938
 800bedc:	0800c8f8 	.word	0x0800c8f8

0800bee0 <__fputwc>:
 800bee0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bee4:	4680      	mov	r8, r0
 800bee6:	460e      	mov	r6, r1
 800bee8:	4614      	mov	r4, r2
 800beea:	f000 f9d3 	bl	800c294 <__locale_mb_cur_max>
 800beee:	2801      	cmp	r0, #1
 800bef0:	d11c      	bne.n	800bf2c <__fputwc+0x4c>
 800bef2:	1e73      	subs	r3, r6, #1
 800bef4:	2bfe      	cmp	r3, #254	; 0xfe
 800bef6:	d819      	bhi.n	800bf2c <__fputwc+0x4c>
 800bef8:	f88d 6004 	strb.w	r6, [sp, #4]
 800befc:	4605      	mov	r5, r0
 800befe:	2700      	movs	r7, #0
 800bf00:	f10d 0904 	add.w	r9, sp, #4
 800bf04:	42af      	cmp	r7, r5
 800bf06:	d020      	beq.n	800bf4a <__fputwc+0x6a>
 800bf08:	68a3      	ldr	r3, [r4, #8]
 800bf0a:	f817 1009 	ldrb.w	r1, [r7, r9]
 800bf0e:	3b01      	subs	r3, #1
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	60a3      	str	r3, [r4, #8]
 800bf14:	da04      	bge.n	800bf20 <__fputwc+0x40>
 800bf16:	69a2      	ldr	r2, [r4, #24]
 800bf18:	4293      	cmp	r3, r2
 800bf1a:	db1a      	blt.n	800bf52 <__fputwc+0x72>
 800bf1c:	290a      	cmp	r1, #10
 800bf1e:	d018      	beq.n	800bf52 <__fputwc+0x72>
 800bf20:	6823      	ldr	r3, [r4, #0]
 800bf22:	1c5a      	adds	r2, r3, #1
 800bf24:	6022      	str	r2, [r4, #0]
 800bf26:	7019      	strb	r1, [r3, #0]
 800bf28:	3701      	adds	r7, #1
 800bf2a:	e7eb      	b.n	800bf04 <__fputwc+0x24>
 800bf2c:	4632      	mov	r2, r6
 800bf2e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 800bf32:	a901      	add	r1, sp, #4
 800bf34:	4640      	mov	r0, r8
 800bf36:	f000 fbe9 	bl	800c70c <_wcrtomb_r>
 800bf3a:	1c42      	adds	r2, r0, #1
 800bf3c:	4605      	mov	r5, r0
 800bf3e:	d1de      	bne.n	800befe <__fputwc+0x1e>
 800bf40:	89a3      	ldrh	r3, [r4, #12]
 800bf42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bf46:	81a3      	strh	r3, [r4, #12]
 800bf48:	4606      	mov	r6, r0
 800bf4a:	4630      	mov	r0, r6
 800bf4c:	b003      	add	sp, #12
 800bf4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bf52:	4622      	mov	r2, r4
 800bf54:	4640      	mov	r0, r8
 800bf56:	f000 fb7b 	bl	800c650 <__swbuf_r>
 800bf5a:	1c43      	adds	r3, r0, #1
 800bf5c:	d1e4      	bne.n	800bf28 <__fputwc+0x48>
 800bf5e:	4606      	mov	r6, r0
 800bf60:	e7f3      	b.n	800bf4a <__fputwc+0x6a>

0800bf62 <_fputwc_r>:
 800bf62:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800bf64:	07db      	lsls	r3, r3, #31
 800bf66:	b570      	push	{r4, r5, r6, lr}
 800bf68:	4605      	mov	r5, r0
 800bf6a:	460e      	mov	r6, r1
 800bf6c:	4614      	mov	r4, r2
 800bf6e:	d405      	bmi.n	800bf7c <_fputwc_r+0x1a>
 800bf70:	8993      	ldrh	r3, [r2, #12]
 800bf72:	0598      	lsls	r0, r3, #22
 800bf74:	d402      	bmi.n	800bf7c <_fputwc_r+0x1a>
 800bf76:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800bf78:	f7ff f902 	bl	800b180 <__retarget_lock_acquire_recursive>
 800bf7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf80:	0499      	lsls	r1, r3, #18
 800bf82:	d406      	bmi.n	800bf92 <_fputwc_r+0x30>
 800bf84:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800bf88:	81a3      	strh	r3, [r4, #12]
 800bf8a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bf8c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800bf90:	6663      	str	r3, [r4, #100]	; 0x64
 800bf92:	4622      	mov	r2, r4
 800bf94:	4628      	mov	r0, r5
 800bf96:	4631      	mov	r1, r6
 800bf98:	f7ff ffa2 	bl	800bee0 <__fputwc>
 800bf9c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bf9e:	07da      	lsls	r2, r3, #31
 800bfa0:	4605      	mov	r5, r0
 800bfa2:	d405      	bmi.n	800bfb0 <_fputwc_r+0x4e>
 800bfa4:	89a3      	ldrh	r3, [r4, #12]
 800bfa6:	059b      	lsls	r3, r3, #22
 800bfa8:	d402      	bmi.n	800bfb0 <_fputwc_r+0x4e>
 800bfaa:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bfac:	f7ff f8e9 	bl	800b182 <__retarget_lock_release_recursive>
 800bfb0:	4628      	mov	r0, r5
 800bfb2:	bd70      	pop	{r4, r5, r6, pc}

0800bfb4 <_fstat_r>:
 800bfb4:	b538      	push	{r3, r4, r5, lr}
 800bfb6:	4c07      	ldr	r4, [pc, #28]	; (800bfd4 <_fstat_r+0x20>)
 800bfb8:	2300      	movs	r3, #0
 800bfba:	4605      	mov	r5, r0
 800bfbc:	4608      	mov	r0, r1
 800bfbe:	4611      	mov	r1, r2
 800bfc0:	6023      	str	r3, [r4, #0]
 800bfc2:	f7fc fc27 	bl	8008814 <_fstat>
 800bfc6:	1c43      	adds	r3, r0, #1
 800bfc8:	d102      	bne.n	800bfd0 <_fstat_r+0x1c>
 800bfca:	6823      	ldr	r3, [r4, #0]
 800bfcc:	b103      	cbz	r3, 800bfd0 <_fstat_r+0x1c>
 800bfce:	602b      	str	r3, [r5, #0]
 800bfd0:	bd38      	pop	{r3, r4, r5, pc}
 800bfd2:	bf00      	nop
 800bfd4:	2000096c 	.word	0x2000096c

0800bfd8 <__sfvwrite_r>:
 800bfd8:	6893      	ldr	r3, [r2, #8]
 800bfda:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfde:	4607      	mov	r7, r0
 800bfe0:	460c      	mov	r4, r1
 800bfe2:	4690      	mov	r8, r2
 800bfe4:	b91b      	cbnz	r3, 800bfee <__sfvwrite_r+0x16>
 800bfe6:	2000      	movs	r0, #0
 800bfe8:	b003      	add	sp, #12
 800bfea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfee:	898b      	ldrh	r3, [r1, #12]
 800bff0:	0718      	lsls	r0, r3, #28
 800bff2:	d526      	bpl.n	800c042 <__sfvwrite_r+0x6a>
 800bff4:	690b      	ldr	r3, [r1, #16]
 800bff6:	b323      	cbz	r3, 800c042 <__sfvwrite_r+0x6a>
 800bff8:	89a3      	ldrh	r3, [r4, #12]
 800bffa:	f8d8 6000 	ldr.w	r6, [r8]
 800bffe:	f013 0902 	ands.w	r9, r3, #2
 800c002:	d02d      	beq.n	800c060 <__sfvwrite_r+0x88>
 800c004:	f04f 0a00 	mov.w	sl, #0
 800c008:	f8df b264 	ldr.w	fp, [pc, #612]	; 800c270 <__sfvwrite_r+0x298>
 800c00c:	46d1      	mov	r9, sl
 800c00e:	f1b9 0f00 	cmp.w	r9, #0
 800c012:	d01f      	beq.n	800c054 <__sfvwrite_r+0x7c>
 800c014:	45d9      	cmp	r9, fp
 800c016:	464b      	mov	r3, r9
 800c018:	4652      	mov	r2, sl
 800c01a:	bf28      	it	cs
 800c01c:	465b      	movcs	r3, fp
 800c01e:	6a21      	ldr	r1, [r4, #32]
 800c020:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800c022:	4638      	mov	r0, r7
 800c024:	47a8      	blx	r5
 800c026:	2800      	cmp	r0, #0
 800c028:	f340 8089 	ble.w	800c13e <__sfvwrite_r+0x166>
 800c02c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c030:	4482      	add	sl, r0
 800c032:	eba9 0900 	sub.w	r9, r9, r0
 800c036:	1a18      	subs	r0, r3, r0
 800c038:	f8c8 0008 	str.w	r0, [r8, #8]
 800c03c:	2800      	cmp	r0, #0
 800c03e:	d1e6      	bne.n	800c00e <__sfvwrite_r+0x36>
 800c040:	e7d1      	b.n	800bfe6 <__sfvwrite_r+0xe>
 800c042:	4621      	mov	r1, r4
 800c044:	4638      	mov	r0, r7
 800c046:	f7fd feeb 	bl	8009e20 <__swsetup_r>
 800c04a:	2800      	cmp	r0, #0
 800c04c:	d0d4      	beq.n	800bff8 <__sfvwrite_r+0x20>
 800c04e:	f04f 30ff 	mov.w	r0, #4294967295
 800c052:	e7c9      	b.n	800bfe8 <__sfvwrite_r+0x10>
 800c054:	f8d6 a000 	ldr.w	sl, [r6]
 800c058:	f8d6 9004 	ldr.w	r9, [r6, #4]
 800c05c:	3608      	adds	r6, #8
 800c05e:	e7d6      	b.n	800c00e <__sfvwrite_r+0x36>
 800c060:	f013 0301 	ands.w	r3, r3, #1
 800c064:	d043      	beq.n	800c0ee <__sfvwrite_r+0x116>
 800c066:	4648      	mov	r0, r9
 800c068:	46ca      	mov	sl, r9
 800c06a:	46cb      	mov	fp, r9
 800c06c:	f1bb 0f00 	cmp.w	fp, #0
 800c070:	f000 80d9 	beq.w	800c226 <__sfvwrite_r+0x24e>
 800c074:	b950      	cbnz	r0, 800c08c <__sfvwrite_r+0xb4>
 800c076:	465a      	mov	r2, fp
 800c078:	210a      	movs	r1, #10
 800c07a:	4650      	mov	r0, sl
 800c07c:	f7f4 f8a8 	bl	80001d0 <memchr>
 800c080:	2800      	cmp	r0, #0
 800c082:	f000 80d5 	beq.w	800c230 <__sfvwrite_r+0x258>
 800c086:	3001      	adds	r0, #1
 800c088:	eba0 090a 	sub.w	r9, r0, sl
 800c08c:	6820      	ldr	r0, [r4, #0]
 800c08e:	6921      	ldr	r1, [r4, #16]
 800c090:	6962      	ldr	r2, [r4, #20]
 800c092:	45d9      	cmp	r9, fp
 800c094:	464b      	mov	r3, r9
 800c096:	bf28      	it	cs
 800c098:	465b      	movcs	r3, fp
 800c09a:	4288      	cmp	r0, r1
 800c09c:	f240 80cb 	bls.w	800c236 <__sfvwrite_r+0x25e>
 800c0a0:	68a5      	ldr	r5, [r4, #8]
 800c0a2:	4415      	add	r5, r2
 800c0a4:	42ab      	cmp	r3, r5
 800c0a6:	f340 80c6 	ble.w	800c236 <__sfvwrite_r+0x25e>
 800c0aa:	4651      	mov	r1, sl
 800c0ac:	462a      	mov	r2, r5
 800c0ae:	f000 f923 	bl	800c2f8 <memmove>
 800c0b2:	6823      	ldr	r3, [r4, #0]
 800c0b4:	442b      	add	r3, r5
 800c0b6:	6023      	str	r3, [r4, #0]
 800c0b8:	4621      	mov	r1, r4
 800c0ba:	4638      	mov	r0, r7
 800c0bc:	f7fe fe0c 	bl	800acd8 <_fflush_r>
 800c0c0:	2800      	cmp	r0, #0
 800c0c2:	d13c      	bne.n	800c13e <__sfvwrite_r+0x166>
 800c0c4:	ebb9 0905 	subs.w	r9, r9, r5
 800c0c8:	f040 80cf 	bne.w	800c26a <__sfvwrite_r+0x292>
 800c0cc:	4621      	mov	r1, r4
 800c0ce:	4638      	mov	r0, r7
 800c0d0:	f7fe fe02 	bl	800acd8 <_fflush_r>
 800c0d4:	2800      	cmp	r0, #0
 800c0d6:	d132      	bne.n	800c13e <__sfvwrite_r+0x166>
 800c0d8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c0dc:	44aa      	add	sl, r5
 800c0de:	ebab 0b05 	sub.w	fp, fp, r5
 800c0e2:	1b5d      	subs	r5, r3, r5
 800c0e4:	f8c8 5008 	str.w	r5, [r8, #8]
 800c0e8:	2d00      	cmp	r5, #0
 800c0ea:	d1bf      	bne.n	800c06c <__sfvwrite_r+0x94>
 800c0ec:	e77b      	b.n	800bfe6 <__sfvwrite_r+0xe>
 800c0ee:	4699      	mov	r9, r3
 800c0f0:	469a      	mov	sl, r3
 800c0f2:	f1ba 0f00 	cmp.w	sl, #0
 800c0f6:	d027      	beq.n	800c148 <__sfvwrite_r+0x170>
 800c0f8:	89a2      	ldrh	r2, [r4, #12]
 800c0fa:	68a5      	ldr	r5, [r4, #8]
 800c0fc:	0591      	lsls	r1, r2, #22
 800c0fe:	d565      	bpl.n	800c1cc <__sfvwrite_r+0x1f4>
 800c100:	45aa      	cmp	sl, r5
 800c102:	d33b      	bcc.n	800c17c <__sfvwrite_r+0x1a4>
 800c104:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c108:	d036      	beq.n	800c178 <__sfvwrite_r+0x1a0>
 800c10a:	6921      	ldr	r1, [r4, #16]
 800c10c:	6823      	ldr	r3, [r4, #0]
 800c10e:	1a5b      	subs	r3, r3, r1
 800c110:	9301      	str	r3, [sp, #4]
 800c112:	6963      	ldr	r3, [r4, #20]
 800c114:	2002      	movs	r0, #2
 800c116:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800c11a:	fb93 fbf0 	sdiv	fp, r3, r0
 800c11e:	9b01      	ldr	r3, [sp, #4]
 800c120:	1c58      	adds	r0, r3, #1
 800c122:	4450      	add	r0, sl
 800c124:	4583      	cmp	fp, r0
 800c126:	bf38      	it	cc
 800c128:	4683      	movcc	fp, r0
 800c12a:	0553      	lsls	r3, r2, #21
 800c12c:	d53e      	bpl.n	800c1ac <__sfvwrite_r+0x1d4>
 800c12e:	4659      	mov	r1, fp
 800c130:	4638      	mov	r0, r7
 800c132:	f7ff f89b 	bl	800b26c <_malloc_r>
 800c136:	4605      	mov	r5, r0
 800c138:	b950      	cbnz	r0, 800c150 <__sfvwrite_r+0x178>
 800c13a:	230c      	movs	r3, #12
 800c13c:	603b      	str	r3, [r7, #0]
 800c13e:	89a3      	ldrh	r3, [r4, #12]
 800c140:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c144:	81a3      	strh	r3, [r4, #12]
 800c146:	e782      	b.n	800c04e <__sfvwrite_r+0x76>
 800c148:	e896 0600 	ldmia.w	r6, {r9, sl}
 800c14c:	3608      	adds	r6, #8
 800c14e:	e7d0      	b.n	800c0f2 <__sfvwrite_r+0x11a>
 800c150:	9a01      	ldr	r2, [sp, #4]
 800c152:	6921      	ldr	r1, [r4, #16]
 800c154:	f7ff fa98 	bl	800b688 <memcpy>
 800c158:	89a2      	ldrh	r2, [r4, #12]
 800c15a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800c15e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c162:	81a2      	strh	r2, [r4, #12]
 800c164:	9b01      	ldr	r3, [sp, #4]
 800c166:	6125      	str	r5, [r4, #16]
 800c168:	441d      	add	r5, r3
 800c16a:	ebab 0303 	sub.w	r3, fp, r3
 800c16e:	6025      	str	r5, [r4, #0]
 800c170:	f8c4 b014 	str.w	fp, [r4, #20]
 800c174:	4655      	mov	r5, sl
 800c176:	60a3      	str	r3, [r4, #8]
 800c178:	45aa      	cmp	sl, r5
 800c17a:	d200      	bcs.n	800c17e <__sfvwrite_r+0x1a6>
 800c17c:	4655      	mov	r5, sl
 800c17e:	462a      	mov	r2, r5
 800c180:	4649      	mov	r1, r9
 800c182:	6820      	ldr	r0, [r4, #0]
 800c184:	f000 f8b8 	bl	800c2f8 <memmove>
 800c188:	68a3      	ldr	r3, [r4, #8]
 800c18a:	1b5b      	subs	r3, r3, r5
 800c18c:	60a3      	str	r3, [r4, #8]
 800c18e:	6823      	ldr	r3, [r4, #0]
 800c190:	441d      	add	r5, r3
 800c192:	6025      	str	r5, [r4, #0]
 800c194:	4655      	mov	r5, sl
 800c196:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c19a:	44a9      	add	r9, r5
 800c19c:	ebaa 0a05 	sub.w	sl, sl, r5
 800c1a0:	1b5d      	subs	r5, r3, r5
 800c1a2:	f8c8 5008 	str.w	r5, [r8, #8]
 800c1a6:	2d00      	cmp	r5, #0
 800c1a8:	d1a3      	bne.n	800c0f2 <__sfvwrite_r+0x11a>
 800c1aa:	e71c      	b.n	800bfe6 <__sfvwrite_r+0xe>
 800c1ac:	465a      	mov	r2, fp
 800c1ae:	4638      	mov	r0, r7
 800c1b0:	f000 f8ce 	bl	800c350 <_realloc_r>
 800c1b4:	4605      	mov	r5, r0
 800c1b6:	2800      	cmp	r0, #0
 800c1b8:	d1d4      	bne.n	800c164 <__sfvwrite_r+0x18c>
 800c1ba:	6921      	ldr	r1, [r4, #16]
 800c1bc:	4638      	mov	r0, r7
 800c1be:	f7fe fef5 	bl	800afac <_free_r>
 800c1c2:	89a3      	ldrh	r3, [r4, #12]
 800c1c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c1c8:	81a3      	strh	r3, [r4, #12]
 800c1ca:	e7b6      	b.n	800c13a <__sfvwrite_r+0x162>
 800c1cc:	6820      	ldr	r0, [r4, #0]
 800c1ce:	6923      	ldr	r3, [r4, #16]
 800c1d0:	4298      	cmp	r0, r3
 800c1d2:	d802      	bhi.n	800c1da <__sfvwrite_r+0x202>
 800c1d4:	6962      	ldr	r2, [r4, #20]
 800c1d6:	4592      	cmp	sl, r2
 800c1d8:	d215      	bcs.n	800c206 <__sfvwrite_r+0x22e>
 800c1da:	4555      	cmp	r5, sl
 800c1dc:	bf28      	it	cs
 800c1de:	4655      	movcs	r5, sl
 800c1e0:	462a      	mov	r2, r5
 800c1e2:	4649      	mov	r1, r9
 800c1e4:	f000 f888 	bl	800c2f8 <memmove>
 800c1e8:	68a3      	ldr	r3, [r4, #8]
 800c1ea:	6822      	ldr	r2, [r4, #0]
 800c1ec:	1b5b      	subs	r3, r3, r5
 800c1ee:	442a      	add	r2, r5
 800c1f0:	60a3      	str	r3, [r4, #8]
 800c1f2:	6022      	str	r2, [r4, #0]
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d1ce      	bne.n	800c196 <__sfvwrite_r+0x1be>
 800c1f8:	4621      	mov	r1, r4
 800c1fa:	4638      	mov	r0, r7
 800c1fc:	f7fe fd6c 	bl	800acd8 <_fflush_r>
 800c200:	2800      	cmp	r0, #0
 800c202:	d0c8      	beq.n	800c196 <__sfvwrite_r+0x1be>
 800c204:	e79b      	b.n	800c13e <__sfvwrite_r+0x166>
 800c206:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800c20a:	4553      	cmp	r3, sl
 800c20c:	bf28      	it	cs
 800c20e:	4653      	movcs	r3, sl
 800c210:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800c212:	fb93 f3f2 	sdiv	r3, r3, r2
 800c216:	6a21      	ldr	r1, [r4, #32]
 800c218:	4353      	muls	r3, r2
 800c21a:	4638      	mov	r0, r7
 800c21c:	464a      	mov	r2, r9
 800c21e:	47a8      	blx	r5
 800c220:	1e05      	subs	r5, r0, #0
 800c222:	dcb8      	bgt.n	800c196 <__sfvwrite_r+0x1be>
 800c224:	e78b      	b.n	800c13e <__sfvwrite_r+0x166>
 800c226:	e896 0c00 	ldmia.w	r6, {sl, fp}
 800c22a:	2000      	movs	r0, #0
 800c22c:	3608      	adds	r6, #8
 800c22e:	e71d      	b.n	800c06c <__sfvwrite_r+0x94>
 800c230:	f10b 0901 	add.w	r9, fp, #1
 800c234:	e72a      	b.n	800c08c <__sfvwrite_r+0xb4>
 800c236:	4293      	cmp	r3, r2
 800c238:	db09      	blt.n	800c24e <__sfvwrite_r+0x276>
 800c23a:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800c23c:	6a21      	ldr	r1, [r4, #32]
 800c23e:	4613      	mov	r3, r2
 800c240:	4638      	mov	r0, r7
 800c242:	4652      	mov	r2, sl
 800c244:	47a8      	blx	r5
 800c246:	1e05      	subs	r5, r0, #0
 800c248:	f73f af3c 	bgt.w	800c0c4 <__sfvwrite_r+0xec>
 800c24c:	e777      	b.n	800c13e <__sfvwrite_r+0x166>
 800c24e:	461a      	mov	r2, r3
 800c250:	4651      	mov	r1, sl
 800c252:	9301      	str	r3, [sp, #4]
 800c254:	f000 f850 	bl	800c2f8 <memmove>
 800c258:	9b01      	ldr	r3, [sp, #4]
 800c25a:	68a2      	ldr	r2, [r4, #8]
 800c25c:	1ad2      	subs	r2, r2, r3
 800c25e:	60a2      	str	r2, [r4, #8]
 800c260:	6822      	ldr	r2, [r4, #0]
 800c262:	441a      	add	r2, r3
 800c264:	6022      	str	r2, [r4, #0]
 800c266:	461d      	mov	r5, r3
 800c268:	e72c      	b.n	800c0c4 <__sfvwrite_r+0xec>
 800c26a:	2001      	movs	r0, #1
 800c26c:	e734      	b.n	800c0d8 <__sfvwrite_r+0x100>
 800c26e:	bf00      	nop
 800c270:	7ffffc00 	.word	0x7ffffc00

0800c274 <_isatty_r>:
 800c274:	b538      	push	{r3, r4, r5, lr}
 800c276:	4c06      	ldr	r4, [pc, #24]	; (800c290 <_isatty_r+0x1c>)
 800c278:	2300      	movs	r3, #0
 800c27a:	4605      	mov	r5, r0
 800c27c:	4608      	mov	r0, r1
 800c27e:	6023      	str	r3, [r4, #0]
 800c280:	f7fc fad8 	bl	8008834 <_isatty>
 800c284:	1c43      	adds	r3, r0, #1
 800c286:	d102      	bne.n	800c28e <_isatty_r+0x1a>
 800c288:	6823      	ldr	r3, [r4, #0]
 800c28a:	b103      	cbz	r3, 800c28e <_isatty_r+0x1a>
 800c28c:	602b      	str	r3, [r5, #0]
 800c28e:	bd38      	pop	{r3, r4, r5, pc}
 800c290:	2000096c 	.word	0x2000096c

0800c294 <__locale_mb_cur_max>:
 800c294:	4b04      	ldr	r3, [pc, #16]	; (800c2a8 <__locale_mb_cur_max+0x14>)
 800c296:	4a05      	ldr	r2, [pc, #20]	; (800c2ac <__locale_mb_cur_max+0x18>)
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	6a1b      	ldr	r3, [r3, #32]
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	bf08      	it	eq
 800c2a0:	4613      	moveq	r3, r2
 800c2a2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800c2a6:	4770      	bx	lr
 800c2a8:	2000000c 	.word	0x2000000c
 800c2ac:	20000510 	.word	0x20000510

0800c2b0 <_lseek_r>:
 800c2b0:	b538      	push	{r3, r4, r5, lr}
 800c2b2:	4c07      	ldr	r4, [pc, #28]	; (800c2d0 <_lseek_r+0x20>)
 800c2b4:	4605      	mov	r5, r0
 800c2b6:	4608      	mov	r0, r1
 800c2b8:	4611      	mov	r1, r2
 800c2ba:	2200      	movs	r2, #0
 800c2bc:	6022      	str	r2, [r4, #0]
 800c2be:	461a      	mov	r2, r3
 800c2c0:	f7fc fac3 	bl	800884a <_lseek>
 800c2c4:	1c43      	adds	r3, r0, #1
 800c2c6:	d102      	bne.n	800c2ce <_lseek_r+0x1e>
 800c2c8:	6823      	ldr	r3, [r4, #0]
 800c2ca:	b103      	cbz	r3, 800c2ce <_lseek_r+0x1e>
 800c2cc:	602b      	str	r3, [r5, #0]
 800c2ce:	bd38      	pop	{r3, r4, r5, pc}
 800c2d0:	2000096c 	.word	0x2000096c

0800c2d4 <__ascii_mbtowc>:
 800c2d4:	b082      	sub	sp, #8
 800c2d6:	b901      	cbnz	r1, 800c2da <__ascii_mbtowc+0x6>
 800c2d8:	a901      	add	r1, sp, #4
 800c2da:	b142      	cbz	r2, 800c2ee <__ascii_mbtowc+0x1a>
 800c2dc:	b14b      	cbz	r3, 800c2f2 <__ascii_mbtowc+0x1e>
 800c2de:	7813      	ldrb	r3, [r2, #0]
 800c2e0:	600b      	str	r3, [r1, #0]
 800c2e2:	7812      	ldrb	r2, [r2, #0]
 800c2e4:	1c10      	adds	r0, r2, #0
 800c2e6:	bf18      	it	ne
 800c2e8:	2001      	movne	r0, #1
 800c2ea:	b002      	add	sp, #8
 800c2ec:	4770      	bx	lr
 800c2ee:	4610      	mov	r0, r2
 800c2f0:	e7fb      	b.n	800c2ea <__ascii_mbtowc+0x16>
 800c2f2:	f06f 0001 	mvn.w	r0, #1
 800c2f6:	e7f8      	b.n	800c2ea <__ascii_mbtowc+0x16>

0800c2f8 <memmove>:
 800c2f8:	4288      	cmp	r0, r1
 800c2fa:	b510      	push	{r4, lr}
 800c2fc:	eb01 0302 	add.w	r3, r1, r2
 800c300:	d803      	bhi.n	800c30a <memmove+0x12>
 800c302:	1e42      	subs	r2, r0, #1
 800c304:	4299      	cmp	r1, r3
 800c306:	d10c      	bne.n	800c322 <memmove+0x2a>
 800c308:	bd10      	pop	{r4, pc}
 800c30a:	4298      	cmp	r0, r3
 800c30c:	d2f9      	bcs.n	800c302 <memmove+0xa>
 800c30e:	1881      	adds	r1, r0, r2
 800c310:	1ad2      	subs	r2, r2, r3
 800c312:	42d3      	cmn	r3, r2
 800c314:	d100      	bne.n	800c318 <memmove+0x20>
 800c316:	bd10      	pop	{r4, pc}
 800c318:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c31c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800c320:	e7f7      	b.n	800c312 <memmove+0x1a>
 800c322:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c326:	f802 4f01 	strb.w	r4, [r2, #1]!
 800c32a:	e7eb      	b.n	800c304 <memmove+0xc>

0800c32c <_read_r>:
 800c32c:	b538      	push	{r3, r4, r5, lr}
 800c32e:	4c07      	ldr	r4, [pc, #28]	; (800c34c <_read_r+0x20>)
 800c330:	4605      	mov	r5, r0
 800c332:	4608      	mov	r0, r1
 800c334:	4611      	mov	r1, r2
 800c336:	2200      	movs	r2, #0
 800c338:	6022      	str	r2, [r4, #0]
 800c33a:	461a      	mov	r2, r3
 800c33c:	f7fc f9f8 	bl	8008730 <_read>
 800c340:	1c43      	adds	r3, r0, #1
 800c342:	d102      	bne.n	800c34a <_read_r+0x1e>
 800c344:	6823      	ldr	r3, [r4, #0]
 800c346:	b103      	cbz	r3, 800c34a <_read_r+0x1e>
 800c348:	602b      	str	r3, [r5, #0]
 800c34a:	bd38      	pop	{r3, r4, r5, pc}
 800c34c:	2000096c 	.word	0x2000096c

0800c350 <_realloc_r>:
 800c350:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c354:	4682      	mov	sl, r0
 800c356:	460c      	mov	r4, r1
 800c358:	b929      	cbnz	r1, 800c366 <_realloc_r+0x16>
 800c35a:	4611      	mov	r1, r2
 800c35c:	b003      	add	sp, #12
 800c35e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c362:	f7fe bf83 	b.w	800b26c <_malloc_r>
 800c366:	9201      	str	r2, [sp, #4]
 800c368:	f7ff f99a 	bl	800b6a0 <__malloc_lock>
 800c36c:	9a01      	ldr	r2, [sp, #4]
 800c36e:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800c372:	f102 080b 	add.w	r8, r2, #11
 800c376:	f1b8 0f16 	cmp.w	r8, #22
 800c37a:	f1a4 0908 	sub.w	r9, r4, #8
 800c37e:	f025 0603 	bic.w	r6, r5, #3
 800c382:	d90a      	bls.n	800c39a <_realloc_r+0x4a>
 800c384:	f038 0807 	bics.w	r8, r8, #7
 800c388:	d509      	bpl.n	800c39e <_realloc_r+0x4e>
 800c38a:	230c      	movs	r3, #12
 800c38c:	f8ca 3000 	str.w	r3, [sl]
 800c390:	2700      	movs	r7, #0
 800c392:	4638      	mov	r0, r7
 800c394:	b003      	add	sp, #12
 800c396:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c39a:	f04f 0810 	mov.w	r8, #16
 800c39e:	4590      	cmp	r8, r2
 800c3a0:	d3f3      	bcc.n	800c38a <_realloc_r+0x3a>
 800c3a2:	45b0      	cmp	r8, r6
 800c3a4:	f340 8145 	ble.w	800c632 <_realloc_r+0x2e2>
 800c3a8:	4ba8      	ldr	r3, [pc, #672]	; (800c64c <_realloc_r+0x2fc>)
 800c3aa:	f8d3 e008 	ldr.w	lr, [r3, #8]
 800c3ae:	eb09 0106 	add.w	r1, r9, r6
 800c3b2:	4571      	cmp	r1, lr
 800c3b4:	469b      	mov	fp, r3
 800c3b6:	684b      	ldr	r3, [r1, #4]
 800c3b8:	d005      	beq.n	800c3c6 <_realloc_r+0x76>
 800c3ba:	f023 0001 	bic.w	r0, r3, #1
 800c3be:	4408      	add	r0, r1
 800c3c0:	6840      	ldr	r0, [r0, #4]
 800c3c2:	07c7      	lsls	r7, r0, #31
 800c3c4:	d447      	bmi.n	800c456 <_realloc_r+0x106>
 800c3c6:	f023 0303 	bic.w	r3, r3, #3
 800c3ca:	4571      	cmp	r1, lr
 800c3cc:	eb06 0703 	add.w	r7, r6, r3
 800c3d0:	d119      	bne.n	800c406 <_realloc_r+0xb6>
 800c3d2:	f108 0010 	add.w	r0, r8, #16
 800c3d6:	4287      	cmp	r7, r0
 800c3d8:	db3f      	blt.n	800c45a <_realloc_r+0x10a>
 800c3da:	eb09 0308 	add.w	r3, r9, r8
 800c3de:	eba7 0708 	sub.w	r7, r7, r8
 800c3e2:	f047 0701 	orr.w	r7, r7, #1
 800c3e6:	f8cb 3008 	str.w	r3, [fp, #8]
 800c3ea:	605f      	str	r7, [r3, #4]
 800c3ec:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c3f0:	f003 0301 	and.w	r3, r3, #1
 800c3f4:	ea43 0308 	orr.w	r3, r3, r8
 800c3f8:	f844 3c04 	str.w	r3, [r4, #-4]
 800c3fc:	4650      	mov	r0, sl
 800c3fe:	f7ff f955 	bl	800b6ac <__malloc_unlock>
 800c402:	4627      	mov	r7, r4
 800c404:	e7c5      	b.n	800c392 <_realloc_r+0x42>
 800c406:	45b8      	cmp	r8, r7
 800c408:	dc27      	bgt.n	800c45a <_realloc_r+0x10a>
 800c40a:	68cb      	ldr	r3, [r1, #12]
 800c40c:	688a      	ldr	r2, [r1, #8]
 800c40e:	60d3      	str	r3, [r2, #12]
 800c410:	609a      	str	r2, [r3, #8]
 800c412:	eba7 0008 	sub.w	r0, r7, r8
 800c416:	280f      	cmp	r0, #15
 800c418:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800c41c:	eb09 0207 	add.w	r2, r9, r7
 800c420:	f240 8109 	bls.w	800c636 <_realloc_r+0x2e6>
 800c424:	eb09 0108 	add.w	r1, r9, r8
 800c428:	f003 0301 	and.w	r3, r3, #1
 800c42c:	ea43 0308 	orr.w	r3, r3, r8
 800c430:	f040 0001 	orr.w	r0, r0, #1
 800c434:	f8c9 3004 	str.w	r3, [r9, #4]
 800c438:	6048      	str	r0, [r1, #4]
 800c43a:	6853      	ldr	r3, [r2, #4]
 800c43c:	f043 0301 	orr.w	r3, r3, #1
 800c440:	6053      	str	r3, [r2, #4]
 800c442:	3108      	adds	r1, #8
 800c444:	4650      	mov	r0, sl
 800c446:	f7fe fdb1 	bl	800afac <_free_r>
 800c44a:	4650      	mov	r0, sl
 800c44c:	f7ff f92e 	bl	800b6ac <__malloc_unlock>
 800c450:	f109 0708 	add.w	r7, r9, #8
 800c454:	e79d      	b.n	800c392 <_realloc_r+0x42>
 800c456:	2300      	movs	r3, #0
 800c458:	4619      	mov	r1, r3
 800c45a:	07e8      	lsls	r0, r5, #31
 800c45c:	f100 8084 	bmi.w	800c568 <_realloc_r+0x218>
 800c460:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800c464:	eba9 0505 	sub.w	r5, r9, r5
 800c468:	6868      	ldr	r0, [r5, #4]
 800c46a:	f020 0003 	bic.w	r0, r0, #3
 800c46e:	4430      	add	r0, r6
 800c470:	2900      	cmp	r1, #0
 800c472:	d076      	beq.n	800c562 <_realloc_r+0x212>
 800c474:	4571      	cmp	r1, lr
 800c476:	d150      	bne.n	800c51a <_realloc_r+0x1ca>
 800c478:	4403      	add	r3, r0
 800c47a:	f108 0110 	add.w	r1, r8, #16
 800c47e:	428b      	cmp	r3, r1
 800c480:	db6f      	blt.n	800c562 <_realloc_r+0x212>
 800c482:	462f      	mov	r7, r5
 800c484:	68ea      	ldr	r2, [r5, #12]
 800c486:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800c48a:	60ca      	str	r2, [r1, #12]
 800c48c:	6091      	str	r1, [r2, #8]
 800c48e:	1f32      	subs	r2, r6, #4
 800c490:	2a24      	cmp	r2, #36	; 0x24
 800c492:	d83b      	bhi.n	800c50c <_realloc_r+0x1bc>
 800c494:	2a13      	cmp	r2, #19
 800c496:	d936      	bls.n	800c506 <_realloc_r+0x1b6>
 800c498:	6821      	ldr	r1, [r4, #0]
 800c49a:	60a9      	str	r1, [r5, #8]
 800c49c:	6861      	ldr	r1, [r4, #4]
 800c49e:	60e9      	str	r1, [r5, #12]
 800c4a0:	2a1b      	cmp	r2, #27
 800c4a2:	d81c      	bhi.n	800c4de <_realloc_r+0x18e>
 800c4a4:	f105 0210 	add.w	r2, r5, #16
 800c4a8:	f104 0108 	add.w	r1, r4, #8
 800c4ac:	6808      	ldr	r0, [r1, #0]
 800c4ae:	6010      	str	r0, [r2, #0]
 800c4b0:	6848      	ldr	r0, [r1, #4]
 800c4b2:	6050      	str	r0, [r2, #4]
 800c4b4:	6889      	ldr	r1, [r1, #8]
 800c4b6:	6091      	str	r1, [r2, #8]
 800c4b8:	eb05 0208 	add.w	r2, r5, r8
 800c4bc:	eba3 0308 	sub.w	r3, r3, r8
 800c4c0:	f043 0301 	orr.w	r3, r3, #1
 800c4c4:	f8cb 2008 	str.w	r2, [fp, #8]
 800c4c8:	6053      	str	r3, [r2, #4]
 800c4ca:	686b      	ldr	r3, [r5, #4]
 800c4cc:	f003 0301 	and.w	r3, r3, #1
 800c4d0:	ea43 0308 	orr.w	r3, r3, r8
 800c4d4:	606b      	str	r3, [r5, #4]
 800c4d6:	4650      	mov	r0, sl
 800c4d8:	f7ff f8e8 	bl	800b6ac <__malloc_unlock>
 800c4dc:	e759      	b.n	800c392 <_realloc_r+0x42>
 800c4de:	68a1      	ldr	r1, [r4, #8]
 800c4e0:	6129      	str	r1, [r5, #16]
 800c4e2:	68e1      	ldr	r1, [r4, #12]
 800c4e4:	6169      	str	r1, [r5, #20]
 800c4e6:	2a24      	cmp	r2, #36	; 0x24
 800c4e8:	bf01      	itttt	eq
 800c4ea:	6922      	ldreq	r2, [r4, #16]
 800c4ec:	61aa      	streq	r2, [r5, #24]
 800c4ee:	6960      	ldreq	r0, [r4, #20]
 800c4f0:	61e8      	streq	r0, [r5, #28]
 800c4f2:	bf19      	ittee	ne
 800c4f4:	f105 0218 	addne.w	r2, r5, #24
 800c4f8:	f104 0110 	addne.w	r1, r4, #16
 800c4fc:	f105 0220 	addeq.w	r2, r5, #32
 800c500:	f104 0118 	addeq.w	r1, r4, #24
 800c504:	e7d2      	b.n	800c4ac <_realloc_r+0x15c>
 800c506:	463a      	mov	r2, r7
 800c508:	4621      	mov	r1, r4
 800c50a:	e7cf      	b.n	800c4ac <_realloc_r+0x15c>
 800c50c:	4621      	mov	r1, r4
 800c50e:	4638      	mov	r0, r7
 800c510:	9301      	str	r3, [sp, #4]
 800c512:	f7ff fef1 	bl	800c2f8 <memmove>
 800c516:	9b01      	ldr	r3, [sp, #4]
 800c518:	e7ce      	b.n	800c4b8 <_realloc_r+0x168>
 800c51a:	18c7      	adds	r7, r0, r3
 800c51c:	45b8      	cmp	r8, r7
 800c51e:	dc20      	bgt.n	800c562 <_realloc_r+0x212>
 800c520:	68cb      	ldr	r3, [r1, #12]
 800c522:	688a      	ldr	r2, [r1, #8]
 800c524:	60d3      	str	r3, [r2, #12]
 800c526:	609a      	str	r2, [r3, #8]
 800c528:	4628      	mov	r0, r5
 800c52a:	68eb      	ldr	r3, [r5, #12]
 800c52c:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800c530:	60d3      	str	r3, [r2, #12]
 800c532:	609a      	str	r2, [r3, #8]
 800c534:	1f32      	subs	r2, r6, #4
 800c536:	2a24      	cmp	r2, #36	; 0x24
 800c538:	d842      	bhi.n	800c5c0 <_realloc_r+0x270>
 800c53a:	2a13      	cmp	r2, #19
 800c53c:	d93e      	bls.n	800c5bc <_realloc_r+0x26c>
 800c53e:	6823      	ldr	r3, [r4, #0]
 800c540:	60ab      	str	r3, [r5, #8]
 800c542:	6863      	ldr	r3, [r4, #4]
 800c544:	60eb      	str	r3, [r5, #12]
 800c546:	2a1b      	cmp	r2, #27
 800c548:	d824      	bhi.n	800c594 <_realloc_r+0x244>
 800c54a:	f105 0010 	add.w	r0, r5, #16
 800c54e:	f104 0308 	add.w	r3, r4, #8
 800c552:	681a      	ldr	r2, [r3, #0]
 800c554:	6002      	str	r2, [r0, #0]
 800c556:	685a      	ldr	r2, [r3, #4]
 800c558:	6042      	str	r2, [r0, #4]
 800c55a:	689b      	ldr	r3, [r3, #8]
 800c55c:	6083      	str	r3, [r0, #8]
 800c55e:	46a9      	mov	r9, r5
 800c560:	e757      	b.n	800c412 <_realloc_r+0xc2>
 800c562:	4580      	cmp	r8, r0
 800c564:	4607      	mov	r7, r0
 800c566:	dddf      	ble.n	800c528 <_realloc_r+0x1d8>
 800c568:	4611      	mov	r1, r2
 800c56a:	4650      	mov	r0, sl
 800c56c:	f7fe fe7e 	bl	800b26c <_malloc_r>
 800c570:	4607      	mov	r7, r0
 800c572:	2800      	cmp	r0, #0
 800c574:	d0af      	beq.n	800c4d6 <_realloc_r+0x186>
 800c576:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c57a:	f023 0301 	bic.w	r3, r3, #1
 800c57e:	f1a0 0208 	sub.w	r2, r0, #8
 800c582:	444b      	add	r3, r9
 800c584:	429a      	cmp	r2, r3
 800c586:	d11f      	bne.n	800c5c8 <_realloc_r+0x278>
 800c588:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800c58c:	f027 0703 	bic.w	r7, r7, #3
 800c590:	4437      	add	r7, r6
 800c592:	e73e      	b.n	800c412 <_realloc_r+0xc2>
 800c594:	68a3      	ldr	r3, [r4, #8]
 800c596:	612b      	str	r3, [r5, #16]
 800c598:	68e3      	ldr	r3, [r4, #12]
 800c59a:	616b      	str	r3, [r5, #20]
 800c59c:	2a24      	cmp	r2, #36	; 0x24
 800c59e:	bf01      	itttt	eq
 800c5a0:	6923      	ldreq	r3, [r4, #16]
 800c5a2:	61ab      	streq	r3, [r5, #24]
 800c5a4:	6962      	ldreq	r2, [r4, #20]
 800c5a6:	61ea      	streq	r2, [r5, #28]
 800c5a8:	bf19      	ittee	ne
 800c5aa:	f105 0018 	addne.w	r0, r5, #24
 800c5ae:	f104 0310 	addne.w	r3, r4, #16
 800c5b2:	f105 0020 	addeq.w	r0, r5, #32
 800c5b6:	f104 0318 	addeq.w	r3, r4, #24
 800c5ba:	e7ca      	b.n	800c552 <_realloc_r+0x202>
 800c5bc:	4623      	mov	r3, r4
 800c5be:	e7c8      	b.n	800c552 <_realloc_r+0x202>
 800c5c0:	4621      	mov	r1, r4
 800c5c2:	f7ff fe99 	bl	800c2f8 <memmove>
 800c5c6:	e7ca      	b.n	800c55e <_realloc_r+0x20e>
 800c5c8:	1f32      	subs	r2, r6, #4
 800c5ca:	2a24      	cmp	r2, #36	; 0x24
 800c5cc:	d82d      	bhi.n	800c62a <_realloc_r+0x2da>
 800c5ce:	2a13      	cmp	r2, #19
 800c5d0:	d928      	bls.n	800c624 <_realloc_r+0x2d4>
 800c5d2:	6823      	ldr	r3, [r4, #0]
 800c5d4:	6003      	str	r3, [r0, #0]
 800c5d6:	6863      	ldr	r3, [r4, #4]
 800c5d8:	6043      	str	r3, [r0, #4]
 800c5da:	2a1b      	cmp	r2, #27
 800c5dc:	d80e      	bhi.n	800c5fc <_realloc_r+0x2ac>
 800c5de:	f100 0308 	add.w	r3, r0, #8
 800c5e2:	f104 0208 	add.w	r2, r4, #8
 800c5e6:	6811      	ldr	r1, [r2, #0]
 800c5e8:	6019      	str	r1, [r3, #0]
 800c5ea:	6851      	ldr	r1, [r2, #4]
 800c5ec:	6059      	str	r1, [r3, #4]
 800c5ee:	6892      	ldr	r2, [r2, #8]
 800c5f0:	609a      	str	r2, [r3, #8]
 800c5f2:	4621      	mov	r1, r4
 800c5f4:	4650      	mov	r0, sl
 800c5f6:	f7fe fcd9 	bl	800afac <_free_r>
 800c5fa:	e76c      	b.n	800c4d6 <_realloc_r+0x186>
 800c5fc:	68a3      	ldr	r3, [r4, #8]
 800c5fe:	6083      	str	r3, [r0, #8]
 800c600:	68e3      	ldr	r3, [r4, #12]
 800c602:	60c3      	str	r3, [r0, #12]
 800c604:	2a24      	cmp	r2, #36	; 0x24
 800c606:	bf01      	itttt	eq
 800c608:	6923      	ldreq	r3, [r4, #16]
 800c60a:	6103      	streq	r3, [r0, #16]
 800c60c:	6961      	ldreq	r1, [r4, #20]
 800c60e:	6141      	streq	r1, [r0, #20]
 800c610:	bf19      	ittee	ne
 800c612:	f100 0310 	addne.w	r3, r0, #16
 800c616:	f104 0210 	addne.w	r2, r4, #16
 800c61a:	f100 0318 	addeq.w	r3, r0, #24
 800c61e:	f104 0218 	addeq.w	r2, r4, #24
 800c622:	e7e0      	b.n	800c5e6 <_realloc_r+0x296>
 800c624:	4603      	mov	r3, r0
 800c626:	4622      	mov	r2, r4
 800c628:	e7dd      	b.n	800c5e6 <_realloc_r+0x296>
 800c62a:	4621      	mov	r1, r4
 800c62c:	f7ff fe64 	bl	800c2f8 <memmove>
 800c630:	e7df      	b.n	800c5f2 <_realloc_r+0x2a2>
 800c632:	4637      	mov	r7, r6
 800c634:	e6ed      	b.n	800c412 <_realloc_r+0xc2>
 800c636:	f003 0301 	and.w	r3, r3, #1
 800c63a:	431f      	orrs	r7, r3
 800c63c:	f8c9 7004 	str.w	r7, [r9, #4]
 800c640:	6853      	ldr	r3, [r2, #4]
 800c642:	f043 0301 	orr.w	r3, r3, #1
 800c646:	6053      	str	r3, [r2, #4]
 800c648:	e6ff      	b.n	800c44a <_realloc_r+0xfa>
 800c64a:	bf00      	nop
 800c64c:	20000100 	.word	0x20000100

0800c650 <__swbuf_r>:
 800c650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c652:	460e      	mov	r6, r1
 800c654:	4614      	mov	r4, r2
 800c656:	4605      	mov	r5, r0
 800c658:	b118      	cbz	r0, 800c662 <__swbuf_r+0x12>
 800c65a:	6983      	ldr	r3, [r0, #24]
 800c65c:	b90b      	cbnz	r3, 800c662 <__swbuf_r+0x12>
 800c65e:	f7fe fbcf 	bl	800ae00 <__sinit>
 800c662:	4b27      	ldr	r3, [pc, #156]	; (800c700 <__swbuf_r+0xb0>)
 800c664:	429c      	cmp	r4, r3
 800c666:	d12f      	bne.n	800c6c8 <__swbuf_r+0x78>
 800c668:	686c      	ldr	r4, [r5, #4]
 800c66a:	69a3      	ldr	r3, [r4, #24]
 800c66c:	60a3      	str	r3, [r4, #8]
 800c66e:	89a3      	ldrh	r3, [r4, #12]
 800c670:	0719      	lsls	r1, r3, #28
 800c672:	d533      	bpl.n	800c6dc <__swbuf_r+0x8c>
 800c674:	6923      	ldr	r3, [r4, #16]
 800c676:	2b00      	cmp	r3, #0
 800c678:	d030      	beq.n	800c6dc <__swbuf_r+0x8c>
 800c67a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c67e:	b2f6      	uxtb	r6, r6
 800c680:	049a      	lsls	r2, r3, #18
 800c682:	4637      	mov	r7, r6
 800c684:	d534      	bpl.n	800c6f0 <__swbuf_r+0xa0>
 800c686:	6923      	ldr	r3, [r4, #16]
 800c688:	6820      	ldr	r0, [r4, #0]
 800c68a:	1ac0      	subs	r0, r0, r3
 800c68c:	6963      	ldr	r3, [r4, #20]
 800c68e:	4298      	cmp	r0, r3
 800c690:	db04      	blt.n	800c69c <__swbuf_r+0x4c>
 800c692:	4621      	mov	r1, r4
 800c694:	4628      	mov	r0, r5
 800c696:	f7fe fb1f 	bl	800acd8 <_fflush_r>
 800c69a:	bb28      	cbnz	r0, 800c6e8 <__swbuf_r+0x98>
 800c69c:	68a3      	ldr	r3, [r4, #8]
 800c69e:	3b01      	subs	r3, #1
 800c6a0:	60a3      	str	r3, [r4, #8]
 800c6a2:	6823      	ldr	r3, [r4, #0]
 800c6a4:	1c5a      	adds	r2, r3, #1
 800c6a6:	6022      	str	r2, [r4, #0]
 800c6a8:	701e      	strb	r6, [r3, #0]
 800c6aa:	6963      	ldr	r3, [r4, #20]
 800c6ac:	3001      	adds	r0, #1
 800c6ae:	4298      	cmp	r0, r3
 800c6b0:	d004      	beq.n	800c6bc <__swbuf_r+0x6c>
 800c6b2:	89a3      	ldrh	r3, [r4, #12]
 800c6b4:	07db      	lsls	r3, r3, #31
 800c6b6:	d519      	bpl.n	800c6ec <__swbuf_r+0x9c>
 800c6b8:	2e0a      	cmp	r6, #10
 800c6ba:	d117      	bne.n	800c6ec <__swbuf_r+0x9c>
 800c6bc:	4621      	mov	r1, r4
 800c6be:	4628      	mov	r0, r5
 800c6c0:	f7fe fb0a 	bl	800acd8 <_fflush_r>
 800c6c4:	b190      	cbz	r0, 800c6ec <__swbuf_r+0x9c>
 800c6c6:	e00f      	b.n	800c6e8 <__swbuf_r+0x98>
 800c6c8:	4b0e      	ldr	r3, [pc, #56]	; (800c704 <__swbuf_r+0xb4>)
 800c6ca:	429c      	cmp	r4, r3
 800c6cc:	d101      	bne.n	800c6d2 <__swbuf_r+0x82>
 800c6ce:	68ac      	ldr	r4, [r5, #8]
 800c6d0:	e7cb      	b.n	800c66a <__swbuf_r+0x1a>
 800c6d2:	4b0d      	ldr	r3, [pc, #52]	; (800c708 <__swbuf_r+0xb8>)
 800c6d4:	429c      	cmp	r4, r3
 800c6d6:	bf08      	it	eq
 800c6d8:	68ec      	ldreq	r4, [r5, #12]
 800c6da:	e7c6      	b.n	800c66a <__swbuf_r+0x1a>
 800c6dc:	4621      	mov	r1, r4
 800c6de:	4628      	mov	r0, r5
 800c6e0:	f7fd fb9e 	bl	8009e20 <__swsetup_r>
 800c6e4:	2800      	cmp	r0, #0
 800c6e6:	d0c8      	beq.n	800c67a <__swbuf_r+0x2a>
 800c6e8:	f04f 37ff 	mov.w	r7, #4294967295
 800c6ec:	4638      	mov	r0, r7
 800c6ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c6f0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c6f4:	81a3      	strh	r3, [r4, #12]
 800c6f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c6f8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c6fc:	6663      	str	r3, [r4, #100]	; 0x64
 800c6fe:	e7c2      	b.n	800c686 <__swbuf_r+0x36>
 800c700:	0800c918 	.word	0x0800c918
 800c704:	0800c938 	.word	0x0800c938
 800c708:	0800c8f8 	.word	0x0800c8f8

0800c70c <_wcrtomb_r>:
 800c70c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c70e:	4605      	mov	r5, r0
 800c710:	b085      	sub	sp, #20
 800c712:	461e      	mov	r6, r3
 800c714:	460f      	mov	r7, r1
 800c716:	4c0f      	ldr	r4, [pc, #60]	; (800c754 <_wcrtomb_r+0x48>)
 800c718:	b991      	cbnz	r1, 800c740 <_wcrtomb_r+0x34>
 800c71a:	6822      	ldr	r2, [r4, #0]
 800c71c:	490e      	ldr	r1, [pc, #56]	; (800c758 <_wcrtomb_r+0x4c>)
 800c71e:	6a12      	ldr	r2, [r2, #32]
 800c720:	2a00      	cmp	r2, #0
 800c722:	bf08      	it	eq
 800c724:	460a      	moveq	r2, r1
 800c726:	a901      	add	r1, sp, #4
 800c728:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 800c72c:	463a      	mov	r2, r7
 800c72e:	47a0      	blx	r4
 800c730:	1c43      	adds	r3, r0, #1
 800c732:	bf01      	itttt	eq
 800c734:	2300      	moveq	r3, #0
 800c736:	6033      	streq	r3, [r6, #0]
 800c738:	238a      	moveq	r3, #138	; 0x8a
 800c73a:	602b      	streq	r3, [r5, #0]
 800c73c:	b005      	add	sp, #20
 800c73e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c740:	6824      	ldr	r4, [r4, #0]
 800c742:	4f05      	ldr	r7, [pc, #20]	; (800c758 <_wcrtomb_r+0x4c>)
 800c744:	6a24      	ldr	r4, [r4, #32]
 800c746:	2c00      	cmp	r4, #0
 800c748:	bf08      	it	eq
 800c74a:	463c      	moveq	r4, r7
 800c74c:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 800c750:	e7ed      	b.n	800c72e <_wcrtomb_r+0x22>
 800c752:	bf00      	nop
 800c754:	2000000c 	.word	0x2000000c
 800c758:	20000510 	.word	0x20000510

0800c75c <__ascii_wctomb>:
 800c75c:	b149      	cbz	r1, 800c772 <__ascii_wctomb+0x16>
 800c75e:	2aff      	cmp	r2, #255	; 0xff
 800c760:	bf85      	ittet	hi
 800c762:	238a      	movhi	r3, #138	; 0x8a
 800c764:	6003      	strhi	r3, [r0, #0]
 800c766:	700a      	strbls	r2, [r1, #0]
 800c768:	f04f 30ff 	movhi.w	r0, #4294967295
 800c76c:	bf98      	it	ls
 800c76e:	2001      	movls	r0, #1
 800c770:	4770      	bx	lr
 800c772:	4608      	mov	r0, r1
 800c774:	4770      	bx	lr

0800c776 <abort>:
 800c776:	b508      	push	{r3, lr}
 800c778:	2006      	movs	r0, #6
 800c77a:	f000 f82b 	bl	800c7d4 <raise>
 800c77e:	2001      	movs	r0, #1
 800c780:	f7fb ffcc 	bl	800871c <_exit>

0800c784 <_raise_r>:
 800c784:	291f      	cmp	r1, #31
 800c786:	b538      	push	{r3, r4, r5, lr}
 800c788:	4604      	mov	r4, r0
 800c78a:	460d      	mov	r5, r1
 800c78c:	d904      	bls.n	800c798 <_raise_r+0x14>
 800c78e:	2316      	movs	r3, #22
 800c790:	6003      	str	r3, [r0, #0]
 800c792:	f04f 30ff 	mov.w	r0, #4294967295
 800c796:	bd38      	pop	{r3, r4, r5, pc}
 800c798:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c79a:	b112      	cbz	r2, 800c7a2 <_raise_r+0x1e>
 800c79c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c7a0:	b94b      	cbnz	r3, 800c7b6 <_raise_r+0x32>
 800c7a2:	4620      	mov	r0, r4
 800c7a4:	f000 f830 	bl	800c808 <_getpid_r>
 800c7a8:	462a      	mov	r2, r5
 800c7aa:	4601      	mov	r1, r0
 800c7ac:	4620      	mov	r0, r4
 800c7ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c7b2:	f000 b817 	b.w	800c7e4 <_kill_r>
 800c7b6:	2b01      	cmp	r3, #1
 800c7b8:	d00a      	beq.n	800c7d0 <_raise_r+0x4c>
 800c7ba:	1c59      	adds	r1, r3, #1
 800c7bc:	d103      	bne.n	800c7c6 <_raise_r+0x42>
 800c7be:	2316      	movs	r3, #22
 800c7c0:	6003      	str	r3, [r0, #0]
 800c7c2:	2001      	movs	r0, #1
 800c7c4:	bd38      	pop	{r3, r4, r5, pc}
 800c7c6:	2400      	movs	r4, #0
 800c7c8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c7cc:	4628      	mov	r0, r5
 800c7ce:	4798      	blx	r3
 800c7d0:	2000      	movs	r0, #0
 800c7d2:	bd38      	pop	{r3, r4, r5, pc}

0800c7d4 <raise>:
 800c7d4:	4b02      	ldr	r3, [pc, #8]	; (800c7e0 <raise+0xc>)
 800c7d6:	4601      	mov	r1, r0
 800c7d8:	6818      	ldr	r0, [r3, #0]
 800c7da:	f7ff bfd3 	b.w	800c784 <_raise_r>
 800c7de:	bf00      	nop
 800c7e0:	2000000c 	.word	0x2000000c

0800c7e4 <_kill_r>:
 800c7e4:	b538      	push	{r3, r4, r5, lr}
 800c7e6:	4c07      	ldr	r4, [pc, #28]	; (800c804 <_kill_r+0x20>)
 800c7e8:	2300      	movs	r3, #0
 800c7ea:	4605      	mov	r5, r0
 800c7ec:	4608      	mov	r0, r1
 800c7ee:	4611      	mov	r1, r2
 800c7f0:	6023      	str	r3, [r4, #0]
 800c7f2:	f7fb ff83 	bl	80086fc <_kill>
 800c7f6:	1c43      	adds	r3, r0, #1
 800c7f8:	d102      	bne.n	800c800 <_kill_r+0x1c>
 800c7fa:	6823      	ldr	r3, [r4, #0]
 800c7fc:	b103      	cbz	r3, 800c800 <_kill_r+0x1c>
 800c7fe:	602b      	str	r3, [r5, #0]
 800c800:	bd38      	pop	{r3, r4, r5, pc}
 800c802:	bf00      	nop
 800c804:	2000096c 	.word	0x2000096c

0800c808 <_getpid_r>:
 800c808:	f7fb bf70 	b.w	80086ec <_getpid>

0800c80c <_init>:
 800c80c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c80e:	bf00      	nop
 800c810:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c812:	bc08      	pop	{r3}
 800c814:	469e      	mov	lr, r3
 800c816:	4770      	bx	lr

0800c818 <_fini>:
 800c818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c81a:	bf00      	nop
 800c81c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c81e:	bc08      	pop	{r3}
 800c820:	469e      	mov	lr, r3
 800c822:	4770      	bx	lr
