Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Mar 15 15:34:16 2024
| Host         : DESKTOP-ON8Q7VN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     40          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-18  Warning           Missing input or output delay   2           
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (45)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (89)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (45)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btn[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: clk_tree_u0/CLK1Hz_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_tree_u0/CLK25Hz_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clk_tree_u0/CLK500Hz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_tree_u0/flag_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_tree_u0/flag_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_tree_u0/flag_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_tree_u0/flag_reg[1]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: timer_u0/min_unit_cout_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: timer_u0/sec_deca_cout_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: timer_u0/sec_unit_cout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (89)
-------------------------------------------------
 There are 89 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.593        0.000                      0                   23        0.195        0.000                      0                   23       41.160        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        79.593        0.000                      0                   19        0.195        0.000                      0                   19       41.160        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             80.475        0.000                      0                    4        0.556        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.593ns  (required time - arrival time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.773ns (47.232%)  route 1.981ns (52.768%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.625     5.169    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y30         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDCE (Prop_fdce_C_Q)         0.419     5.588 r  clk_tree_u0/CLK_CNTER_500Hz_reg[9]/Q
                         net (fo=2, routed)           1.011     6.599    clk_tree_u0/CLK_CNTER_500Hz[9]
    SLICE_X60Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.411 r  clk_tree_u0/CLK_CNTER_500Hz0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.411    clk_tree_u0/CLK_CNTER_500Hz0_carry__1_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.630 r  clk_tree_u0/CLK_CNTER_500Hz0_carry__2/O[0]
                         net (fo=1, routed)           0.970     8.600    clk_tree_u0/data0[13]
    SLICE_X61Y31         LUT2 (Prop_lut2_I1_O)        0.323     8.923 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_1/O
                         net (fo=1, routed)           0.000     8.923    clk_tree_u0/CLK_CNTER_500Hz_1[13]
    SLICE_X61Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.508    88.203    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[13]/C
                         clock pessimism              0.273    88.476    
                         clock uncertainty           -0.035    88.441    
    SLICE_X61Y31         FDCE (Setup_fdce_C_D)        0.075    88.516    clk_tree_u0/CLK_CNTER_500Hz_reg[13]
  -------------------------------------------------------------------
                         required time                         88.516    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                 79.593    

Slack (MET) :             79.720ns  (required time - arrival time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.963ns (26.721%)  route 2.641ns (73.279%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.170    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.419     5.589 r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/Q
                         net (fo=2, routed)           1.059     6.648    clk_tree_u0/CLK_CNTER_500Hz[12]
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.296     6.944 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_4/O
                         net (fo=1, routed)           0.575     7.519    clk_tree_u0/CLK_CNTER_500Hz[13]_i_4_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.643 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          1.007     8.650    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X61Y31         LUT2 (Prop_lut2_I0_O)        0.124     8.774 r  clk_tree_u0/CLK_CNTER_500Hz[10]_i_1/O
                         net (fo=1, routed)           0.000     8.774    clk_tree_u0/CLK_CNTER_500Hz_1[10]
    SLICE_X61Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.508    88.203    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[10]/C
                         clock pessimism              0.297    88.500    
                         clock uncertainty           -0.035    88.465    
    SLICE_X61Y31         FDCE (Setup_fdce_C_D)        0.029    88.494    clk_tree_u0/CLK_CNTER_500Hz_reg[10]
  -------------------------------------------------------------------
                         required time                         88.494    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                 79.720    

Slack (MET) :             79.720ns  (required time - arrival time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 0.963ns (26.706%)  route 2.643ns (73.294%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.170    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.419     5.589 r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/Q
                         net (fo=2, routed)           1.059     6.648    clk_tree_u0/CLK_CNTER_500Hz[12]
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.296     6.944 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_4/O
                         net (fo=1, routed)           0.575     7.519    clk_tree_u0/CLK_CNTER_500Hz[13]_i_4_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.643 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          1.009     8.652    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X61Y31         LUT2 (Prop_lut2_I0_O)        0.124     8.776 r  clk_tree_u0/CLK_CNTER_500Hz[11]_i_1/O
                         net (fo=1, routed)           0.000     8.776    clk_tree_u0/CLK_CNTER_500Hz_1[11]
    SLICE_X61Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.508    88.203    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C
                         clock pessimism              0.297    88.500    
                         clock uncertainty           -0.035    88.465    
    SLICE_X61Y31         FDCE (Setup_fdce_C_D)        0.031    88.496    clk_tree_u0/CLK_CNTER_500Hz_reg[11]
  -------------------------------------------------------------------
                         required time                         88.496    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                 79.720    

Slack (MET) :             79.736ns  (required time - arrival time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.991ns (27.270%)  route 2.643ns (72.730%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.170    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.419     5.589 r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/Q
                         net (fo=2, routed)           1.059     6.648    clk_tree_u0/CLK_CNTER_500Hz[12]
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.296     6.944 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_4/O
                         net (fo=1, routed)           0.575     7.519    clk_tree_u0/CLK_CNTER_500Hz[13]_i_4_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.643 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          1.009     8.652    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X61Y31         LUT2 (Prop_lut2_I0_O)        0.152     8.804 r  clk_tree_u0/CLK_CNTER_500Hz[12]_i_1/O
                         net (fo=1, routed)           0.000     8.804    clk_tree_u0/CLK_CNTER_500Hz_1[12]
    SLICE_X61Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.508    88.203    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
                         clock pessimism              0.297    88.500    
                         clock uncertainty           -0.035    88.465    
    SLICE_X61Y31         FDCE (Setup_fdce_C_D)        0.075    88.540    clk_tree_u0/CLK_CNTER_500Hz_reg[12]
  -------------------------------------------------------------------
                         required time                         88.540    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                 79.736    

Slack (MET) :             79.844ns  (required time - arrival time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.963ns (27.873%)  route 2.492ns (72.126%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.170    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.419     5.589 r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/Q
                         net (fo=2, routed)           1.059     6.648    clk_tree_u0/CLK_CNTER_500Hz[12]
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.296     6.944 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_4/O
                         net (fo=1, routed)           0.575     7.519    clk_tree_u0/CLK_CNTER_500Hz[13]_i_4_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.643 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          0.858     8.501    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X61Y30         LUT2 (Prop_lut2_I0_O)        0.124     8.625 r  clk_tree_u0/CLK_CNTER_500Hz[6]_i_1/O
                         net (fo=1, routed)           0.000     8.625    clk_tree_u0/CLK_CNTER_500Hz_1[6]
    SLICE_X61Y30         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507    88.202    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y30         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[6]/C
                         clock pessimism              0.273    88.475    
                         clock uncertainty           -0.035    88.440    
    SLICE_X61Y30         FDCE (Setup_fdce_C_D)        0.029    88.469    clk_tree_u0/CLK_CNTER_500Hz_reg[6]
  -------------------------------------------------------------------
                         required time                         88.469    
                         arrival time                          -8.625    
  -------------------------------------------------------------------
                         slack                                 79.844    

Slack (MET) :             79.844ns  (required time - arrival time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.963ns (27.857%)  route 2.494ns (72.143%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.170    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.419     5.589 r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/Q
                         net (fo=2, routed)           1.059     6.648    clk_tree_u0/CLK_CNTER_500Hz[12]
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.296     6.944 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_4/O
                         net (fo=1, routed)           0.575     7.519    clk_tree_u0/CLK_CNTER_500Hz[13]_i_4_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.643 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          0.860     8.503    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X61Y30         LUT2 (Prop_lut2_I0_O)        0.124     8.627 r  clk_tree_u0/CLK_CNTER_500Hz[7]_i_1/O
                         net (fo=1, routed)           0.000     8.627    clk_tree_u0/CLK_CNTER_500Hz_1[7]
    SLICE_X61Y30         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507    88.202    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y30         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[7]/C
                         clock pessimism              0.273    88.475    
                         clock uncertainty           -0.035    88.440    
    SLICE_X61Y30         FDCE (Setup_fdce_C_D)        0.031    88.471    clk_tree_u0/CLK_CNTER_500Hz_reg[7]
  -------------------------------------------------------------------
                         required time                         88.471    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                 79.844    

Slack (MET) :             79.860ns  (required time - arrival time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.991ns (28.437%)  route 2.494ns (71.563%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.170    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.419     5.589 r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/Q
                         net (fo=2, routed)           1.059     6.648    clk_tree_u0/CLK_CNTER_500Hz[12]
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.296     6.944 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_4/O
                         net (fo=1, routed)           0.575     7.519    clk_tree_u0/CLK_CNTER_500Hz[13]_i_4_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.643 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          0.860     8.503    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X61Y30         LUT2 (Prop_lut2_I0_O)        0.152     8.655 r  clk_tree_u0/CLK_CNTER_500Hz[8]_i_1/O
                         net (fo=1, routed)           0.000     8.655    clk_tree_u0/CLK_CNTER_500Hz_1[8]
    SLICE_X61Y30         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507    88.202    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y30         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[8]/C
                         clock pessimism              0.273    88.475    
                         clock uncertainty           -0.035    88.440    
    SLICE_X61Y30         FDCE (Setup_fdce_C_D)        0.075    88.515    clk_tree_u0/CLK_CNTER_500Hz_reg[8]
  -------------------------------------------------------------------
                         required time                         88.515    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                 79.860    

Slack (MET) :             79.862ns  (required time - arrival time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.991ns (28.453%)  route 2.492ns (71.547%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.170    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.419     5.589 r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/Q
                         net (fo=2, routed)           1.059     6.648    clk_tree_u0/CLK_CNTER_500Hz[12]
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.296     6.944 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_4/O
                         net (fo=1, routed)           0.575     7.519    clk_tree_u0/CLK_CNTER_500Hz[13]_i_4_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.643 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          0.858     8.501    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X61Y30         LUT2 (Prop_lut2_I0_O)        0.152     8.653 r  clk_tree_u0/CLK_CNTER_500Hz[9]_i_1/O
                         net (fo=1, routed)           0.000     8.653    clk_tree_u0/CLK_CNTER_500Hz_1[9]
    SLICE_X61Y30         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507    88.202    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y30         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[9]/C
                         clock pessimism              0.273    88.475    
                         clock uncertainty           -0.035    88.440    
    SLICE_X61Y30         FDCE (Setup_fdce_C_D)        0.075    88.515    clk_tree_u0/CLK_CNTER_500Hz_reg[9]
  -------------------------------------------------------------------
                         required time                         88.515    
                         arrival time                          -8.653    
  -------------------------------------------------------------------
                         slack                                 79.862    

Slack (MET) :             80.003ns  (required time - arrival time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK500Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.963ns (29.218%)  route 2.333ns (70.782%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.170    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.419     5.589 r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/Q
                         net (fo=2, routed)           1.059     6.648    clk_tree_u0/CLK_CNTER_500Hz[12]
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.296     6.944 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_4/O
                         net (fo=1, routed)           0.575     7.519    clk_tree_u0/CLK_CNTER_500Hz[13]_i_4_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.643 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          0.699     8.342    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X61Y29         LUT2 (Prop_lut2_I0_O)        0.124     8.466 r  clk_tree_u0/CLK500Hz_i_1/O
                         net (fo=1, routed)           0.000     8.466    clk_tree_u0/CLK500Hz_i_1_n_0
    SLICE_X61Y29         FDCE                                         r  clk_tree_u0/CLK500Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507    88.202    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  clk_tree_u0/CLK500Hz_reg/C
                         clock pessimism              0.273    88.475    
                         clock uncertainty           -0.035    88.440    
    SLICE_X61Y29         FDCE (Setup_fdce_C_D)        0.029    88.469    clk_tree_u0/CLK500Hz_reg
  -------------------------------------------------------------------
                         required time                         88.469    
                         arrival time                          -8.466    
  -------------------------------------------------------------------
                         slack                                 80.003    

Slack (MET) :             80.003ns  (required time - arrival time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.963ns (29.200%)  route 2.335ns (70.800%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.170    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.419     5.589 r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/Q
                         net (fo=2, routed)           1.059     6.648    clk_tree_u0/CLK_CNTER_500Hz[12]
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.296     6.944 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_4/O
                         net (fo=1, routed)           0.575     7.519    clk_tree_u0/CLK_CNTER_500Hz[13]_i_4_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.643 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          0.701     8.344    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X61Y29         LUT2 (Prop_lut2_I0_O)        0.124     8.468 r  clk_tree_u0/CLK_CNTER_500Hz[2]_i_1/O
                         net (fo=1, routed)           0.000     8.468    clk_tree_u0/CLK_CNTER_500Hz_1[2]
    SLICE_X61Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507    88.202    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[2]/C
                         clock pessimism              0.273    88.475    
                         clock uncertainty           -0.035    88.440    
    SLICE_X61Y29         FDCE (Setup_fdce_C_D)        0.031    88.471    clk_tree_u0/CLK_CNTER_500Hz_reg[2]
  -------------------------------------------------------------------
                         required time                         88.471    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                 80.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 clk_tree_u0/flag_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/flag_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.144%)  route 0.120ns (38.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     1.495    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  clk_tree_u0/flag_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  clk_tree_u0/flag_reg[0]_C/Q
                         net (fo=4, routed)           0.120     1.756    clk_tree_u0/flag_reg[0]_C_n_0
    SLICE_X62Y34         LUT3 (Prop_lut3_I2_O)        0.048     1.804 r  clk_tree_u0/flag[0]_C_i_1/O
                         net (fo=2, routed)           0.000     1.804    clk_tree_u0/flag[0]
    SLICE_X62Y34         FDPE                                         r  clk_tree_u0/flag_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.860     2.009    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  clk_tree_u0/flag_reg[0]_P/C
                         clock pessimism             -0.501     1.508    
    SLICE_X62Y34         FDPE (Hold_fdpe_C_D)         0.101     1.609    clk_tree_u0/flag_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clk_tree_u0/CLK500Hz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK500Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.489    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  clk_tree_u0/CLK500Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  clk_tree_u0/CLK500Hz_reg/Q
                         net (fo=18, routed)          0.180     1.810    clk_tree_u0/CLK500Hz
    SLICE_X61Y29         LUT2 (Prop_lut2_I1_O)        0.045     1.855 r  clk_tree_u0/CLK500Hz_i_1/O
                         net (fo=1, routed)           0.000     1.855    clk_tree_u0/CLK500Hz_i_1_n_0
    SLICE_X61Y29         FDCE                                         r  clk_tree_u0/CLK500Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.853     2.002    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  clk_tree_u0/CLK500Hz_reg/C
                         clock pessimism             -0.513     1.489    
    SLICE_X61Y29         FDCE (Hold_fdce_C_D)         0.091     1.580    clk_tree_u0/CLK500Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.218%)  route 0.244ns (56.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.586     1.490    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y30         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDCE (Prop_fdce_C_Q)         0.141     1.631 f  clk_tree_u0/CLK_CNTER_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.244     1.875    clk_tree_u0/CLK_CNTER_500Hz[0]
    SLICE_X61Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.920 r  clk_tree_u0/CLK_CNTER_500Hz[0]_i_1/O
                         net (fo=1, routed)           0.000     1.920    clk_tree_u0/CLK_CNTER_500Hz_1[0]
    SLICE_X61Y30         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.854     2.003    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y30         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[0]/C
                         clock pessimism             -0.513     1.490    
    SLICE_X61Y30         FDCE (Hold_fdce_C_D)         0.092     1.582    clk_tree_u0/CLK_CNTER_500Hz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.277ns (56.230%)  route 0.216ns (43.770%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.489    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.128     1.617 f  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/Q
                         net (fo=2, routed)           0.100     1.716    clk_tree_u0/CLK_CNTER_500Hz[3]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.098     1.814 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          0.116     1.930    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X61Y29         LUT2 (Prop_lut2_I0_O)        0.051     1.981 r  clk_tree_u0/CLK_CNTER_500Hz[5]_i_1/O
                         net (fo=1, routed)           0.000     1.981    clk_tree_u0/CLK_CNTER_500Hz_1[5]
    SLICE_X61Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.853     2.002    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[5]/C
                         clock pessimism             -0.513     1.489    
    SLICE_X61Y29         FDCE (Hold_fdce_C_D)         0.107     1.596    clk_tree_u0/CLK_CNTER_500Hz_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.271ns (55.691%)  route 0.216ns (44.309%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.489    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.128     1.617 f  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/Q
                         net (fo=2, routed)           0.100     1.716    clk_tree_u0/CLK_CNTER_500Hz[3]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.098     1.814 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          0.116     1.930    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X61Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.975 r  clk_tree_u0/CLK_CNTER_500Hz[4]_i_1/O
                         net (fo=1, routed)           0.000     1.975    clk_tree_u0/CLK_CNTER_500Hz_1[4]
    SLICE_X61Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.853     2.002    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[4]/C
                         clock pessimism             -0.513     1.489    
    SLICE_X61Y29         FDCE (Hold_fdce_C_D)         0.092     1.581    clk_tree_u0/CLK_CNTER_500Hz_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 clk_tree_u0/flag_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/flag_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.189ns (44.395%)  route 0.237ns (55.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     1.495    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  clk_tree_u0/flag_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  clk_tree_u0/flag_reg[0]_C/Q
                         net (fo=4, routed)           0.120     1.756    clk_tree_u0/flag_reg[0]_C_n_0
    SLICE_X62Y34         LUT3 (Prop_lut3_I2_O)        0.048     1.804 r  clk_tree_u0/flag[0]_C_i_1/O
                         net (fo=2, routed)           0.117     1.920    clk_tree_u0/flag[0]
    SLICE_X63Y34         FDCE                                         r  clk_tree_u0/flag_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.860     2.009    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  clk_tree_u0/flag_reg[0]_C/C
                         clock pessimism             -0.514     1.495    
    SLICE_X63Y34         FDCE (Hold_fdce_C_D)         0.006     1.501    clk_tree_u0/flag_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.587     1.491    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  clk_tree_u0/CLK_CNTER_500Hz_reg[11]/Q
                         net (fo=2, routed)           0.065     1.697    clk_tree_u0/CLK_CNTER_500Hz[11]
    SLICE_X60Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.807 r  clk_tree_u0/CLK_CNTER_500Hz0_carry__1/O[2]
                         net (fo=1, routed)           0.161     1.968    clk_tree_u0/data0[11]
    SLICE_X61Y31         LUT2 (Prop_lut2_I1_O)        0.108     2.076 r  clk_tree_u0/CLK_CNTER_500Hz[11]_i_1/O
                         net (fo=1, routed)           0.000     2.076    clk_tree_u0/CLK_CNTER_500Hz_1[11]
    SLICE_X61Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.855     2.004    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C
                         clock pessimism             -0.513     1.491    
    SLICE_X61Y31         FDCE (Hold_fdce_C_D)         0.092     1.583    clk_tree_u0/CLK_CNTER_500Hz_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.586     1.490    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y30         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  clk_tree_u0/CLK_CNTER_500Hz_reg[7]/Q
                         net (fo=2, routed)           0.065     1.696    clk_tree_u0/CLK_CNTER_500Hz[7]
    SLICE_X60Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.806 r  clk_tree_u0/CLK_CNTER_500Hz0_carry__0/O[2]
                         net (fo=1, routed)           0.161     1.967    clk_tree_u0/data0[7]
    SLICE_X61Y30         LUT2 (Prop_lut2_I1_O)        0.108     2.075 r  clk_tree_u0/CLK_CNTER_500Hz[7]_i_1/O
                         net (fo=1, routed)           0.000     2.075    clk_tree_u0/CLK_CNTER_500Hz_1[7]
    SLICE_X61Y30         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.854     2.003    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y30         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[7]/C
                         clock pessimism             -0.513     1.490    
    SLICE_X61Y30         FDCE (Hold_fdce_C_D)         0.092     1.582    clk_tree_u0/CLK_CNTER_500Hz_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.270ns (43.227%)  route 0.355ns (56.773%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.489    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.128     1.617 f  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/Q
                         net (fo=2, routed)           0.100     1.716    clk_tree_u0/CLK_CNTER_500Hz[3]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.098     1.814 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          0.255     2.069    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X61Y29         LUT2 (Prop_lut2_I0_O)        0.044     2.113 r  clk_tree_u0/CLK_CNTER_500Hz[1]_i_1/O
                         net (fo=1, routed)           0.000     2.113    clk_tree_u0/CLK_CNTER_500Hz_1[1]
    SLICE_X61Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.853     2.002    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[1]/C
                         clock pessimism             -0.513     1.489    
    SLICE_X61Y29         FDCE (Hold_fdce_C_D)         0.107     1.596    clk_tree_u0/CLK_CNTER_500Hz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.271ns (43.387%)  route 0.354ns (56.613%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.489    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.128     1.617 f  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/Q
                         net (fo=2, routed)           0.100     1.716    clk_tree_u0/CLK_CNTER_500Hz[3]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.098     1.814 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          0.254     2.068    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X61Y29         LUT2 (Prop_lut2_I0_O)        0.045     2.113 r  clk_tree_u0/CLK_CNTER_500Hz[3]_i_1/O
                         net (fo=1, routed)           0.000     2.113    clk_tree_u0/CLK_CNTER_500Hz_1[3]
    SLICE_X61Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.853     2.002    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
                         clock pessimism             -0.513     1.489    
    SLICE_X61Y29         FDCE (Hold_fdce_C_D)         0.107     1.596    clk_tree_u0/CLK_CNTER_500Hz_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.518    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X61Y29   clk_tree_u0/CLK500Hz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X61Y30   clk_tree_u0/CLK_CNTER_500Hz_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X61Y31   clk_tree_u0/CLK_CNTER_500Hz_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X61Y31   clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X61Y31   clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X61Y31   clk_tree_u0/CLK_CNTER_500Hz_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X61Y29   clk_tree_u0/CLK_CNTER_500Hz_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X61Y29   clk_tree_u0/CLK_CNTER_500Hz_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X61Y29   clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X61Y29   clk_tree_u0/CLK500Hz_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X61Y29   clk_tree_u0/CLK500Hz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X61Y30   clk_tree_u0/CLK_CNTER_500Hz_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X61Y30   clk_tree_u0/CLK_CNTER_500Hz_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X61Y31   clk_tree_u0/CLK_CNTER_500Hz_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X61Y31   clk_tree_u0/CLK_CNTER_500Hz_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X61Y31   clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X61Y31   clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X61Y31   clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X61Y31   clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X61Y29   clk_tree_u0/CLK500Hz_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X61Y29   clk_tree_u0/CLK500Hz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X61Y30   clk_tree_u0/CLK_CNTER_500Hz_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X61Y30   clk_tree_u0/CLK_CNTER_500Hz_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X61Y31   clk_tree_u0/CLK_CNTER_500Hz_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X61Y31   clk_tree_u0/CLK_CNTER_500Hz_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X61Y31   clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X61Y31   clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X61Y31   clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X61Y31   clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       80.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.556ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.475ns  (required time - arrival time)
  Source:                 clk_tree_u0/flag_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/flag_reg[0]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.580ns (24.242%)  route 1.812ns (75.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631     5.175    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  clk_tree_u0/flag_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.631 f  clk_tree_u0/flag_reg[0]_P/Q
                         net (fo=4, routed)           0.885     6.516    clk_tree_u0/flag_reg[0]_P_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.640 f  clk_tree_u0/flag_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           0.928     7.567    clk_tree_u0/flag_reg[1]_LDC_i_2_n_0
    SLICE_X63Y34         FDCE                                         f  clk_tree_u0/flag_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.513    88.208    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  clk_tree_u0/flag_reg[0]_C/C
                         clock pessimism              0.275    88.483    
                         clock uncertainty           -0.035    88.448    
    SLICE_X63Y34         FDCE (Recov_fdce_C_CLR)     -0.405    88.043    clk_tree_u0/flag_reg[0]_C
  -------------------------------------------------------------------
                         required time                         88.043    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                 80.475    

Slack (MET) :             80.475ns  (required time - arrival time)
  Source:                 clk_tree_u0/flag_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/flag_reg[1]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.580ns (24.242%)  route 1.812ns (75.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631     5.175    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  clk_tree_u0/flag_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.631 f  clk_tree_u0/flag_reg[0]_P/Q
                         net (fo=4, routed)           0.885     6.516    clk_tree_u0/flag_reg[0]_P_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.640 f  clk_tree_u0/flag_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           0.928     7.567    clk_tree_u0/flag_reg[1]_LDC_i_2_n_0
    SLICE_X63Y34         FDCE                                         f  clk_tree_u0/flag_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.513    88.208    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  clk_tree_u0/flag_reg[1]_C/C
                         clock pessimism              0.275    88.483    
                         clock uncertainty           -0.035    88.448    
    SLICE_X63Y34         FDCE (Recov_fdce_C_CLR)     -0.405    88.043    clk_tree_u0/flag_reg[1]_C
  -------------------------------------------------------------------
                         required time                         88.043    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                 80.475    

Slack (MET) :             80.872ns  (required time - arrival time)
  Source:                 clk_tree_u0/flag_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/flag_reg[0]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.580ns (28.107%)  route 1.484ns (71.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631     5.175    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  clk_tree_u0/flag_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.631 r  clk_tree_u0/flag_reg[0]_P/Q
                         net (fo=4, routed)           0.890     6.521    clk_tree_u0/flag_reg[0]_P_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124     6.645 f  clk_tree_u0/flag_reg[1]_LDC_i_1/O
                         net (fo=3, routed)           0.593     7.239    clk_tree_u0/flag_reg[1]_LDC_i_1_n_0
    SLICE_X62Y34         FDPE                                         f  clk_tree_u0/flag_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.513    88.208    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  clk_tree_u0/flag_reg[0]_P/C
                         clock pessimism              0.297    88.505    
                         clock uncertainty           -0.035    88.470    
    SLICE_X62Y34         FDPE (Recov_fdpe_C_PRE)     -0.359    88.111    clk_tree_u0/flag_reg[0]_P
  -------------------------------------------------------------------
                         required time                         88.111    
                         arrival time                          -7.239    
  -------------------------------------------------------------------
                         slack                                 80.872    

Slack (MET) :             80.872ns  (required time - arrival time)
  Source:                 clk_tree_u0/flag_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/flag_reg[1]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.580ns (28.107%)  route 1.484ns (71.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631     5.175    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  clk_tree_u0/flag_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.631 r  clk_tree_u0/flag_reg[0]_P/Q
                         net (fo=4, routed)           0.890     6.521    clk_tree_u0/flag_reg[0]_P_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124     6.645 f  clk_tree_u0/flag_reg[1]_LDC_i_1/O
                         net (fo=3, routed)           0.593     7.239    clk_tree_u0/flag_reg[1]_LDC_i_1_n_0
    SLICE_X62Y34         FDPE                                         f  clk_tree_u0/flag_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.513    88.208    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  clk_tree_u0/flag_reg[1]_P/C
                         clock pessimism              0.297    88.505    
                         clock uncertainty           -0.035    88.470    
    SLICE_X62Y34         FDPE (Recov_fdpe_C_PRE)     -0.359    88.111    clk_tree_u0/flag_reg[1]_P
  -------------------------------------------------------------------
                         required time                         88.111    
                         arrival time                          -7.239    
  -------------------------------------------------------------------
                         slack                                 80.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 clk_tree_u0/flag_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/flag_reg[0]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.230%)  route 0.288ns (60.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     1.495    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  clk_tree_u0/flag_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  clk_tree_u0/flag_reg[1]_C/Q
                         net (fo=4, routed)           0.092     1.727    clk_tree_u0/flag_reg[1]_C_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.772 f  clk_tree_u0/flag_reg[1]_LDC_i_1/O
                         net (fo=3, routed)           0.196     1.969    clk_tree_u0/flag_reg[1]_LDC_i_1_n_0
    SLICE_X62Y34         FDPE                                         f  clk_tree_u0/flag_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.860     2.009    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  clk_tree_u0/flag_reg[0]_P/C
                         clock pessimism             -0.501     1.508    
    SLICE_X62Y34         FDPE (Remov_fdpe_C_PRE)     -0.095     1.413    clk_tree_u0/flag_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 clk_tree_u0/flag_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/flag_reg[1]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.230%)  route 0.288ns (60.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     1.495    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  clk_tree_u0/flag_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  clk_tree_u0/flag_reg[1]_C/Q
                         net (fo=4, routed)           0.092     1.727    clk_tree_u0/flag_reg[1]_C_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.772 f  clk_tree_u0/flag_reg[1]_LDC_i_1/O
                         net (fo=3, routed)           0.196     1.969    clk_tree_u0/flag_reg[1]_LDC_i_1_n_0
    SLICE_X62Y34         FDPE                                         f  clk_tree_u0/flag_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.860     2.009    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  clk_tree_u0/flag_reg[1]_P/C
                         clock pessimism             -0.501     1.508    
    SLICE_X62Y34         FDPE (Remov_fdpe_C_PRE)     -0.095     1.413    clk_tree_u0/flag_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 clk_tree_u0/flag_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/flag_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.263%)  route 0.450ns (70.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     1.495    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  clk_tree_u0/flag_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDCE (Prop_fdce_C_Q)         0.141     1.636 f  clk_tree_u0/flag_reg[1]_C/Q
                         net (fo=4, routed)           0.093     1.728    clk_tree_u0/flag_reg[1]_C_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I2_O)        0.045     1.773 f  clk_tree_u0/flag_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           0.357     2.130    clk_tree_u0/flag_reg[1]_LDC_i_2_n_0
    SLICE_X63Y34         FDCE                                         f  clk_tree_u0/flag_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.860     2.009    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  clk_tree_u0/flag_reg[0]_C/C
                         clock pessimism             -0.514     1.495    
    SLICE_X63Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.403    clk_tree_u0/flag_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 clk_tree_u0/flag_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/flag_reg[1]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.263%)  route 0.450ns (70.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     1.495    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  clk_tree_u0/flag_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDCE (Prop_fdce_C_Q)         0.141     1.636 f  clk_tree_u0/flag_reg[1]_C/Q
                         net (fo=4, routed)           0.093     1.728    clk_tree_u0/flag_reg[1]_C_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I2_O)        0.045     1.773 f  clk_tree_u0/flag_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           0.357     2.130    clk_tree_u0/flag_reg[1]_LDC_i_2_n_0
    SLICE_X63Y34         FDCE                                         f  clk_tree_u0/flag_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.860     2.009    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  clk_tree_u0/flag_reg[1]_C/C
                         clock pessimism             -0.514     1.495    
    SLICE_X63Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.403    clk_tree_u0/flag_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.728    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           106 Endpoints
Min Delay           106 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_tree_u0/CLK1Hz_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.772ns  (logic 4.072ns (41.671%)  route 5.700ns (58.329%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDCE                         0.000     0.000 r  clk_tree_u0/CLK1Hz_reg/C
    SLICE_X62Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  clk_tree_u0/CLK1Hz_reg/Q
                         net (fo=8, routed)           4.033     4.489    clk_tree_u0/led_OBUF[0]
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.124     4.613 r  clk_tree_u0/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     6.280    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         3.492     9.772 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.772    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_u0/LED_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pio7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.755ns  (logic 4.021ns (41.221%)  route 5.734ns (58.779%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE                         0.000     0.000 r  timer_u0/LED_reg[0]/C
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  timer_u0/LED_reg[0]/Q
                         net (fo=1, routed)           5.734     6.252    pio7_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.503     9.755 r  pio7_OBUF_inst/O
                         net (fo=0)                   0.000     9.755    pio7
    A15                                                               r  pio7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_u0/FSM_sequential_an_r_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pio45
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.741ns  (logic 4.907ns (50.381%)  route 4.833ns (49.619%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE                         0.000     0.000 r  segment_u0/FSM_sequential_an_r_reg[0]/C
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  segment_u0/FSM_sequential_an_r_reg[0]/Q
                         net (fo=15, routed)          1.224     1.742    segment_u0/an_r[0]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.866 r  segment_u0/pio38_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.800     2.666    segment_u0/pio38_OBUF_inst_i_7_n_0
    SLICE_X65Y29         LUT5 (Prop_lut5_I0_O)        0.152     2.818 r  segment_u0/pio38_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.636     3.454    segment_u0/sel0[2]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.351     3.805 r  segment_u0/pio45_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.173     5.978    pio45_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.762     9.741 r  pio45_OBUF_inst/O
                         net (fo=0)                   0.000     9.741    pio45
    U7                                                                r  pio45 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/CLK1Hz_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.688ns  (logic 3.964ns (40.918%)  route 5.724ns (59.082%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDCE                         0.000     0.000 r  clk_tree_u0/CLK1Hz_reg/C
    SLICE_X62Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  clk_tree_u0/CLK1Hz_reg/Q
                         net (fo=8, routed)           5.724     6.180    led_OBUF[0]
    A17                  OBUF (Prop_obuf_I_O)         3.508     9.688 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.688    led[0]
    A17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_u0/FSM_sequential_an_r_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pio48
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.675ns  (logic 4.886ns (50.499%)  route 4.789ns (49.501%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE                         0.000     0.000 r  segment_u0/FSM_sequential_an_r_reg[0]/C
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  segment_u0/FSM_sequential_an_r_reg[0]/Q
                         net (fo=15, routed)          1.224     1.742    segment_u0/an_r[0]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.866 f  segment_u0/pio38_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.800     2.666    segment_u0/pio38_OBUF_inst_i_7_n_0
    SLICE_X65Y29         LUT5 (Prop_lut5_I0_O)        0.152     2.818 f  segment_u0/pio38_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.859     3.677    segment_u0/sel0[2]
    SLICE_X64Y28         LUT4 (Prop_lut4_I2_O)        0.352     4.029 r  segment_u0/pio48_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.906     5.935    pio48_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.740     9.675 r  pio48_OBUF_inst/O
                         net (fo=0)                   0.000     9.675    pio48
    V8                                                                r  pio48 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_u0/FSM_sequential_an_r_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pio39
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.614ns  (logic 4.860ns (50.554%)  route 4.754ns (49.446%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE                         0.000     0.000 r  segment_u0/FSM_sequential_an_r_reg[0]/C
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  segment_u0/FSM_sequential_an_r_reg[0]/Q
                         net (fo=15, routed)          1.224     1.742    segment_u0/an_r[0]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.866 r  segment_u0/pio38_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.800     2.666    segment_u0/pio38_OBUF_inst_i_7_n_0
    SLICE_X65Y29         LUT5 (Prop_lut5_I0_O)        0.152     2.818 r  segment_u0/pio38_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.619     3.437    segment_u0/sel0[2]
    SLICE_X64Y30         LUT4 (Prop_lut4_I0_O)        0.355     3.792 r  segment_u0/pio39_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.111     5.903    pio39_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.711     9.614 r  pio39_OBUF_inst/O
                         net (fo=0)                   0.000     9.614    pio39
    V5                                                                r  pio39 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_u0/FSM_sequential_an_r_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pio41
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.478ns  (logic 4.640ns (48.955%)  route 4.838ns (51.045%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE                         0.000     0.000 r  segment_u0/FSM_sequential_an_r_reg[0]/C
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  segment_u0/FSM_sequential_an_r_reg[0]/Q
                         net (fo=15, routed)          1.224     1.742    segment_u0/an_r[0]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.866 r  segment_u0/pio38_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.800     2.666    segment_u0/pio38_OBUF_inst_i_7_n_0
    SLICE_X65Y29         LUT5 (Prop_lut5_I0_O)        0.152     2.818 r  segment_u0/pio38_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.859     3.677    segment_u0/sel0[2]
    SLICE_X64Y28         LUT4 (Prop_lut4_I2_O)        0.326     4.003 r  segment_u0/pio41_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.955     5.958    pio41_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.478 r  pio41_OBUF_inst/O
                         net (fo=0)                   0.000     9.478    pio41
    U5                                                                r  pio41 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_u0/FSM_sequential_an_r_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pio44
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.088ns  (logic 4.624ns (50.876%)  route 4.464ns (49.124%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE                         0.000     0.000 r  segment_u0/FSM_sequential_an_r_reg[0]/C
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  segment_u0/FSM_sequential_an_r_reg[0]/Q
                         net (fo=15, routed)          1.224     1.742    segment_u0/an_r[0]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.866 r  segment_u0/pio38_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.800     2.666    segment_u0/pio38_OBUF_inst_i_7_n_0
    SLICE_X65Y29         LUT5 (Prop_lut5_I0_O)        0.152     2.818 r  segment_u0/pio38_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.636     3.454    segment_u0/sel0[2]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.326     3.780 r  segment_u0/pio44_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.805     5.584    pio44_OBUF
    U3                   OBUF (Prop_obuf_I_O)         3.504     9.088 r  pio44_OBUF_inst/O
                         net (fo=0)                   0.000     9.088    pio44
    U3                                                                r  pio44 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_u0/FSM_sequential_an_r_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pio38
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.017ns  (logic 4.619ns (51.224%)  route 4.398ns (48.776%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE                         0.000     0.000 r  segment_u0/FSM_sequential_an_r_reg[0]/C
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  segment_u0/FSM_sequential_an_r_reg[0]/Q
                         net (fo=15, routed)          1.224     1.742    segment_u0/an_r[0]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.866 r  segment_u0/pio38_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.800     2.666    segment_u0/pio38_OBUF_inst_i_7_n_0
    SLICE_X65Y29         LUT5 (Prop_lut5_I0_O)        0.152     2.818 r  segment_u0/pio38_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.849     3.667    segment_u0/sel0[2]
    SLICE_X64Y28         LUT4 (Prop_lut4_I1_O)        0.326     3.993 r  segment_u0/pio38_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.525     5.518    pio38_OBUF
    U4                   OBUF (Prop_obuf_I_O)         3.499     9.017 r  pio38_OBUF_inst/O
                         net (fo=0)                   0.000     9.017    pio38
    U4                                                                r  pio38 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_u0/FSM_sequential_an_r_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pio42
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.936ns  (logic 4.623ns (51.734%)  route 4.313ns (48.266%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE                         0.000     0.000 r  segment_u0/FSM_sequential_an_r_reg[0]/C
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  segment_u0/FSM_sequential_an_r_reg[0]/Q
                         net (fo=15, routed)          1.224     1.742    segment_u0/an_r[0]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.866 f  segment_u0/pio38_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.800     2.666    segment_u0/pio38_OBUF_inst_i_7_n_0
    SLICE_X65Y29         LUT5 (Prop_lut5_I0_O)        0.152     2.818 f  segment_u0/pio38_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.619     3.437    segment_u0/sel0[2]
    SLICE_X64Y30         LUT4 (Prop_lut4_I1_O)        0.326     3.763 r  segment_u0/pio42_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.670     5.433    pio42_OBUF
    U2                   OBUF (Prop_obuf_I_O)         3.503     8.936 r  pio42_OBUF_inst/O
                         net (fo=0)                   0.000     8.936    pio42
    U2                                                                r  pio42 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_tree_u0/CLK_CNTER_1Hz_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDCE                         0.000     0.000 r  clk_tree_u0/CLK_CNTER_1Hz_reg[0]/C
    SLICE_X62Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_tree_u0/CLK_CNTER_1Hz_reg[0]/Q
                         net (fo=8, routed)           0.120     0.261    clk_tree_u0/CLK_CNTER_1Hz[0]
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.045     0.306 r  clk_tree_u0/CLK_CNTER_1Hz[4]_i_1/O
                         net (fo=1, routed)           0.000     0.306    clk_tree_u0/CLK_CNTER_1Hz[4]_i_1_n_0
    SLICE_X63Y32         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/CLK_CNTER_1Hz_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDCE                         0.000     0.000 r  clk_tree_u0/CLK_CNTER_1Hz_reg[0]/C
    SLICE_X62Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_tree_u0/CLK_CNTER_1Hz_reg[0]/Q
                         net (fo=8, routed)           0.121     0.262    clk_tree_u0/CLK_CNTER_1Hz[0]
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.045     0.307 r  clk_tree_u0/CLK_CNTER_1Hz[3]_i_1/O
                         net (fo=1, routed)           0.000     0.307    clk_tree_u0/CLK_CNTER_1Hz[3]_i_1_n_0
    SLICE_X63Y32         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/CLK_CNTER_1Hz_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.227ns (65.513%)  route 0.119ns (34.487%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDCE                         0.000     0.000 r  clk_tree_u0/CLK_CNTER_1Hz_reg[2]/C
    SLICE_X62Y32         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  clk_tree_u0/CLK_CNTER_1Hz_reg[2]/Q
                         net (fo=9, routed)           0.119     0.247    clk_tree_u0/CLK_CNTER_1Hz[2]
    SLICE_X62Y32         LUT6 (Prop_lut6_I4_O)        0.099     0.346 r  clk_tree_u0/CLK_CNTER_1Hz[5]_i_1/O
                         net (fo=1, routed)           0.000     0.346    clk_tree_u0/CLK_CNTER_1Hz[5]_i_1_n_0
    SLICE_X62Y32         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_u0/buzzer_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer_u0/buzzer_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDCE                         0.000     0.000 r  timer_u0/buzzer_reg/C
    SLICE_X63Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  timer_u0/buzzer_reg/Q
                         net (fo=2, routed)           0.170     0.311    timer_u0/pio35_OBUF
    SLICE_X63Y31         LUT6 (Prop_lut6_I5_O)        0.045     0.356 r  timer_u0/buzzer_i_1/O
                         net (fo=1, routed)           0.000     0.356    timer_u0/buzzer_i_1_n_0
    SLICE_X63Y31         FDCE                                         r  timer_u0/buzzer_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_u0/min_unit_bcd_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer_u0/min_unit_cout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.183ns (49.030%)  route 0.190ns (50.970%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE                         0.000     0.000 r  timer_u0/min_unit_bcd_r_reg[1]/C
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  timer_u0/min_unit_bcd_r_reg[1]/Q
                         net (fo=9, routed)           0.190     0.331    timer_u0/bcd_tim[9]
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.042     0.373 r  timer_u0/min_unit_cout_i_1/O
                         net (fo=1, routed)           0.000     0.373    timer_u0/min_unit_cout_i_1_n_0
    SLICE_X65Y31         FDCE                                         r  timer_u0/min_unit_cout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_u0/min_unit_bcd_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer_u0/min_unit_bcd_r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.436%)  route 0.190ns (50.564%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE                         0.000     0.000 r  timer_u0/min_unit_bcd_r_reg[1]/C
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  timer_u0/min_unit_bcd_r_reg[1]/Q
                         net (fo=9, routed)           0.190     0.331    timer_u0/bcd_tim[9]
    SLICE_X65Y31         LUT4 (Prop_lut4_I2_O)        0.045     0.376 r  timer_u0/min_unit_bcd_r[1]_i_1/O
                         net (fo=1, routed)           0.000     0.376    timer_u0/min_unit_bcd_r[1]_i_1_n_0
    SLICE_X65Y31         FDCE                                         r  timer_u0/min_unit_bcd_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_u0/min_unit_bcd_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer_u0/min_unit_bcd_r_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.184ns (48.905%)  route 0.192ns (51.095%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE                         0.000     0.000 r  timer_u0/min_unit_bcd_r_reg[1]/C
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  timer_u0/min_unit_bcd_r_reg[1]/Q
                         net (fo=9, routed)           0.192     0.333    timer_u0/bcd_tim[9]
    SLICE_X65Y31         LUT4 (Prop_lut4_I2_O)        0.043     0.376 r  timer_u0/min_unit_bcd_r[3]_i_1/O
                         net (fo=1, routed)           0.000     0.376    timer_u0/min_unit_bcd_r[3]_i_1_n_0
    SLICE_X65Y31         FDCE                                         r  timer_u0/min_unit_bcd_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_u0/min_unit_bcd_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer_u0/min_unit_bcd_r_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.175%)  route 0.192ns (50.825%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE                         0.000     0.000 r  timer_u0/min_unit_bcd_r_reg[1]/C
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  timer_u0/min_unit_bcd_r_reg[1]/Q
                         net (fo=9, routed)           0.192     0.333    timer_u0/bcd_tim[9]
    SLICE_X65Y31         LUT3 (Prop_lut3_I1_O)        0.045     0.378 r  timer_u0/min_unit_bcd_r[2]_i_1/O
                         net (fo=1, routed)           0.000     0.378    timer_u0/min_unit_bcd_r[2]_i_1_n_0
    SLICE_X65Y31         FDCE                                         r  timer_u0/min_unit_bcd_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/CLK_CNTER_1Hz_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (48.939%)  route 0.194ns (51.061%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDCE                         0.000     0.000 r  clk_tree_u0/CLK_CNTER_1Hz_reg[7]/C
    SLICE_X62Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_tree_u0/CLK_CNTER_1Hz_reg[7]/Q
                         net (fo=6, routed)           0.194     0.335    clk_tree_u0/CLK_CNTER_1Hz[7]
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.045     0.380 r  clk_tree_u0/CLK_CNTER_1Hz[6]_i_1/O
                         net (fo=1, routed)           0.000     0.380    clk_tree_u0/CLK_CNTER_1Hz[6]_i_1_n_0
    SLICE_X62Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/CLK_CNTER_1Hz_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.186ns (48.810%)  route 0.195ns (51.190%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDCE                         0.000     0.000 r  clk_tree_u0/CLK_CNTER_1Hz_reg[7]/C
    SLICE_X62Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_tree_u0/CLK_CNTER_1Hz_reg[7]/Q
                         net (fo=6, routed)           0.195     0.336    clk_tree_u0/CLK_CNTER_1Hz[7]
    SLICE_X62Y31         LUT6 (Prop_lut6_I2_O)        0.045     0.381 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_2/O
                         net (fo=1, routed)           0.000     0.381    clk_tree_u0/CLK_CNTER_1Hz[7]_i_2_n_0
    SLICE_X62Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/flag_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.007ns  (logic 0.580ns (28.897%)  route 1.427ns (71.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631     5.175    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  clk_tree_u0/flag_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.631 f  clk_tree_u0/flag_reg[0]_P/Q
                         net (fo=4, routed)           0.885     6.516    clk_tree_u0/flag_reg[0]_P_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.640 f  clk_tree_u0/flag_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           0.542     7.182    clk_tree_u0/flag_reg[1]_LDC_i_2_n_0
    SLICE_X62Y35         LDCE                                         f  clk_tree_u0/flag_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.740ns  (logic 0.580ns (33.340%)  route 1.160ns (66.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631     5.175    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  clk_tree_u0/flag_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.631 r  clk_tree_u0/flag_reg[1]_P/Q
                         net (fo=4, routed)           0.673     6.304    clk_tree_u0/flag_reg[1]_P_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.428 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.487     6.915    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X62Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.740ns  (logic 0.580ns (33.340%)  route 1.160ns (66.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631     5.175    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  clk_tree_u0/flag_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.631 r  clk_tree_u0/flag_reg[1]_P/Q
                         net (fo=4, routed)           0.673     6.304    clk_tree_u0/flag_reg[1]_P_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.428 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.487     6.915    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X62Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.608ns  (logic 0.580ns (36.075%)  route 1.028ns (63.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631     5.175    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  clk_tree_u0/flag_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.631 r  clk_tree_u0/flag_reg[1]_P/Q
                         net (fo=4, routed)           0.673     6.304    clk_tree_u0/flag_reg[1]_P_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.428 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.355     6.783    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X62Y32         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.608ns  (logic 0.580ns (36.075%)  route 1.028ns (63.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631     5.175    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  clk_tree_u0/flag_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.631 r  clk_tree_u0/flag_reg[1]_P/Q
                         net (fo=4, routed)           0.673     6.304    clk_tree_u0/flag_reg[1]_P_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.428 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.355     6.783    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X62Y32         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.608ns  (logic 0.580ns (36.075%)  route 1.028ns (63.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631     5.175    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  clk_tree_u0/flag_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.631 r  clk_tree_u0/flag_reg[1]_P/Q
                         net (fo=4, routed)           0.673     6.304    clk_tree_u0/flag_reg[1]_P_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.428 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.355     6.783    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X62Y32         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.608ns  (logic 0.580ns (36.075%)  route 1.028ns (63.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631     5.175    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  clk_tree_u0/flag_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.631 r  clk_tree_u0/flag_reg[1]_P/Q
                         net (fo=4, routed)           0.673     6.304    clk_tree_u0/flag_reg[1]_P_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.428 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.355     6.783    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X63Y32         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.608ns  (logic 0.580ns (36.075%)  route 1.028ns (63.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631     5.175    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  clk_tree_u0/flag_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.631 r  clk_tree_u0/flag_reg[1]_P/Q
                         net (fo=4, routed)           0.673     6.304    clk_tree_u0/flag_reg[1]_P_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.428 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.355     6.783    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X63Y32         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.608ns  (logic 0.580ns (36.075%)  route 1.028ns (63.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631     5.175    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  clk_tree_u0/flag_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.631 r  clk_tree_u0/flag_reg[1]_P/Q
                         net (fo=4, routed)           0.673     6.304    clk_tree_u0/flag_reg[1]_P_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.428 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.355     6.783    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X62Y32         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.186ns (41.880%)  route 0.258ns (58.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     1.495    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  clk_tree_u0/flag_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  clk_tree_u0/flag_reg[0]_C/Q
                         net (fo=4, routed)           0.121     1.757    clk_tree_u0/flag_reg[0]_C_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.802 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.137     1.939    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X62Y32         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.186ns (41.880%)  route 0.258ns (58.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     1.495    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  clk_tree_u0/flag_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  clk_tree_u0/flag_reg[0]_C/Q
                         net (fo=4, routed)           0.121     1.757    clk_tree_u0/flag_reg[0]_C_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.802 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.137     1.939    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X62Y32         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.186ns (41.880%)  route 0.258ns (58.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     1.495    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  clk_tree_u0/flag_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  clk_tree_u0/flag_reg[0]_C/Q
                         net (fo=4, routed)           0.121     1.757    clk_tree_u0/flag_reg[0]_C_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.802 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.137     1.939    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X62Y32         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.186ns (41.880%)  route 0.258ns (58.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     1.495    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  clk_tree_u0/flag_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  clk_tree_u0/flag_reg[0]_C/Q
                         net (fo=4, routed)           0.121     1.757    clk_tree_u0/flag_reg[0]_C_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.802 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.137     1.939    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X63Y32         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.186ns (41.880%)  route 0.258ns (58.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     1.495    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  clk_tree_u0/flag_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  clk_tree_u0/flag_reg[0]_C/Q
                         net (fo=4, routed)           0.121     1.757    clk_tree_u0/flag_reg[0]_C_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.802 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.137     1.939    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X63Y32         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.186ns (41.880%)  route 0.258ns (58.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     1.495    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  clk_tree_u0/flag_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  clk_tree_u0/flag_reg[0]_C/Q
                         net (fo=4, routed)           0.121     1.757    clk_tree_u0/flag_reg[0]_C_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.802 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.137     1.939    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X62Y32         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/flag_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.186ns (39.720%)  route 0.282ns (60.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     1.495    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  clk_tree_u0/flag_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDCE (Prop_fdce_C_Q)         0.141     1.636 f  clk_tree_u0/flag_reg[1]_C/Q
                         net (fo=4, routed)           0.093     1.728    clk_tree_u0/flag_reg[1]_C_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I2_O)        0.045     1.773 f  clk_tree_u0/flag_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           0.189     1.963    clk_tree_u0/flag_reg[1]_LDC_i_2_n_0
    SLICE_X62Y35         LDCE                                         f  clk_tree_u0/flag_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.489ns  (logic 0.186ns (38.036%)  route 0.303ns (61.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     1.495    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  clk_tree_u0/flag_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  clk_tree_u0/flag_reg[0]_C/Q
                         net (fo=4, routed)           0.121     1.757    clk_tree_u0/flag_reg[0]_C_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.802 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.182     1.984    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X62Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.489ns  (logic 0.186ns (38.036%)  route 0.303ns (61.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     1.495    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  clk_tree_u0/flag_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  clk_tree_u0/flag_reg[0]_C/Q
                         net (fo=4, routed)           0.121     1.757    clk_tree_u0/flag_reg[0]_C_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.802 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.182     1.984    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X62Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[7]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            clk_tree_u0/flag_reg[0]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.776ns  (logic 1.587ns (20.409%)  route 6.189ns (79.591%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           5.261     6.724    clk_tree_u0/btn_IBUF[0]
    SLICE_X62Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.848 f  clk_tree_u0/flag_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           0.928     7.776    clk_tree_u0/flag_reg[1]_LDC_i_2_n_0
    SLICE_X63Y34         FDCE                                         f  clk_tree_u0/flag_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.513     4.878    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  clk_tree_u0/flag_reg[0]_C/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            clk_tree_u0/flag_reg[1]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.776ns  (logic 1.587ns (20.409%)  route 6.189ns (79.591%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           5.261     6.724    clk_tree_u0/btn_IBUF[0]
    SLICE_X62Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.848 f  clk_tree_u0/flag_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           0.928     7.776    clk_tree_u0/flag_reg[1]_LDC_i_2_n_0
    SLICE_X63Y34         FDCE                                         f  clk_tree_u0/flag_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.513     4.878    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  clk_tree_u0/flag_reg[1]_C/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            clk_tree_u0/flag_reg[0]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.440ns  (logic 1.587ns (21.329%)  route 5.853ns (78.671%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           5.260     6.723    clk_tree_u0/btn_IBUF[0]
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.847 f  clk_tree_u0/flag_reg[1]_LDC_i_1/O
                         net (fo=3, routed)           0.593     7.440    clk_tree_u0/flag_reg[1]_LDC_i_1_n_0
    SLICE_X62Y34         FDPE                                         f  clk_tree_u0/flag_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.513     4.878    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  clk_tree_u0/flag_reg[0]_P/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            clk_tree_u0/flag_reg[1]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.440ns  (logic 1.587ns (21.329%)  route 5.853ns (78.671%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           5.260     6.723    clk_tree_u0/btn_IBUF[0]
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.847 f  clk_tree_u0/flag_reg[1]_LDC_i_1/O
                         net (fo=3, routed)           0.593     7.440    clk_tree_u0/flag_reg[1]_LDC_i_1_n_0
    SLICE_X62Y34         FDPE                                         f  clk_tree_u0/flag_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.513     4.878    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  clk_tree_u0/flag_reg[1]_P/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK500Hz_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.980ns  (logic 1.456ns (20.864%)  route 5.523ns (79.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=55, routed)          5.523     6.980    clk_tree_u0/btn_IBUF[1]
    SLICE_X61Y29         FDCE                                         f  clk_tree_u0/CLK500Hz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507     4.872    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  clk_tree_u0/CLK500Hz_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.980ns  (logic 1.456ns (20.864%)  route 5.523ns (79.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=55, routed)          5.523     6.980    clk_tree_u0/btn_IBUF[1]
    SLICE_X61Y29         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507     4.872    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.980ns  (logic 1.456ns (20.864%)  route 5.523ns (79.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=55, routed)          5.523     6.980    clk_tree_u0/btn_IBUF[1]
    SLICE_X61Y29         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507     4.872    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.980ns  (logic 1.456ns (20.864%)  route 5.523ns (79.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=55, routed)          5.523     6.980    clk_tree_u0/btn_IBUF[1]
    SLICE_X61Y29         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507     4.872    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.980ns  (logic 1.456ns (20.864%)  route 5.523ns (79.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=55, routed)          5.523     6.980    clk_tree_u0/btn_IBUF[1]
    SLICE_X61Y29         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507     4.872    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[4]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.980ns  (logic 1.456ns (20.864%)  route 5.523ns (79.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=55, routed)          5.523     6.980    clk_tree_u0/btn_IBUF[1]
    SLICE_X61Y29         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507     4.872    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            clk_tree_u0/flag_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.202ns (35.552%)  route 0.366ns (64.448%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         LDCE                         0.000     0.000 r  clk_tree_u0/flag_reg[1]_LDC/G
    SLICE_X62Y35         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  clk_tree_u0/flag_reg[1]_LDC/Q
                         net (fo=5, routed)           0.366     0.524    clk_tree_u0/flag_reg[1]_LDC_n_0
    SLICE_X62Y34         LUT3 (Prop_lut3_I1_O)        0.044     0.568 r  clk_tree_u0/flag[0]_C_i_1/O
                         net (fo=2, routed)           0.000     0.568    clk_tree_u0/flag[0]
    SLICE_X62Y34         FDPE                                         r  clk_tree_u0/flag_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.860     2.009    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  clk_tree_u0/flag_reg[0]_P/C

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            clk_tree_u0/flag_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.202ns (29.498%)  route 0.483ns (70.502%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         LDCE                         0.000     0.000 r  clk_tree_u0/flag_reg[1]_LDC/G
    SLICE_X62Y35         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  clk_tree_u0/flag_reg[1]_LDC/Q
                         net (fo=5, routed)           0.366     0.524    clk_tree_u0/flag_reg[1]_LDC_n_0
    SLICE_X62Y34         LUT3 (Prop_lut3_I1_O)        0.044     0.568 r  clk_tree_u0/flag[0]_C_i_1/O
                         net (fo=2, routed)           0.117     0.685    clk_tree_u0/flag[0]
    SLICE_X63Y34         FDCE                                         r  clk_tree_u0/flag_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.860     2.009    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  clk_tree_u0/flag_reg[0]_C/C

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            clk_tree_u0/flag_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.203ns (25.909%)  route 0.581ns (74.091%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         LDCE                         0.000     0.000 r  clk_tree_u0/flag_reg[1]_LDC/G
    SLICE_X62Y35         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  clk_tree_u0/flag_reg[1]_LDC/Q
                         net (fo=5, routed)           0.224     0.382    clk_tree_u0/flag_reg[1]_LDC_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I1_O)        0.045     0.427 f  clk_tree_u0/flag_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           0.357     0.784    clk_tree_u0/flag_reg[1]_LDC_i_2_n_0
    SLICE_X63Y34         FDCE                                         f  clk_tree_u0/flag_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.860     2.009    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  clk_tree_u0/flag_reg[0]_C/C

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            clk_tree_u0/flag_reg[1]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.203ns (25.909%)  route 0.581ns (74.091%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         LDCE                         0.000     0.000 r  clk_tree_u0/flag_reg[1]_LDC/G
    SLICE_X62Y35         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  clk_tree_u0/flag_reg[1]_LDC/Q
                         net (fo=5, routed)           0.224     0.382    clk_tree_u0/flag_reg[1]_LDC_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I1_O)        0.045     0.427 f  clk_tree_u0/flag_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           0.357     0.784    clk_tree_u0/flag_reg[1]_LDC_i_2_n_0
    SLICE_X63Y34         FDCE                                         f  clk_tree_u0/flag_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.860     2.009    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  clk_tree_u0/flag_reg[1]_C/C

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            clk_tree_u0/flag_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.203ns (25.236%)  route 0.601ns (74.764%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         LDCE                         0.000     0.000 r  clk_tree_u0/flag_reg[1]_LDC/G
    SLICE_X62Y35         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  clk_tree_u0/flag_reg[1]_LDC/Q
                         net (fo=5, routed)           0.366     0.524    clk_tree_u0/flag_reg[1]_LDC_n_0
    SLICE_X62Y34         LUT3 (Prop_lut3_I1_O)        0.045     0.569 r  clk_tree_u0/flag[1]_C_i_1/O
                         net (fo=2, routed)           0.235     0.804    clk_tree_u0/flag[1]
    SLICE_X63Y34         FDCE                                         r  clk_tree_u0/flag_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.860     2.009    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  clk_tree_u0/flag_reg[1]_C/C

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            clk_tree_u0/flag_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.203ns (22.150%)  route 0.713ns (77.850%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         LDCE                         0.000     0.000 r  clk_tree_u0/flag_reg[1]_LDC/G
    SLICE_X62Y35         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  clk_tree_u0/flag_reg[1]_LDC/Q
                         net (fo=5, routed)           0.366     0.524    clk_tree_u0/flag_reg[1]_LDC_n_0
    SLICE_X62Y34         LUT3 (Prop_lut3_I1_O)        0.045     0.569 r  clk_tree_u0/flag[1]_C_i_1/O
                         net (fo=2, routed)           0.347     0.916    clk_tree_u0/flag[1]
    SLICE_X62Y34         FDPE                                         r  clk_tree_u0/flag_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.860     2.009    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y34         FDPE                                         r  clk_tree_u0/flag_reg[1]_P/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.565ns  (logic 0.224ns (8.742%)  route 2.341ns (91.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=55, routed)          2.341     2.565    clk_tree_u0/btn_IBUF[1]
    SLICE_X61Y31         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.855     2.004    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[10]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.565ns  (logic 0.224ns (8.742%)  route 2.341ns (91.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=55, routed)          2.341     2.565    clk_tree_u0/btn_IBUF[1]
    SLICE_X61Y31         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.855     2.004    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.565ns  (logic 0.224ns (8.742%)  route 2.341ns (91.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=55, routed)          2.341     2.565    clk_tree_u0/btn_IBUF[1]
    SLICE_X61Y31         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.855     2.004    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.565ns  (logic 0.224ns (8.742%)  route 2.341ns (91.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=55, routed)          2.341     2.565    clk_tree_u0/btn_IBUF[1]
    SLICE_X61Y31         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.855     2.004    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[13]/C





