// Seed: 2638359933
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  localparam id_5 = 1'b0;
  assign module_1.id_1 = 0;
  initial begin : LABEL_0
    id_4 = id_4;
    id_2 <= id_5;
    id_4 = id_5;
  end
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    input supply0 id_2,
    input tri id_3,
    id_5
);
  byte id_6;
  id_7(
      -1'b0 == id_5
  );
  logic id_8, id_9, id_10;
  reg id_11;
  assign id_9 = id_0;
  always #id_12 begin : LABEL_0
    id_6 <= id_5;
    id_10.id_12 <= id_11;
  end
  wire id_13;
  always id_10 = id_1;
  module_0 modCall_1 (
      id_13,
      id_5,
      id_13,
      id_5
  );
endmodule
