{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730929913756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730929913757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 18:51:53 2024 " "Processing started: Wed Nov 06 18:51:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730929913757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730929913757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parte_c -c parte_c " "Command: quartus_map --read_settings_files=on --write_settings_files=off parte_c -c parte_c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730929913757 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1730929913996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_completo_4b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file restador_completo_4b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Restador_Completo_4b " "Found entity 1: Restador_Completo_4b" {  } { { "Restador_Completo_4b.bdf" "" { Schematic "C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_Completo_4b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730929914028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730929914028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_completo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file restador_completo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Restador_Completo-Behavioral " "Found design unit 1: Restador_Completo-Behavioral" {  } { { "Restador_completo.vhd" "" { Text "C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_completo.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730929914316 ""} { "Info" "ISGN_ENTITY_NAME" "1 Restador_Completo " "Found entity 1: Restador_Completo" {  } { { "Restador_completo.vhd" "" { Text "C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_completo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730929914316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730929914316 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Restador_Completo_4b " "Elaborating entity \"Restador_Completo_4b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730929914337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Restador_Completo Restador_Completo:inst " "Elaborating entity \"Restador_Completo\" for hierarchy \"Restador_Completo:inst\"" {  } { { "Restador_Completo_4b.bdf" "inst" { Schematic "C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_Completo_4b.bdf" { { 392 504 656 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730929914339 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_z Restador_completo.vhd(6) " "VHDL Signal Declaration warning at Restador_completo.vhd(6): used implicit default value for signal \"o_z\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Restador_completo.vhd" "" { Text "C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_completo.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730929914339 "|Restador_Completo_4b|Restador_Completo:inst4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_bout Restador_completo.vhd(6) " "VHDL Signal Declaration warning at Restador_completo.vhd(6): used implicit default value for signal \"o_bout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Restador_completo.vhd" "" { Text "C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_completo.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730929914339 "|Restador_Completo_4b|Restador_Completo:inst4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "a Restador_completo.vhd(11) " "VHDL Signal Declaration warning at Restador_completo.vhd(11): used implicit default value for signal \"a\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Restador_completo.vhd" "" { Text "C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_completo.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730929914339 "|Restador_Completo_4b|Restador_Completo:inst4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b Restador_completo.vhd(11) " "VHDL Signal Declaration warning at Restador_completo.vhd(11): used implicit default value for signal \"b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Restador_completo.vhd" "" { Text "C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_completo.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730929914339 "|Restador_Completo_4b|Restador_Completo:inst4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bin Restador_completo.vhd(11) " "VHDL Signal Declaration warning at Restador_completo.vhd(11): used implicit default value for signal \"bin\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Restador_completo.vhd" "" { Text "C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_completo.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730929914339 "|Restador_Completo_4b|Restador_Completo:inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bout Restador_completo.vhd(11) " "Verilog HDL or VHDL warning at Restador_completo.vhd(11): object \"bout\" assigned a value but never read" {  } { { "Restador_completo.vhd" "" { Text "C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_completo.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1730929914339 "|Restador_Completo_4b|Restador_Completo:inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z Restador_completo.vhd(11) " "Verilog HDL or VHDL warning at Restador_completo.vhd(11): object \"z\" assigned a value but never read" {  } { { "Restador_completo.vhd" "" { Text "C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_completo.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1730929914339 "|Restador_Completo_4b|Restador_Completo:inst4"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bout GND " "Pin \"bout\" is stuck at GND" {  } { { "Restador_Completo_4b.bdf" "" { Schematic "C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_Completo_4b.bdf" { { 384 1176 1352 400 "bout" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730929914653 "|Restador_Completo_4b|bout"} { "Warning" "WMLS_MLS_STUCK_PIN" "z3 GND " "Pin \"z3\" is stuck at GND" {  } { { "Restador_Completo_4b.bdf" "" { Schematic "C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_Completo_4b.bdf" { { 344 1160 1336 360 "z3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730929914653 "|Restador_Completo_4b|z3"} { "Warning" "WMLS_MLS_STUCK_PIN" "z2 GND " "Pin \"z2\" is stuck at GND" {  } { { "Restador_Completo_4b.bdf" "" { Schematic "C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_Completo_4b.bdf" { { 272 1160 1336 288 "z2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730929914653 "|Restador_Completo_4b|z2"} { "Warning" "WMLS_MLS_STUCK_PIN" "z1 GND " "Pin \"z1\" is stuck at GND" {  } { { "Restador_Completo_4b.bdf" "" { Schematic "C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_Completo_4b.bdf" { { 168 1280 1456 184 "z1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730929914653 "|Restador_Completo_4b|z1"} { "Warning" "WMLS_MLS_STUCK_PIN" "z0 GND " "Pin \"z0\" is stuck at GND" {  } { { "Restador_Completo_4b.bdf" "" { Schematic "C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_Completo_4b.bdf" { { 32 1280 1456 48 "z0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730929914653 "|Restador_Completo_4b|z0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1730929914653 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1730929914792 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730929914792 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK " "No output dependent on input pin \"CLOCK\"" {  } { { "Restador_Completo_4b.bdf" "" { Schematic "C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_Completo_4b.bdf" { { 576 -32 136 592 "CLOCK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730929914859 "|Restador_Completo_4b|CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a3 " "No output dependent on input pin \"a3\"" {  } { { "Restador_Completo_4b.bdf" "" { Schematic "C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_Completo_4b.bdf" { { 416 -120 48 432 "a3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730929914859 "|Restador_Completo_4b|a3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b3 " "No output dependent on input pin \"b3\"" {  } { { "Restador_Completo_4b.bdf" "" { Schematic "C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_Completo_4b.bdf" { { 472 -120 48 488 "b3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730929914859 "|Restador_Completo_4b|b3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a2 " "No output dependent on input pin \"a2\"" {  } { { "Restador_Completo_4b.bdf" "" { Schematic "C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_Completo_4b.bdf" { { 256 -128 40 272 "a2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730929914859 "|Restador_Completo_4b|a2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b2 " "No output dependent on input pin \"b2\"" {  } { { "Restador_Completo_4b.bdf" "" { Schematic "C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_Completo_4b.bdf" { { 320 -128 40 336 "b2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730929914859 "|Restador_Completo_4b|b2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a1 " "No output dependent on input pin \"a1\"" {  } { { "Restador_Completo_4b.bdf" "" { Schematic "C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_Completo_4b.bdf" { { 128 -136 32 144 "a1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730929914859 "|Restador_Completo_4b|a1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b1 " "No output dependent on input pin \"b1\"" {  } { { "Restador_Completo_4b.bdf" "" { Schematic "C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_Completo_4b.bdf" { { 184 -136 32 200 "b1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730929914859 "|Restador_Completo_4b|b1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a0 " "No output dependent on input pin \"a0\"" {  } { { "Restador_Completo_4b.bdf" "" { Schematic "C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_Completo_4b.bdf" { { -24 -152 16 -8 "a0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730929914859 "|Restador_Completo_4b|a0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b0 " "No output dependent on input pin \"b0\"" {  } { { "Restador_Completo_4b.bdf" "" { Schematic "C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_Completo_4b.bdf" { { 8 -160 8 24 "b0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730929914859 "|Restador_Completo_4b|b0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bin " "No output dependent on input pin \"bin\"" {  } { { "Restador_Completo_4b.bdf" "" { Schematic "C:/Users/sebas/Desktop/faculteishon/2024 seg cuatri/Técnicas y Dispositivos Digitales II/lab 2/labFPGA/parte_c/Restador_Completo_4b.bdf" { { -88 -128 40 -72 "bin" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730929914859 "|Restador_Completo_4b|bin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1730929914859 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1730929914859 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1730929914859 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1730929914859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730929914878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 18:51:54 2024 " "Processing ended: Wed Nov 06 18:51:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730929914878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730929914878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730929914878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730929914878 ""}
