initSidebarItems({"struct":[["PLLI2SCFGR_SPEC","PLLI2S configuration register"],["PLLI2SM_R","Field `PLLI2SM` reader - Division factor for the audio PLL (PLLI2S) input clock"],["PLLI2SM_W","Field `PLLI2SM` writer - Division factor for the audio PLL (PLLI2S) input clock"],["PLLI2SN_R","Field `PLLI2SN` reader - PLLI2S multiplication factor for VCO"],["PLLI2SN_W","Field `PLLI2SN` writer - PLLI2S multiplication factor for VCO"],["PLLI2SR_R","Field `PLLI2SR` reader - PLLI2S division factor for I2S clocks"],["PLLI2SR_W","Field `PLLI2SR` writer - PLLI2S division factor for I2S clocks"],["R","Register `PLLI2SCFGR` reader"],["W","Register `PLLI2SCFGR` writer"]]});