==18012== Cachegrind, a cache and branch-prediction profiler
==18012== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==18012== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==18012== Command: ./inst/amd64-linux.gcc-serial.pre/bin/vips --vips-concurrency=1 im_benchmark ./inputs/bigben_2662x5500.v output-large-date.v
==18012== 
--18012-- warning: L3 cache found, using its data for the LL simulation.
--18012-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--18012-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==18012== 
==18012== I   refs:      33,946,172,953
==18012== I1  misses:             5,297
==18012== LLi misses:             5,291
==18012== I1  miss rate:           0.00%
==18012== LLi miss rate:           0.00%
==18012== 
==18012== D   refs:       8,762,361,948  (7,209,195,660 rd   + 1,553,166,288 wr)
==18012== D1  misses:         1,308,558  (      844,456 rd   +       464,102 wr)
==18012== LLd misses:           206,041  (      109,752 rd   +        96,289 wr)
==18012== D1  miss rate:            0.0% (          0.0%     +           0.0%  )
==18012== LLd miss rate:            0.0% (          0.0%     +           0.0%  )
==18012== 
==18012== LL refs:            1,313,855  (      849,753 rd   +       464,102 wr)
==18012== LL misses:            211,332  (      115,043 rd   +        96,289 wr)
==18012== LL miss rate:             0.0% (          0.0%     +           0.0%  )
