<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p16" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_16{left:556px;bottom:1140px;letter-spacing:-0.12px;}
#t2_16{left:582px;bottom:1140px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3_16{left:82px;bottom:81px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t4_16{left:845px;bottom:81px;}
#t5_16{left:135px;bottom:1027px;letter-spacing:-0.12px;}
#t6_16{left:242px;bottom:1027px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t7_16{left:339px;bottom:1027px;}
#t8_16{left:345px;bottom:1027px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t9_16{left:440px;bottom:1027px;letter-spacing:-0.11px;}
#ta_16{left:453px;bottom:1027px;letter-spacing:-0.09px;}
#tb_16{left:488px;bottom:1027px;}
#tc_16{left:132px;bottom:1002px;letter-spacing:-0.14px;}
#td_16{left:242px;bottom:1002px;letter-spacing:-0.11px;word-spacing:0.03px;}
#te_16{left:442px;bottom:1002px;}
#tf_16{left:139px;bottom:978px;letter-spacing:-0.13px;}
#tg_16{left:242px;bottom:978px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#th_16{left:339px;bottom:978px;}
#ti_16{left:345px;bottom:978px;letter-spacing:-0.1px;word-spacing:0.06px;}
#tj_16{left:438px;bottom:978px;}
#tk_16{left:131px;bottom:953px;letter-spacing:-0.16px;}
#tl_16{left:242px;bottom:953px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#tm_16{left:440px;bottom:953px;}
#tn_16{left:143px;bottom:929px;letter-spacing:-0.14px;}
#to_16{left:242px;bottom:929px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#tp_16{left:339px;bottom:929px;}
#tq_16{left:348px;bottom:929px;letter-spacing:-0.11px;word-spacing:0.06px;}
#tr_16{left:145px;bottom:904px;letter-spacing:-0.1px;}
#ts_16{left:242px;bottom:904px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#tt_16{left:474px;bottom:904px;}
#tu_16{left:483px;bottom:904px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tv_16{left:121px;bottom:880px;letter-spacing:-0.14px;}
#tw_16{left:242px;bottom:880px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tx_16{left:481px;bottom:880px;}
#ty_16{left:498px;bottom:880px;letter-spacing:-0.09px;word-spacing:-0.05px;}
#tz_16{left:589px;bottom:880px;}
#t10_16{left:606px;bottom:880px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t11_16{left:242px;bottom:863px;letter-spacing:-0.12px;}
#t12_16{left:242px;bottom:846px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t13_16{left:122px;bottom:822px;letter-spacing:-0.13px;}
#t14_16{left:243px;bottom:822px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t15_16{left:513px;bottom:822px;}
#t16_16{left:530px;bottom:822px;letter-spacing:-0.11px;word-spacing:0.06px;}
#t17_16{left:621px;bottom:822px;}
#t18_16{left:638px;bottom:822px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t19_16{left:243px;bottom:805px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1a_16{left:479px;bottom:805px;letter-spacing:-0.21px;}
#t1b_16{left:500px;bottom:805px;letter-spacing:-0.1px;word-spacing:0.07px;}
#t1c_16{left:552px;bottom:805px;letter-spacing:-0.19px;}
#t1d_16{left:588px;bottom:805px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1e_16{left:243px;bottom:788px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t1f_16{left:123px;bottom:764px;letter-spacing:-0.12px;}
#t1g_16{left:243px;bottom:764px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1h_16{left:243px;bottom:747px;letter-spacing:-0.11px;word-spacing:0.04px;}
#t1i_16{left:431px;bottom:747px;letter-spacing:-0.12px;}
#t1j_16{left:451px;bottom:747px;letter-spacing:-0.09px;word-spacing:0.05px;}
#t1k_16{left:504px;bottom:747px;letter-spacing:-0.19px;}
#t1l_16{left:541px;bottom:747px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1m_16{left:243px;bottom:730px;letter-spacing:-0.15px;}
#t1n_16{left:264px;bottom:728px;}
#t1o_16{left:281px;bottom:730px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1p_16{left:150px;bottom:703px;letter-spacing:-0.1px;}
#t1q_16{left:242px;bottom:703px;letter-spacing:-0.08px;word-spacing:-0.14px;}
#t1r_16{left:277px;bottom:703px;letter-spacing:-0.11px;}
#t1s_16{left:320px;bottom:703px;letter-spacing:-0.11px;word-spacing:-0.16px;}
#t1t_16{left:793px;bottom:703px;letter-spacing:-0.12px;}
#t1u_16{left:826px;bottom:703px;letter-spacing:-0.06px;}
#t1v_16{left:242px;bottom:686px;letter-spacing:-0.1px;word-spacing:-0.4px;}
#t1w_16{left:242px;bottom:670px;letter-spacing:-0.11px;word-spacing:-0.3px;}
#t1x_16{left:242px;bottom:653px;letter-spacing:-0.11px;}
#t1y_16{left:159px;bottom:628px;}
#t1z_16{left:164px;bottom:628px;letter-spacing:-0.04px;}
#t20_16{left:151px;bottom:612px;letter-spacing:-0.17px;}
#t21_16{left:172px;bottom:612px;letter-spacing:-0.13px;}
#t22_16{left:154px;bottom:595px;letter-spacing:-0.13px;}
#t23_16{left:172px;bottom:595px;}
#t24_16{left:242px;bottom:628px;letter-spacing:-0.09px;word-spacing:-0.03px;}
#t25_16{left:384px;bottom:628px;letter-spacing:-0.12px;}
#t26_16{left:444px;bottom:628px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t27_16{left:242px;bottom:612px;letter-spacing:-0.11px;word-spacing:-0.41px;}
#t28_16{left:242px;bottom:595px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t29_16{left:242px;bottom:578px;letter-spacing:-0.1px;word-spacing:-0.36px;}
#t2a_16{left:314px;bottom:578px;}
#t2b_16{left:320px;bottom:578px;letter-spacing:-0.11px;word-spacing:-0.33px;}
#t2c_16{left:242px;bottom:561px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t2d_16{left:242px;bottom:544px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t2e_16{left:611px;bottom:544px;}
#t2f_16{left:616px;bottom:544px;letter-spacing:-0.11px;}
#t2g_16{left:242px;bottom:527px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t2h_16{left:242px;bottom:511px;letter-spacing:-0.1px;}
#t2i_16{left:242px;bottom:494px;letter-spacing:-0.1px;}
#t2j_16{left:396px;bottom:494px;}
#t2k_16{left:402px;bottom:494px;}
#t2l_16{left:409px;bottom:494px;}
#t2m_16{left:416px;bottom:494px;}
#t2n_16{left:242px;bottom:477px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t2o_16{left:633px;bottom:477px;}
#t2p_16{left:639px;bottom:477px;}
#t2q_16{left:647px;bottom:477px;}
#t2r_16{left:657px;bottom:477px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t2s_16{left:242px;bottom:460px;letter-spacing:-0.11px;}
#t2t_16{left:534px;bottom:460px;}
#t2u_16{left:542px;bottom:460px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2v_16{left:242px;bottom:444px;letter-spacing:-0.12px;}
#t2w_16{left:242px;bottom:427px;letter-spacing:-0.12px;word-spacing:-0.31px;}
#t2x_16{left:242px;bottom:410px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2y_16{left:157px;bottom:385px;letter-spacing:-0.11px;}
#t2z_16{left:242px;bottom:385px;letter-spacing:-0.13px;}
#t30_16{left:267px;bottom:385px;letter-spacing:-0.16px;}
#t31_16{left:368px;bottom:385px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t32_16{left:242px;bottom:369px;letter-spacing:-0.1px;word-spacing:-0.26px;}
#t33_16{left:242px;bottom:352px;letter-spacing:-0.11px;word-spacing:0.07px;}
#t34_16{left:320px;bottom:352px;letter-spacing:-0.21px;}
#t35_16{left:341px;bottom:352px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t36_16{left:631px;bottom:352px;letter-spacing:-0.21px;}
#t37_16{left:652px;bottom:352px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t38_16{left:242px;bottom:335px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t39_16{left:242px;bottom:318px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t3a_16{left:740px;bottom:318px;letter-spacing:-0.21px;}
#t3b_16{left:761px;bottom:318px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t3c_16{left:242px;bottom:301px;letter-spacing:-0.1px;}
#t3d_16{left:242px;bottom:285px;letter-spacing:-0.11px;word-spacing:-0.47px;}
#t3e_16{left:242px;bottom:268px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#t3f_16{left:242px;bottom:251px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t3g_16{left:242px;bottom:234px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3h_16{left:204px;bottom:1083px;letter-spacing:0.1px;word-spacing:0.09px;}
#t3i_16{left:140px;bottom:1054px;letter-spacing:-0.15px;}
#t3j_16{left:514px;bottom:1054px;letter-spacing:-0.15px;}

.s1_16{font-size:14px;font-family:Arial-Bold_10f;color:#000;}
.s2_16{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_16{font-size:14px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s4_16{font-size:14px;font-family:TimesNewRomanPSMT_10g;color:#000;}
.s5_16{font-size:14px;font-family:SymbolMT_10j;color:#000;}
.s6_16{font-size:11px;font-family:TimesNewRomanPSMT_10g;color:#000;}
.s7_16{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s8_16{font-size:15px;font-family:Arial-Bold_10f;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts16" type="text/css" >

@font-face {
	font-family: Arial-Bold_10f;
	src: url("fonts/Arial-Bold_10f.woff") format("woff");
}

@font-face {
	font-family: SymbolMT_10j;
	src: url("fonts/SymbolMT_10j.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_10g;
	src: url("fonts/TimesNewRomanPSMT_10g.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg16Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg16" style="-webkit-user-select: none;"><object width="935" height="1210" data="16/16.svg" type="image/svg+xml" id="pdf16" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_16" class="t s1_16">1.3 </span><span id="t2_16" class="t s1_16">Special Symbols in Pseudocode Notation </span>
<span id="t3_16" class="t s2_16">The MIPS32® Instruction Set Manual, Revision 6.06 </span><span id="t4_16" class="t s2_16">6 </span>
<span id="t5_16" class="t s3_16">CPR[z,x,s] </span><span id="t6_16" class="t s4_16">Coprocessor unit </span><span id="t7_16" class="t s3_16">z</span><span id="t8_16" class="t s4_16">, general register </span><span id="t9_16" class="t s3_16">x, </span><span id="ta_16" class="t s4_16">select </span><span id="tb_16" class="t s3_16">s </span>
<span id="tc_16" class="t s4_16">CP2CPR[x] </span><span id="td_16" class="t s4_16">Coprocessor unit 2, general register </span><span id="te_16" class="t s3_16">x </span>
<span id="tf_16" class="t s3_16">CCR[z,x] </span><span id="tg_16" class="t s4_16">Coprocessor unit </span><span id="th_16" class="t s3_16">z</span><span id="ti_16" class="t s4_16">, control register </span><span id="tj_16" class="t s3_16">x </span>
<span id="tk_16" class="t s4_16">CP2CCR[x] </span><span id="tl_16" class="t s4_16">Coprocessor unit 2, control register </span><span id="tm_16" class="t s3_16">x </span>
<span id="tn_16" class="t s3_16">COC[z] </span><span id="to_16" class="t s4_16">Coprocessor unit </span><span id="tp_16" class="t s3_16">z </span><span id="tq_16" class="t s4_16">condition signal </span>
<span id="tr_16" class="t s3_16">Xlat[x] </span><span id="ts_16" class="t s4_16">Translation of the MIPS16e GPR number </span><span id="tt_16" class="t s3_16">x </span><span id="tu_16" class="t s4_16">into the corresponding 32-bit GPR number </span>
<span id="tv_16" class="t s4_16">BigEndianMem </span><span id="tw_16" class="t s4_16">Endian mode as configured at chip reset (0 </span><span id="tx_16" class="t s5_16"> </span><span id="ty_16" class="t s4_16">Little-Endian, 1 </span><span id="tz_16" class="t s5_16"> </span><span id="t10_16" class="t s4_16">Big-Endian). Specifies the endianness of </span>
<span id="t11_16" class="t s4_16">the memory interface (see LoadMemory and StoreMemory pseudocode function descriptions) and the endi- </span>
<span id="t12_16" class="t s4_16">anness of Kernel and Supervisor mode execution. </span>
<span id="t13_16" class="t s4_16">BigEndianCPU </span><span id="t14_16" class="t s4_16">The endianness for load and store instructions (0 </span><span id="t15_16" class="t s5_16"> </span><span id="t16_16" class="t s4_16">Little-Endian, 1 </span><span id="t17_16" class="t s5_16"> </span><span id="t18_16" class="t s4_16">Big-Endian). In User mode, this </span>
<span id="t19_16" class="t s4_16">endianness may be switched by setting the </span><span id="t1a_16" class="t s3_16">RE </span><span id="t1b_16" class="t s4_16">bit in the </span><span id="t1c_16" class="t s3_16">Status </span><span id="t1d_16" class="t s4_16">register. Thus, BigEndianCPU may be com- </span>
<span id="t1e_16" class="t s4_16">puted as (BigEndianMem XOR ReverseEndian). </span>
<span id="t1f_16" class="t s4_16">ReverseEndian </span><span id="t1g_16" class="t s4_16">Signal to reverse the endianness of load and store instructions. This feature is available in User mode only, </span>
<span id="t1h_16" class="t s4_16">and is implemented by setting the </span><span id="t1i_16" class="t s3_16">RE </span><span id="t1j_16" class="t s4_16">bit of the </span><span id="t1k_16" class="t s3_16">Status </span><span id="t1l_16" class="t s4_16">register. Thus, ReverseEndian may be computed as </span>
<span id="t1m_16" class="t s4_16">(SR </span>
<span id="t1n_16" class="t s6_16">RE </span>
<span id="t1o_16" class="t s4_16">and User mode). </span>
<span id="t1p_16" class="t s3_16">LLbit </span><span id="t1q_16" class="t s4_16">Bit of </span><span id="t1r_16" class="t s7_16">virtual </span><span id="t1s_16" class="t s4_16">state used to specify operation for instructions that provide atomic read-modify-write. </span><span id="t1t_16" class="t s3_16">LLbit </span><span id="t1u_16" class="t s4_16">is </span>
<span id="t1v_16" class="t s4_16">set when a linked load occurs and is tested by the conditional store. It is cleared, during other CPU operation, </span>
<span id="t1w_16" class="t s4_16">when a store to the location would no longer be atomic. In particular, it is cleared by exception return instruc- </span>
<span id="t1x_16" class="t s4_16">tions. </span>
<span id="t1y_16" class="t s7_16">I</span><span id="t1z_16" class="t s4_16">:, </span>
<span id="t20_16" class="t s7_16">I+n</span><span id="t21_16" class="t s4_16">:, </span>
<span id="t22_16" class="t s7_16">I-n</span><span id="t23_16" class="t s4_16">: </span>
<span id="t24_16" class="t s4_16">This occurs as a prefix to </span><span id="t25_16" class="t s3_16">Operation </span><span id="t26_16" class="t s4_16">description lines and functions as a label. It indicates the instruction </span>
<span id="t27_16" class="t s4_16">time during which the pseudocode appears to “execute.” Unless otherwise indicated, all effects of the current </span>
<span id="t28_16" class="t s4_16">instruction appear to occur during the instruction time of the current instruction. No label is equivalent to a </span>
<span id="t29_16" class="t s4_16">time label of </span><span id="t2a_16" class="t s7_16">I</span><span id="t2b_16" class="t s4_16">. Sometimes effects of an instruction appear to occur either earlier or later — that is, during the </span>
<span id="t2c_16" class="t s4_16">instruction time of another instruction. When this happens, the instruction operation is written in sections </span>
<span id="t2d_16" class="t s4_16">labeled with the instruction time, relative to the current instruction </span><span id="t2e_16" class="t s7_16">I</span><span id="t2f_16" class="t s4_16">, in which the effect of that pseudocode </span>
<span id="t2g_16" class="t s4_16">appears to occur. For example, an instruction may have a result that is not available until after the next </span>
<span id="t2h_16" class="t s4_16">instruction. Such an instruction has the portion of the instruction operation description that writes the result </span>
<span id="t2i_16" class="t s4_16">register in a section labeled </span><span id="t2j_16" class="t s7_16">I</span><span id="t2k_16" class="t s1_16">+</span><span id="t2l_16" class="t s7_16">1</span><span id="t2m_16" class="t s4_16">. </span>
<span id="t2n_16" class="t s4_16">The effect of pseudocode statements for the current instruction labeled </span><span id="t2o_16" class="t s7_16">I</span><span id="t2p_16" class="t s1_16">+</span><span id="t2q_16" class="t s7_16">1 </span><span id="t2r_16" class="t s4_16">appears to occur “at the same </span>
<span id="t2s_16" class="t s4_16">time” as the effect of pseudocode statements labeled </span><span id="t2t_16" class="t s7_16">I </span><span id="t2u_16" class="t s4_16">for the following instruction. Within one pseudocode </span>
<span id="t2v_16" class="t s4_16">sequence, the effects of the statements take place in order. However, between sequences of statements for </span>
<span id="t2w_16" class="t s4_16">different instructions that occur “at the same time,” there is no defined order. Programs must not depend on a </span>
<span id="t2x_16" class="t s4_16">particular order of evaluation between such sections. </span>
<span id="t2y_16" class="t s4_16">PC </span><span id="t2z_16" class="t s4_16">The </span><span id="t30_16" class="t s3_16">Program Counter </span><span id="t31_16" class="t s4_16">value. During the instruction time of an instruction, this is the address of the instruc- </span>
<span id="t32_16" class="t s4_16">tion word. The address of the instruction that occurs during the next instruction time is determined by assign- </span>
<span id="t33_16" class="t s4_16">ing a value to </span><span id="t34_16" class="t s3_16">PC </span><span id="t35_16" class="t s4_16">during an instruction time. If no value is assigned to </span><span id="t36_16" class="t s3_16">PC </span><span id="t37_16" class="t s4_16">during an instruction time by any </span>
<span id="t38_16" class="t s4_16">pseudocode statement, it is automatically incremented by either 2 (in the case of a 16-bit MIPS16e instruc- </span>
<span id="t39_16" class="t s4_16">tion) or 4 before the next instruction time. A taken branch assigns the target address to the </span><span id="t3a_16" class="t s3_16">PC </span><span id="t3b_16" class="t s4_16">during the </span>
<span id="t3c_16" class="t s4_16">instruction time of the instruction in the branch delay slot. </span>
<span id="t3d_16" class="t s4_16">In the MIPS Architecture, the PC value is only visible indirectly, such as when the processor stores the restart </span>
<span id="t3e_16" class="t s4_16">address into a GPR on a jump-and-link or branch-and-link instruction, or into a Coprocessor 0 register on an </span>
<span id="t3f_16" class="t s4_16">exception. Release 6 adds PC-relative address computation and load instructions. The PC value contains a </span>
<span id="t3g_16" class="t s4_16">full 32-bit address, all of which are significant during a memory reference. </span>
<span id="t3h_16" class="t s8_16">Table 1.1 Symbols Used in Instruction Operation Statements (Continued) </span>
<span id="t3i_16" class="t s1_16">Symbol </span><span id="t3j_16" class="t s1_16">Meaning </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
