verilog xil_defaultlib --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../BN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../BN.srcs/sources_1/bd/design_1/ipshared/93a5/hdl/verilog/bn_am_submul_16s_cud.v" \
"../../../../BN.srcs/sources_1/bd/design_1/ipshared/93a5/hdl/verilog/bn_BETA_m_axi.v" \
"../../../../BN.srcs/sources_1/bd/design_1/ipshared/93a5/hdl/verilog/bn_CTRL_s_axi.v" \
"../../../../BN.srcs/sources_1/bd/design_1/ipshared/93a5/hdl/verilog/bn_GAMMA_m_axi.v" \
"../../../../BN.srcs/sources_1/bd/design_1/ipshared/93a5/hdl/verilog/bn_IN_r_m_axi.v" \
"../../../../BN.srcs/sources_1/bd/design_1/ipshared/93a5/hdl/verilog/bn_M_M_m_axi.v" \
"../../../../BN.srcs/sources_1/bd/design_1/ipshared/93a5/hdl/verilog/bn_M_V_m_axi.v" \
"../../../../BN.srcs/sources_1/bd/design_1/ipshared/93a5/hdl/verilog/bn_OUT_r_m_axi.v" \
"../../../../BN.srcs/sources_1/bd/design_1/ipshared/93a5/hdl/verilog/bn_sdiv_27ns_14nsbkb.v" \
"../../../../BN.srcs/sources_1/bd/design_1/ipshared/93a5/hdl/verilog/sqrt_fixed_16_6_s.v" \
"../../../../BN.srcs/sources_1/bd/design_1/ipshared/93a5/hdl/verilog/bn.v" \
"../../../bd/design_1/ip/design_1_bn_0_0/sim/design_1_bn_0_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../BN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_bsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/sim/bd_afc3_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/sim/bd_afc3_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/sim/bd_afc3_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/sim/bd_afc3_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/sim/bd_afc3_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/sim/bd_afc3_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/sim/bd_afc3_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/sim/bd_afc3_sarn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/sim/bd_afc3_srn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/sim/bd_afc3_sawn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/sim/bd_afc3_swn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/sim/bd_afc3_sbn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/sim/bd_afc3_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/sim/bd_afc3_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/sim/bd_afc3_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/sim/bd_afc3_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/sim/bd_afc3_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_31/sim/bd_afc3_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../BN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_0/sim/bd_a878_one_0.v" \

sv xil_defaultlib --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../BN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_2/sim/bd_a878_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_3/sim/bd_a878_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_4/sim/bd_a878_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_5/sim/bd_a878_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_6/sim/bd_a878_bsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_7/sim/bd_a878_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_8/sim/bd_a878_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_9/sim/bd_a878_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_10/sim/bd_a878_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_11/sim/bd_a878_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_12/sim/bd_a878_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_13/sim/bd_a878_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_14/sim/bd_a878_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_15/sim/bd_a878_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_16/sim/bd_a878_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_17/sim/bd_a878_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_18/sim/bd_a878_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_19/sim/bd_a878_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_20/sim/bd_a878_sarn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_21/sim/bd_a878_srn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_22/sim/bd_a878_sawn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_23/sim/bd_a878_swn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_24/sim/bd_a878_sbn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_25/sim/bd_a878_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_26/sim/bd_a878_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_27/sim/bd_a878_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_28/sim/bd_a878_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_29/sim/bd_a878_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_30/sim/bd_a878_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_31/sim/bd_a878_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../BN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/sim/design_1_axi_smc_1_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_0/sim/bd_a888_one_0.v" \

sv xil_defaultlib --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../BN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_2/sim/bd_a888_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_3/sim/bd_a888_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_4/sim/bd_a888_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_5/sim/bd_a888_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_6/sim/bd_a888_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_7/sim/bd_a888_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_8/sim/bd_a888_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_9/sim/bd_a888_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_10/sim/bd_a888_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_11/sim/bd_a888_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_12/sim/bd_a888_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../BN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/sim/bd_a888.v" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/sim/design_1_axi_smc_2_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_0/sim/bd_68d9_one_0.v" \

sv xil_defaultlib --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../BN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_2/sim/bd_68d9_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_3/sim/bd_68d9_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_4/sim/bd_68d9_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_5/sim/bd_68d9_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_6/sim/bd_68d9_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_7/sim/bd_68d9_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_8/sim/bd_68d9_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_9/sim/bd_68d9_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_10/sim/bd_68d9_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_11/sim/bd_68d9_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_12/sim/bd_68d9_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../BN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../BN.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/sim/bd_68d9.v" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/sim/design_1_axi_smc_3_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
