# CSA1286-COMPUTER-ARCHITECTURE

ADD 8 BIT.
ADD 16 BIT.
BINARY TO DECIMAL.
BOOTH ALGORITHM.
CACHE HIT MISS.
CPU PERFORMANCE.
DECIMAL TO BINARY.
DECIMAL TO OCTAL.
DIV 8 BIT.
FOUR STAGE PIPLINE.
FULL ADDER.
HALF ADDER.
INT RESTORATION.
MUL 8 BIT.
SUB 8 BIT.
SUB 16 BIT.
TWO STAGE PIPELINE.
THREE STAGE PIPELINE.
FACTORIAL.
1's & 2's COMPLEMENT USING DIFFERENT LOCATIONS.
SWAP TWO 8 BIT DATA.
LARGEST NUMBER.
MUL 16 BIT.
DIV 16 BIT.
FULL ADDER USING TWO HALF ADDER.
HALF ADDER USING NAND GATE.
