<?xml version="1.0" encoding="UTF-8"?>
<project name="conv">
  <platform vendor="xilinx" boardid="aws-vu9p-f1" name="shell-v04261818" featureRomTime="0">
    <version major="201920" minor="2"/>
    <description/>
    <board name="" vendor="amazon" fpga="">
      <interfaces>
        <interface id="int1" name="PCIe" type="gen3x16"/>
      </interfaces>
      <memories>
        <memory name="mem0" type="ddr4" size="16GB"/>
        <memory name="mem1" type="ddr4" size="16GB"/>
        <memory name="mem2" type="ddr4" size="16GB"/>
        <memory name="mem3" type="ddr4" size="16GB"/>
      </memories>
      <images>
        <image name="" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor/>
        <device/>
        <subsystem/>
      </id>
    </board>
    <build_flow/>
    <host architecture="x86_64"/>
    <device name="fpga0" fpgaDevice="virtexuplus:xcvu9p:flgb2104:-2:i" addrWidth="0">
      <core name="OCL_REGION_0" target="bitstream" type="clc_region" clockFreq="0MHz" numComputeUnits="60">
        <kernel name="maxPool" language="c" vlnv="xilinx.com:hls:maxPool:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" interrupt="true" hwControlProtocol="ap_ctrl_chain">
          <module name="maxPool"/>
          <port name="M_AXI_GMEM0" mode="master" range="0xFFFFFFFF" dataWidth="16" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="8" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="conv_x" addressQualifier="0" id="0" port="S_AXI_CONTROL" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="conv_xy" addressQualifier="0" id="1" port="S_AXI_CONTROL" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x2" type="unsigned int"/>
          <arg name="pool_dim1" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="pool_dim3" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x2" type="unsigned int"/>
          <arg name="pool_dim1x2" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x2" type="unsigned int"/>
          <arg name="pool_size" addressQualifier="0" id="5" port="S_AXI_CONTROL" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="pool_stride" addressQualifier="0" id="6" port="S_AXI_CONTROL" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="padd_offset" addressQualifier="0" id="7" port="S_AXI_CONTROL" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="pool_times" addressQualifier="0" id="8" port="S_AXI_CONTROL" size="0x4" offset="0x50" hostOffset="0x0" hostSize="0x2" type="unsigned int"/>
          <arg name="pool_group" addressQualifier="0" id="9" port="S_AXI_CONTROL" size="0x4" offset="0x58" hostOffset="0x0" hostSize="0x2" type="unsigned int"/>
          <arg name="pool_y_bound" addressQualifier="0" id="10" port="S_AXI_CONTROL" size="0x4" offset="0x60" hostOffset="0x0" hostSize="0x2" type="unsigned int"/>
          <arg name="item_loop_bound" addressQualifier="0" id="11" port="S_AXI_CONTROL" size="0x4" offset="0x68" hostOffset="0x0" hostSize="0x2" type="unsigned int"/>
          <arg name="load_data_bound" addressQualifier="0" id="12" port="S_AXI_CONTROL" size="0x4" offset="0x70" hostOffset="0x0" hostSize="0x2" type="unsigned int"/>
          <arg name="write_back_bound" addressQualifier="0" id="13" port="S_AXI_CONTROL" size="0x4" offset="0x78" hostOffset="0x0" hostSize="0x2" type="unsigned int"/>
          <arg name="pool_win_num_x" addressQualifier="0" id="14" port="S_AXI_CONTROL" size="0x4" offset="0x80" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="win_size_x" addressQualifier="0" id="15" port="S_AXI_CONTROL" size="0x4" offset="0x88" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="bottom" addressQualifier="1" id="16" port="M_AXI_GMEM0" size="0x8" offset="0x90" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="top" addressQualifier="1" id="17" port="M_AXI_GMEM1" size="0x8" offset="0x9C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="maxPool_1"/>
          <FIFOInformation/>
        </kernel>
        <kernel name="coreConv" language="c" vlnv="xilinx.com:hls:coreConv:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" interrupt="true" hwControlProtocol="ap_ctrl_chain">
          <module name="coreConv"/>
          <port name="BIAS_IN" mode="read_only" range="" dataWidth="16" portType="stream" base=""/>
          <port name="WEIGHT_IN" mode="read_only" range="" dataWidth="64" portType="stream" base=""/>
          <port name="DATA_IN" mode="read_only" range="" dataWidth="64" portType="stream" base=""/>
          <port name="CONV_OUT" mode="write_only" range="" dataWidth="16" portType="stream" base=""/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="output_num" addressQualifier="0" id="0" port="S_AXI_CONTROL" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="conv_loop_cnt" addressQualifier="0" id="1" port="S_AXI_CONTROL" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="contol" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="frac_w" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="frac_din" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="frac_dout" addressQualifier="0" id="5" port="S_AXI_CONTROL" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="bias_in" addressQualifier="4" id="6" port="BIAS_IN" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;16>, 0, 0, 0>, 0>&amp;" memSize="0x2" origName="bias_in" origUse="variable"/>
          <arg name="weight_in" addressQualifier="4" id="7" port="WEIGHT_IN" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;64>, 0, 0, 0>, 0>&amp;" memSize="0x8" origName="weight_in" origUse="variable"/>
          <arg name="data_in" addressQualifier="4" id="8" port="DATA_IN" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;64>, 0, 0, 0>, 0>&amp;" memSize="0x8" origName="data_in" origUse="variable"/>
          <arg name="conv_out" addressQualifier="4" id="9" port="CONV_OUT" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;16>, 0, 0, 0>, 0>&amp;" memSize="0x2" origName="conv_out" origUse="variable"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="coreConv_1"/>
          <FIFOInformation/>
        </kernel>
        <kernel name="memRead" language="c" vlnv="xilinx.com:hls:memRead:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" interrupt="true" hwControlProtocol="ap_ctrl_chain">
          <module name="memRead"/>
          <port name="M_AXI_GMEM0" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="64" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM2" mode="master" range="0xFFFFFFFF" dataWidth="16" portType="addressable" base="0x0"/>
          <port name="BIAS_OUT" mode="write_only" range="" dataWidth="16" portType="stream" base=""/>
          <port name="WEIGHT_OUT" mode="write_only" range="" dataWidth="64" portType="stream" base=""/>
          <port name="DATA_OUT" mode="write_only" range="" dataWidth="64" portType="stream" base=""/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="data_dim1" addressQualifier="0" id="0" port="S_AXI_CONTROL" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="data_dim2" addressQualifier="0" id="1" port="S_AXI_CONTROL" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="data_dim1xdim2" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x2" type="unsigned int"/>
          <arg name="weight_dim1" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="weight_dim2" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="weight_dim3" addressQualifier="0" id="5" port="S_AXI_CONTROL" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x2" type="unsigned int"/>
          <arg name="weight_dim4_div_lane" addressQualifier="0" id="6" port="S_AXI_CONTROL" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x2" type="unsigned int"/>
          <arg name="weight_dim1x2" addressQualifier="0" id="7" port="S_AXI_CONTROL" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="weight_dim1x2x3" addressQualifier="0" id="8" port="S_AXI_CONTROL" size="0x4" offset="0x50" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="conv_x" addressQualifier="0" id="9" port="S_AXI_CONTROL" size="0x4" offset="0x58" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="stride" addressQualifier="0" id="10" port="S_AXI_CONTROL" size="0x4" offset="0x60" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="padding" addressQualifier="0" id="11" port="S_AXI_CONTROL" size="0x4" offset="0x68" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="split" addressQualifier="0" id="12" port="S_AXI_CONTROL" size="0x4" offset="0x70" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="group_num_x" addressQualifier="0" id="13" port="S_AXI_CONTROL" size="0x4" offset="0x78" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="group_num_y" addressQualifier="0" id="14" port="S_AXI_CONTROL" size="0x4" offset="0x80" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="group_rem_size_x" addressQualifier="0" id="15" port="S_AXI_CONTROL" size="0x4" offset="0x88" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="group_rem_size_xyz" addressQualifier="0" id="16" port="S_AXI_CONTROL" size="0x4" offset="0x90" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="win_size_x" addressQualifier="0" id="17" port="S_AXI_CONTROL" size="0x4" offset="0x98" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="win_size_y" addressQualifier="0" id="18" port="S_AXI_CONTROL" size="0x4" offset="0xA0" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="win_size_xyz" addressQualifier="0" id="19" port="S_AXI_CONTROL" size="0x4" offset="0xA8" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="bottom" addressQualifier="1" id="20" port="M_AXI_GMEM0" size="0x8" offset="0xB0" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="weights" addressQualifier="1" id="21" port="M_AXI_GMEM1" size="0x8" offset="0xBC" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="bias" addressQualifier="1" id="22" port="M_AXI_GMEM2" size="0x8" offset="0xC8" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="bias_out" addressQualifier="4" id="23" port="BIAS_OUT" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;16>, 0, 0, 0>, 0>&amp;" memSize="0x2" origName="bias_out" origUse="variable"/>
          <arg name="weight_out" addressQualifier="4" id="24" port="WEIGHT_OUT" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;64>, 0, 0, 0>, 0>&amp;" memSize="0x8" origName="weight_out" origUse="variable"/>
          <arg name="data_out" addressQualifier="4" id="25" port="DATA_OUT" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;64>, 0, 0, 0>, 0>&amp;" memSize="0x8" origName="data_out" origUse="variable"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="memRead_1"/>
          <FIFOInformation/>
        </kernel>
        <kernel name="memWrite" language="c" vlnv="xilinx.com:hls:memWrite:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" interrupt="true" hwControlProtocol="ap_ctrl_chain">
          <module name="memWrite"/>
          <port name="M_AXI_GMEM0" mode="master" range="0xFFFFFFFF" dataWidth="8" portType="addressable" base="0x0"/>
          <port name="CONV_IN" mode="read_only" range="" dataWidth="16" portType="stream" base=""/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="out_dim1" addressQualifier="0" id="0" port="S_AXI_CONTROL" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="out_dim2" addressQualifier="0" id="1" port="S_AXI_CONTROL" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="out_dim3" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x2" type="unsigned int"/>
          <arg name="out_dim1xbatch" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x2" type="unsigned int"/>
          <arg name="out_dim1x2xbatch" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="batch_indx_dim1" addressQualifier="0" id="5" port="S_AXI_CONTROL" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="batch_indx_dim2" addressQualifier="0" id="6" port="S_AXI_CONTROL" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="padd_offset" addressQualifier="0" id="7" port="S_AXI_CONTROL" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="pool_on" addressQualifier="0" id="8" port="S_AXI_CONTROL" size="0x4" offset="0x50" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="pool_size" addressQualifier="0" id="9" port="S_AXI_CONTROL" size="0x4" offset="0x58" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="pool_stride" addressQualifier="0" id="10" port="S_AXI_CONTROL" size="0x4" offset="0x60" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="top" addressQualifier="1" id="11" port="M_AXI_GMEM0" size="0x8" offset="0x68" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="conv_in" addressQualifier="4" id="12" port="CONV_IN" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;16>, 0, 0, 0>, 0>&amp;" memSize="0x2" origName="conv_in" origUse="variable"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="memWrite_1"/>
          <FIFOInformation/>
        </kernel>
      </core>
    </device>
  </platform>
</project>
