<stg><name>modp_NTT2_ext.1</name>


<trans_list>

<trans id="120" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
<literal name="icmp_ln1231" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="7" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="9" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:0 %p0i_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p0i

]]></Node>
<StgValue><ssdm name="p0i_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:1 %p_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %logn_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %logn

]]></Node>
<StgValue><ssdm name="logn_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:3 %gm_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %gm

]]></Node>
<StgValue><ssdm name="gm_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:4 %stride_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %stride

]]></Node>
<StgValue><ssdm name="stride_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:5 %a_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %a

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="8">
<![CDATA[
entry:6 %stride_cast2 = zext i8 %stride_read

]]></Node>
<StgValue><ssdm name="stride_cast2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="31">
<![CDATA[
entry:7 %p0i_cast = zext i31 %p0i_read

]]></Node>
<StgValue><ssdm name="p0i_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="31" op_0_bw="25">
<![CDATA[
entry:8 %p_cast_cast_cast = sext i25 %p_read

]]></Node>
<StgValue><ssdm name="p_cast_cast_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="31">
<![CDATA[
entry:9 %p_cast_cast_cast_cast = zext i31 %p_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="13" op_0_bw="8">
<![CDATA[
entry:10 %stride_cast = zext i8 %stride_read

]]></Node>
<StgValue><ssdm name="stride_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:11 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:12 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %icmp_ln1226 = icmp_eq  i32 %logn_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1226"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:14 %br_ln1226 = br i1 %icmp_ln1226, void %if.end, void %cleanup.cont

]]></Node>
<StgValue><ssdm name="br_ln1226"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="32">
<![CDATA[
if.end:0 %t = alloca i32 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="32">
<![CDATA[
if.end:1 %m = alloca i32 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="32">
<![CDATA[
if.end:2 %zext_ln1229 = zext i32 %logn_read

]]></Node>
<StgValue><ssdm name="zext_ln1229"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end:3 %n = shl i64 1, i64 %zext_ln1229

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end:4 %store_ln1231 = store i64 1, i64 %m

]]></Node>
<StgValue><ssdm name="store_ln1231"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end:5 %store_ln1231 = store i64 %n, i64 %t

]]></Node>
<StgValue><ssdm name="store_ln1231"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
if.end:6 %br_ln1231 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln1231"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.cond:0 %m_11 = load i64 %m

]]></Node>
<StgValue><ssdm name="m_11"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.cond:1 %icmp_ln1231 = icmp_ult  i64 %m_11, i64 %n

]]></Node>
<StgValue><ssdm name="icmp_ln1231"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond:2 %br_ln1231 = br i1 %icmp_ln1231, void %cleanup.cont.loopexit, void %VITIS_LOOP_1236_2

]]></Node>
<StgValue><ssdm name="br_ln1231"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
<literal name="icmp_ln1231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_1236_2:0 %t_load = load i64 %t

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
<literal name="icmp_ln1231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_1236_2:1 %specloopname_ln1235 = specloopname void @_ssdm_op_SpecLoopName, void @empty_98

]]></Node>
<StgValue><ssdm name="specloopname_ln1235"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
<literal name="icmp_ln1231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_1236_2:2 %ht = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %t_load, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="ht"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
<literal name="icmp_ln1231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_1236_2:3 %zext_ln1235 = zext i63 %ht

]]></Node>
<StgValue><ssdm name="zext_ln1235"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
<literal name="icmp_ln1231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="13" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_1236_2:4 %trunc_ln1233_1 = partselect i13 @_ssdm_op_PartSelect.i13.i64.i32.i32, i64 %t_load, i32 1, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln1233_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
<literal name="icmp_ln1231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="64">
<![CDATA[
VITIS_LOOP_1236_2:5 %trunc_ln1241 = trunc i64 %m_11

]]></Node>
<StgValue><ssdm name="trunc_ln1241"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
<literal name="icmp_ln1231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_1236_2:6 %br_ln1236 = br void %VITIS_LOOP_1244_3

]]></Node>
<StgValue><ssdm name="br_ln1236"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
<literal name="icmp_ln1231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
cleanup.cont.loopexit:0 %br_ln0 = br void %cleanup.cont

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1231" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0">
<![CDATA[
cleanup.cont:0 %ret_ln1255 = ret

]]></Node>
<StgValue><ssdm name="ret_ln1255"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_1244_3:0 %v1 = phi i64 0, void %VITIS_LOOP_1236_2, i64 %v1_3, void %for.inc14.loopexit

]]></Node>
<StgValue><ssdm name="v1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_1244_3:1 %u_07 = phi i64 0, void %VITIS_LOOP_1236_2, i64 %u, void %for.inc14.loopexit

]]></Node>
<StgValue><ssdm name="u_07"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_1244_3:2 %icmp_ln1236 = icmp_eq  i64 %u_07, i64 %m_11

]]></Node>
<StgValue><ssdm name="icmp_ln1236"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_1244_3:3 %u = add i64 %u_07, i64 1

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1244_3:4 %br_ln1236 = br i1 %icmp_ln1236, void %VITIS_LOOP_1244_3.split, void %for.inc18.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1236"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="64">
<![CDATA[
VITIS_LOOP_1244_3.split:1 %trunc_ln1241_1 = trunc i64 %u_07

]]></Node>
<StgValue><ssdm name="trunc_ln1241_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_1244_3.split:2 %add_ln1241 = add i13 %trunc_ln1241_1, i13 %trunc_ln1241

]]></Node>
<StgValue><ssdm name="add_ln1241"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
VITIS_LOOP_1244_3.split:3 %shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln1241, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_1244_3.split:4 %add_ln1241_1 = add i15 %shl_ln, i15 %gm_read

]]></Node>
<StgValue><ssdm name="add_ln1241_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_1244_3.split:5 %lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1241_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="64">
<![CDATA[
VITIS_LOOP_1244_3.split:9 %trunc_ln1236 = trunc i64 %v1

]]></Node>
<StgValue><ssdm name="trunc_ln1236"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_1244_3.split:10 %mul_ln1242 = mul i13 %trunc_ln1236, i13 %stride_cast

]]></Node>
<StgValue><ssdm name="mul_ln1242"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_1244_3.split:11 %add_ln1243 = add i13 %trunc_ln1236, i13 %trunc_ln1233_1

]]></Node>
<StgValue><ssdm name="add_ln1243"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_1244_3.split:12 %mul_ln1243 = mul i13 %add_ln1243, i13 %stride_cast

]]></Node>
<StgValue><ssdm name="mul_ln1243"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc18.loopexit:0 %m_12 = shl i64 %m_11, i64 1

]]></Node>
<StgValue><ssdm name="m_12"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc18.loopexit:1 %store_ln1231 = store i64 %m_12, i64 %m

]]></Node>
<StgValue><ssdm name="store_ln1231"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc18.loopexit:2 %store_ln1231 = store i64 %zext_ln1235, i64 %t

]]></Node>
<StgValue><ssdm name="store_ln1231"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
for.inc18.loopexit:3 %br_ln1231 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln1231"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="62" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_1244_3.split:10 %mul_ln1242 = mul i13 %trunc_ln1236, i13 %stride_cast

]]></Node>
<StgValue><ssdm name="mul_ln1242"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_1244_3.split:12 %mul_ln1243 = mul i13 %add_ln1243, i13 %stride_cast

]]></Node>
<StgValue><ssdm name="mul_ln1243"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_1244_3.split:6 %zext_ln1241 = zext i13 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln1241"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1244_3.split:7 %vla18_addr = getelementptr i32 %vla18, i64 0, i64 %zext_ln1241

]]></Node>
<StgValue><ssdm name="vla18_addr"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="13">
<![CDATA[
VITIS_LOOP_1244_3.split:8 %s = load i13 %vla18_addr

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_1244_3.split:10 %mul_ln1242 = mul i13 %trunc_ln1236, i13 %stride_cast

]]></Node>
<StgValue><ssdm name="mul_ln1242"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_1244_3.split:12 %mul_ln1243 = mul i13 %add_ln1243, i13 %stride_cast

]]></Node>
<StgValue><ssdm name="mul_ln1243"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_1244_3.split:0 %specloopname_ln1233 = specloopname void @_ssdm_op_SpecLoopName, void @empty_97

]]></Node>
<StgValue><ssdm name="specloopname_ln1233"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="13">
<![CDATA[
VITIS_LOOP_1244_3.split:8 %s = load i13 %vla18_addr

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_1244_3.split:10 %mul_ln1242 = mul i13 %trunc_ln1236, i13 %stride_cast

]]></Node>
<StgValue><ssdm name="mul_ln1242"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_1244_3.split:12 %mul_ln1243 = mul i13 %add_ln1243, i13 %stride_cast

]]></Node>
<StgValue><ssdm name="mul_ln1243"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_1244_3.split:13 %br_ln1244 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1244"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0">
<![CDATA[
for.inc:0 %v_03 = phi i63 0, void %VITIS_LOOP_1244_3.split, i63 %v, void %for.inc.split

]]></Node>
<StgValue><ssdm name="v_03"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc:1 %idx = phi i64 0, void %VITIS_LOOP_1244_3.split, i64 %add_ln1244_1, void %for.inc.split

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc:2 %icmp_ln1244 = icmp_eq  i63 %v_03, i63 %ht

]]></Node>
<StgValue><ssdm name="icmp_ln1244"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc:3 %v = add i63 %v_03, i63 1

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln1244 = br i1 %icmp_ln1244, void %for.inc.split, void %for.inc14.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1244"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="64">
<![CDATA[
for.inc.split:1 %trunc_ln1244 = trunc i64 %idx

]]></Node>
<StgValue><ssdm name="trunc_ln1244"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:2 %add_ln1238 = add i13 %trunc_ln1244, i13 %mul_ln1242

]]></Node>
<StgValue><ssdm name="add_ln1238"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc.split:3 %shl_ln68 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln1238, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln68"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:4 %r1 = add i15 %shl_ln68, i15 %a_read

]]></Node>
<StgValue><ssdm name="r1"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:5 %add_ln1238_2 = add i13 %trunc_ln1244, i13 %mul_ln1243

]]></Node>
<StgValue><ssdm name="add_ln1238_2"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc.split:6 %shl_ln1238_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln1238_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1238_1"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:7 %r2 = add i15 %shl_ln1238_1, i15 %a_read

]]></Node>
<StgValue><ssdm name="r2"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:8 %lshr_ln66 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln66"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:9 %zext_ln1247 = zext i13 %lshr_ln66

]]></Node>
<StgValue><ssdm name="zext_ln1247"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %vla18_addr_318 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1247

]]></Node>
<StgValue><ssdm name="vla18_addr_318"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:11 %x = load i13 %vla18_addr_318

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:12 %lshr_ln67 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r2, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln67"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:13 %zext_ln1248 = zext i13 %lshr_ln67

]]></Node>
<StgValue><ssdm name="zext_ln1248"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:14 %vla18_addr_319 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1248

]]></Node>
<StgValue><ssdm name="vla18_addr_319"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:15 %vla18_load = load i13 %vla18_addr_319

]]></Node>
<StgValue><ssdm name="vla18_load"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:34 %add_ln1244_1 = add i64 %idx, i64 %stride_cast2

]]></Node>
<StgValue><ssdm name="add_ln1244_1"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc14.loopexit:0 %t_load_5 = load i64 %t

]]></Node>
<StgValue><ssdm name="t_load_5"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc14.loopexit:1 %v1_3 = add i64 %t_load_5, i64 %v1

]]></Node>
<StgValue><ssdm name="v1_3"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
for.inc14.loopexit:2 %br_ln1236 = br void %VITIS_LOOP_1244_3

]]></Node>
<StgValue><ssdm name="br_ln1236"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="98" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:11 %x = load i13 %vla18_addr_318

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:15 %vla18_load = load i13 %vla18_addr_319

]]></Node>
<StgValue><ssdm name="vla18_load"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc.split:16 %y = call i32 @modp_montymul, i32 %vla18_load, i32 %s, i32 %p_cast_cast_cast_cast, i32 %p0i_cast

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:17 %sub_ln685 = sub i32 %x, i32 %p_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sub_ln685"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:18 %add_ln685 = add i32 %y, i32 %sub_ln685

]]></Node>
<StgValue><ssdm name="add_ln685"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:19 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln685, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
for.inc.split:20 %select_ln685 = select i1 %tmp, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln685"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc.split:21 %and_ln685 = and i25 %select_ln685, i25 %p_read

]]></Node>
<StgValue><ssdm name="and_ln685"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="31" op_0_bw="25">
<![CDATA[
for.inc.split:22 %sext_ln685 = sext i25 %and_ln685

]]></Node>
<StgValue><ssdm name="sext_ln685"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="31">
<![CDATA[
for.inc.split:23 %zext_ln685 = zext i31 %sext_ln685

]]></Node>
<StgValue><ssdm name="zext_ln685"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:24 %add_ln685_15 = add i32 %zext_ln685, i32 %add_ln685

]]></Node>
<StgValue><ssdm name="add_ln685_15"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.split:25 %store_ln1249 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_318, i32 %add_ln685_15, i4 15

]]></Node>
<StgValue><ssdm name="store_ln1249"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:26 %sub_ln697 = sub i32 %x, i32 %y

]]></Node>
<StgValue><ssdm name="sub_ln697"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:27 %tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln697, i32 31

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
for.inc.split:28 %select_ln697 = select i1 %tmp_194, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln697"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc.split:29 %and_ln697 = and i25 %select_ln697, i25 %p_read

]]></Node>
<StgValue><ssdm name="and_ln697"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="31" op_0_bw="25">
<![CDATA[
for.inc.split:30 %sext_ln697 = sext i25 %and_ln697

]]></Node>
<StgValue><ssdm name="sext_ln697"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="31">
<![CDATA[
for.inc.split:31 %zext_ln697 = zext i31 %sext_ln697

]]></Node>
<StgValue><ssdm name="zext_ln697"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:32 %add_ln697 = add i32 %zext_ln697, i32 %sub_ln697

]]></Node>
<StgValue><ssdm name="add_ln697"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln1238 = specloopname void @_ssdm_op_SpecLoopName, void @empty_96

]]></Node>
<StgValue><ssdm name="specloopname_ln1238"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.split:33 %store_ln1250 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_319, i32 %add_ln697, i4 15

]]></Node>
<StgValue><ssdm name="store_ln1250"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:35 %br_ln1244 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1244"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
