// Seed: 1275531211
`timescale 1ps / 1ps
module module_0 (
    output id_0
    , id_2,
    input logic id_1
);
  type_6 id_4 (
      1'b0,
      1'b0,
      id_2,
      id_3
  );
endmodule
