{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739394719093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739394719093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 12 18:11:59 2025 " "Processing started: Wed Feb 12 18:11:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739394719093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394719093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopDE -c TopDE " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopDE -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394719093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739394719493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739394719493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "params.v 0 0 " "Found 0 design units, including 0 entities, in source file params.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394726817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "Controle.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Controle.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394726819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registradores " "Found entity 1: Registradores" {  } { { "Registradores.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394726821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradorimediato.v 1 1 " "Found 1 design units, including 1 entities, in source file geradorimediato.v" { { "Info" "ISGN_ENTITY_NAME" "1 GeradorImediato " "Found entity 1: GeradorImediato" {  } { { "GeradorImediato.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/GeradorImediato.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394726822 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALUControle.v(11) " "Verilog HDL information at ALUControle.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "ALUControle.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALUControle.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1739394726824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrole.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControle " "Found entity 1: ALUControle" {  } { { "ALUControle.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALUControle.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394726824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394726826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topde.v 1 1 " "Found 1 design units, including 1 entities, in source file topde.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE " "Found entity 1: TopDE" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394726829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uniciclo.v 1 1 " "Found 1 design units, including 1 entities, in source file uniciclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uniciclo " "Found entity 1: Uniciclo" {  } { { "Uniciclo.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Uniciclo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394726831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiciclo.v 1 1 " "Found 1 design units, including 1 entities, in source file multiciclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiciclo " "Found entity 1: Multiciclo" {  } { { "Multiciclo.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Multiciclo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394726832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pipeline " "Found entity 1: Pipeline" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394726834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv " "Found entity 1: fdiv" {  } { { "fdiv.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/fdiv.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394726836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "decoder7.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/decoder7.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394726837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rami.v 1 1 " "Found 1 design units, including 1 entities, in source file rami.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramI " "Found entity 1: ramI" {  } { { "ramI.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramI.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394726839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramd.v 1 1 " "Found 1 design units, including 1 entities, in source file ramd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramD " "Found entity 1: ramD" {  } { { "ramD.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramD.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394726840 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopDE " "Elaborating entity \"TopDE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739394726862 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..6\] TopDE.v(5) " "Output port \"LEDR\[9..6\]\" at TopDE.v(5) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1739394726864 "|TopDE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv fdiv:FDVI1 " "Elaborating entity \"fdiv\" for hierarchy \"fdiv:FDVI1\"" {  } { { "TopDE.v" "FDVI1" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394726870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipeline Pipeline:PIP1 " "Elaborating entity \"Pipeline\" for hierarchy \"Pipeline:PIP1\"" {  } { { "TopDE.v" "PIP1" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394726875 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "SaidaULA Pipeline.v(94) " "Verilog HDL warning at Pipeline.v(94): object SaidaULA used but never assigned" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 94 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1739394726884 "|TopDE|Pipeline:PIP1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "75 74 Pipeline.v(132) " "Verilog HDL assignment warning at Pipeline.v(132): truncated value with size 75 to match size of target (74)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739394726886 "|TopDE|Pipeline:PIP1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 71 Pipeline.v(133) " "Verilog HDL assignment warning at Pipeline.v(133): truncated value with size 72 to match size of target (71)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739394726886 "|TopDE|Pipeline:PIP1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SaidaULA 0 Pipeline.v(94) " "Net \"SaidaULA\" at Pipeline.v(94) has no driver or initial value, using a default initial value '0'" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1739394726890 "|TopDE|Pipeline:PIP1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "estado Pipeline.v(11) " "Output port \"estado\" at Pipeline.v(11) has no driver" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1739394726890 "|TopDE|Pipeline:PIP1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramI Pipeline:PIP1\|ramI:MemC " "Elaborating entity \"ramI\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\"" {  } { { "Pipeline.v" "MemC" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394726914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\"" {  } { { "ramI.v" "altsyncram_component" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramI.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394726959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\"" {  } { { "ramI.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramI.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394726968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component " "Instantiated megafunction \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_text.mif " "Parameter \"init_file\" = \"de1_text.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CODE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""}  } { { "ramI.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramI.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739394726968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_omq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_omq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_omq1 " "Found entity 1: altsyncram_omq1" {  } { { "db/altsyncram_omq1.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_omq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394727001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394727001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_omq1 Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated " "Elaborating entity \"altsyncram_omq1\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394727001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r0h2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r0h2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r0h2 " "Found entity 1: altsyncram_r0h2" {  } { { "db/altsyncram_r0h2.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_r0h2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394727042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394727042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r0h2 Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|altsyncram_r0h2:altsyncram1 " "Elaborating entity \"altsyncram_r0h2\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|altsyncram_r0h2:altsyncram1\"" {  } { { "db/altsyncram_omq1.tdf" "altsyncram1" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_omq1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394727042 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1021 1024 0 1 1 " "1021 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "3 1023 " "Addresses ranging from 3 to 1023 are not initialized" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_text.mif" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_text.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1739394727046 ""}  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_text.mif" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_text.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1739394727046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_omq1.tdf" "mgl_prim2" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_omq1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394727480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_omq1.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_omq1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394727494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394727494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394727494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394727494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1129268293 " "Parameter \"NODE_NAME\" = \"1129268293\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394727494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394727494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394727494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394727494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394727494 ""}  } { { "db/altsyncram_omq1.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_omq1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739394727494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394727600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394727708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394727816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Pipeline:PIP1\|Controle:BlocoDeControle " "Elaborating entity \"Controle\" for hierarchy \"Pipeline:PIP1\|Controle:BlocoDeControle\"" {  } { { "Pipeline.v" "BlocoDeControle" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394727856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registradores Pipeline:PIP1\|Registradores:BancoDeRegistradores " "Elaborating entity \"Registradores\" for hierarchy \"Pipeline:PIP1\|Registradores:BancoDeRegistradores\"" {  } { { "Pipeline.v" "BancoDeRegistradores" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394727865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeradorImediato Pipeline:PIP1\|GeradorImediato:GeradorDeImediatos " "Elaborating entity \"GeradorImediato\" for hierarchy \"Pipeline:PIP1\|GeradorImediato:GeradorDeImediatos\"" {  } { { "Pipeline.v" "GeradorDeImediatos" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394727956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica " "Elaborating entity \"ALU\" for hierarchy \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\"" {  } { { "Pipeline.v" "UnidadeLogicoAritmetica" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394727969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControle Pipeline:PIP1\|ALUControle:ControleDaULA " "Elaborating entity \"ALUControle\" for hierarchy \"Pipeline:PIP1\|ALUControle:ControleDaULA\"" {  } { { "Pipeline.v" "ControleDaULA" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394727976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramD Pipeline:PIP1\|ramD:MemD " "Elaborating entity \"ramD\" for hierarchy \"Pipeline:PIP1\|ramD:MemD\"" {  } { { "Pipeline.v" "MemD" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394727984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\"" {  } { { "ramD.v" "altsyncram_component" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramD.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394727995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\"" {  } { { "ramD.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramD.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394728004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component " "Instantiated megafunction \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_data.mif " "Parameter \"init_file\" = \"de1_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""}  } { { "ramD.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramD.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739394728004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_clq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_clq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_clq1 " "Found entity 1: altsyncram_clq1" {  } { { "db/altsyncram_clq1.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_clq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394728037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394728037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_clq1 Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated " "Elaborating entity \"altsyncram_clq1\" for hierarchy \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394728037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gvg2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gvg2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gvg2 " "Found entity 1: altsyncram_gvg2" {  } { { "db/altsyncram_gvg2.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_gvg2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394728078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394728078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gvg2 Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|altsyncram_gvg2:altsyncram1 " "Elaborating entity \"altsyncram_gvg2\" for hierarchy \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|altsyncram_gvg2:altsyncram1\"" {  } { { "db/altsyncram_clq1.tdf" "altsyncram1" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_clq1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394728078 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1024 1024 0 1 1 " "1024 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "0 1023 " "Addresses ranging from 0 to 1023 are not initialized" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_data.mif" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1739394728081 ""}  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_data.mif" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_data.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1739394728081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_clq1.tdf" "mgl_prim2" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_clq1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394728101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_clq1.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_clq1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394728113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1145132097 " "Parameter \"NODE_NAME\" = \"1145132097\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728113 ""}  } { { "db/altsyncram_clq1.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_clq1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739394728113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7 decoder7:D0 " "Elaborating entity \"decoder7\" for hierarchy \"decoder7:D0\"" {  } { { "TopDE.v" "D0" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394728118 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1739394728353 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.02.12.18:12:11 Progress: Loading sldbdf28158/alt_sld_fab_wrapper_hw.tcl " "2025.02.12.18:12:11 Progress: Loading sldbdf28158/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394731409 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394733715 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394733807 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394736666 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394736763 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394736873 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394736991 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394736995 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394736995 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1739394737678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbdf28158/alt_sld_fab.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/ip/sldbdf28158/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394737901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394737901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394737979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394737979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394737980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394737980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394738033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394738033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394738105 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394738105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394738105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394738167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394738167 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[68\] Pipeline:PIP1\|EX_MEM\[68\] " "Net \"Pipeline:PIP1\|EX_MEM\[68\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[68\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[68\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[68\]\"" {  } { { "Pipeline.v" "EX_MEM\[68\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[31\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[31\]\"" {  } { { "ALU.v" "resultado\[31\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[68\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[67\] Pipeline:PIP1\|EX_MEM\[67\] " "Net \"Pipeline:PIP1\|EX_MEM\[67\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[67\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[67\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[67\]\"" {  } { { "Pipeline.v" "EX_MEM\[67\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[30\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[30\]\"" {  } { { "ALU.v" "resultado\[30\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[67\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[66\] Pipeline:PIP1\|EX_MEM\[66\] " "Net \"Pipeline:PIP1\|EX_MEM\[66\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[66\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[66\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[66\]\"" {  } { { "Pipeline.v" "EX_MEM\[66\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[29\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[29\]\"" {  } { { "ALU.v" "resultado\[29\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[66\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[65\] Pipeline:PIP1\|EX_MEM\[65\] " "Net \"Pipeline:PIP1\|EX_MEM\[65\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[65\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[65\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[65\]\"" {  } { { "Pipeline.v" "EX_MEM\[65\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[28\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[28\]\"" {  } { { "ALU.v" "resultado\[28\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[65\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[64\] Pipeline:PIP1\|EX_MEM\[64\] " "Net \"Pipeline:PIP1\|EX_MEM\[64\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[64\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[64\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[64\]\"" {  } { { "Pipeline.v" "EX_MEM\[64\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[27\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[27\]\"" {  } { { "ALU.v" "resultado\[27\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[64\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[63\] Pipeline:PIP1\|EX_MEM\[63\] " "Net \"Pipeline:PIP1\|EX_MEM\[63\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[63\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[63\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[63\]\"" {  } { { "Pipeline.v" "EX_MEM\[63\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[26\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[26\]\"" {  } { { "ALU.v" "resultado\[26\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[63\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[62\] Pipeline:PIP1\|EX_MEM\[62\] " "Net \"Pipeline:PIP1\|EX_MEM\[62\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[62\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[62\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[62\]\"" {  } { { "Pipeline.v" "EX_MEM\[62\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[25\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[25\]\"" {  } { { "ALU.v" "resultado\[25\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[62\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[61\] Pipeline:PIP1\|EX_MEM\[61\] " "Net \"Pipeline:PIP1\|EX_MEM\[61\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[61\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[61\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[61\]\"" {  } { { "Pipeline.v" "EX_MEM\[61\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[24\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[24\]\"" {  } { { "ALU.v" "resultado\[24\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[61\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[60\] Pipeline:PIP1\|EX_MEM\[60\] " "Net \"Pipeline:PIP1\|EX_MEM\[60\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[60\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[60\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[60\]\"" {  } { { "Pipeline.v" "EX_MEM\[60\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[23\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[23\]\"" {  } { { "ALU.v" "resultado\[23\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[60\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[59\] Pipeline:PIP1\|EX_MEM\[59\] " "Net \"Pipeline:PIP1\|EX_MEM\[59\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[59\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[59\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[59\]\"" {  } { { "Pipeline.v" "EX_MEM\[59\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[22\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[22\]\"" {  } { { "ALU.v" "resultado\[22\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[59\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[58\] Pipeline:PIP1\|EX_MEM\[58\] " "Net \"Pipeline:PIP1\|EX_MEM\[58\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[58\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[58\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[58\]\"" {  } { { "Pipeline.v" "EX_MEM\[58\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[21\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[21\]\"" {  } { { "ALU.v" "resultado\[21\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[58\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[57\] Pipeline:PIP1\|EX_MEM\[57\] " "Net \"Pipeline:PIP1\|EX_MEM\[57\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[57\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[57\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[57\]\"" {  } { { "Pipeline.v" "EX_MEM\[57\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[20\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[20\]\"" {  } { { "ALU.v" "resultado\[20\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[57\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[56\] Pipeline:PIP1\|EX_MEM\[56\] " "Net \"Pipeline:PIP1\|EX_MEM\[56\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[56\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[56\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[56\]\"" {  } { { "Pipeline.v" "EX_MEM\[56\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[19\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[19\]\"" {  } { { "ALU.v" "resultado\[19\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[56\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[55\] Pipeline:PIP1\|EX_MEM\[55\] " "Net \"Pipeline:PIP1\|EX_MEM\[55\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[55\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[55\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[55\]\"" {  } { { "Pipeline.v" "EX_MEM\[55\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[18\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[18\]\"" {  } { { "ALU.v" "resultado\[18\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[55\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[54\] Pipeline:PIP1\|EX_MEM\[54\] " "Net \"Pipeline:PIP1\|EX_MEM\[54\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[54\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[54\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[54\]\"" {  } { { "Pipeline.v" "EX_MEM\[54\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[17\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[17\]\"" {  } { { "ALU.v" "resultado\[17\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[54\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[53\] Pipeline:PIP1\|EX_MEM\[53\] " "Net \"Pipeline:PIP1\|EX_MEM\[53\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[53\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[53\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[53\]\"" {  } { { "Pipeline.v" "EX_MEM\[53\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[16\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[16\]\"" {  } { { "ALU.v" "resultado\[16\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[53\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[52\] Pipeline:PIP1\|EX_MEM\[52\] " "Net \"Pipeline:PIP1\|EX_MEM\[52\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[52\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[52\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[52\]\"" {  } { { "Pipeline.v" "EX_MEM\[52\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[15\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[15\]\"" {  } { { "ALU.v" "resultado\[15\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[52\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[51\] Pipeline:PIP1\|EX_MEM\[51\] " "Net \"Pipeline:PIP1\|EX_MEM\[51\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[51\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[51\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[51\]\"" {  } { { "Pipeline.v" "EX_MEM\[51\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[14\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[14\]\"" {  } { { "ALU.v" "resultado\[14\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[51\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[50\] Pipeline:PIP1\|EX_MEM\[50\] " "Net \"Pipeline:PIP1\|EX_MEM\[50\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[50\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[50\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[50\]\"" {  } { { "Pipeline.v" "EX_MEM\[50\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[13\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[13\]\"" {  } { { "ALU.v" "resultado\[13\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[50\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[49\] Pipeline:PIP1\|EX_MEM\[49\] " "Net \"Pipeline:PIP1\|EX_MEM\[49\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[49\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[49\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[49\]\"" {  } { { "Pipeline.v" "EX_MEM\[49\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[12\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[12\]\"" {  } { { "ALU.v" "resultado\[12\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[49\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[48\] Pipeline:PIP1\|EX_MEM\[48\] " "Net \"Pipeline:PIP1\|EX_MEM\[48\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[48\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[48\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[48\]\"" {  } { { "Pipeline.v" "EX_MEM\[48\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[11\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[11\]\"" {  } { { "ALU.v" "resultado\[11\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[48\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[47\] Pipeline:PIP1\|EX_MEM\[47\] " "Net \"Pipeline:PIP1\|EX_MEM\[47\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[47\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[47\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[47\]\"" {  } { { "Pipeline.v" "EX_MEM\[47\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[10\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[10\]\"" {  } { { "ALU.v" "resultado\[10\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[47\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[46\] Pipeline:PIP1\|EX_MEM\[46\] " "Net \"Pipeline:PIP1\|EX_MEM\[46\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[46\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[46\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[46\]\"" {  } { { "Pipeline.v" "EX_MEM\[46\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[9\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[9\]\"" {  } { { "ALU.v" "resultado\[9\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[46\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[45\] Pipeline:PIP1\|EX_MEM\[45\] " "Net \"Pipeline:PIP1\|EX_MEM\[45\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[45\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[45\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[45\]\"" {  } { { "Pipeline.v" "EX_MEM\[45\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[8\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[8\]\"" {  } { { "ALU.v" "resultado\[8\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[45\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[44\] Pipeline:PIP1\|EX_MEM\[44\] " "Net \"Pipeline:PIP1\|EX_MEM\[44\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[44\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[44\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[44\]\"" {  } { { "Pipeline.v" "EX_MEM\[44\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[7\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[7\]\"" {  } { { "ALU.v" "resultado\[7\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[44\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[43\] Pipeline:PIP1\|EX_MEM\[43\] " "Net \"Pipeline:PIP1\|EX_MEM\[43\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[43\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[43\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[43\]\"" {  } { { "Pipeline.v" "EX_MEM\[43\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[6\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[6\]\"" {  } { { "ALU.v" "resultado\[6\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[43\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[42\] Pipeline:PIP1\|EX_MEM\[42\] " "Net \"Pipeline:PIP1\|EX_MEM\[42\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[42\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[42\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[42\]\"" {  } { { "Pipeline.v" "EX_MEM\[42\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[5\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[5\]\"" {  } { { "ALU.v" "resultado\[5\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[42\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[41\] Pipeline:PIP1\|EX_MEM\[41\] " "Net \"Pipeline:PIP1\|EX_MEM\[41\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[41\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[41\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[41\]\"" {  } { { "Pipeline.v" "EX_MEM\[41\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[4\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[4\]\"" {  } { { "ALU.v" "resultado\[4\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[41\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[40\] Pipeline:PIP1\|EX_MEM\[40\] " "Net \"Pipeline:PIP1\|EX_MEM\[40\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[40\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[40\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[40\]\"" {  } { { "Pipeline.v" "EX_MEM\[40\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[3\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[3\]\"" {  } { { "ALU.v" "resultado\[3\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[40\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[39\] Pipeline:PIP1\|EX_MEM\[39\] " "Net \"Pipeline:PIP1\|EX_MEM\[39\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[39\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[39\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[39\]\"" {  } { { "Pipeline.v" "EX_MEM\[39\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[2\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[2\]\"" {  } { { "ALU.v" "resultado\[2\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[39\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[38\] Pipeline:PIP1\|EX_MEM\[38\] " "Net \"Pipeline:PIP1\|EX_MEM\[38\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[38\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[38\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[38\]\"" {  } { { "Pipeline.v" "EX_MEM\[38\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[1\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[1\]\"" {  } { { "ALU.v" "resultado\[1\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[38\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[37\] Pipeline:PIP1\|EX_MEM\[37\] " "Net \"Pipeline:PIP1\|EX_MEM\[37\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[37\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[37\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[37\]\"" {  } { { "Pipeline.v" "EX_MEM\[37\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[0\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[0\]\"" {  } { { "ALU.v" "resultado\[0\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[37\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1739394738891 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/output_files/TopDE.map.smsg " "Generated suppressed messages file C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/output_files/TopDE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394739104 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 96 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 96 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739394739658 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 12 18:12:19 2025 " "Processing ended: Wed Feb 12 18:12:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739394739658 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739394739658 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739394739658 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394739658 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 98 s 12 s " "Quartus Prime Full Compilation was unsuccessful. 98 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394740305 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Design Software" 0 -1 1739394719093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739394719093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 12 18:11:59 2025 " "Processing started: Wed Feb 12 18:11:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739394719093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394719093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopDE -c TopDE " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopDE -c TopDE" {  } {  } 0 0 "Command: %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394719093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1739394719493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 1 0 "Analysis & Synthesis" 0 -1 1739394719493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "params.v 0 0 " "Found 0 design units, including 0 entities, in source file params.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394726817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "Controle.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Controle.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394726819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registradores " "Found entity 1: Registradores" {  } { { "Registradores.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394726821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradorimediato.v 1 1 " "Found 1 design units, including 1 entities, in source file geradorimediato.v" { { "Info" "ISGN_ENTITY_NAME" "1 GeradorImediato " "Found entity 1: GeradorImediato" {  } { { "GeradorImediato.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/GeradorImediato.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394726822 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALUControle.v(11) " "Verilog HDL information at ALUControle.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "ALUControle.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALUControle.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 0 0 "Analysis & Synthesis" 0 -1 1739394726824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrole.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControle " "Found entity 1: ALUControle" {  } { { "ALUControle.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALUControle.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394726824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394726826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topde.v 1 1 " "Found 1 design units, including 1 entities, in source file topde.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE " "Found entity 1: TopDE" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394726829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uniciclo.v 1 1 " "Found 1 design units, including 1 entities, in source file uniciclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uniciclo " "Found entity 1: Uniciclo" {  } { { "Uniciclo.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Uniciclo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394726831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiciclo.v 1 1 " "Found 1 design units, including 1 entities, in source file multiciclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiciclo " "Found entity 1: Multiciclo" {  } { { "Multiciclo.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Multiciclo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394726832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pipeline " "Found entity 1: Pipeline" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394726834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv " "Found entity 1: fdiv" {  } { { "fdiv.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/fdiv.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394726836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "decoder7.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/decoder7.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394726837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rami.v 1 1 " "Found 1 design units, including 1 entities, in source file rami.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramI " "Found entity 1: ramI" {  } { { "ramI.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramI.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394726839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramd.v 1 1 " "Found 1 design units, including 1 entities, in source file ramd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramD " "Found entity 1: ramD" {  } { { "ramD.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramD.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394726840 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopDE " "Elaborating entity \"TopDE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 1 0 "Analysis & Synthesis" 0 -1 1739394726862 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..6\] TopDE.v(5) " "Output port \"LEDR\[9..6\]\" at TopDE.v(5) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1739394726864 "|TopDE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv fdiv:FDVI1 " "Elaborating entity \"fdiv\" for hierarchy \"fdiv:FDVI1\"" {  } { { "TopDE.v" "FDVI1" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1739394726870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipeline Pipeline:PIP1 " "Elaborating entity \"Pipeline\" for hierarchy \"Pipeline:PIP1\"" {  } { { "TopDE.v" "PIP1" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1739394726875 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "SaidaULA Pipeline.v(94) " "Verilog HDL warning at Pipeline.v(94): object SaidaULA used but never assigned" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 94 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 1 0 "Analysis & Synthesis" 0 -1 1739394726884 "|TopDE|Pipeline:PIP1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "75 74 Pipeline.v(132) " "Verilog HDL assignment warning at Pipeline.v(132): truncated value with size 75 to match size of target (74)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1739394726886 "|TopDE|Pipeline:PIP1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 71 Pipeline.v(133) " "Verilog HDL assignment warning at Pipeline.v(133): truncated value with size 72 to match size of target (71)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1739394726886 "|TopDE|Pipeline:PIP1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SaidaULA 0 Pipeline.v(94) " "Net \"SaidaULA\" at Pipeline.v(94) has no driver or initial value, using a default initial value '0'" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1739394726890 "|TopDE|Pipeline:PIP1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "estado Pipeline.v(11) " "Output port \"estado\" at Pipeline.v(11) has no driver" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1739394726890 "|TopDE|Pipeline:PIP1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramI Pipeline:PIP1\|ramI:MemC " "Elaborating entity \"ramI\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\"" {  } { { "Pipeline.v" "MemC" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1739394726914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\"" {  } { { "ramI.v" "altsyncram_component" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramI.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1739394726959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\"" {  } { { "ramI.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramI.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1739394726968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component " "Instantiated megafunction \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_text.mif " "Parameter \"init_file\" = \"de1_text.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CODE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""}  } { { "ramI.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramI.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1739394726968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_omq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_omq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_omq1 " "Found entity 1: altsyncram_omq1" {  } { { "db/altsyncram_omq1.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_omq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394727001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394727001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_omq1 Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated " "Elaborating entity \"altsyncram_omq1\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1739394727001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r0h2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r0h2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r0h2 " "Found entity 1: altsyncram_r0h2" {  } { { "db/altsyncram_r0h2.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_r0h2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394727042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394727042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r0h2 Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|altsyncram_r0h2:altsyncram1 " "Elaborating entity \"altsyncram_r0h2\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|altsyncram_r0h2:altsyncram1\"" {  } { { "db/altsyncram_omq1.tdf" "altsyncram1" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_omq1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1739394727042 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1021 1024 0 1 1 " "1021 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "3 1023 " "Addresses ranging from 3 to 1023 are not initialized" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_text.mif" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_text.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1739394727046 ""}  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_text.mif" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_text.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 1 0 "Analysis & Synthesis" 0 -1 1739394727046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_omq1.tdf" "mgl_prim2" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_omq1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1739394727480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_omq1.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_omq1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1739394727494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394727494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394727494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394727494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1129268293 " "Parameter \"NODE_NAME\" = \"1129268293\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394727494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394727494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394727494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394727494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394727494 ""}  } { { "db/altsyncram_omq1.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_omq1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1739394727494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1739394727600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1739394727708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1739394727816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Pipeline:PIP1\|Controle:BlocoDeControle " "Elaborating entity \"Controle\" for hierarchy \"Pipeline:PIP1\|Controle:BlocoDeControle\"" {  } { { "Pipeline.v" "BlocoDeControle" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1739394727856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registradores Pipeline:PIP1\|Registradores:BancoDeRegistradores " "Elaborating entity \"Registradores\" for hierarchy \"Pipeline:PIP1\|Registradores:BancoDeRegistradores\"" {  } { { "Pipeline.v" "BancoDeRegistradores" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1739394727865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeradorImediato Pipeline:PIP1\|GeradorImediato:GeradorDeImediatos " "Elaborating entity \"GeradorImediato\" for hierarchy \"Pipeline:PIP1\|GeradorImediato:GeradorDeImediatos\"" {  } { { "Pipeline.v" "GeradorDeImediatos" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1739394727956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica " "Elaborating entity \"ALU\" for hierarchy \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\"" {  } { { "Pipeline.v" "UnidadeLogicoAritmetica" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1739394727969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControle Pipeline:PIP1\|ALUControle:ControleDaULA " "Elaborating entity \"ALUControle\" for hierarchy \"Pipeline:PIP1\|ALUControle:ControleDaULA\"" {  } { { "Pipeline.v" "ControleDaULA" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1739394727976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramD Pipeline:PIP1\|ramD:MemD " "Elaborating entity \"ramD\" for hierarchy \"Pipeline:PIP1\|ramD:MemD\"" {  } { { "Pipeline.v" "MemD" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1739394727984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\"" {  } { { "ramD.v" "altsyncram_component" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramD.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1739394727995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\"" {  } { { "ramD.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramD.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1739394728004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component " "Instantiated megafunction \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_data.mif " "Parameter \"init_file\" = \"de1_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""}  } { { "ramD.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramD.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1739394728004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_clq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_clq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_clq1 " "Found entity 1: altsyncram_clq1" {  } { { "db/altsyncram_clq1.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_clq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394728037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394728037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_clq1 Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated " "Elaborating entity \"altsyncram_clq1\" for hierarchy \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1739394728037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gvg2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gvg2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gvg2 " "Found entity 1: altsyncram_gvg2" {  } { { "db/altsyncram_gvg2.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_gvg2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394728078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394728078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gvg2 Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|altsyncram_gvg2:altsyncram1 " "Elaborating entity \"altsyncram_gvg2\" for hierarchy \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|altsyncram_gvg2:altsyncram1\"" {  } { { "db/altsyncram_clq1.tdf" "altsyncram1" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_clq1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1739394728078 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1024 1024 0 1 1 " "1024 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "0 1023 " "Addresses ranging from 0 to 1023 are not initialized" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_data.mif" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1739394728081 ""}  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_data.mif" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_data.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 1 0 "Analysis & Synthesis" 0 -1 1739394728081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_clq1.tdf" "mgl_prim2" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_clq1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1739394728101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_clq1.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_clq1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1739394728113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1145132097 " "Parameter \"NODE_NAME\" = \"1145132097\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728113 ""}  } { { "db/altsyncram_clq1.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_clq1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1739394728113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7 decoder7:D0 " "Elaborating entity \"decoder7\" for hierarchy \"decoder7:D0\"" {  } { { "TopDE.v" "D0" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1739394728118 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 1 0 "Analysis & Synthesis" 0 -1 1739394728353 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.02.12.18:12:11 Progress: Loading sldbdf28158/alt_sld_fab_wrapper_hw.tcl " "2025.02.12.18:12:11 Progress: Loading sldbdf28158/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394731409 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394733715 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394733807 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394736666 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394736763 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394736873 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394736991 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394736995 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394736995 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 1 0 "Analysis & Synthesis" 0 -1 1739394737678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbdf28158/alt_sld_fab.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/ip/sldbdf28158/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394737901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394737901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394737979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394737979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394737980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394737980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394738033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394738033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394738105 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394738105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394738105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394738167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394738167 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[68\] Pipeline:PIP1\|EX_MEM\[68\] " "Net \"Pipeline:PIP1\|EX_MEM\[68\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[68\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[68\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[68\]\"" {  } { { "Pipeline.v" "EX_MEM\[68\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[31\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[31\]\"" {  } { { "ALU.v" "resultado\[31\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[68\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[67\] Pipeline:PIP1\|EX_MEM\[67\] " "Net \"Pipeline:PIP1\|EX_MEM\[67\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[67\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[67\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[67\]\"" {  } { { "Pipeline.v" "EX_MEM\[67\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[30\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[30\]\"" {  } { { "ALU.v" "resultado\[30\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[67\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[66\] Pipeline:PIP1\|EX_MEM\[66\] " "Net \"Pipeline:PIP1\|EX_MEM\[66\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[66\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[66\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[66\]\"" {  } { { "Pipeline.v" "EX_MEM\[66\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[29\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[29\]\"" {  } { { "ALU.v" "resultado\[29\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[66\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[65\] Pipeline:PIP1\|EX_MEM\[65\] " "Net \"Pipeline:PIP1\|EX_MEM\[65\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[65\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[65\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[65\]\"" {  } { { "Pipeline.v" "EX_MEM\[65\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[28\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[28\]\"" {  } { { "ALU.v" "resultado\[28\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[65\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[64\] Pipeline:PIP1\|EX_MEM\[64\] " "Net \"Pipeline:PIP1\|EX_MEM\[64\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[64\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[64\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[64\]\"" {  } { { "Pipeline.v" "EX_MEM\[64\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[27\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[27\]\"" {  } { { "ALU.v" "resultado\[27\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[64\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[63\] Pipeline:PIP1\|EX_MEM\[63\] " "Net \"Pipeline:PIP1\|EX_MEM\[63\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[63\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[63\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[63\]\"" {  } { { "Pipeline.v" "EX_MEM\[63\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[26\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[26\]\"" {  } { { "ALU.v" "resultado\[26\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[63\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[62\] Pipeline:PIP1\|EX_MEM\[62\] " "Net \"Pipeline:PIP1\|EX_MEM\[62\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[62\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[62\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[62\]\"" {  } { { "Pipeline.v" "EX_MEM\[62\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[25\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[25\]\"" {  } { { "ALU.v" "resultado\[25\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[62\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[61\] Pipeline:PIP1\|EX_MEM\[61\] " "Net \"Pipeline:PIP1\|EX_MEM\[61\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[61\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[61\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[61\]\"" {  } { { "Pipeline.v" "EX_MEM\[61\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[24\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[24\]\"" {  } { { "ALU.v" "resultado\[24\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[61\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[60\] Pipeline:PIP1\|EX_MEM\[60\] " "Net \"Pipeline:PIP1\|EX_MEM\[60\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[60\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[60\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[60\]\"" {  } { { "Pipeline.v" "EX_MEM\[60\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[23\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[23\]\"" {  } { { "ALU.v" "resultado\[23\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[60\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[59\] Pipeline:PIP1\|EX_MEM\[59\] " "Net \"Pipeline:PIP1\|EX_MEM\[59\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[59\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[59\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[59\]\"" {  } { { "Pipeline.v" "EX_MEM\[59\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[22\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[22\]\"" {  } { { "ALU.v" "resultado\[22\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[59\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[58\] Pipeline:PIP1\|EX_MEM\[58\] " "Net \"Pipeline:PIP1\|EX_MEM\[58\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[58\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[58\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[58\]\"" {  } { { "Pipeline.v" "EX_MEM\[58\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[21\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[21\]\"" {  } { { "ALU.v" "resultado\[21\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[58\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[57\] Pipeline:PIP1\|EX_MEM\[57\] " "Net \"Pipeline:PIP1\|EX_MEM\[57\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[57\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[57\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[57\]\"" {  } { { "Pipeline.v" "EX_MEM\[57\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[20\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[20\]\"" {  } { { "ALU.v" "resultado\[20\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[57\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[56\] Pipeline:PIP1\|EX_MEM\[56\] " "Net \"Pipeline:PIP1\|EX_MEM\[56\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[56\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[56\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[56\]\"" {  } { { "Pipeline.v" "EX_MEM\[56\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[19\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[19\]\"" {  } { { "ALU.v" "resultado\[19\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[56\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[55\] Pipeline:PIP1\|EX_MEM\[55\] " "Net \"Pipeline:PIP1\|EX_MEM\[55\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[55\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[55\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[55\]\"" {  } { { "Pipeline.v" "EX_MEM\[55\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[18\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[18\]\"" {  } { { "ALU.v" "resultado\[18\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[55\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[54\] Pipeline:PIP1\|EX_MEM\[54\] " "Net \"Pipeline:PIP1\|EX_MEM\[54\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[54\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[54\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[54\]\"" {  } { { "Pipeline.v" "EX_MEM\[54\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[17\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[17\]\"" {  } { { "ALU.v" "resultado\[17\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[54\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[53\] Pipeline:PIP1\|EX_MEM\[53\] " "Net \"Pipeline:PIP1\|EX_MEM\[53\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[53\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[53\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[53\]\"" {  } { { "Pipeline.v" "EX_MEM\[53\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[16\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[16\]\"" {  } { { "ALU.v" "resultado\[16\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[53\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[52\] Pipeline:PIP1\|EX_MEM\[52\] " "Net \"Pipeline:PIP1\|EX_MEM\[52\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[52\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[52\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[52\]\"" {  } { { "Pipeline.v" "EX_MEM\[52\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[15\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[15\]\"" {  } { { "ALU.v" "resultado\[15\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[52\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[51\] Pipeline:PIP1\|EX_MEM\[51\] " "Net \"Pipeline:PIP1\|EX_MEM\[51\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[51\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[51\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[51\]\"" {  } { { "Pipeline.v" "EX_MEM\[51\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[14\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[14\]\"" {  } { { "ALU.v" "resultado\[14\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[51\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[50\] Pipeline:PIP1\|EX_MEM\[50\] " "Net \"Pipeline:PIP1\|EX_MEM\[50\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[50\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[50\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[50\]\"" {  } { { "Pipeline.v" "EX_MEM\[50\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[13\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[13\]\"" {  } { { "ALU.v" "resultado\[13\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[50\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[49\] Pipeline:PIP1\|EX_MEM\[49\] " "Net \"Pipeline:PIP1\|EX_MEM\[49\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[49\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[49\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[49\]\"" {  } { { "Pipeline.v" "EX_MEM\[49\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[12\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[12\]\"" {  } { { "ALU.v" "resultado\[12\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[49\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[48\] Pipeline:PIP1\|EX_MEM\[48\] " "Net \"Pipeline:PIP1\|EX_MEM\[48\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[48\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[48\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[48\]\"" {  } { { "Pipeline.v" "EX_MEM\[48\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[11\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[11\]\"" {  } { { "ALU.v" "resultado\[11\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[48\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[47\] Pipeline:PIP1\|EX_MEM\[47\] " "Net \"Pipeline:PIP1\|EX_MEM\[47\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[47\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[47\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[47\]\"" {  } { { "Pipeline.v" "EX_MEM\[47\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[10\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[10\]\"" {  } { { "ALU.v" "resultado\[10\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[47\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[46\] Pipeline:PIP1\|EX_MEM\[46\] " "Net \"Pipeline:PIP1\|EX_MEM\[46\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[46\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[46\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[46\]\"" {  } { { "Pipeline.v" "EX_MEM\[46\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[9\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[9\]\"" {  } { { "ALU.v" "resultado\[9\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[46\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[45\] Pipeline:PIP1\|EX_MEM\[45\] " "Net \"Pipeline:PIP1\|EX_MEM\[45\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[45\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[45\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[45\]\"" {  } { { "Pipeline.v" "EX_MEM\[45\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[8\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[8\]\"" {  } { { "ALU.v" "resultado\[8\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[45\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[44\] Pipeline:PIP1\|EX_MEM\[44\] " "Net \"Pipeline:PIP1\|EX_MEM\[44\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[44\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[44\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[44\]\"" {  } { { "Pipeline.v" "EX_MEM\[44\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[7\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[7\]\"" {  } { { "ALU.v" "resultado\[7\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[44\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[43\] Pipeline:PIP1\|EX_MEM\[43\] " "Net \"Pipeline:PIP1\|EX_MEM\[43\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[43\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[43\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[43\]\"" {  } { { "Pipeline.v" "EX_MEM\[43\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[6\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[6\]\"" {  } { { "ALU.v" "resultado\[6\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[43\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[42\] Pipeline:PIP1\|EX_MEM\[42\] " "Net \"Pipeline:PIP1\|EX_MEM\[42\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[42\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[42\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[42\]\"" {  } { { "Pipeline.v" "EX_MEM\[42\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[5\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[5\]\"" {  } { { "ALU.v" "resultado\[5\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[42\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[41\] Pipeline:PIP1\|EX_MEM\[41\] " "Net \"Pipeline:PIP1\|EX_MEM\[41\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[41\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[41\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[41\]\"" {  } { { "Pipeline.v" "EX_MEM\[41\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[4\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[4\]\"" {  } { { "ALU.v" "resultado\[4\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[41\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[40\] Pipeline:PIP1\|EX_MEM\[40\] " "Net \"Pipeline:PIP1\|EX_MEM\[40\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[40\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[40\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[40\]\"" {  } { { "Pipeline.v" "EX_MEM\[40\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[3\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[3\]\"" {  } { { "ALU.v" "resultado\[3\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[40\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[39\] Pipeline:PIP1\|EX_MEM\[39\] " "Net \"Pipeline:PIP1\|EX_MEM\[39\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[39\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[39\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[39\]\"" {  } { { "Pipeline.v" "EX_MEM\[39\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[2\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[2\]\"" {  } { { "ALU.v" "resultado\[2\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[39\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[38\] Pipeline:PIP1\|EX_MEM\[38\] " "Net \"Pipeline:PIP1\|EX_MEM\[38\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[38\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[38\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[38\]\"" {  } { { "Pipeline.v" "EX_MEM\[38\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[1\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[1\]\"" {  } { { "ALU.v" "resultado\[1\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[38\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[37\] Pipeline:PIP1\|EX_MEM\[37\] " "Net \"Pipeline:PIP1\|EX_MEM\[37\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[37\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[37\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[37\]\"" {  } { { "Pipeline.v" "EX_MEM\[37\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[0\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[0\]\"" {  } { { "ALU.v" "resultado\[0\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[37\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 1 0 "Analysis & Synthesis" 0 -1 1739394738891 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/output_files/TopDE.map.smsg " "Generated suppressed messages file C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/output_files/TopDE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394739104 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 96 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 96 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739394739658 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 12 18:12:19 2025 " "Processing ended: Wed Feb 12 18:12:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739394739658 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739394739658 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739394739658 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Analysis & Synthesis" 0 -1 1739394739658 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739394719093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739394719093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 12 18:11:59 2025 " "Processing started: Wed Feb 12 18:11:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739394719093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394719093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopDE -c TopDE " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopDE -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394719093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739394719493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739394719493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "params.v 0 0 " "Found 0 design units, including 0 entities, in source file params.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394726817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "Controle.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Controle.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394726819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registradores " "Found entity 1: Registradores" {  } { { "Registradores.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394726821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradorimediato.v 1 1 " "Found 1 design units, including 1 entities, in source file geradorimediato.v" { { "Info" "ISGN_ENTITY_NAME" "1 GeradorImediato " "Found entity 1: GeradorImediato" {  } { { "GeradorImediato.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/GeradorImediato.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394726822 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALUControle.v(11) " "Verilog HDL information at ALUControle.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "ALUControle.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALUControle.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1739394726824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrole.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControle " "Found entity 1: ALUControle" {  } { { "ALUControle.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALUControle.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394726824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394726826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topde.v 1 1 " "Found 1 design units, including 1 entities, in source file topde.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE " "Found entity 1: TopDE" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394726829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uniciclo.v 1 1 " "Found 1 design units, including 1 entities, in source file uniciclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uniciclo " "Found entity 1: Uniciclo" {  } { { "Uniciclo.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Uniciclo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394726831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiciclo.v 1 1 " "Found 1 design units, including 1 entities, in source file multiciclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiciclo " "Found entity 1: Multiciclo" {  } { { "Multiciclo.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Multiciclo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394726832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pipeline " "Found entity 1: Pipeline" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394726834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv " "Found entity 1: fdiv" {  } { { "fdiv.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/fdiv.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394726836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "decoder7.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/decoder7.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394726837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rami.v 1 1 " "Found 1 design units, including 1 entities, in source file rami.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramI " "Found entity 1: ramI" {  } { { "ramI.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramI.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394726839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramd.v 1 1 " "Found 1 design units, including 1 entities, in source file ramd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramD " "Found entity 1: ramD" {  } { { "ramD.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramD.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394726840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394726840 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopDE " "Elaborating entity \"TopDE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739394726862 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..6\] TopDE.v(5) " "Output port \"LEDR\[9..6\]\" at TopDE.v(5) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1739394726864 "|TopDE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv fdiv:FDVI1 " "Elaborating entity \"fdiv\" for hierarchy \"fdiv:FDVI1\"" {  } { { "TopDE.v" "FDVI1" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394726870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipeline Pipeline:PIP1 " "Elaborating entity \"Pipeline\" for hierarchy \"Pipeline:PIP1\"" {  } { { "TopDE.v" "PIP1" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394726875 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "SaidaULA Pipeline.v(94) " "Verilog HDL warning at Pipeline.v(94): object SaidaULA used but never assigned" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 94 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1739394726884 "|TopDE|Pipeline:PIP1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "75 74 Pipeline.v(132) " "Verilog HDL assignment warning at Pipeline.v(132): truncated value with size 75 to match size of target (74)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739394726886 "|TopDE|Pipeline:PIP1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 71 Pipeline.v(133) " "Verilog HDL assignment warning at Pipeline.v(133): truncated value with size 72 to match size of target (71)" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739394726886 "|TopDE|Pipeline:PIP1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SaidaULA 0 Pipeline.v(94) " "Net \"SaidaULA\" at Pipeline.v(94) has no driver or initial value, using a default initial value '0'" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1739394726890 "|TopDE|Pipeline:PIP1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "estado Pipeline.v(11) " "Output port \"estado\" at Pipeline.v(11) has no driver" {  } { { "Pipeline.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1739394726890 "|TopDE|Pipeline:PIP1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramI Pipeline:PIP1\|ramI:MemC " "Elaborating entity \"ramI\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\"" {  } { { "Pipeline.v" "MemC" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394726914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\"" {  } { { "ramI.v" "altsyncram_component" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramI.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394726959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\"" {  } { { "ramI.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramI.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394726968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component " "Instantiated megafunction \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_text.mif " "Parameter \"init_file\" = \"de1_text.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CODE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394726968 ""}  } { { "ramI.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramI.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739394726968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_omq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_omq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_omq1 " "Found entity 1: altsyncram_omq1" {  } { { "db/altsyncram_omq1.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_omq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394727001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394727001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_omq1 Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated " "Elaborating entity \"altsyncram_omq1\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394727001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r0h2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r0h2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r0h2 " "Found entity 1: altsyncram_r0h2" {  } { { "db/altsyncram_r0h2.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_r0h2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394727042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394727042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r0h2 Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|altsyncram_r0h2:altsyncram1 " "Elaborating entity \"altsyncram_r0h2\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|altsyncram_r0h2:altsyncram1\"" {  } { { "db/altsyncram_omq1.tdf" "altsyncram1" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_omq1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394727042 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1021 1024 0 1 1 " "1021 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "3 1023 " "Addresses ranging from 3 to 1023 are not initialized" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_text.mif" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_text.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1739394727046 ""}  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_text.mif" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_text.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1739394727046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_omq1.tdf" "mgl_prim2" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_omq1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394727480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_omq1.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_omq1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394727494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394727494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394727494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394727494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1129268293 " "Parameter \"NODE_NAME\" = \"1129268293\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394727494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394727494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394727494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394727494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394727494 ""}  } { { "db/altsyncram_omq1.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_omq1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739394727494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394727600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394727708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Pipeline:PIP1\|ramI:MemC\|altsyncram:altsyncram_component\|altsyncram_omq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394727816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Pipeline:PIP1\|Controle:BlocoDeControle " "Elaborating entity \"Controle\" for hierarchy \"Pipeline:PIP1\|Controle:BlocoDeControle\"" {  } { { "Pipeline.v" "BlocoDeControle" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394727856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registradores Pipeline:PIP1\|Registradores:BancoDeRegistradores " "Elaborating entity \"Registradores\" for hierarchy \"Pipeline:PIP1\|Registradores:BancoDeRegistradores\"" {  } { { "Pipeline.v" "BancoDeRegistradores" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394727865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeradorImediato Pipeline:PIP1\|GeradorImediato:GeradorDeImediatos " "Elaborating entity \"GeradorImediato\" for hierarchy \"Pipeline:PIP1\|GeradorImediato:GeradorDeImediatos\"" {  } { { "Pipeline.v" "GeradorDeImediatos" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394727956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica " "Elaborating entity \"ALU\" for hierarchy \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\"" {  } { { "Pipeline.v" "UnidadeLogicoAritmetica" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394727969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControle Pipeline:PIP1\|ALUControle:ControleDaULA " "Elaborating entity \"ALUControle\" for hierarchy \"Pipeline:PIP1\|ALUControle:ControleDaULA\"" {  } { { "Pipeline.v" "ControleDaULA" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394727976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramD Pipeline:PIP1\|ramD:MemD " "Elaborating entity \"ramD\" for hierarchy \"Pipeline:PIP1\|ramD:MemD\"" {  } { { "Pipeline.v" "MemD" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394727984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\"" {  } { { "ramD.v" "altsyncram_component" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramD.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394727995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\"" {  } { { "ramD.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramD.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394728004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component " "Instantiated megafunction \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_data.mif " "Parameter \"init_file\" = \"de1_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728004 ""}  } { { "ramD.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ramD.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739394728004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_clq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_clq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_clq1 " "Found entity 1: altsyncram_clq1" {  } { { "db/altsyncram_clq1.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_clq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394728037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394728037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_clq1 Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated " "Elaborating entity \"altsyncram_clq1\" for hierarchy \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394728037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gvg2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gvg2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gvg2 " "Found entity 1: altsyncram_gvg2" {  } { { "db/altsyncram_gvg2.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_gvg2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394728078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394728078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gvg2 Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|altsyncram_gvg2:altsyncram1 " "Elaborating entity \"altsyncram_gvg2\" for hierarchy \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|altsyncram_gvg2:altsyncram1\"" {  } { { "db/altsyncram_clq1.tdf" "altsyncram1" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_clq1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394728078 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1024 1024 0 1 1 " "1024 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "0 1023 " "Addresses ranging from 0 to 1023 are not initialized" {  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_data.mif" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1739394728081 ""}  } { { "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_data.mif" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/de1_data.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1739394728081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_clq1.tdf" "mgl_prim2" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_clq1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394728101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_clq1.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_clq1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394728113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Pipeline:PIP1\|ramD:MemD\|altsyncram:altsyncram_component\|altsyncram_clq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1145132097 " "Parameter \"NODE_NAME\" = \"1145132097\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739394728113 ""}  } { { "db/altsyncram_clq1.tdf" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/altsyncram_clq1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739394728113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7 decoder7:D0 " "Elaborating entity \"decoder7\" for hierarchy \"decoder7:D0\"" {  } { { "TopDE.v" "D0" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/TopDE.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739394728118 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1739394728353 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.02.12.18:12:11 Progress: Loading sldbdf28158/alt_sld_fab_wrapper_hw.tcl " "2025.02.12.18:12:11 Progress: Loading sldbdf28158/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394731409 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394733715 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394733807 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394736666 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394736763 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394736873 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394736991 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394736995 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394736995 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1739394737678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbdf28158/alt_sld_fab.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/ip/sldbdf28158/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394737901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394737901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394737979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394737979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394737980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394737980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394738033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394738033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394738105 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394738105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394738105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739394738167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394738167 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[68\] Pipeline:PIP1\|EX_MEM\[68\] " "Net \"Pipeline:PIP1\|EX_MEM\[68\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[68\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[68\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[68\]\"" {  } { { "Pipeline.v" "EX_MEM\[68\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[31\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[31\]\"" {  } { { "ALU.v" "resultado\[31\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[68\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[67\] Pipeline:PIP1\|EX_MEM\[67\] " "Net \"Pipeline:PIP1\|EX_MEM\[67\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[67\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[67\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[67\]\"" {  } { { "Pipeline.v" "EX_MEM\[67\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[30\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[30\]\"" {  } { { "ALU.v" "resultado\[30\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[67\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[66\] Pipeline:PIP1\|EX_MEM\[66\] " "Net \"Pipeline:PIP1\|EX_MEM\[66\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[66\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[66\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[66\]\"" {  } { { "Pipeline.v" "EX_MEM\[66\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[29\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[29\]\"" {  } { { "ALU.v" "resultado\[29\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[66\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[65\] Pipeline:PIP1\|EX_MEM\[65\] " "Net \"Pipeline:PIP1\|EX_MEM\[65\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[65\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[65\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[65\]\"" {  } { { "Pipeline.v" "EX_MEM\[65\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[28\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[28\]\"" {  } { { "ALU.v" "resultado\[28\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[65\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[64\] Pipeline:PIP1\|EX_MEM\[64\] " "Net \"Pipeline:PIP1\|EX_MEM\[64\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[64\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[64\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[64\]\"" {  } { { "Pipeline.v" "EX_MEM\[64\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[27\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[27\]\"" {  } { { "ALU.v" "resultado\[27\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[64\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[63\] Pipeline:PIP1\|EX_MEM\[63\] " "Net \"Pipeline:PIP1\|EX_MEM\[63\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[63\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[63\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[63\]\"" {  } { { "Pipeline.v" "EX_MEM\[63\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[26\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[26\]\"" {  } { { "ALU.v" "resultado\[26\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[63\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[62\] Pipeline:PIP1\|EX_MEM\[62\] " "Net \"Pipeline:PIP1\|EX_MEM\[62\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[62\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[62\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[62\]\"" {  } { { "Pipeline.v" "EX_MEM\[62\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[25\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[25\]\"" {  } { { "ALU.v" "resultado\[25\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[62\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[61\] Pipeline:PIP1\|EX_MEM\[61\] " "Net \"Pipeline:PIP1\|EX_MEM\[61\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[61\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[61\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[61\]\"" {  } { { "Pipeline.v" "EX_MEM\[61\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[24\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[24\]\"" {  } { { "ALU.v" "resultado\[24\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[61\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[60\] Pipeline:PIP1\|EX_MEM\[60\] " "Net \"Pipeline:PIP1\|EX_MEM\[60\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[60\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[60\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[60\]\"" {  } { { "Pipeline.v" "EX_MEM\[60\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[23\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[23\]\"" {  } { { "ALU.v" "resultado\[23\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[60\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[59\] Pipeline:PIP1\|EX_MEM\[59\] " "Net \"Pipeline:PIP1\|EX_MEM\[59\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[59\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[59\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[59\]\"" {  } { { "Pipeline.v" "EX_MEM\[59\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[22\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[22\]\"" {  } { { "ALU.v" "resultado\[22\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[59\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[58\] Pipeline:PIP1\|EX_MEM\[58\] " "Net \"Pipeline:PIP1\|EX_MEM\[58\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[58\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[58\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[58\]\"" {  } { { "Pipeline.v" "EX_MEM\[58\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[21\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[21\]\"" {  } { { "ALU.v" "resultado\[21\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[58\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[57\] Pipeline:PIP1\|EX_MEM\[57\] " "Net \"Pipeline:PIP1\|EX_MEM\[57\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[57\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[57\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[57\]\"" {  } { { "Pipeline.v" "EX_MEM\[57\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[20\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[20\]\"" {  } { { "ALU.v" "resultado\[20\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[57\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[56\] Pipeline:PIP1\|EX_MEM\[56\] " "Net \"Pipeline:PIP1\|EX_MEM\[56\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[56\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[56\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[56\]\"" {  } { { "Pipeline.v" "EX_MEM\[56\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[19\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[19\]\"" {  } { { "ALU.v" "resultado\[19\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[56\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[55\] Pipeline:PIP1\|EX_MEM\[55\] " "Net \"Pipeline:PIP1\|EX_MEM\[55\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[55\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[55\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[55\]\"" {  } { { "Pipeline.v" "EX_MEM\[55\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[18\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[18\]\"" {  } { { "ALU.v" "resultado\[18\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[55\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[54\] Pipeline:PIP1\|EX_MEM\[54\] " "Net \"Pipeline:PIP1\|EX_MEM\[54\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[54\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[54\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[54\]\"" {  } { { "Pipeline.v" "EX_MEM\[54\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[17\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[17\]\"" {  } { { "ALU.v" "resultado\[17\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[54\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[53\] Pipeline:PIP1\|EX_MEM\[53\] " "Net \"Pipeline:PIP1\|EX_MEM\[53\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[53\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[53\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[53\]\"" {  } { { "Pipeline.v" "EX_MEM\[53\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[16\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[16\]\"" {  } { { "ALU.v" "resultado\[16\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[53\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[52\] Pipeline:PIP1\|EX_MEM\[52\] " "Net \"Pipeline:PIP1\|EX_MEM\[52\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[52\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[52\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[52\]\"" {  } { { "Pipeline.v" "EX_MEM\[52\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[15\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[15\]\"" {  } { { "ALU.v" "resultado\[15\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[52\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[51\] Pipeline:PIP1\|EX_MEM\[51\] " "Net \"Pipeline:PIP1\|EX_MEM\[51\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[51\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[51\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[51\]\"" {  } { { "Pipeline.v" "EX_MEM\[51\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[14\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[14\]\"" {  } { { "ALU.v" "resultado\[14\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[51\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[50\] Pipeline:PIP1\|EX_MEM\[50\] " "Net \"Pipeline:PIP1\|EX_MEM\[50\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[50\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[50\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[50\]\"" {  } { { "Pipeline.v" "EX_MEM\[50\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[13\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[13\]\"" {  } { { "ALU.v" "resultado\[13\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[50\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[49\] Pipeline:PIP1\|EX_MEM\[49\] " "Net \"Pipeline:PIP1\|EX_MEM\[49\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[49\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[49\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[49\]\"" {  } { { "Pipeline.v" "EX_MEM\[49\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[12\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[12\]\"" {  } { { "ALU.v" "resultado\[12\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738888 ""}  } { { "Pipeline.v" "EX_MEM\[49\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738888 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[48\] Pipeline:PIP1\|EX_MEM\[48\] " "Net \"Pipeline:PIP1\|EX_MEM\[48\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[48\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[48\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[48\]\"" {  } { { "Pipeline.v" "EX_MEM\[48\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[11\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[11\]\"" {  } { { "ALU.v" "resultado\[11\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[48\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[47\] Pipeline:PIP1\|EX_MEM\[47\] " "Net \"Pipeline:PIP1\|EX_MEM\[47\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[47\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[47\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[47\]\"" {  } { { "Pipeline.v" "EX_MEM\[47\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[10\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[10\]\"" {  } { { "ALU.v" "resultado\[10\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[47\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[46\] Pipeline:PIP1\|EX_MEM\[46\] " "Net \"Pipeline:PIP1\|EX_MEM\[46\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[46\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[46\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[46\]\"" {  } { { "Pipeline.v" "EX_MEM\[46\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[9\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[9\]\"" {  } { { "ALU.v" "resultado\[9\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[46\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[45\] Pipeline:PIP1\|EX_MEM\[45\] " "Net \"Pipeline:PIP1\|EX_MEM\[45\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[45\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[45\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[45\]\"" {  } { { "Pipeline.v" "EX_MEM\[45\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[8\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[8\]\"" {  } { { "ALU.v" "resultado\[8\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[45\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[44\] Pipeline:PIP1\|EX_MEM\[44\] " "Net \"Pipeline:PIP1\|EX_MEM\[44\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[44\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[44\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[44\]\"" {  } { { "Pipeline.v" "EX_MEM\[44\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[7\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[7\]\"" {  } { { "ALU.v" "resultado\[7\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[44\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[43\] Pipeline:PIP1\|EX_MEM\[43\] " "Net \"Pipeline:PIP1\|EX_MEM\[43\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[43\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[43\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[43\]\"" {  } { { "Pipeline.v" "EX_MEM\[43\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[6\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[6\]\"" {  } { { "ALU.v" "resultado\[6\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[43\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[42\] Pipeline:PIP1\|EX_MEM\[42\] " "Net \"Pipeline:PIP1\|EX_MEM\[42\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[42\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[42\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[42\]\"" {  } { { "Pipeline.v" "EX_MEM\[42\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[5\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[5\]\"" {  } { { "ALU.v" "resultado\[5\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[42\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[41\] Pipeline:PIP1\|EX_MEM\[41\] " "Net \"Pipeline:PIP1\|EX_MEM\[41\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[41\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[41\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[41\]\"" {  } { { "Pipeline.v" "EX_MEM\[41\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[4\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[4\]\"" {  } { { "ALU.v" "resultado\[4\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[41\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[40\] Pipeline:PIP1\|EX_MEM\[40\] " "Net \"Pipeline:PIP1\|EX_MEM\[40\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[40\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[40\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[40\]\"" {  } { { "Pipeline.v" "EX_MEM\[40\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[3\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[3\]\"" {  } { { "ALU.v" "resultado\[3\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[40\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[39\] Pipeline:PIP1\|EX_MEM\[39\] " "Net \"Pipeline:PIP1\|EX_MEM\[39\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[39\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[39\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[39\]\"" {  } { { "Pipeline.v" "EX_MEM\[39\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[2\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[2\]\"" {  } { { "ALU.v" "resultado\[2\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[39\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[38\] Pipeline:PIP1\|EX_MEM\[38\] " "Net \"Pipeline:PIP1\|EX_MEM\[38\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[38\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[38\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[38\]\"" {  } { { "Pipeline.v" "EX_MEM\[38\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[1\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[1\]\"" {  } { { "ALU.v" "resultado\[1\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[38\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[37\] Pipeline:PIP1\|EX_MEM\[37\] " "Net \"Pipeline:PIP1\|EX_MEM\[37\]\", which fans out to \"Pipeline:PIP1\|EX_MEM\[37\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|EX_MEM\[37\] " "Net is fed by \"Pipeline:PIP1\|EX_MEM\[37\]\"" {  } { { "Pipeline.v" "EX_MEM\[37\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[0\] " "Net is fed by \"Pipeline:PIP1\|ALU:UnidadeLogicoAritmetica\|resultado\[0\]\"" {  } { { "ALU.v" "resultado\[0\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1739394738889 ""}  } { { "Pipeline.v" "EX_MEM\[37\]" { Text "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Pipeline.v" 123 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1739394738889 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1739394738891 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/output_files/TopDE.map.smsg " "Generated suppressed messages file C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/output_files/TopDE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394739104 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 96 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 96 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739394739658 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 12 18:12:19 2025 " "Processing ended: Wed Feb 12 18:12:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739394739658 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739394739658 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739394739658 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739394739658 ""}
