`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2018/05/19 21:10:53
// Design Name: 
// Module Name: DataMemory
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module DataMemory(
    input CLK,
    input [31:0] address,
    input [31:0] writeData, // [31:24], [23:16], [15:8], [7:0]
    input nRD, // ä¸?ï¼?æ­£å¸¸è¯»ï¼› ä¸?,è¾“å‡ºé«˜ç»„æ€?
    input nWR, // ä¸?ï¼?å†™ï¼› ä¸?ï¼?æ— æ“ä½?
    output [31:0] Dataout
    );
    
    reg [7:0] ram [0:60]; // å­˜å‚¨å™¨å®šä¹‰å¿…é¡»ç”¨regç±»å‹
    
    // è¯?
    assign Dataout[7:0] = (nRD==1)?ram[address + 3]:8'bz; // z ä¸ºé«˜é˜»æ?
    assign Dataout[15:8] = (nRD==1)?ram[address + 2]:8'bz;
    assign Dataout[23:16] = (nRD==1)?ram[address + 1]:8'bz;
    assign Dataout[31:24] = (nRD==1)?ram[address ]:8'bz;
    
    // å†?
    always@( negedge CLK ) begin // ç”¨æ—¶é’Ÿä¸‹é™æ²¿è§¦å‘å†™å­˜å‚¨å™¨ï¼?ä¸ªä¾‹
        if( nWR == 1 ) begin
            ram[address] = writeData[31:24];
            ram[address+1] = writeData[23:16];
            ram[address+2] = writeData[15:8];
            ram[address+3] = writeData[7:0];
        end
    end
    
endmodule
