Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Dec  7 12:48:42 2025
| Host         : pc-Warre running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file space_invaders_control_sets_placed.rpt
| Design       : space_invaders
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   100 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |             192 |           68 |
| No           | Yes                   | No                     |              12 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             141 |           58 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+------------------------------+-----------------------+------------------+----------------+
|         Clock Signal        |         Enable Signal        |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-----------------------------+------------------------------+-----------------------+------------------+----------------+
|  clk_wiz_inst/inst/clk_out1 | deb_s/btn_out_i_1__1_n_0     | enemy_inst/AR[0]      |                1 |              1 |
|  clk_wiz_inst/inst/clk_out1 | deb_l/btn_out_i_1_n_0        | enemy_inst/AR[0]      |                1 |              1 |
|  clk_wiz_inst/inst/clk_out1 | deb_r/btn_out_i_1__0_n_0     | enemy_inst/AR[0]      |                1 |              1 |
|  clk_wiz_inst/inst/clk_out1 |                              |                       |                2 |              3 |
|  clk_wiz_inst/inst/clk_out1 |                              | vga_sync_inst/SS[0]   |                2 |              5 |
|  clk_wiz_inst/inst/clk_out1 |                              | game_logic_inst/SR[0] |                2 |              7 |
|  clk_wiz_inst/inst/clk_out1 | enemy_inst/ey[8]_i_1_n_0     | enemy_inst/AR[0]      |                3 |              7 |
|  clk_wiz_inst/inst/clk_out1 | bullet_inst/by[8]_i_1__0_n_0 | enemy_inst/AR[0]      |                2 |              7 |
|  clk_wiz_inst/inst/clk_out1 | player_inst/x_pos            | enemy_inst/AR[0]      |                5 |              9 |
|  clk_wiz_inst/inst/clk_out1 | enemy_bullet_inst/by         | enemy_inst/AR[0]      |                4 |              9 |
|  clk_wiz_inst/inst/clk_out1 | enemy_inst/ex[2]_2           | enemy_inst/AR[0]      |                4 |             10 |
|  clk_wiz_inst/inst/clk_out1 | enemy_inst/ex[0]_0           | enemy_inst/AR[0]      |                4 |             10 |
|  clk_wiz_inst/inst/clk_out1 | enemy_inst/ex[1]_1           | enemy_inst/AR[0]      |                4 |             10 |
|  clk_wiz_inst/inst/clk_out1 | enemy_inst/ex[3]_3           | enemy_inst/AR[0]      |                4 |             10 |
|  clk_wiz_inst/inst/clk_out1 | enemy_inst/ex[4]_4           | enemy_inst/AR[0]      |                4 |             10 |
|  clk_wiz_inst/inst/clk_out1 | enemy_inst/E[0]              | enemy_inst/AR[0]      |                6 |             10 |
|  clk_wiz_inst/inst/clk_out1 | bullet_inst/bx               | enemy_inst/AR[0]      |                3 |             10 |
|  clk_wiz_inst/inst/clk_out1 | vga_sync_inst/vcount         | enemy_inst/AR[0]      |                6 |             10 |
|  clk_wiz_inst/inst/clk_out1 | game_logic_inst/p_3_in       | enemy_inst/AR[0]      |                6 |             26 |
|  clk_wiz_inst/inst/clk_out1 |                              | enemy_inst/AR[0]      |               68 |            192 |
+-----------------------------+------------------------------+-----------------------+------------------+----------------+


