<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/channel.rs`."><title>channel.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-46f98efaafac5295.ttf.woff2,FiraSans-Regular-018c141bf0843ffd.woff2,FiraSans-Medium-8f9a781e4970d388.woff2,SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2,SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../static.files/rustdoc-b0742ba02757f159.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="imxrt_dma" data-themes="" data-resource-suffix="" data-rustdoc-version="1.83.0 (90b35a623 2024-11-26)" data-channel="1.83.0" data-search-js="search-f0d225181b97f9a4.js" data-settings-js="settings-805db61a62df4bd2.js" ><script src="../../static.files/storage-1d39b6787ed640ff.js"></script><script defer src="../../static.files/src-script-e66d777a5a92e9b2.js"></script><script defer src="../../src-files.js"></script><script defer src="../../static.files/main-f070b9041d14864c.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-0111fcff984fae8f.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">imxrt_dma/</div>channel.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap"><div data-nosnippet><pre class="src-line-numbers">
<a href="#1" id="1">1</a>
<a href="#2" id="2">2</a>
<a href="#3" id="3">3</a>
<a href="#4" id="4">4</a>
<a href="#5" id="5">5</a>
<a href="#6" id="6">6</a>
<a href="#7" id="7">7</a>
<a href="#8" id="8">8</a>
<a href="#9" id="9">9</a>
<a href="#10" id="10">10</a>
<a href="#11" id="11">11</a>
<a href="#12" id="12">12</a>
<a href="#13" id="13">13</a>
<a href="#14" id="14">14</a>
<a href="#15" id="15">15</a>
<a href="#16" id="16">16</a>
<a href="#17" id="17">17</a>
<a href="#18" id="18">18</a>
<a href="#19" id="19">19</a>
<a href="#20" id="20">20</a>
<a href="#21" id="21">21</a>
<a href="#22" id="22">22</a>
<a href="#23" id="23">23</a>
<a href="#24" id="24">24</a>
<a href="#25" id="25">25</a>
<a href="#26" id="26">26</a>
<a href="#27" id="27">27</a>
<a href="#28" id="28">28</a>
<a href="#29" id="29">29</a>
<a href="#30" id="30">30</a>
<a href="#31" id="31">31</a>
<a href="#32" id="32">32</a>
<a href="#33" id="33">33</a>
<a href="#34" id="34">34</a>
<a href="#35" id="35">35</a>
<a href="#36" id="36">36</a>
<a href="#37" id="37">37</a>
<a href="#38" id="38">38</a>
<a href="#39" id="39">39</a>
<a href="#40" id="40">40</a>
<a href="#41" id="41">41</a>
<a href="#42" id="42">42</a>
<a href="#43" id="43">43</a>
<a href="#44" id="44">44</a>
<a href="#45" id="45">45</a>
<a href="#46" id="46">46</a>
<a href="#47" id="47">47</a>
<a href="#48" id="48">48</a>
<a href="#49" id="49">49</a>
<a href="#50" id="50">50</a>
<a href="#51" id="51">51</a>
<a href="#52" id="52">52</a>
<a href="#53" id="53">53</a>
<a href="#54" id="54">54</a>
<a href="#55" id="55">55</a>
<a href="#56" id="56">56</a>
<a href="#57" id="57">57</a>
<a href="#58" id="58">58</a>
<a href="#59" id="59">59</a>
<a href="#60" id="60">60</a>
<a href="#61" id="61">61</a>
<a href="#62" id="62">62</a>
<a href="#63" id="63">63</a>
<a href="#64" id="64">64</a>
<a href="#65" id="65">65</a>
<a href="#66" id="66">66</a>
<a href="#67" id="67">67</a>
<a href="#68" id="68">68</a>
<a href="#69" id="69">69</a>
<a href="#70" id="70">70</a>
<a href="#71" id="71">71</a>
<a href="#72" id="72">72</a>
<a href="#73" id="73">73</a>
<a href="#74" id="74">74</a>
<a href="#75" id="75">75</a>
<a href="#76" id="76">76</a>
<a href="#77" id="77">77</a>
<a href="#78" id="78">78</a>
<a href="#79" id="79">79</a>
<a href="#80" id="80">80</a>
<a href="#81" id="81">81</a>
<a href="#82" id="82">82</a>
<a href="#83" id="83">83</a>
<a href="#84" id="84">84</a>
<a href="#85" id="85">85</a>
<a href="#86" id="86">86</a>
<a href="#87" id="87">87</a>
<a href="#88" id="88">88</a>
<a href="#89" id="89">89</a>
<a href="#90" id="90">90</a>
<a href="#91" id="91">91</a>
<a href="#92" id="92">92</a>
<a href="#93" id="93">93</a>
<a href="#94" id="94">94</a>
<a href="#95" id="95">95</a>
<a href="#96" id="96">96</a>
<a href="#97" id="97">97</a>
<a href="#98" id="98">98</a>
<a href="#99" id="99">99</a>
<a href="#100" id="100">100</a>
<a href="#101" id="101">101</a>
<a href="#102" id="102">102</a>
<a href="#103" id="103">103</a>
<a href="#104" id="104">104</a>
<a href="#105" id="105">105</a>
<a href="#106" id="106">106</a>
<a href="#107" id="107">107</a>
<a href="#108" id="108">108</a>
<a href="#109" id="109">109</a>
<a href="#110" id="110">110</a>
<a href="#111" id="111">111</a>
<a href="#112" id="112">112</a>
<a href="#113" id="113">113</a>
<a href="#114" id="114">114</a>
<a href="#115" id="115">115</a>
<a href="#116" id="116">116</a>
<a href="#117" id="117">117</a>
<a href="#118" id="118">118</a>
<a href="#119" id="119">119</a>
<a href="#120" id="120">120</a>
<a href="#121" id="121">121</a>
<a href="#122" id="122">122</a>
<a href="#123" id="123">123</a>
<a href="#124" id="124">124</a>
<a href="#125" id="125">125</a>
<a href="#126" id="126">126</a>
<a href="#127" id="127">127</a>
<a href="#128" id="128">128</a>
<a href="#129" id="129">129</a>
<a href="#130" id="130">130</a>
<a href="#131" id="131">131</a>
<a href="#132" id="132">132</a>
<a href="#133" id="133">133</a>
<a href="#134" id="134">134</a>
<a href="#135" id="135">135</a>
<a href="#136" id="136">136</a>
<a href="#137" id="137">137</a>
<a href="#138" id="138">138</a>
<a href="#139" id="139">139</a>
<a href="#140" id="140">140</a>
<a href="#141" id="141">141</a>
<a href="#142" id="142">142</a>
<a href="#143" id="143">143</a>
<a href="#144" id="144">144</a>
<a href="#145" id="145">145</a>
<a href="#146" id="146">146</a>
<a href="#147" id="147">147</a>
<a href="#148" id="148">148</a>
<a href="#149" id="149">149</a>
<a href="#150" id="150">150</a>
<a href="#151" id="151">151</a>
<a href="#152" id="152">152</a>
<a href="#153" id="153">153</a>
<a href="#154" id="154">154</a>
<a href="#155" id="155">155</a>
<a href="#156" id="156">156</a>
<a href="#157" id="157">157</a>
<a href="#158" id="158">158</a>
<a href="#159" id="159">159</a>
<a href="#160" id="160">160</a>
<a href="#161" id="161">161</a>
<a href="#162" id="162">162</a>
<a href="#163" id="163">163</a>
<a href="#164" id="164">164</a>
<a href="#165" id="165">165</a>
<a href="#166" id="166">166</a>
<a href="#167" id="167">167</a>
<a href="#168" id="168">168</a>
<a href="#169" id="169">169</a>
<a href="#170" id="170">170</a>
<a href="#171" id="171">171</a>
<a href="#172" id="172">172</a>
<a href="#173" id="173">173</a>
<a href="#174" id="174">174</a>
<a href="#175" id="175">175</a>
<a href="#176" id="176">176</a>
<a href="#177" id="177">177</a>
<a href="#178" id="178">178</a>
<a href="#179" id="179">179</a>
<a href="#180" id="180">180</a>
<a href="#181" id="181">181</a>
<a href="#182" id="182">182</a>
<a href="#183" id="183">183</a>
<a href="#184" id="184">184</a>
<a href="#185" id="185">185</a>
<a href="#186" id="186">186</a>
<a href="#187" id="187">187</a>
<a href="#188" id="188">188</a>
<a href="#189" id="189">189</a>
<a href="#190" id="190">190</a>
<a href="#191" id="191">191</a>
<a href="#192" id="192">192</a>
<a href="#193" id="193">193</a>
<a href="#194" id="194">194</a>
<a href="#195" id="195">195</a>
<a href="#196" id="196">196</a>
<a href="#197" id="197">197</a>
<a href="#198" id="198">198</a>
<a href="#199" id="199">199</a>
<a href="#200" id="200">200</a>
<a href="#201" id="201">201</a>
<a href="#202" id="202">202</a>
<a href="#203" id="203">203</a>
<a href="#204" id="204">204</a>
<a href="#205" id="205">205</a>
<a href="#206" id="206">206</a>
<a href="#207" id="207">207</a>
<a href="#208" id="208">208</a>
<a href="#209" id="209">209</a>
<a href="#210" id="210">210</a>
<a href="#211" id="211">211</a>
<a href="#212" id="212">212</a>
<a href="#213" id="213">213</a>
<a href="#214" id="214">214</a>
<a href="#215" id="215">215</a>
<a href="#216" id="216">216</a>
<a href="#217" id="217">217</a>
<a href="#218" id="218">218</a>
<a href="#219" id="219">219</a>
<a href="#220" id="220">220</a>
<a href="#221" id="221">221</a>
<a href="#222" id="222">222</a>
<a href="#223" id="223">223</a>
<a href="#224" id="224">224</a>
<a href="#225" id="225">225</a>
<a href="#226" id="226">226</a>
<a href="#227" id="227">227</a>
<a href="#228" id="228">228</a>
<a href="#229" id="229">229</a>
<a href="#230" id="230">230</a>
<a href="#231" id="231">231</a>
<a href="#232" id="232">232</a>
<a href="#233" id="233">233</a>
<a href="#234" id="234">234</a>
<a href="#235" id="235">235</a>
<a href="#236" id="236">236</a>
<a href="#237" id="237">237</a>
<a href="#238" id="238">238</a>
<a href="#239" id="239">239</a>
<a href="#240" id="240">240</a>
<a href="#241" id="241">241</a>
<a href="#242" id="242">242</a>
<a href="#243" id="243">243</a>
<a href="#244" id="244">244</a>
<a href="#245" id="245">245</a>
<a href="#246" id="246">246</a>
<a href="#247" id="247">247</a>
<a href="#248" id="248">248</a>
<a href="#249" id="249">249</a>
<a href="#250" id="250">250</a>
<a href="#251" id="251">251</a>
<a href="#252" id="252">252</a>
<a href="#253" id="253">253</a>
<a href="#254" id="254">254</a>
<a href="#255" id="255">255</a>
<a href="#256" id="256">256</a>
<a href="#257" id="257">257</a>
<a href="#258" id="258">258</a>
<a href="#259" id="259">259</a>
<a href="#260" id="260">260</a>
<a href="#261" id="261">261</a>
<a href="#262" id="262">262</a>
<a href="#263" id="263">263</a>
<a href="#264" id="264">264</a>
<a href="#265" id="265">265</a>
<a href="#266" id="266">266</a>
<a href="#267" id="267">267</a>
<a href="#268" id="268">268</a>
<a href="#269" id="269">269</a>
<a href="#270" id="270">270</a>
<a href="#271" id="271">271</a>
<a href="#272" id="272">272</a>
<a href="#273" id="273">273</a>
<a href="#274" id="274">274</a>
<a href="#275" id="275">275</a>
<a href="#276" id="276">276</a>
<a href="#277" id="277">277</a>
<a href="#278" id="278">278</a>
<a href="#279" id="279">279</a>
<a href="#280" id="280">280</a>
<a href="#281" id="281">281</a>
<a href="#282" id="282">282</a>
<a href="#283" id="283">283</a>
<a href="#284" id="284">284</a>
<a href="#285" id="285">285</a>
<a href="#286" id="286">286</a>
<a href="#287" id="287">287</a>
<a href="#288" id="288">288</a>
<a href="#289" id="289">289</a>
<a href="#290" id="290">290</a>
<a href="#291" id="291">291</a>
<a href="#292" id="292">292</a>
<a href="#293" id="293">293</a>
<a href="#294" id="294">294</a>
<a href="#295" id="295">295</a>
<a href="#296" id="296">296</a>
<a href="#297" id="297">297</a>
<a href="#298" id="298">298</a>
<a href="#299" id="299">299</a>
<a href="#300" id="300">300</a>
<a href="#301" id="301">301</a>
<a href="#302" id="302">302</a>
<a href="#303" id="303">303</a>
<a href="#304" id="304">304</a>
<a href="#305" id="305">305</a>
<a href="#306" id="306">306</a>
<a href="#307" id="307">307</a>
<a href="#308" id="308">308</a>
<a href="#309" id="309">309</a>
<a href="#310" id="310">310</a>
<a href="#311" id="311">311</a>
<a href="#312" id="312">312</a>
<a href="#313" id="313">313</a>
<a href="#314" id="314">314</a>
<a href="#315" id="315">315</a>
<a href="#316" id="316">316</a>
<a href="#317" id="317">317</a>
<a href="#318" id="318">318</a>
<a href="#319" id="319">319</a>
<a href="#320" id="320">320</a>
<a href="#321" id="321">321</a>
<a href="#322" id="322">322</a>
<a href="#323" id="323">323</a>
<a href="#324" id="324">324</a>
<a href="#325" id="325">325</a>
<a href="#326" id="326">326</a>
<a href="#327" id="327">327</a>
<a href="#328" id="328">328</a>
<a href="#329" id="329">329</a>
<a href="#330" id="330">330</a>
<a href="#331" id="331">331</a>
<a href="#332" id="332">332</a>
<a href="#333" id="333">333</a>
<a href="#334" id="334">334</a>
<a href="#335" id="335">335</a>
<a href="#336" id="336">336</a>
<a href="#337" id="337">337</a>
<a href="#338" id="338">338</a>
<a href="#339" id="339">339</a>
<a href="#340" id="340">340</a>
<a href="#341" id="341">341</a>
<a href="#342" id="342">342</a>
<a href="#343" id="343">343</a>
<a href="#344" id="344">344</a>
<a href="#345" id="345">345</a>
<a href="#346" id="346">346</a>
<a href="#347" id="347">347</a>
<a href="#348" id="348">348</a>
<a href="#349" id="349">349</a>
<a href="#350" id="350">350</a>
<a href="#351" id="351">351</a>
<a href="#352" id="352">352</a>
<a href="#353" id="353">353</a>
<a href="#354" id="354">354</a>
<a href="#355" id="355">355</a>
<a href="#356" id="356">356</a>
<a href="#357" id="357">357</a>
<a href="#358" id="358">358</a>
<a href="#359" id="359">359</a>
<a href="#360" id="360">360</a>
<a href="#361" id="361">361</a>
<a href="#362" id="362">362</a>
<a href="#363" id="363">363</a>
<a href="#364" id="364">364</a>
<a href="#365" id="365">365</a>
<a href="#366" id="366">366</a>
<a href="#367" id="367">367</a>
<a href="#368" id="368">368</a>
<a href="#369" id="369">369</a>
<a href="#370" id="370">370</a>
<a href="#371" id="371">371</a>
<a href="#372" id="372">372</a>
<a href="#373" id="373">373</a>
<a href="#374" id="374">374</a>
<a href="#375" id="375">375</a>
<a href="#376" id="376">376</a>
<a href="#377" id="377">377</a>
<a href="#378" id="378">378</a>
<a href="#379" id="379">379</a>
<a href="#380" id="380">380</a>
<a href="#381" id="381">381</a>
<a href="#382" id="382">382</a>
<a href="#383" id="383">383</a>
<a href="#384" id="384">384</a>
<a href="#385" id="385">385</a>
<a href="#386" id="386">386</a>
<a href="#387" id="387">387</a>
<a href="#388" id="388">388</a>
<a href="#389" id="389">389</a>
<a href="#390" id="390">390</a>
<a href="#391" id="391">391</a>
<a href="#392" id="392">392</a>
<a href="#393" id="393">393</a>
<a href="#394" id="394">394</a>
<a href="#395" id="395">395</a>
<a href="#396" id="396">396</a>
<a href="#397" id="397">397</a>
<a href="#398" id="398">398</a>
<a href="#399" id="399">399</a>
<a href="#400" id="400">400</a>
<a href="#401" id="401">401</a>
<a href="#402" id="402">402</a>
<a href="#403" id="403">403</a>
<a href="#404" id="404">404</a>
<a href="#405" id="405">405</a>
<a href="#406" id="406">406</a>
<a href="#407" id="407">407</a>
<a href="#408" id="408">408</a>
<a href="#409" id="409">409</a>
<a href="#410" id="410">410</a>
<a href="#411" id="411">411</a>
<a href="#412" id="412">412</a>
<a href="#413" id="413">413</a>
<a href="#414" id="414">414</a>
<a href="#415" id="415">415</a>
<a href="#416" id="416">416</a>
<a href="#417" id="417">417</a>
<a href="#418" id="418">418</a>
<a href="#419" id="419">419</a>
<a href="#420" id="420">420</a>
<a href="#421" id="421">421</a>
<a href="#422" id="422">422</a>
<a href="#423" id="423">423</a>
<a href="#424" id="424">424</a>
<a href="#425" id="425">425</a>
<a href="#426" id="426">426</a>
<a href="#427" id="427">427</a>
<a href="#428" id="428">428</a>
<a href="#429" id="429">429</a>
<a href="#430" id="430">430</a>
<a href="#431" id="431">431</a>
<a href="#432" id="432">432</a>
<a href="#433" id="433">433</a>
<a href="#434" id="434">434</a>
<a href="#435" id="435">435</a>
<a href="#436" id="436">436</a>
<a href="#437" id="437">437</a>
<a href="#438" id="438">438</a>
<a href="#439" id="439">439</a>
<a href="#440" id="440">440</a>
<a href="#441" id="441">441</a>
<a href="#442" id="442">442</a>
<a href="#443" id="443">443</a>
<a href="#444" id="444">444</a>
<a href="#445" id="445">445</a>
<a href="#446" id="446">446</a>
<a href="#447" id="447">447</a>
<a href="#448" id="448">448</a>
<a href="#449" id="449">449</a>
<a href="#450" id="450">450</a>
<a href="#451" id="451">451</a>
<a href="#452" id="452">452</a>
<a href="#453" id="453">453</a>
<a href="#454" id="454">454</a>
<a href="#455" id="455">455</a>
<a href="#456" id="456">456</a>
<a href="#457" id="457">457</a>
<a href="#458" id="458">458</a>
<a href="#459" id="459">459</a>
<a href="#460" id="460">460</a>
<a href="#461" id="461">461</a>
<a href="#462" id="462">462</a>
<a href="#463" id="463">463</a>
<a href="#464" id="464">464</a>
<a href="#465" id="465">465</a>
<a href="#466" id="466">466</a>
<a href="#467" id="467">467</a>
<a href="#468" id="468">468</a>
<a href="#469" id="469">469</a>
<a href="#470" id="470">470</a>
<a href="#471" id="471">471</a>
<a href="#472" id="472">472</a>
<a href="#473" id="473">473</a>
<a href="#474" id="474">474</a>
<a href="#475" id="475">475</a>
<a href="#476" id="476">476</a>
<a href="#477" id="477">477</a>
<a href="#478" id="478">478</a>
<a href="#479" id="479">479</a>
<a href="#480" id="480">480</a>
<a href="#481" id="481">481</a>
<a href="#482" id="482">482</a>
<a href="#483" id="483">483</a>
<a href="#484" id="484">484</a>
<a href="#485" id="485">485</a>
<a href="#486" id="486">486</a>
<a href="#487" id="487">487</a>
<a href="#488" id="488">488</a>
<a href="#489" id="489">489</a>
<a href="#490" id="490">490</a>
<a href="#491" id="491">491</a>
<a href="#492" id="492">492</a>
<a href="#493" id="493">493</a>
<a href="#494" id="494">494</a>
<a href="#495" id="495">495</a>
<a href="#496" id="496">496</a>
<a href="#497" id="497">497</a>
<a href="#498" id="498">498</a>
<a href="#499" id="499">499</a>
<a href="#500" id="500">500</a>
<a href="#501" id="501">501</a>
<a href="#502" id="502">502</a>
<a href="#503" id="503">503</a>
<a href="#504" id="504">504</a>
<a href="#505" id="505">505</a>
<a href="#506" id="506">506</a>
<a href="#507" id="507">507</a>
<a href="#508" id="508">508</a>
<a href="#509" id="509">509</a>
<a href="#510" id="510">510</a>
<a href="#511" id="511">511</a>
<a href="#512" id="512">512</a>
<a href="#513" id="513">513</a>
<a href="#514" id="514">514</a>
<a href="#515" id="515">515</a>
<a href="#516" id="516">516</a>
<a href="#517" id="517">517</a>
<a href="#518" id="518">518</a>
<a href="#519" id="519">519</a>
<a href="#520" id="520">520</a>
<a href="#521" id="521">521</a>
<a href="#522" id="522">522</a>
<a href="#523" id="523">523</a>
<a href="#524" id="524">524</a>
<a href="#525" id="525">525</a>
<a href="#526" id="526">526</a>
<a href="#527" id="527">527</a>
<a href="#528" id="528">528</a>
<a href="#529" id="529">529</a>
<a href="#530" id="530">530</a>
<a href="#531" id="531">531</a>
<a href="#532" id="532">532</a>
<a href="#533" id="533">533</a>
<a href="#534" id="534">534</a>
<a href="#535" id="535">535</a>
<a href="#536" id="536">536</a>
<a href="#537" id="537">537</a>
<a href="#538" id="538">538</a>
<a href="#539" id="539">539</a>
<a href="#540" id="540">540</a>
<a href="#541" id="541">541</a>
<a href="#542" id="542">542</a>
<a href="#543" id="543">543</a>
<a href="#544" id="544">544</a>
<a href="#545" id="545">545</a>
<a href="#546" id="546">546</a>
<a href="#547" id="547">547</a>
<a href="#548" id="548">548</a>
<a href="#549" id="549">549</a>
<a href="#550" id="550">550</a>
<a href="#551" id="551">551</a>
<a href="#552" id="552">552</a>
<a href="#553" id="553">553</a>
<a href="#554" id="554">554</a>
<a href="#555" id="555">555</a>
<a href="#556" id="556">556</a>
<a href="#557" id="557">557</a>
<a href="#558" id="558">558</a>
<a href="#559" id="559">559</a>
<a href="#560" id="560">560</a>
<a href="#561" id="561">561</a>
<a href="#562" id="562">562</a>
<a href="#563" id="563">563</a>
<a href="#564" id="564">564</a>
<a href="#565" id="565">565</a>
<a href="#566" id="566">566</a>
<a href="#567" id="567">567</a>
<a href="#568" id="568">568</a>
<a href="#569" id="569">569</a>
<a href="#570" id="570">570</a>
<a href="#571" id="571">571</a>
<a href="#572" id="572">572</a>
<a href="#573" id="573">573</a>
<a href="#574" id="574">574</a>
<a href="#575" id="575">575</a>
<a href="#576" id="576">576</a>
<a href="#577" id="577">577</a>
<a href="#578" id="578">578</a>
<a href="#579" id="579">579</a>
<a href="#580" id="580">580</a>
<a href="#581" id="581">581</a>
<a href="#582" id="582">582</a>
<a href="#583" id="583">583</a>
<a href="#584" id="584">584</a>
<a href="#585" id="585">585</a>
<a href="#586" id="586">586</a>
<a href="#587" id="587">587</a>
<a href="#588" id="588">588</a>
<a href="#589" id="589">589</a>
<a href="#590" id="590">590</a>
<a href="#591" id="591">591</a>
<a href="#592" id="592">592</a>
<a href="#593" id="593">593</a>
<a href="#594" id="594">594</a>
<a href="#595" id="595">595</a>
<a href="#596" id="596">596</a>
<a href="#597" id="597">597</a>
<a href="#598" id="598">598</a>
<a href="#599" id="599">599</a>
<a href="#600" id="600">600</a>
<a href="#601" id="601">601</a></pre></div><pre class="rust"><code><span class="doccomment">//! DMA channels
//!
//! `channel` contains the DMA [`Channel`] type, along with helper functions for
//! defining transfers.
//!
//! `Channel` methods that specify memory involved in transfers are marked `unsafe`. You must
//! be very careful when calling these methods, particuarly when a channel is already
//! enabled.

</span><span class="kw">use crate</span>::{
    element::Element,
    ral::{<span class="self">self</span>, dma, dmamux, tcd::BandwidthControl, Static},
    Error,
};

<span class="kw">impl</span>&lt;<span class="kw">const </span>CHANNELS: usize&gt; <span class="kw">super</span>::Dma&lt;CHANNELS&gt; {
    <span class="doccomment">/// Creates the DMA channel described by `index`.
    ///
    /// # Safety
    ///
    /// This will create a handle that may alias global, mutable state. You should only create
    /// one channel per index. If there are multiple channels for the same index, you're
    /// responsible for ensuring synchronized access.
    ///
    /// # Panics
    ///
    /// Panics if `index` is greater than or equal to the maximum number of channels.
    </span><span class="kw">pub unsafe fn </span>channel(<span class="kw-2">&amp;</span><span class="lifetime">'static </span><span class="self">self</span>, index: usize) -&gt; Channel {
        <span class="macro">assert!</span>(index &lt; CHANNELS);
        Channel {
            index,
            registers: <span class="self">self</span>.controller,
            multiplexer: <span class="self">self</span>.multiplexer,
            waker: <span class="kw-2">&amp;</span><span class="self">self</span>.wakers[index],
        }
    }
}

<span class="doccomment">/// A DMA channel
///
/// You should rely on your HAL to allocate `Channel`s. If your HAL does not allocate channels,
/// or if you're desigining the HAL, use [`Dma`](crate::Dma) to create channels.
///
/// The `Channel` stores memory addresses independent of the memory lifetime. You must make
/// sure that the channel's state is valid before enabling a transfer!
</span><span class="kw">pub struct </span>Channel {
    <span class="doccomment">/// Our channel number, expected to be between [0, 32)
    </span>index: usize,
    <span class="doccomment">/// Reference to the DMA registers
    </span>registers: Static&lt;dma::RegisterBlock&gt;,
    <span class="doccomment">/// Reference to the DMA multiplexer
    </span>multiplexer: Static&lt;dmamux::RegisterBlock&gt;,
    <span class="doccomment">/// This channel's waker.
    </span><span class="kw">pub</span>(<span class="kw">crate</span>) waker: <span class="kw-2">&amp;</span><span class="lifetime">'static </span><span class="kw">super</span>::SharedWaker,
}

<span class="kw">impl </span>Channel {
    <span class="doccomment">/// Enable the DMA channel for transfers
    ///
    /// # Safety
    ///
    /// `enable()` allows the DMA controller to read and write from the memory
    /// addresses stored in the channel. This is very unsafe:
    ///
    /// - you must ensure that the lifetime of all memory is greater than the
    ///   lifetime of the transfer
    /// - you must ensure that no one else is using this channel for anything
    ///   else
    /// - if the transfer uses a circular buffer, you must ensure that the circular
    ///   buffer is correctly sized and aligned.
    </span><span class="kw">pub unsafe fn </span>enable(<span class="kw-2">&amp;</span><span class="self">self</span>) {
        <span class="comment">// Immutable write OK. No other methods directly modify ERQ.
        </span><span class="self">self</span>.registers.SERQ.write(<span class="self">self</span>.index <span class="kw">as </span>u8);
    }

    <span class="doccomment">/// Returns the DMA channel number
    ///
    /// Channels are unique and numbered within the half-open range `[0, 32)`.
    </span><span class="kw">pub fn </span>channel(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; usize {
        <span class="self">self</span>.index
    }

    <span class="doccomment">/// Set the channel's bandwidth control
    ///
    /// - `None` disables bandwidth control (default setting)
    /// - `Some(bwc)` sets the bandwidth control to `bwc`
    </span><span class="kw">pub fn </span>set_bandwidth_control(<span class="kw-2">&amp;mut </span><span class="self">self</span>, bandwidth: <span class="prelude-ty">Option</span>&lt;BandwidthControl&gt;) {
        <span class="kw">let </span>raw = BandwidthControl::raw(bandwidth);
        <span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="macro">ral::modify_reg!</span>(<span class="kw">crate</span>::ral::tcd, tcd, CSR, BWC: raw);
    }

    <span class="doccomment">/// Reset the transfer control descriptor owned by the DMA channel
    ///
    /// `reset` should be called during channel initialization to put the
    /// channel into a known, good state.
    </span><span class="kw">pub fn </span>reset(<span class="kw-2">&amp;mut </span><span class="self">self</span>) {
        <span class="self">self</span>.tcd().reset();
    }

    <span class="doccomment">/// Returns a handle to this channel's transfer control descriptor
    </span><span class="kw">fn </span>tcd(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span><span class="kw">crate</span>::ral::tcd::RegisterBlock {
        <span class="kw-2">&amp;</span><span class="self">self</span>.registers.TCD[<span class="self">self</span>.index]
    }

    <span class="doccomment">/// Set the source address for a DMA transfer
    ///
    /// `saddr` should be a memory location that can provide the DMA controller
    /// with data.
    ///
    /// # Safety
    ///
    /// If the DMA channel is already enabled, the DMA engine may start reading this
    /// memory location. You must ensure that reads to `saddr` do not perform
    /// inappropriate side effects. You must ensure `saddr` is valid for the
    /// lifetime of the transfer.
    </span><span class="kw">pub unsafe fn </span>set_source_address&lt;E: Element&gt;(<span class="kw-2">&amp;</span><span class="self">self</span>, saddr: <span class="kw-2">*const </span>E) {
        <span class="comment">// Immutable write OK. 32-bit aligned store on SADDR.
        </span><span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="macro">ral::write_reg!</span>(<span class="kw">crate</span>::ral::tcd, tcd, SADDR, saddr <span class="kw">as </span>u32);
    }

    <span class="doccomment">/// Set the source offset *in bytes*
    ///
    /// `offset` could be negative, which would decrement the address.
    ///
    /// # Safety
    ///
    /// This method could allow a DMA engine to read beyond a buffer or
    /// address. You must ensure that the source is valid for these offsets.
    </span><span class="kw">pub unsafe fn </span>set_source_offset(<span class="kw-2">&amp;</span><span class="self">self</span>, offset: i16) {
        <span class="comment">// Immutable write OK. 16-bit aligned store on SOFF.
        </span><span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="macro">ral::write_reg!</span>(<span class="kw">crate</span>::ral::tcd, tcd, SOFF, offset);
    }

    <span class="doccomment">/// Set the destination address for a DMA transfer
    ///
    /// `daddr` should be a memory location that can store data from the
    /// DMA controller.
    ///
    /// # Safety
    ///
    /// If the DMA channel is already enabled, the DMA engine may start
    /// writing to this address. You must ensure that writes to `daddr`
    /// are safe, and that the memory is valid for the lifetime of the
    /// transfer.
    </span><span class="kw">pub unsafe fn </span>set_destination_address&lt;E: Element&gt;(<span class="kw-2">&amp;</span><span class="self">self</span>, daddr: <span class="kw-2">*const </span>E) {
        <span class="comment">// Immutable write OK. 32-bit aligned store on DADDR.
        </span><span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="macro">ral::write_reg!</span>(<span class="kw">crate</span>::ral::tcd, tcd, DADDR, daddr <span class="kw">as </span>u32);
    }

    <span class="doccomment">/// Set the destination offset *in bytes*
    ///
    /// `offset` could be negative, which would decrement the address.
    ///
    /// # Safety
    ///
    /// This method could allow a DMA engine to write beyond the range of
    /// a buffer. You must ensure that the destination is valid for these
    /// offsets.
    </span><span class="kw">pub unsafe fn </span>set_destination_offset(<span class="kw-2">&amp;</span><span class="self">self</span>, offset: i16) {
        <span class="comment">// Immutable write OK. 16-bit aligned store on DOFF.
        </span><span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="macro">ral::write_reg!</span>(<span class="kw">crate</span>::ral::tcd, tcd, DOFF, offset);
    }

    <span class="doccomment">/// Set the transfer attributes for the source
    ///
    /// # Safety
    ///
    /// An incorrect `modulo` value may allow the DMA engine to loop back
    /// to an incorrect address. You must ensure that `modulo` is valid
    /// for your source.
    </span><span class="kw">pub unsafe fn </span>set_source_attributes&lt;E: Element&gt;(<span class="kw-2">&amp;</span><span class="self">self</span>, modulo: u8) {
        <span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="macro">ral::write_reg!</span>(
            <span class="kw">crate</span>::ral::tcd,
            tcd,
            SATTR,
            MOD: modulo,
            SIZE: E::DATA_TRANSFER_ID
        );
    }

    <span class="doccomment">/// Set the source last address adjustment *in bytes*
    ///
    /// # Safety
    ///
    /// This could allow the DMA engine to reference an invalid source buffer.
    /// You must ensure that the adjustment performed by the DMA engine is
    /// valid, assuming that another DMA transfer immediately runs after the
    /// current transfer completes.
    </span><span class="kw">pub unsafe fn </span>set_source_last_address_adjustment(<span class="kw-2">&amp;</span><span class="self">self</span>, adjustment: i32) {
        <span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="macro">ral::write_reg!</span>(<span class="kw">crate</span>::ral::tcd, tcd, SLAST, adjustment);
    }

    <span class="doccomment">/// Set the destination last addrss adjustment *in bytes*
    ///
    /// # Safety
    ///
    /// This could allow the DMA engine to reference an invalid destination address.
    /// You must ensure that the adjustment performed by the DMA engine is
    /// valid, assuming that another DMA transfer immediately runs after the
    /// current transfer completes.
    </span><span class="kw">pub unsafe fn </span>set_destination_last_address_adjustment(<span class="kw-2">&amp;</span><span class="self">self</span>, adjustment: i32) {
        <span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="macro">ral::write_reg!</span>(<span class="kw">crate</span>::ral::tcd, tcd, DLAST_SGA, adjustment);
    }

    <span class="doccomment">/// Set the transfer attributes for the destination
    ///
    /// # Safety
    ///
    /// An incorrect `modulo` value may allow the DMA engine to loop back
    /// to an incorrect address. You must ensure that `modulo` is valid
    /// for your destination.
    </span><span class="kw">pub unsafe fn </span>set_destination_attributes&lt;E: Element&gt;(<span class="kw-2">&amp;</span><span class="self">self</span>, modulo: u8) {
        <span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="macro">ral::write_reg!</span>(
            <span class="kw">crate</span>::ral::tcd,
            tcd,
            DATTR,
            MOD: modulo,
            SIZE: E::DATA_TRANSFER_ID
        );
    }

    <span class="doccomment">/// Set the number of *bytes* to transfer per minor loop
    ///
    /// Describes how many bytes we should transfer for each DMA service request.
    /// Note that `nbytes` of `0` is interpreted as a 4GB transfer.
    ///
    /// # Safety
    ///
    /// This might allow the DMA engine to read beyond the source, or write beyond
    /// the destination. Caller must ensure that the number of bytes per minor loop
    /// is valid for the given transfer.
    </span><span class="kw">pub unsafe fn </span>set_minor_loop_bytes(<span class="kw-2">&amp;</span><span class="self">self</span>, nbytes: u32) {
        <span class="comment">// Immutable write OK. 32-bit store on NBYTES.
        </span><span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="macro">ral::write_reg!</span>(<span class="kw">crate</span>::ral::tcd, tcd, NBYTES, nbytes);
    }

    <span class="doccomment">/// Tells the DMA channel how many transfer iterations to perform
    ///
    /// A 'transfer iteration' is a read from a source, and a write to a destination, with
    /// read and write sizes described by a minor loop. Each iteration requires a DMA
    /// service request, either from hardware or from software. The maximum number of iterations
    /// is 2^15.
    ///
    /// # Safety
    ///
    /// This may allow the DMA engine to read beyond the source, or write beyond
    /// the destination. Caller must ensure that the number of iterations is valid
    /// for the transfer.
    </span><span class="kw">pub unsafe fn </span>set_transfer_iterations(<span class="kw-2">&amp;mut </span><span class="self">self</span>, iterations: u16) {
        <span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="comment">// Note that this is clearing the ELINK bit. We don't have support
        // for channel-to-channel linking right now. Clearing ELINK is intentional
        // to use the whole 15 bits for iterations.
        </span><span class="macro">ral::modify_reg!</span>(<span class="kw">crate</span>::ral::tcd, tcd, CITER, CITER: iterations);
        <span class="macro">ral::modify_reg!</span>(<span class="kw">crate</span>::ral::tcd, tcd, BITER, BITER: iterations);
    }

    <span class="doccomment">/// Returns the beginning transfer iterations setting for the channel.
    ///
    /// This reflects the last call to `set_transfer_iterations`.
    </span><span class="kw">pub fn </span>beginning_transfer_iterations(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u16 {
        <span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="macro">ral::read_reg!</span>(<span class="kw">crate</span>::ral::tcd, tcd, BITER, BITER)
    }

    <span class="doccomment">/// Set the DMAMUX channel configuration
    ///
    /// See the [`Configuration`] documentation for more information.
    ///
    /// # Panics
    ///
    /// Only the first four DMA channels support periodic triggering from PIT timers. This method
    /// panics if `triggering` is set for the [`Enable`](crate::channel::Configuration)
    /// variant, but the channel does not support triggering.
    </span><span class="kw">pub fn </span>set_channel_configuration(<span class="kw-2">&amp;mut </span><span class="self">self</span>, configuration: Configuration) {
        <span class="comment">// Immutable write OK. 32-bit store on configuration register.
        </span><span class="kw">let </span>chcfg = <span class="kw-2">&amp;</span><span class="self">self</span>.multiplexer.chcfg[<span class="self">self</span>.index];
        <span class="kw">match </span>configuration {
            Configuration::Off =&gt; chcfg.write(<span class="number">0</span>),
            Configuration::Enable { source, periodic } =&gt; {
                <span class="kw">let </span><span class="kw-2">mut </span>v = source | dmamux::RegisterBlock::ENBL;
                <span class="kw">if </span>periodic {
                    <span class="macro">assert!</span>(
                        <span class="self">self</span>.channel() &lt; <span class="number">4</span>,
                        <span class="string">"Requested DMA periodic triggering on an unsupported channel."
                    </span>);
                    v |= dmamux::RegisterBlock::TRIG;
                }
                chcfg.write(v);
            }
            Configuration::AlwaysOn =&gt; {
                <span class="comment">// See note in reference manual: when A_ON is high, SOURCE is ignored.
                </span>chcfg.write(dmamux::RegisterBlock::ENBL | dmamux::RegisterBlock::A_ON)
            }
        }
    }

    <span class="doccomment">/// Returns `true` if the DMA channel is receiving a service signal from hardware
    </span><span class="kw">pub fn </span>is_hardware_signaling(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.registers.HRS.read() &amp; (<span class="number">1 </span>&lt;&lt; <span class="self">self</span>.index) != <span class="number">0
    </span>}

    <span class="doccomment">/// Disable the DMA channel, preventing any DMA transfers
    </span><span class="kw">pub fn </span>disable(<span class="kw-2">&amp;</span><span class="self">self</span>) {
        <span class="comment">// Immutable write OK. No other methods directly modify ERQ.
        </span><span class="self">self</span>.registers.CERQ.write(<span class="self">self</span>.index <span class="kw">as </span>u8);
    }

    <span class="doccomment">/// Returns `true` if this DMA channel generated an interrupt
    </span><span class="kw">pub fn </span>is_interrupt(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.registers.INT.read() &amp; (<span class="number">1 </span>&lt;&lt; <span class="self">self</span>.index) != <span class="number">0
    </span>}

    <span class="doccomment">/// Clear the interrupt flag from this DMA channel
    </span><span class="kw">pub fn </span>clear_interrupt(<span class="kw-2">&amp;</span><span class="self">self</span>) {
        <span class="comment">// Immutable write OK. No other methods modify INT.
        </span><span class="self">self</span>.registers.CINT.write(<span class="self">self</span>.index <span class="kw">as </span>u8);
    }

    <span class="doccomment">/// Enable or disable 'disable on completion'
    ///
    /// 'Disable on completion' lets the DMA channel automatically clear the request signal
    /// when it completes a transfer.
    </span><span class="kw">pub fn </span>set_disable_on_completion(<span class="kw-2">&amp;mut </span><span class="self">self</span>, dreq: bool) {
        <span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="macro">ral::modify_reg!</span>(<span class="kw">crate</span>::ral::tcd, tcd, CSR, DREQ: dreq <span class="kw">as </span>u16);
    }

    <span class="doccomment">/// Enable or disable interrupt generation when the transfer completes
    ///
    /// You're responsible for registering your interrupt handler.
    </span><span class="kw">pub fn </span>set_interrupt_on_completion(<span class="kw-2">&amp;mut </span><span class="self">self</span>, intr: bool) {
        <span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="macro">ral::modify_reg!</span>(<span class="kw">crate</span>::ral::tcd, tcd, CSR, INTMAJOR: intr <span class="kw">as </span>u16);
    }

    <span class="doccomment">/// Indicates if the DMA transfer has completed
    </span><span class="kw">pub fn </span>is_complete(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="macro">ral::read_reg!</span>(<span class="kw">crate</span>::ral::tcd, tcd, CSR, DONE == <span class="number">1</span>)
    }

    <span class="doccomment">/// Clears completion indication
    </span><span class="kw">pub fn </span>clear_complete(<span class="kw-2">&amp;</span><span class="self">self</span>) {
        <span class="comment">// Immutable write OK. CDNE affects a bit in TCD. But, other writes to
        // TCD require &amp;mut reference. Existence of &amp;mut reference blocks
        // clear_complete calls.
        </span><span class="self">self</span>.registers.CDNE.write(<span class="self">self</span>.index <span class="kw">as </span>u8);
    }

    <span class="doccomment">/// Indicates if the DMA channel is in an error state
    </span><span class="kw">pub fn </span>is_error(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.registers.ERR.read() &amp; (<span class="number">1 </span>&lt;&lt; <span class="self">self</span>.index) != <span class="number">0
    </span>}

    <span class="doccomment">/// Clears the error flag
    </span><span class="kw">pub fn </span>clear_error(<span class="kw-2">&amp;</span><span class="self">self</span>) {
        <span class="comment">// Immutable write OK. CERR affects a bit in ERR, which is
        // not written to elsewhere.
        </span><span class="self">self</span>.registers.CERR.write(<span class="self">self</span>.index <span class="kw">as </span>u8);
    }

    <span class="doccomment">/// Indicates if this DMA channel is actively transferring data
    </span><span class="kw">pub fn </span>is_active(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="macro">ral::read_reg!</span>(<span class="kw">crate</span>::ral::tcd, tcd, CSR, ACTIVE == <span class="number">1</span>)
    }

    <span class="doccomment">/// Indicates if this DMA channel is enabled
    </span><span class="kw">pub fn </span>is_enabled(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.registers.ERQ.read() &amp; (<span class="number">1 </span>&lt;&lt; <span class="self">self</span>.index) != <span class="number">0
    </span>}

    <span class="doccomment">/// Returns the value from the **global** error status register
    ///
    /// It may reflect the last channel that produced an error, and that
    /// may not be related to this channel.
    </span><span class="kw">pub fn </span>error_status(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; Error {
        Error::new(<span class="self">self</span>.registers.ES.read())
    }

    <span class="doccomment">/// Start a DMA transfer
    ///
    /// `start()` should be used to request service from the DMA controller. It's
    /// necessary for in-memory DMA transfers. Do not use it for hardware-initiated
    /// DMA transfers. DMA transfers that involve hardware will rely on the hardware
    /// to request DMA service.
    ///
    /// Flag is automatically cleared by hardware after it's asserted.
    </span><span class="kw">pub fn </span>start(<span class="kw-2">&amp;</span><span class="self">self</span>) {
        <span class="comment">// Immutable write OK. SSRT affects a bit in TCD. But, other writes to
        // TCD require &amp;mut reference. Existence of &amp;mut reference blocks
        // start calls.
        </span><span class="self">self</span>.registers.SSRT.write(<span class="self">self</span>.index <span class="kw">as </span>u8);
    }
}

<span class="comment">// It's OK to send a channel across an execution context.
// They can't be cloned or copied, so there's no chance of
// them being (mutably) shared.
</span><span class="kw">unsafe impl </span>Send <span class="kw">for </span>Channel {}

<span class="doccomment">/// DMAMUX channel configuration
</span><span class="attr">#[derive(Debug, Clone, Copy, PartialEq, Eq)]
#[non_exhaustive]
</span><span class="kw">pub enum </span>Configuration {
    <span class="doccomment">/// The DMAMUX channel is disabled
    </span>Off,
    <span class="doccomment">/// The DMAMUX is enabled, permitting hardware triggering.
    /// See [`enable`](Configuration::enable) to enable
    /// the channel without periodic triggering.
    </span>Enable {
        <span class="doccomment">/// The DMA channel source (slot number)
        ///
        /// Specifies which DMA source is routed to the DMA channel.
        </span>source: u32,
        <span class="doccomment">/// Set the periodic triggering flag to schedule DMA transfers on PIT
        /// timer scheduling.
        ///
        /// `periodic` only works for the first four DMA channels, since
        /// it corresponds to the PIT timers.
        </span>periodic: bool,
    },
    <span class="doccomment">/// The DMAMUX is always on, and there's no need for software
    /// or hardware activation
    ///
    /// Use `AlwaysOn` for
    /// - memory-to-memory transfers
    /// - memory to external bus transfers
    </span>AlwaysOn,
}

<span class="kw">impl </span>Configuration {
    <span class="doccomment">/// Enable the channel without triggering
    ///
    /// Shorthand for `ChannelConfiguration::Enable { source, periodic: false }`.
    /// Use `enable()` to avoid possible panics in
    /// [`set_channel_configuration`](crate::channel::Channel::set_channel_configuration).
    </span><span class="kw">pub const fn </span>enable(source: u32) -&gt; <span class="self">Self </span>{
        Configuration::Enable {
            source,
            periodic: <span class="bool-val">false</span>,
        }
    }
}

<span class="doccomment">/// Set a hardware peripheral as the source for a DMA transfer
///
/// `hardware_source` is expected to be a pointer to a peripheral register that
/// can provide DMA data. This function configures the DMA channel always read from
/// this register.
///
/// # Safety
///
/// Caller must ensure that `hardware_source` is valid for the lifetime of the transfer,
/// and valid for all subsequent transfers performed by this DMA channel with this address.
</span><span class="kw">pub unsafe fn </span>set_source_hardware&lt;E: Element&gt;(chan: <span class="kw-2">&amp;mut </span>Channel, hardware_source: <span class="kw-2">*const </span>E) {
    chan.set_source_address(hardware_source);
    chan.set_source_offset(<span class="number">0</span>);
    chan.set_source_attributes::&lt;E&gt;(<span class="number">0</span>);
    chan.set_source_last_address_adjustment(<span class="number">0</span>);
}

<span class="doccomment">/// Set a hardware peripheral as the destination for a DMA transfer
///
/// `hardware_destination` is expected to point at a peripheral register that can
/// receive DMA data. This function configures the DMA channel to always write to
/// this register.
///
/// # Safety
///
/// Caller must ensure that `hardware_destination` is valid for the lifetime of the transfer,
/// and valid for all subsequent transfers performed by this DMA channel with this address.
</span><span class="kw">pub unsafe fn </span>set_destination_hardware&lt;E: Element&gt;(
    chan: <span class="kw-2">&amp;mut </span>Channel,
    hardware_destination: <span class="kw-2">*const </span>E,
) {
    chan.set_destination_address(hardware_destination);
    chan.set_destination_offset(<span class="number">0</span>);
    chan.set_destination_attributes::&lt;E&gt;(<span class="number">0</span>);
    chan.set_destination_last_address_adjustment(<span class="number">0</span>);
}

<span class="doccomment">/// Set a linear buffer as the source for a DMA transfer
///
/// When the transfer completes, the DMA channel will point at the
/// start of the buffer.
///
/// # Safety
///
/// Caller must ensure that the source is valid for the lifetime of the transfer,
/// and valid for all subsequent transfers performed by this DMA channel with this buffer.
</span><span class="kw">pub unsafe fn </span>set_source_linear_buffer&lt;E: Element&gt;(chan: <span class="kw-2">&amp;mut </span>Channel, source: <span class="kw-2">&amp;</span>[E]) {
    chan.set_source_address(source.as_ptr());
    chan.set_source_offset(core::mem::size_of::&lt;E&gt;() <span class="kw">as </span>i16);
    chan.set_source_attributes::&lt;E&gt;(<span class="number">0</span>);
    chan.set_source_last_address_adjustment((core::mem::size_of_val(source) <span class="kw">as </span>i32).wrapping_neg());
}

<span class="doccomment">/// Set a linear buffer as the destination for a DMA transfer
///
/// When the transfer completes, the DMA channel will point at the
/// start of the buffer.
///
/// # Safety
///
/// Caller must ensure that the destination is valid for the lifetime of the transfer,
/// and valid for all subsequent transfers performed by this DMA channel with this buffer.
</span><span class="kw">pub unsafe fn </span>set_destination_linear_buffer&lt;E: Element&gt;(chan: <span class="kw-2">&amp;mut </span>Channel, destination: <span class="kw-2">&amp;mut </span>[E]) {
    chan.set_destination_address(destination.as_ptr());
    chan.set_destination_offset(core::mem::size_of::&lt;E&gt;() <span class="kw">as </span>i16);
    chan.set_destination_attributes::&lt;E&gt;(<span class="number">0</span>);
    chan.set_destination_last_address_adjustment(
        (core::mem::size_of_val(destination) <span class="kw">as </span>i32).wrapping_neg(),
    );
}

<span class="doccomment">/// Assert properties about the circular buffer
</span><span class="kw">fn </span>circular_buffer_asserts&lt;E&gt;(buffer: <span class="kw-2">&amp;</span>[E]) {
    <span class="kw">let </span>len = buffer.len();
    <span class="macro">assert!</span>(
        len.is_power_of_two(),
        <span class="string">"DMA circular buffer size is not power of two"
    </span>);
    <span class="kw">let </span>start = buffer.as_ptr();
    <span class="kw">let </span>size = core::mem::size_of_val(buffer);
    <span class="macro">assert!</span>(
        (start <span class="kw">as </span>usize) % size == <span class="number">0</span>,
        <span class="string">"DMA circular buffer is not properly aligned"
    </span>);
}

<span class="doccomment">/// Compute the circular buffer modulo value
</span><span class="kw">fn </span>circular_buffer_modulo&lt;E&gt;(buffer: <span class="kw-2">&amp;</span>[E]) -&gt; u32 {
    <span class="number">31 </span>- core::mem::size_of_val(buffer).leading_zeros()
}

<span class="doccomment">/// Set a circular buffer as the source for a DMA transfer
///
/// When the transfer completes, the DMA channel remain at the
/// next element in the circular buffer.
///
/// # Safety
///
/// Caller must ensure that the source is valid for the lifetime of the transfer,
/// and for all subsequent transfers performed by this DMA channel with this buffer.
///
/// # Panics
///
/// Panics if
///
/// - the capacity is not a power of two
/// - the alignment is not a multiple of the buffer's size in bytes
</span><span class="kw">pub unsafe fn </span>set_source_circular_buffer&lt;E: Element&gt;(chan: <span class="kw-2">&amp;mut </span>Channel, source: <span class="kw-2">&amp;</span>[E]) {
    circular_buffer_asserts(source);
    <span class="kw">let </span>modulo = circular_buffer_modulo(source);

    chan.set_source_address(source.as_ptr());
    chan.set_source_offset(core::mem::size_of::&lt;E&gt;() <span class="kw">as </span>i16);
    chan.set_source_attributes::&lt;E&gt;(modulo <span class="kw">as </span>u8);
    chan.set_source_last_address_adjustment(<span class="number">0</span>);
}

<span class="doccomment">/// Set a circular buffer as the destination for a DMA transfer
///
/// When the transfer completes, the DMA channel remain at the
/// next element in the circular buffer.
///
/// # Safety
///
/// Caller must ensure that the destination is valid for the lifetime of the transfer,
/// and for all subsequent transfers performed by this DMA channel with this buffer.
///
/// # Panics
///
/// Panics if
///
/// - the capacity is not a power of two
/// - the alignment is not a multiple of the buffer's size in bytes
</span><span class="kw">pub unsafe fn </span>set_destination_circular_buffer&lt;E: Element&gt;(
    chan: <span class="kw-2">&amp;mut </span>Channel,
    destination: <span class="kw-2">&amp;mut </span>[E],
) {
    circular_buffer_asserts(destination);
    <span class="kw">let </span>modulo = circular_buffer_modulo(destination);

    chan.set_destination_address(destination.as_ptr());
    chan.set_destination_offset(core::mem::size_of::&lt;E&gt;() <span class="kw">as </span>i16);
    chan.set_destination_attributes::&lt;E&gt;(modulo <span class="kw">as </span>u8);
    chan.set_destination_last_address_adjustment(<span class="number">0</span>);
}
</code></pre></div></section></main></body></html>