timestamp 1698930095
version 8.3
tech scmos
style TSMC0.18um(tsmc18)from:t24i
scale 1000 1 9
resistclasses 6900 7800 946000 946000 1 8000 8000 80 80 80 80 80 40
use Full_Adder_t2 Full_Adder_t2_0 0 1 337 -1 0 300
use Full_Adder_t2 Full_Adder_t2_1 0 1 886 -1 0 298
use Full_Adder_t2 Full_Adder_t2_2 0 1 1434 -1 0 298
use Full_Adder_t2 Full_Adder_t2_3 0 1 1985 -1 0 298
use XOR XOR_0 1 0 199 0 1 551
use XOR XOR_1 1 0 744 0 1 551
use XOR XOR_2 1 0 1293 0 1 547
use XOR XOR_3 1 0 1840 0 1 546
node "C_over" 1 316.024 1843 -17 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 432 124 0 0 0 0 0 0 0 0 0 0
node "S3" 1 399.518 1765 -18 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 525 164 0 0 0 0 0 0 0 0 0 0
node "A3" 0 113.358 2028 406 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 133 52 0 0 0 0 0 0 0 0 0 0
node "m1_1882_407#" 4 1413.51 1882 407 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1744 576 222 86 0 0 0 0 0 0 0 0
node "m1_1808_506#" 3 441.173 1808 506 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72 34 1198 340 1161 276 0 0 0 0 0 0
node "m1_1911_498#" 2 217.105 1911 498 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 85 54 470 176 0 0 0 0 0 0 0 0
node "S2" 1 435.288 1214 -19 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 574 178 0 0 0 0 0 0 0 0 0 0
node "A2" 0 113.358 1479 406 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 133 52 0 0 0 0 0 0 0 0 0 0
node "m1_1703_549#" 5 603.12 1703 549 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 177 76 2978 844 0 0 0 0 0 0 0 0
node "m1_1331_407#" 4 1462.59 1331 407 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1836 578 287 96 0 0 0 0 0 0 0 0
node "m1_1393_473#" 4 655.485 1393 473 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105 58 2565 674 0 0 0 0 0 0 0 0
node "m1_1363_499#" 2 224.854 1363 499 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100 58 456 178 0 0 0 0 0 0 0 0
node "S1" 1 379.078 666 -20 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 497 156 0 0 0 0 0 0 0 0 0 0
node "A1" 0 113.358 931 406 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 133 52 0 0 0 0 0 0 0 0 0 0
node "m1_1155_549#" 5 669.197 1155 549 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 199 80 3303 834 0 0 0 0 0 0 0 0
node "m1_783_407#" 4 1432.26 783 407 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1756 580 280 94 0 0 0 0 0 0 0 0
node "m1_844_482#" 4 619.334 844 482 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 91 54 2345 684 0 0 0 0 0 0 0 0
node "m1_816_503#" 2 218.006 816 503 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 94 56 446 174 0 0 0 0 0 0 0 0
node "S0" 1 419.958 117 -19 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 553 172 0 0 0 0 0 0 0 0 0 0
node "A0" 0 113.358 384 408 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 133 52 0 0 0 0 0 0 0 0 0 0
node "m1_170_409#" 0 82.698 170 409 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 91 40 0 0 0 0 0 0 0 0 0 0
node "GND" 0 103.138 0 408 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 119 48 0 0 0 0 0 0 0 0 0 0
node "B3" 0 168.566 1696 585 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 225 68 0 0 0 0 0 0 0 0 0 0
node "B2" 3 617.49 1149 586 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 297 102 1159 344 1290 278 0 0 0 0 0 0
node "m1_1531_413#" 9 4725.74 1531 413 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6969 1746 0 0 0 0 0 0 0 0 0 0
node "m1_607_553#" 5 596.446 607 553 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 168 74 3083 830 0 0 0 0 0 0 0 0
node "m1_234_409#" 4 1418.63 234 409 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1661 592 400 100 0 0 0 0 0 0 0 0
node "m1_299_482#" 4 630.367 299 482 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 98 56 2331 680 0 0 0 0 0 0 0 0
node "m1_271_503#" 2 191.565 271 503 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65 46 404 170 0 0 0 0 0 0 0 0
node "B1" 3 690.357 600 590 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 360 116 1873 490 405 108 0 0 0 0 0 0
node "m1_983_409#" 9 4740.46 983 409 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7059 1754 0 0 0 0 0 0 0 0 0 0
node "m1_63_553#" 4 698.942 63 553 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 176 76 3467 826 0 0 0 0 0 0 0 0
node "B0" 4 583.135 55 590 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 281 98 1379 520 0 0 0 0 0 0 0 0
node "m1_434_419#" 9 5132.21 434 419 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7714 1838 0 0 0 0 0 0 0 0 0 0
node "VDD" 5 3466.64 17 419 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5230 1192 0 0 0 0 0 0 0 0 0 0
node "D2" 162 10693.1 1619 434 pc 0 0 0 0 0 0 0 0 0 0 3183 524 0 0 11256 1824 0 0 0 0 0 0 0 0 0 0
node "D1" 142 11216.3 1071 434 pc 0 0 0 0 0 0 0 0 0 0 4240 568 0 0 9848 1810 0 0 0 0 0 0 0 0 0 0
node "D0" 219 10891 515 439 pc 0 0 0 0 0 0 0 0 0 0 2986 586 0 0 11961 1784 0 0 0 0 0 0 0 0 0 0
node "C_in" 107 4494.87 163 409 pc 0 0 0 0 0 0 0 0 0 0 128 72 0 0 1552 718 7904 2266 7555 3032 0 0 0 0 0 0
cap "C_in" "m1_234_409#" 60.09
cap "m1_1393_473#" "C_in" 45.867
cap "m1_1393_473#" "m1_1531_413#" 44.544
cap "m1_434_419#" "C_in" 150.037
cap "m1_299_482#" "m1_234_409#" 45.867
cap "D1" "m1_1155_549#" 45.624
cap "C_in" "m1_1155_549#" 1004.53
cap "m1_607_553#" "C_in" 1622.21
cap "m1_783_407#" "m1_844_482#" 45.867
cap "m1_434_419#" "m1_299_482#" 40.244
cap "m1_983_409#" "D1" 130.964
cap "m1_983_409#" "C_in" 140.819
cap "m1_844_482#" "D1" 34.816
cap "m1_844_482#" "C_in" 45.867
cap "VDD" "m1_63_553#" 895.544
cap "m1_170_409#" "C_in" 107.739
cap "B2" "C_in" 67.036
cap "C_in" "m1_63_553#" 700.201
cap "m1_434_419#" "m1_607_553#" 1003.59
cap "m1_1808_506#" "B3" 50.607
cap "m1_1331_407#" "C_in" 45.867
cap "B0" "C_in" 726.546
cap "m1_983_409#" "m1_1155_549#" 871.509
cap "B1" "C_in" 138.279
cap "m1_1808_506#" "C_in" 74.864
cap "D0" "C_in" 63.052
cap "m1_1703_549#" "D2" 32.584
cap "m1_1393_473#" "m1_1331_407#" 56.672
cap "m1_1808_506#" "m1_1531_413#" 173.692
cap "m1_983_409#" "m1_844_482#" 40.244
cap "m1_1703_549#" "C_in" 118.541
cap "VDD" "C_in" 544.853
cap "m1_783_407#" "C_in" 45.867
cap "C_in" "D2" 77.788
cap "m1_299_482#" "D0" 24.544
cap "m1_1703_549#" "m1_1531_413#" 951.99
cap "m1_983_409#" "B2" 171.576
cap "D2" "m1_1531_413#" 98.104
cap "D1" "C_in" 159.272
cap "m1_434_419#" "B1" 334.819
cap "m1_434_419#" "D0" 99.704
cap "m1_1393_473#" "D2" 27.968
cap "C_in" "m1_1531_413#" 120.936
cap "m1_607_553#" "D0" 34.76
cap "m1_299_482#" "C_in" 45.867
subcap "S0" -8.134
cap "Full_Adder_t2_0/OR_2_0/a_n35_n28#" "S0" 57.113
cap "Full_Adder_t2_0/m1_261_n142#" "Full_Adder_t2_0/OR_2_0/a_n35_n28#" 227.272
cap "Full_Adder_t2_0/m1_214_8#" "S0" 19.992
cap "Full_Adder_t2_0/m1_261_n142#" "Full_Adder_t2_0/m1_214_8#" 10.32
cap "Full_Adder_t2_0/m1_n114_n270#" "S0" 62.736
cap "Full_Adder_t2_0/m1_261_n142#" "Full_Adder_t2_0/m1_n114_n270#" 32.856
cap "Full_Adder_t2_0/m1_147_n142#" "S0" 57.113
cap "Full_Adder_t2_0/m1_261_n142#" "Full_Adder_t2_0/m1_n114_n270#" 28.776
cap "Full_Adder_t2_0/m1_261_n142#" "Full_Adder_t2_0/m1_214_8#" 8.856
cap "Full_Adder_t2_0/m1_n115_n337#" "Full_Adder_t2_0/m1_261_n142#" 24.862
cap "S1" "Full_Adder_t2_1/m1_214_8#" 19.992
cap "S1" "Full_Adder_t2_1/m1_147_n142#" 57.113
cap "S1" "Full_Adder_t2_1/m1_n114_n270#" 62.736
cap "S1" "Full_Adder_t2_1/m1_n115_n337#" 57.113
cap "Full_Adder_t2_1/m1_261_n142#" "Full_Adder_t2_1/m1_n114_n270#" 105.184
cap "Full_Adder_t2_1/m1_261_n142#" "Full_Adder_t2_1/OR_2_0/a_n35_n28#" 294.363
cap "Full_Adder_t2_1/m1_261_n142#" "Full_Adder_t2_1/m1_214_8#" 33.264
cap "Full_Adder_t2_1/m1_n115_n337#" "D1" 84.6523
cap "Full_Adder_t2_1/m1_n115_n337#" "D1" 53.8697
subcap "S2" -23.464
cap "Full_Adder_t2_2/m1_261_n142#" "Full_Adder_t2_2/m1_n114_n270#" 53.584
cap "Full_Adder_t2_2/m1_147_n142#" "S2" 57.113
cap "Full_Adder_t2_2/m1_214_8#" "S2" 19.992
cap "Full_Adder_t2_2/OR_2_0/a_n35_n28#" "S2" 57.113
cap "Full_Adder_t2_2/m1_261_n142#" "Full_Adder_t2_2/m1_214_8#" 16.848
cap "Full_Adder_t2_2/OR_2_0/a_n35_n28#" "Full_Adder_t2_2/m1_261_n142#" 246.677
cap "Full_Adder_t2_2/m1_n114_n270#" "S2" 62.736
cap "Full_Adder_t2_2/m1_214_8#" "Full_Adder_t2_2/m1_261_n142#" 3.804
cap "Full_Adder_t2_2/m1_n115_n337#" "Full_Adder_t2_2/m1_261_n142#" 79.073
cap "Full_Adder_t2_2/m1_n114_n270#" "Full_Adder_t2_2/m1_261_n142#" 12.844
cap "D2" "Full_Adder_t2_2/m1_n115_n337#" 69.261
cap "S3" "Full_Adder_t2_3/m1_n115_n337#" 57.113
cap "Full_Adder_t2_3/m1_214_8#" "S3" 19.992
cap "Full_Adder_t2_3/m1_147_n142#" "S3" 57.113
cap "S3" "Full_Adder_t2_3/m1_n114_n270#" 62.736
cap "Full_Adder_t2_3/m1_n114_n270#" "Full_Adder_t2_3/m1_261_n142#" 68.8
cap "Full_Adder_t2_3/m1_261_n142#" "Full_Adder_t2_3/m1_214_8#" 21.888
cap "Full_Adder_t2_3/OR_2_0/a_n35_n28#" "Full_Adder_t2_3/m1_261_n142#" 260.625
subcap "VDD" -2834.02
cap "Full_Adder_t2_0/m1_n114_n270#" "Full_Adder_t2_0/m1_n125_n232#" 304.748
cap "Full_Adder_t2_0/m1_n114_n270#" "m1_63_553#" 366.84
subcap "C_in" -2936.75
cap "Full_Adder_t2_0/m1_n116_n208#" "m1_63_553#" 195.832
cap "Full_Adder_t2_0/m1_n114_n270#" "Full_Adder_t2_0/m1_n125_n232#" 46.174
cap "Full_Adder_t2_0/m1_n125_n232#" "m1_63_553#" 244.427
cap "Full_Adder_t2_0/m1_n116_n208#" "Full_Adder_t2_0/m1_n125_n232#" 868.669
subcap "m1_234_409#" -160.648
cap "C_in" "Full_Adder_t2_0/m1_n125_n232#" 23.087
cap "XOR_0/m1_63_n86#" "Full_Adder_t2_0/m1_n116_n103#" 355.857
cap "XOR_0/m1_63_n86#" "Full_Adder_t2_0/m1_n125_n232#" 72.05
cap "Full_Adder_t2_0/m1_n125_n232#" "Full_Adder_t2_0/m1_n116_n103#" 67.036
cap "XOR_0/m1_63_n86#" "m1_234_409#" 11.5435
cap "Full_Adder_t2_0/m1_n125_n232#" "Full_Adder_t2_0/m1_n115_n15#" 161.609
cap "Full_Adder_t2_0/m1_n115_n15#" "Full_Adder_t2_0/m1_n125_n232#" 69.261
subcap "m1_434_419#" -4619.32
cap "A0" "Full_Adder_t2_0/m1_n125_n232#" 57.7175
cap "m1_607_553#" "Full_Adder_t2_1/m1_n114_n270#" 112.09
cap "Full_Adder_t2_1/m1_n114_n270#" "m1_607_553#" 254.75
cap "Full_Adder_t2_1/m1_n125_n232#" "m1_607_553#" 36.772
cap "Full_Adder_t2_1/m1_n125_n232#" "Full_Adder_t2_1/m1_n114_n270#" 350.922
cap "Full_Adder_t2_1/m1_n116_n208#" "m1_607_553#" 203.8
subcap "m1_783_407#" -1103.42
cap "D0" "Full_Adder_t2_1/m1_n125_n232#" 56.58
cap "Full_Adder_t2_1/m1_n116_n103#" "XOR_1/m1_63_n86#" 149.826
cap "Full_Adder_t2_1/m1_n125_n232#" "XOR_1/m1_63_n86#" 132.468
cap "D0" "XOR_1/m1_63_n86#" -11.808
cap "Full_Adder_t2_1/m1_n116_n103#" "Full_Adder_t2_1/m1_n125_n232#" 51.49
cap "m1_783_407#" "XOR_1/m1_63_n86#" 221.635
subcap "m1_983_409#" -3953.71
cap "Full_Adder_t2_1/m1_n125_n232#" "A1" 250.109
subcap "D1" -10242.1
cap "m1_1155_549#" "Full_Adder_t2_2/m1_n114_n270#" 417.79
cap "Full_Adder_t2_2/m1_n125_n232#" "Full_Adder_t2_2/m1_n114_n270#" 332.453
cap "m1_1155_549#" "Full_Adder_t2_2/m1_n125_n232#" 225.354
cap "Full_Adder_t2_2/m1_n116_n208#" "Full_Adder_t2_2/m1_n125_n232#" 61.312
cap "Full_Adder_t2_2/m1_n116_n208#" "m1_1155_549#" 191.224
cap "Full_Adder_t2_2/m1_n114_n270#" "Full_Adder_t2_2/m1_n125_n232#" 18.4696
subcap "m1_1331_407#" -216.474
cap "Full_Adder_t2_2/m1_n125_n232#" "Full_Adder_t2_2/m1_n116_n103#" 51.49
cap "Full_Adder_t2_2/m1_n125_n232#" "XOR_2/m1_63_n86#" 64.222
cap "Full_Adder_t2_2/m1_n125_n232#" "D1" -10.494
cap "XOR_2/m1_63_n86#" "Full_Adder_t2_2/m1_n116_n103#" 452.265
cap "Full_Adder_t2_2/m1_n125_n232#" "Full_Adder_t2_2/m1_n115_n15#" 173.152
cap "Full_Adder_t2_2/m1_n125_n232#" "Full_Adder_t2_2/m1_n115_n15#" 76.9567
subcap "m1_1531_413#" -4229.71
subcap "D2" -8849.23
cap "m1_1703_549#" "Full_Adder_t2_3/m1_n114_n270#" 213.99
cap "m1_1703_549#" "Full_Adder_t2_3/m1_n116_n208#" 203.8
cap "m1_1703_549#" "Full_Adder_t2_3/m1_n114_n270#" 244.56
cap "Full_Adder_t2_3/m1_n125_n232#" "m1_1703_549#" 114.663
cap "Full_Adder_t2_3/m1_n125_n232#" "Full_Adder_t2_3/m1_n114_n270#" 350.922
subcap "m1_1882_407#" -1040.05
cap "Full_Adder_t2_3/m1_n125_n232#" "Full_Adder_t2_3/m1_n116_n103#" 46.308
cap "XOR_3/m1_63_n86#" "D2" -13.344
cap "Full_Adder_t2_3/m1_n125_n232#" "D2" 66.044
cap "XOR_3/m1_63_n86#" "Full_Adder_t2_3/m1_n125_n232#" 193.986
cap "XOR_3/m1_63_n86#" "Full_Adder_t2_3/m1_n116_n103#" 199.662
cap "m1_1882_407#" "XOR_3/AND_2_1/a_61_n33#" 338.609
cap "A3" "Full_Adder_t2_3/m1_n125_n232#" 150.065
cap "A3" "Full_Adder_t2_3/m1_n125_n232#" 61.5653
subcap "m1_63_553#" -405.686
cap "XOR_0/m1_n144_n52#" "XOR_0/CMOS_in_1/w_0_0#" 26.359
cap "XOR_0/m1_n144_n52#" "XOR_0/m1_n96_n10#" 57.004
cap "XOR_0/m1_n99_2#" "XOR_0/m1_n96_n10#" 3.55271e-15
cap "XOR_0/m1_n96_n10#" "XOR_0/CMOS_in_1/w_0_0#" 4.346
cap "XOR_0/m1_n32_n40#" "XOR_0/CMOS_in_1/a_8_20#" 40.244
cap "C_in" "XOR_0/CMOS_in_1/a_8_20#" 63.288
cap "C_in" "XOR_0/CMOS_in_1/w_0_0#" 3.582
cap "XOR_0/m1_n32_n40#" "XOR_0/CMOS_in_0/a_8_n33#" 34.621
cap "XOR_0/AND_2_1/w_n1_1#" "C_in" 57.83
cap "C_in" "XOR_0/CMOS_in_0/a_8_n33#" 26.903
subcap "m1_299_482#" -117.268
cap "m1_234_409#" "XOR_0/m1_63_n86#" 253.957
cap "XOR_0/m1_63_n86#" "XOR_0/m1_65_n48#" 5.568
cap "XOR_0/m1_63_n86#" "XOR_0/m1_194_n4#" 34.6305
cap "XOR_0/m1_63_n86#" "XOR_0/m1_119_n23#" 39.913
cap "XOR_0/OR_2_0/a_n35_n28#" "XOR_0/m1_194_n4#" 23.087
subcap "m1_607_553#" -482.51
cap "m1_434_419#" "XOR_1/m1_n144_n52#" 13.1926
subcap "m1_607_553#" -263.874
cap "XOR_1/m1_n96_n10#" "B1" 21.112
cap "XOR_1/m1_n96_n10#" "XOR_1/m1_n144_n52#" 227.425
cap "B1" "XOR_1/CMOS_in_1/a_8_n20#" 50.472
cap "B1" "XOR_1/AND_2_1/a_9_10#" 68.556
cap "XOR_1/m1_n96_n10#" "XOR_1/CMOS_in_1/w_0_0#" 4.012
cap "XOR_1/m1_n144_n52#" "XOR_1/CMOS_in_1/w_0_0#" 22.139
cap "B1" "XOR_1/AND_2_1/w_n1_1#" 3.152
cap "XOR_1/m1_n144_n52#" "XOR_1/AND_2_1/w_n1_1#" 34.464
cap "B1" "XOR_1/m1_n99_2#" 44.859
cap "XOR_1/AND_2_1/a_50_n23#" "XOR_1/AND_2_1/w_n1_1#" 3.429
cap "XOR_1/AND_2_1/a_n1_n23#" "XOR_1/AND_2_1/a_50_n23#" 11.472
cap "XOR_1/m1_63_n86#" "m1_783_407#" 261.653
cap "C_in" "XOR_1/AND_2_0/a_61_n33#" 42.339
cap "C_in" "XOR_1/AND_2_1/w_50_1#" 4.679
cap "XOR_1/AND_2_1/a_9_26#" "C_in" 48.844
cap "XOR_1/AND_2_1/a_50_n23#" "XOR_1/AND_2_1/a_9_10#" -18.738
cap "C_in" "XOR_1/AND_2_1/w_n1_1#" 10.521
cap "XOR_1/OR_2_0/a_n35_n16#" "XOR_1/m1_119_n23#" 1.42109e-14
cap "m1_783_407#" "XOR_1/m1_63_n86#" 738.784
cap "XOR_1/m1_119_n23#" "XOR_1/m1_63_n86#" 65.824
cap "XOR_1/OR_2_0/a_n35_n28#" "XOR_1/m1_194_n4#" 46.174
subcap "m1_1155_549#" -293.279
cap "XOR_2/CMOS_in_1/w_0_0#" "XOR_2/m1_n144_n52#" 20.488
cap "XOR_2/m1_n144_n52#" "XOR_2/m1_n96_n10#" 66.098
cap "C_in" "XOR_2/AND_2_1/w_50_1#" 4.145
cap "XOR_2/AND_2_1/a_50_n23#" "XOR_2/AND_2_0/a_61_n33#" 14.88
cap "XOR_2/AND_2_1/a_50_n23#" "XOR_2/AND_2_1/w_n1_1#" 26.535
cap "XOR_2/AND_2_0/a_61_n33#" "C_in" 42.339
cap "XOR_2/AND_2_1/w_n1_1#" "C_in" 55.16
cap "XOR_2/AND_2_1/a_9_26#" "XOR_2/AND_2_1/a_50_n23#" 10.38
cap "XOR_2/AND_2_1/a_9_26#" "C_in" 120.014
cap "XOR_2/AND_2_0/a_10_n33#" "C_in" 33.463
cap "XOR_2/AND_2_1/a_9_10#" "XOR_2/AND_2_1/a_50_n23#" 187.048
cap "XOR_2/AND_2_1/a_n1_n23#" "XOR_2/AND_2_1/a_50_n23#" 12.864
subcap "m1_1393_473#" -47.727
subcap "m1_1363_499#" -34.49
cap "XOR_2/m1_65_n48#" "XOR_2/m1_63_n86#" 27.344
cap "m1_1331_407#" "XOR_2/m1_63_n86#" 380.935
subcap "m1_1393_473#" -194.311
cap "XOR_2/m1_63_n86#" "XOR_2/m1_119_n23#" 38.48
cap "XOR_2/m1_63_n86#" "XOR_2/m1_194_n4#" 34.6305
cap "XOR_2/OR_2_0/a_n35_n16#" "XOR_2/m1_119_n23#" 1.42109e-14
subcap "m1_1703_549#" -532.899
subcap "m1_1808_506#" -387.239
subcap "m1_1703_549#" -165.369
cap "XOR_3/m1_n144_n52#" "XOR_3/AND_2_1/w_n1_1#" 36.178
cap "XOR_3/m1_n96_n10#" "XOR_3/m1_n144_n52#" 316.276
cap "XOR_3/m1_n32_n40#" "XOR_3/AND_2_1/a_9_10#" 130.432
cap "XOR_3/m1_n32_n40#" "XOR_3/m1_n99_2#" 13.644
cap "XOR_3/m1_n144_n52#" "XOR_3/CMOS_in_1/w_0_0#" 23.79
cap "XOR_3/m1_n32_n40#" "XOR_3/AND_2_1/w_n1_1#" 21.96
cap "XOR_3/m1_n32_n40#" "XOR_3/CMOS_in_1/a_8_n20#" 12.864
cap "XOR_3/m1_n96_n10#" "XOR_3/m1_n32_n40#" 7.152
cap "C_in" "XOR_3/AND_2_0/a_61_n33#" 42.339
cap "C_in" "XOR_3/AND_2_1/w_n1_1#" 3.452
cap "XOR_3/m1_63_n86#" "m1_1882_407#" 138.522
cap "C_in" "XOR_3/AND_2_1/a_9_26#" 71.668
cap "C_in" "XOR_3/AND_2_1/w_50_1#" 4.679
cap "XOR_3/AND_2_0/a_10_n33#" "C_in" 38.7
cap "XOR_3/AND_2_1/a_50_n23#" "XOR_3/AND_2_1/a_9_10#" 33.792
cap "XOR_3/AND_2_1/a_50_n23#" "XOR_3/AND_2_1/w_n1_1#" 0.912
cap "XOR_3/AND_2_1/a_61_n33#" "XOR_3/OR_2_0/a_n1_n21#" 69.683
cap "XOR_3/AND_2_1/a_61_n33#" "m1_1882_407#" 338.609
cap "XOR_3/m1_194_n4#" "XOR_3/OR_2_0/a_n35_n28#" 34.6305
subcap "m1_63_553#" -640.246
cap "XOR_0/m1_n96_81#" "XOR_0/m1_n144_39#" 31.644
cap "XOR_0/m1_n144_39#" "XOR_0/CMOS_in_0/w_0_0#" 30.429
cap "XOR_0/m1_n96_81#" "B0" 86.332
cap "B0" "XOR_0/AND_2_0/w_n1_1#" 40.139
cap "XOR_0/AND_2_0/w_50_1#" "XOR_0/m1_n96_81#" 20.952
cap "B0" "XOR_0/AND_2_0/a_10_n33#" 95.98
cap "XOR_0/m1_n31_51#" "XOR_0/CMOS_in_0/a_8_n20#" 14.272
cap "XOR_0/m1_n31_51#" "XOR_0/AND_2_0/w_n1_1#" 54.551
cap "XOR_0/m1_n96_81#" "XOR_0/AND_2_0/w_n1_1#" 46.424
cap "XOR_0/m1_n31_51#" "XOR_0/AND_2_0/a_10_n33#" 31.644
cap "XOR_0/AND_2_0/a_9_10#" "B0" 27.344
cap "XOR_0/CMOS_in_0/w_0_0#" "B0" 3.582
cap "XOR_0/AND_2_0/a_9_10#" "XOR_0/m1_n31_51#" 242.007
cap "XOR_0/AND_2_0/w_101_1#" "XOR_0/m1_61_85#" 46.424
cap "XOR_0/AND_2_0/w_50_1#" "XOR_0/m1_61_85#" 25.472
subcap "m1_607_553#" -602.199
subcap "B1" -651.539
subcap "m1_607_553#" -624.857
cap "XOR_1/m1_n144_39#" "XOR_1/m1_n96_81#" 55.46
cap "XOR_1/CMOS_in_0/w_0_0#" "XOR_1/m1_n144_39#" 29.626
cap "XOR_1/m1_n144_39#" "XOR_1/CMOS_in_0/a_8_n20#" 123.047
cap "XOR_1/AND_2_0/w_n1_1#" "XOR_1/m1_n96_81#" 30.504
cap "XOR_1/AND_2_0/a_9_10#" "XOR_1/AND_2_0/a_50_n23#" 48.844
cap "XOR_1/AND_2_0/a_50_n23#" "XOR_1/AND_2_0/a_10_n33#" 109.484
cap "XOR_1/m1_61_85#" "XOR_1/AND_2_0/w_101_1#" 27.32
cap "XOR_1/m1_61_85#" "XOR_1/AND_2_0/w_n1_1#" 15.92
cap "XOR_1/m1_61_85#" "XOR_1/AND_2_0/w_50_1#" 46.424
cap "XOR_1/AND_2_0/w_101_1#" "XOR_1/m1_61_85#" 19.104
cap "XOR_2/m1_n144_39#" "XOR_2/CMOS_in_0/w_0_0#" 30.394
cap "XOR_2/m1_n144_39#" "XOR_2/m1_n96_81#" 25.8
cap "XOR_2/AND_2_0/a_9_10#" "XOR_2/AND_2_0/a_50_n23#" 48.844
cap "XOR_2/AND_2_0/a_n1_n23#" "B2" 45.408
cap "XOR_2/AND_2_0/w_50_1#" "XOR_2/m1_n96_81#" 30.504
cap "XOR_2/AND_2_0/w_n1_1#" "XOR_2/m1_n96_81#" 46.424
cap "XOR_2/AND_2_0/a_10_n33#" "XOR_2/AND_2_0/a_50_n23#" 93.773
cap "XOR_2/m1_61_85#" "XOR_2/AND_2_0/w_101_1#" 46.424
cap "XOR_2/AND_2_0/w_50_1#" "XOR_2/m1_61_85#" 15.92
subcap "B3" -90.42
cap "m1_1808_506#" "XOR_3/CMOS_in_0/w_0_0#" 29.626
cap "XOR_3/AND_2_0/w_n1_1#" "XOR_3/m1_n96_81#" 36.872
cap "m1_1808_506#" "XOR_3/CMOS_in_0/a_8_n20#" 39.42
cap "m1_1808_506#" "XOR_3/m1_n96_81#" 55.46
cap "XOR_3/AND_2_0/a_9_10#" "XOR_3/AND_2_0/a_50_n23#" 48.844
cap "XOR_3/m1_61_85#" "XOR_3/AND_2_0/w_50_1#" 46.424
cap "XOR_3/AND_2_0/a_10_n33#" "XOR_3/AND_2_0/a_50_n23#" 70.784
cap "XOR_3/m1_61_85#" "XOR_3/AND_2_0/w_n1_1#" 9.552
cap "XOR_3/m1_61_85#" "XOR_3/AND_2_0/w_101_1#" 33.688
cap "XOR_3/m1_61_85#" "XOR_3/AND_2_0/w_101_1#" 12.736
merge "Full_Adder_t2_3/m1_261_n142#" "C_over" -68.164 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -72 -34 0 0 0 0 0 0 0 0 0 0
merge "Full_Adder_t2_0/m1_217_n220#" "S0" -551.67 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -700 -235 0 0 0 0 0 0 0 0 0 0
merge "XOR_2/m1_n144_39#" "XOR_2/AND_2_1/a_50_n23#" -325.152 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -108 -60 -90 -36 -680 -146 0 0 0 0 0 0
merge "XOR_2/AND_2_1/a_50_n23#" "B2"
merge "XOR_3/m1_61_85#" "XOR_3/m1_n96_81#" -5528.68 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4760 -2707 0 0 0 0 0 0 0 0 0 0
merge "XOR_3/m1_n96_81#" "XOR_3/m1_n135_81#"
merge "XOR_3/m1_n135_81#" "XOR_2/m1_61_85#"
merge "XOR_2/m1_61_85#" "XOR_2/m1_n96_81#"
merge "XOR_2/m1_n96_81#" "XOR_1/m1_61_85#"
merge "XOR_1/m1_61_85#" "XOR_1/m1_n96_81#"
merge "XOR_1/m1_n96_81#" "XOR_0/m1_61_85#"
merge "XOR_0/m1_61_85#" "XOR_0/m1_n96_81#"
merge "XOR_0/m1_n96_81#" "XOR_3/m1_n96_n10#"
merge "XOR_3/m1_n96_n10#" "XOR_3/m1_n135_n10#"
merge "XOR_3/m1_n135_n10#" "XOR_2/m1_n96_n10#"
merge "XOR_2/m1_n96_n10#" "XOR_1/m1_n96_n10#"
merge "XOR_1/m1_n96_n10#" "XOR_0/m1_n96_n10#"
merge "XOR_0/m1_n96_n10#" "Full_Adder_t2_3/m1_n125_n232#"
merge "Full_Adder_t2_3/m1_n125_n232#" "Full_Adder_t2_2/m1_n125_n232#"
merge "Full_Adder_t2_2/m1_n125_n232#" "Full_Adder_t2_1/m1_n125_n232#"
merge "Full_Adder_t2_1/m1_n125_n232#" "Full_Adder_t2_0/m1_n125_n232#"
merge "Full_Adder_t2_0/m1_n125_n232#" "VDD"
merge "VDD" "m1_434_419#"
merge "m1_434_419#" "m1_983_409#"
merge "m1_983_409#" "m1_1531_413#"
merge "Full_Adder_t2_1/m1_217_n220#" "S1" -466.886 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -595 -198 0 0 0 0 0 0 0 0 0 0
merge "Full_Adder_t2_2/m1_217_n220#" "S2" -570.646 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -756 -244 0 0 0 0 0 0 0 0 0 0
merge "XOR_3/m1_n99_2#" "XOR_2/m1_n99_2#" -324.417 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -63 -101 -468 -161 0 0 0 0 0 0 0 0
merge "XOR_2/m1_n99_2#" "XOR_1/m1_n99_2#"
merge "XOR_1/m1_n99_2#" "XOR_0/m1_n99_2#"
merge "XOR_0/m1_n99_2#" "XOR_0/m1_63_n86#"
merge "XOR_0/m1_63_n86#" "Full_Adder_t2_0/m1_n115_n337#"
merge "Full_Adder_t2_0/m1_n115_n337#" "GND"
merge "GND" "m1_63_553#"
merge "m1_63_553#" "XOR_1/m1_63_n86#"
merge "XOR_1/m1_63_n86#" "Full_Adder_t2_1/m1_n115_n337#"
merge "Full_Adder_t2_1/m1_n115_n337#" "m1_299_482#"
merge "m1_299_482#" "m1_607_553#"
merge "m1_607_553#" "XOR_2/m1_63_n86#"
merge "XOR_2/m1_63_n86#" "Full_Adder_t2_2/m1_n115_n337#"
merge "Full_Adder_t2_2/m1_n115_n337#" "m1_844_482#"
merge "m1_844_482#" "m1_1155_549#"
merge "m1_1155_549#" "XOR_3/m1_63_n86#"
merge "XOR_3/m1_63_n86#" "Full_Adder_t2_3/m1_n115_n337#"
merge "Full_Adder_t2_3/m1_n115_n337#" "m1_1393_473#"
merge "m1_1393_473#" "m1_1703_549#"
merge "Full_Adder_t2_1/m1_n115_n15#" "A1" -413.699 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -400 -140 -332 -170 0 0 0 0 0 0 0 0
merge "XOR_0/m1_119_n23#" "XOR_0/m1_65_n48#" -85.007 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -59 -44 0 0 0 0 0 0 0 0 0 0
merge "XOR_0/m1_65_n48#" "m1_271_503#"
merge "Full_Adder_t2_3/m1_217_n220#" "S3" -509.628 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -644 -218 0 0 0 0 0 0 0 0 0 0
merge "XOR_3/AND_2_0/a_50_n23#" "XOR_2/AND_2_0/a_50_n23#" -2472.79 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -502 -295 -2342 -716 -6630 -2694 0 0 0 0 0 0
merge "XOR_2/AND_2_0/a_50_n23#" "XOR_1/AND_2_0/a_50_n23#"
merge "XOR_1/AND_2_0/a_50_n23#" "XOR_0/m1_n31_51#"
merge "XOR_0/m1_n31_51#" "XOR_3/m1_n144_n52#"
merge "XOR_3/m1_n144_n52#" "XOR_2/m1_n144_n52#"
merge "XOR_2/m1_n144_n52#" "XOR_1/m1_n144_n52#"
merge "XOR_1/m1_n144_n52#" "XOR_0/m1_n144_n52#"
merge "XOR_0/m1_n144_n52#" "Full_Adder_t2_0/m1_n116_n208#"
merge "Full_Adder_t2_0/m1_n116_n208#" "C_in"
merge "C_in" "m1_170_409#"
merge "Full_Adder_t2_1/m1_n116_n208#" "Full_Adder_t2_0/m1_261_n142#" -4541.49 0 0 0 0 0 0 0 0 0 0 -2711 -536 0 0 -843 -380 0 0 0 0 0 0 0 0 0 0
merge "Full_Adder_t2_0/m1_261_n142#" "D0"
merge "XOR_3/m1_194_n4#" "Full_Adder_t2_3/m1_n116_n103#" -652.123 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -612 -341 0 0 0 0 0 0 0 0 0 0
merge "Full_Adder_t2_3/m1_n116_n103#" "m1_1882_407#"
merge "XOR_2/m1_194_n4#" "Full_Adder_t2_2/m1_n116_n103#" -663.393 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -653 -336 0 0 0 0 0 0 0 0 0 0
merge "Full_Adder_t2_2/m1_n116_n103#" "m1_1331_407#"
merge "Full_Adder_t2_2/m1_n115_n15#" "A2" -31.136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -14 -22 0 0 0 0 0 0 0 0 0 0
merge "XOR_0/m1_194_n4#" "Full_Adder_t2_0/m1_n116_n103#" -582.381 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -651 -265 0 0 0 0 0 0 0 0 0 0
merge "Full_Adder_t2_0/m1_n116_n103#" "m1_234_409#"
merge "Full_Adder_t2_3/m1_n116_n208#" "Full_Adder_t2_2/m1_261_n142#" -5522.75 0 0 0 0 0 0 0 0 0 0 -3183 -524 0 0 -1938 -566 0 0 0 0 0 0 0 0 0 0
merge "Full_Adder_t2_2/m1_261_n142#" "D2"
merge "XOR_1/m1_65_n48#" "XOR_1/m1_119_n23#" -93.365 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -46 0 0 0 0 0 0 0 0 0 0
merge "XOR_1/m1_119_n23#" "m1_816_503#"
merge "XOR_3/AND_2_1/a_50_n23#" "XOR_3/m1_n32_n40#" -301.314 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -34 -622 -182 -603 -143 0 0 0 0 0 0
merge "XOR_3/m1_n32_n40#" "m1_1808_506#"
merge "XOR_3/m1_65_n48#" "XOR_3/OR_2_0/a_n1_n21#" -101.976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -73 -50 0 0 0 0 0 0 0 0 0 0
merge "XOR_3/OR_2_0/a_n1_n21#" "m1_1911_498#"
merge "XOR_1/m1_194_n4#" "Full_Adder_t2_1/m1_n116_n103#" -778.259 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1000 -316 0 0 0 0 0 0 0 0 0 0
merge "Full_Adder_t2_1/m1_n116_n103#" "m1_783_407#"
merge "Full_Adder_t2_2/m1_n116_n208#" "Full_Adder_t2_1/m1_261_n142#" -4343.13 0 0 0 0 0 0 0 0 0 0 -2193 -319 0 0 -1946 -731 0 0 0 0 0 0 0 0 0 0
merge "Full_Adder_t2_1/m1_261_n142#" "D1"
merge "Full_Adder_t2_3/m1_n115_n15#" "A3" -382.169 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -384 -138 -224 -116 0 0 0 0 0 0 0 0
merge "XOR_0/m1_n144_39#" "XOR_0/m1_n32_n40#" -340.525 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -92 -56 -649 -284 0 0 0 0 0 0 0 0
merge "XOR_0/m1_n32_n40#" "B0"
merge "Full_Adder_t2_0/m1_n115_n15#" "A0" -49.952 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -35 -31 0 0 0 0 0 0 0 0 0 0
merge "XOR_1/m1_n144_39#" "XOR_1/AND_2_1/a_50_n23#" -192.901 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -108 -64 0 0 0 0 0 0 0 0 0 0
merge "XOR_1/AND_2_1/a_50_n23#" "B1"
merge "XOR_2/m1_119_n23#" "XOR_2/m1_65_n48#" -101.197 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -72 -50 0 0 0 0 0 0 0 0 0 0
merge "XOR_2/m1_65_n48#" "m1_1363_499#"
merge "XOR_3/m1_n144_39#" "B3" -44.54 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36 -26 0 0 0 0 0 0 0 0 0 0
