# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
![Screenshot 2023-11-21 211315](https://github.com/bhuvan8903/Experiment--02-Implementation-of-combinational-logic-/assets/151444524/a46c6330-739c-4d07-adc4-054e7479856a)

## RTL realization:
![Screenshot 2023-11-21 211340](https://github.com/bhuvan8903/Experiment--02-Implementation-of-combinational-logic-/assets/151444524/6829bc52-6329-442d-9d51-648f9458cd74)
## TRUTH TABLE:
![Screenshot 2023-11-21 211348](https://github.com/bhuvan8903/Experiment--02-Implementation-of-combinational-logic-/assets/151444524/a1d529a9-bb8b-4885-9802-dfc2dd59c559)

## Timing Diagram:
![Screenshot 2023-11-21 211409](https://github.com/bhuvan8903/Experiment--02-Implementation-of-combinational-logic-/assets/151444524/1bd9a8e3-a1d3-48c8-90c3-a990ae660666)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
