

================================================================
== Vitis HLS Report for 'rect_float'
================================================================
* Date:           Sat Apr 27 17:19:12 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        rect_float
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.424 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.43>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%in_data_read = read i32 @_ssdm_op_Read.ap_none.float, i32 %in_data" [rect_float/rect_float.cpp:4]   --->   Operation 3 'read' 'in_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [2/2] (5.43ns)   --->   "%tmp_1 = fcmp_olt  i32 %in_data_read, i32 0" [rect_float/rect_float.cpp:14]   --->   Operation 4 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.42>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 5 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_data"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_data, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_rec_data"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_rec_data, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i32 %in_data_read" [rect_float/rect_float.cpp:14]   --->   Operation 11 'bitcast' 'bitcast_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln14, i32 23, i32 30" [rect_float/rect_float.cpp:14]   --->   Operation 12 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i32 %bitcast_ln14" [rect_float/rect_float.cpp:14]   --->   Operation 13 'trunc' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.55ns)   --->   "%icmp_ln14 = icmp_ne  i8 %tmp, i8 255" [rect_float/rect_float.cpp:14]   --->   Operation 14 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (2.44ns)   --->   "%icmp_ln14_1 = icmp_eq  i23 %trunc_ln14, i23 0" [rect_float/rect_float.cpp:14]   --->   Operation 15 'icmp' 'icmp_ln14_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node absolute_value_1)   --->   "%or_ln14 = or i1 %icmp_ln14_1, i1 %icmp_ln14" [rect_float/rect_float.cpp:14]   --->   Operation 16 'or' 'or_ln14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/2] (5.43ns)   --->   "%tmp_1 = fcmp_olt  i32 %in_data_read, i32 0" [rect_float/rect_float.cpp:14]   --->   Operation 17 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node absolute_value_1)   --->   "%and_ln14 = and i1 %or_ln14, i1 %tmp_1" [rect_float/rect_float.cpp:14]   --->   Operation 18 'and' 'and_ln14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node absolute_value_1)   --->   "%xor_ln15 = xor i32 %bitcast_ln14, i32 2147483648" [rect_float/rect_float.cpp:15]   --->   Operation 19 'xor' 'xor_ln15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node absolute_value_1)   --->   "%absolute_value = bitcast i32 %xor_ln15" [rect_float/rect_float.cpp:15]   --->   Operation 20 'bitcast' 'absolute_value' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.99ns) (out node of the LUT)   --->   "%absolute_value_1 = select i1 %and_ln14, i32 %absolute_value, i32 %in_data_read" [rect_float/rect_float.cpp:14]   --->   Operation 21 'select' 'absolute_value_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %absolute_value_1" [rect_float/rect_float.cpp:21]   --->   Operation 22 'bitcast' 'bitcast_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_none.i32P0A, i32 %out_rec_data, i32 %bitcast_ln21" [rect_float/rect_float.cpp:21]   --->   Operation 23 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [rect_float/rect_float.cpp:22]   --->   Operation 24 'ret' 'ret_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.43ns
The critical path consists of the following:
	wire read on port 'in_data' (rect_float/rect_float.cpp:4) [9]  (0 ns)
	'fcmp' operation ('tmp_1', rect_float/rect_float.cpp:14) [16]  (5.43 ns)

 <State 2>: 6.42ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', rect_float/rect_float.cpp:14) [16]  (5.43 ns)
	'and' operation ('and_ln14', rect_float/rect_float.cpp:14) [17]  (0 ns)
	'select' operation ('absolute_value', rect_float/rect_float.cpp:14) [20]  (0.993 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
