
MODBUS MASTER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006764  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000190  080068f0  080068f0  000168f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a80  08006a80  0002004c  2**0
                  CONTENTS
  4 .ARM          00000008  08006a80  08006a80  00016a80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a88  08006a88  0002004c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a88  08006a88  00016a88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006a8c  08006a8c  00016a8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000004c  20000000  08006a90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002004c  2**0
                  CONTENTS
 10 .bss          00000180  2000004c  2000004c  0002004c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001cc  200001cc  0002004c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e586  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000262c  00000000  00000000  0002e602  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b08  00000000  00000000  00030c30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000a10  00000000  00000000  00031738  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002137d  00000000  00000000  00032148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e793  00000000  00000000  000534c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c5812  00000000  00000000  00061c58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012746a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002f0c  00000000  00000000  001274bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000004c 	.word	0x2000004c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080068d4 	.word	0x080068d4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000050 	.word	0x20000050
 80001c4:	080068d4 	.word	0x080068d4

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_ldivmod>:
 8000a74:	b97b      	cbnz	r3, 8000a96 <__aeabi_ldivmod+0x22>
 8000a76:	b972      	cbnz	r2, 8000a96 <__aeabi_ldivmod+0x22>
 8000a78:	2900      	cmp	r1, #0
 8000a7a:	bfbe      	ittt	lt
 8000a7c:	2000      	movlt	r0, #0
 8000a7e:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000a82:	e006      	blt.n	8000a92 <__aeabi_ldivmod+0x1e>
 8000a84:	bf08      	it	eq
 8000a86:	2800      	cmpeq	r0, #0
 8000a88:	bf1c      	itt	ne
 8000a8a:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000a8e:	f04f 30ff 	movne.w	r0, #4294967295
 8000a92:	f000 b9f5 	b.w	8000e80 <__aeabi_idiv0>
 8000a96:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a9a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a9e:	2900      	cmp	r1, #0
 8000aa0:	db09      	blt.n	8000ab6 <__aeabi_ldivmod+0x42>
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	db1a      	blt.n	8000adc <__aeabi_ldivmod+0x68>
 8000aa6:	f000 f883 	bl	8000bb0 <__udivmoddi4>
 8000aaa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ab2:	b004      	add	sp, #16
 8000ab4:	4770      	bx	lr
 8000ab6:	4240      	negs	r0, r0
 8000ab8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	db1b      	blt.n	8000af8 <__aeabi_ldivmod+0x84>
 8000ac0:	f000 f876 	bl	8000bb0 <__udivmoddi4>
 8000ac4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000acc:	b004      	add	sp, #16
 8000ace:	4240      	negs	r0, r0
 8000ad0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ad4:	4252      	negs	r2, r2
 8000ad6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ada:	4770      	bx	lr
 8000adc:	4252      	negs	r2, r2
 8000ade:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ae2:	f000 f865 	bl	8000bb0 <__udivmoddi4>
 8000ae6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aee:	b004      	add	sp, #16
 8000af0:	4240      	negs	r0, r0
 8000af2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000af6:	4770      	bx	lr
 8000af8:	4252      	negs	r2, r2
 8000afa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000afe:	f000 f857 	bl	8000bb0 <__udivmoddi4>
 8000b02:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b06:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b0a:	b004      	add	sp, #16
 8000b0c:	4252      	negs	r2, r2
 8000b0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b12:	4770      	bx	lr

08000b14 <__aeabi_uldivmod>:
 8000b14:	b953      	cbnz	r3, 8000b2c <__aeabi_uldivmod+0x18>
 8000b16:	b94a      	cbnz	r2, 8000b2c <__aeabi_uldivmod+0x18>
 8000b18:	2900      	cmp	r1, #0
 8000b1a:	bf08      	it	eq
 8000b1c:	2800      	cmpeq	r0, #0
 8000b1e:	bf1c      	itt	ne
 8000b20:	f04f 31ff 	movne.w	r1, #4294967295
 8000b24:	f04f 30ff 	movne.w	r0, #4294967295
 8000b28:	f000 b9aa 	b.w	8000e80 <__aeabi_idiv0>
 8000b2c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b30:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b34:	f000 f83c 	bl	8000bb0 <__udivmoddi4>
 8000b38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b40:	b004      	add	sp, #16
 8000b42:	4770      	bx	lr

08000b44 <__aeabi_d2lz>:
 8000b44:	b538      	push	{r3, r4, r5, lr}
 8000b46:	2200      	movs	r2, #0
 8000b48:	2300      	movs	r3, #0
 8000b4a:	4604      	mov	r4, r0
 8000b4c:	460d      	mov	r5, r1
 8000b4e:	f7ff ff69 	bl	8000a24 <__aeabi_dcmplt>
 8000b52:	b928      	cbnz	r0, 8000b60 <__aeabi_d2lz+0x1c>
 8000b54:	4620      	mov	r0, r4
 8000b56:	4629      	mov	r1, r5
 8000b58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b5c:	f000 b80a 	b.w	8000b74 <__aeabi_d2ulz>
 8000b60:	4620      	mov	r0, r4
 8000b62:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000b66:	f000 f805 	bl	8000b74 <__aeabi_d2ulz>
 8000b6a:	4240      	negs	r0, r0
 8000b6c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b70:	bd38      	pop	{r3, r4, r5, pc}
 8000b72:	bf00      	nop

08000b74 <__aeabi_d2ulz>:
 8000b74:	b5d0      	push	{r4, r6, r7, lr}
 8000b76:	4b0c      	ldr	r3, [pc, #48]	; (8000ba8 <__aeabi_d2ulz+0x34>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	4606      	mov	r6, r0
 8000b7c:	460f      	mov	r7, r1
 8000b7e:	f7ff fcdf 	bl	8000540 <__aeabi_dmul>
 8000b82:	f000 f97f 	bl	8000e84 <__aeabi_d2uiz>
 8000b86:	4604      	mov	r4, r0
 8000b88:	f7ff fc60 	bl	800044c <__aeabi_ui2d>
 8000b8c:	4b07      	ldr	r3, [pc, #28]	; (8000bac <__aeabi_d2ulz+0x38>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	f7ff fcd6 	bl	8000540 <__aeabi_dmul>
 8000b94:	4602      	mov	r2, r0
 8000b96:	460b      	mov	r3, r1
 8000b98:	4630      	mov	r0, r6
 8000b9a:	4639      	mov	r1, r7
 8000b9c:	f7ff fb18 	bl	80001d0 <__aeabi_dsub>
 8000ba0:	f000 f970 	bl	8000e84 <__aeabi_d2uiz>
 8000ba4:	4621      	mov	r1, r4
 8000ba6:	bdd0      	pop	{r4, r6, r7, pc}
 8000ba8:	3df00000 	.word	0x3df00000
 8000bac:	41f00000 	.word	0x41f00000

08000bb0 <__udivmoddi4>:
 8000bb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bb4:	9d08      	ldr	r5, [sp, #32]
 8000bb6:	4604      	mov	r4, r0
 8000bb8:	468e      	mov	lr, r1
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d14d      	bne.n	8000c5a <__udivmoddi4+0xaa>
 8000bbe:	428a      	cmp	r2, r1
 8000bc0:	4694      	mov	ip, r2
 8000bc2:	d969      	bls.n	8000c98 <__udivmoddi4+0xe8>
 8000bc4:	fab2 f282 	clz	r2, r2
 8000bc8:	b152      	cbz	r2, 8000be0 <__udivmoddi4+0x30>
 8000bca:	fa01 f302 	lsl.w	r3, r1, r2
 8000bce:	f1c2 0120 	rsb	r1, r2, #32
 8000bd2:	fa20 f101 	lsr.w	r1, r0, r1
 8000bd6:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bda:	ea41 0e03 	orr.w	lr, r1, r3
 8000bde:	4094      	lsls	r4, r2
 8000be0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000be4:	0c21      	lsrs	r1, r4, #16
 8000be6:	fbbe f6f8 	udiv	r6, lr, r8
 8000bea:	fa1f f78c 	uxth.w	r7, ip
 8000bee:	fb08 e316 	mls	r3, r8, r6, lr
 8000bf2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000bf6:	fb06 f107 	mul.w	r1, r6, r7
 8000bfa:	4299      	cmp	r1, r3
 8000bfc:	d90a      	bls.n	8000c14 <__udivmoddi4+0x64>
 8000bfe:	eb1c 0303 	adds.w	r3, ip, r3
 8000c02:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c06:	f080 811f 	bcs.w	8000e48 <__udivmoddi4+0x298>
 8000c0a:	4299      	cmp	r1, r3
 8000c0c:	f240 811c 	bls.w	8000e48 <__udivmoddi4+0x298>
 8000c10:	3e02      	subs	r6, #2
 8000c12:	4463      	add	r3, ip
 8000c14:	1a5b      	subs	r3, r3, r1
 8000c16:	b2a4      	uxth	r4, r4
 8000c18:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c1c:	fb08 3310 	mls	r3, r8, r0, r3
 8000c20:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c24:	fb00 f707 	mul.w	r7, r0, r7
 8000c28:	42a7      	cmp	r7, r4
 8000c2a:	d90a      	bls.n	8000c42 <__udivmoddi4+0x92>
 8000c2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000c30:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c34:	f080 810a 	bcs.w	8000e4c <__udivmoddi4+0x29c>
 8000c38:	42a7      	cmp	r7, r4
 8000c3a:	f240 8107 	bls.w	8000e4c <__udivmoddi4+0x29c>
 8000c3e:	4464      	add	r4, ip
 8000c40:	3802      	subs	r0, #2
 8000c42:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c46:	1be4      	subs	r4, r4, r7
 8000c48:	2600      	movs	r6, #0
 8000c4a:	b11d      	cbz	r5, 8000c54 <__udivmoddi4+0xa4>
 8000c4c:	40d4      	lsrs	r4, r2
 8000c4e:	2300      	movs	r3, #0
 8000c50:	e9c5 4300 	strd	r4, r3, [r5]
 8000c54:	4631      	mov	r1, r6
 8000c56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c5a:	428b      	cmp	r3, r1
 8000c5c:	d909      	bls.n	8000c72 <__udivmoddi4+0xc2>
 8000c5e:	2d00      	cmp	r5, #0
 8000c60:	f000 80ef 	beq.w	8000e42 <__udivmoddi4+0x292>
 8000c64:	2600      	movs	r6, #0
 8000c66:	e9c5 0100 	strd	r0, r1, [r5]
 8000c6a:	4630      	mov	r0, r6
 8000c6c:	4631      	mov	r1, r6
 8000c6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c72:	fab3 f683 	clz	r6, r3
 8000c76:	2e00      	cmp	r6, #0
 8000c78:	d14a      	bne.n	8000d10 <__udivmoddi4+0x160>
 8000c7a:	428b      	cmp	r3, r1
 8000c7c:	d302      	bcc.n	8000c84 <__udivmoddi4+0xd4>
 8000c7e:	4282      	cmp	r2, r0
 8000c80:	f200 80f9 	bhi.w	8000e76 <__udivmoddi4+0x2c6>
 8000c84:	1a84      	subs	r4, r0, r2
 8000c86:	eb61 0303 	sbc.w	r3, r1, r3
 8000c8a:	2001      	movs	r0, #1
 8000c8c:	469e      	mov	lr, r3
 8000c8e:	2d00      	cmp	r5, #0
 8000c90:	d0e0      	beq.n	8000c54 <__udivmoddi4+0xa4>
 8000c92:	e9c5 4e00 	strd	r4, lr, [r5]
 8000c96:	e7dd      	b.n	8000c54 <__udivmoddi4+0xa4>
 8000c98:	b902      	cbnz	r2, 8000c9c <__udivmoddi4+0xec>
 8000c9a:	deff      	udf	#255	; 0xff
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	2a00      	cmp	r2, #0
 8000ca2:	f040 8092 	bne.w	8000dca <__udivmoddi4+0x21a>
 8000ca6:	eba1 010c 	sub.w	r1, r1, ip
 8000caa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cae:	fa1f fe8c 	uxth.w	lr, ip
 8000cb2:	2601      	movs	r6, #1
 8000cb4:	0c20      	lsrs	r0, r4, #16
 8000cb6:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cba:	fb07 1113 	mls	r1, r7, r3, r1
 8000cbe:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cc2:	fb0e f003 	mul.w	r0, lr, r3
 8000cc6:	4288      	cmp	r0, r1
 8000cc8:	d908      	bls.n	8000cdc <__udivmoddi4+0x12c>
 8000cca:	eb1c 0101 	adds.w	r1, ip, r1
 8000cce:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cd2:	d202      	bcs.n	8000cda <__udivmoddi4+0x12a>
 8000cd4:	4288      	cmp	r0, r1
 8000cd6:	f200 80cb 	bhi.w	8000e70 <__udivmoddi4+0x2c0>
 8000cda:	4643      	mov	r3, r8
 8000cdc:	1a09      	subs	r1, r1, r0
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ce4:	fb07 1110 	mls	r1, r7, r0, r1
 8000ce8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000cec:	fb0e fe00 	mul.w	lr, lr, r0
 8000cf0:	45a6      	cmp	lr, r4
 8000cf2:	d908      	bls.n	8000d06 <__udivmoddi4+0x156>
 8000cf4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf8:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x154>
 8000cfe:	45a6      	cmp	lr, r4
 8000d00:	f200 80bb 	bhi.w	8000e7a <__udivmoddi4+0x2ca>
 8000d04:	4608      	mov	r0, r1
 8000d06:	eba4 040e 	sub.w	r4, r4, lr
 8000d0a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d0e:	e79c      	b.n	8000c4a <__udivmoddi4+0x9a>
 8000d10:	f1c6 0720 	rsb	r7, r6, #32
 8000d14:	40b3      	lsls	r3, r6
 8000d16:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d1a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d1e:	fa20 f407 	lsr.w	r4, r0, r7
 8000d22:	fa01 f306 	lsl.w	r3, r1, r6
 8000d26:	431c      	orrs	r4, r3
 8000d28:	40f9      	lsrs	r1, r7
 8000d2a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d2e:	fa00 f306 	lsl.w	r3, r0, r6
 8000d32:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d36:	0c20      	lsrs	r0, r4, #16
 8000d38:	fa1f fe8c 	uxth.w	lr, ip
 8000d3c:	fb09 1118 	mls	r1, r9, r8, r1
 8000d40:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d44:	fb08 f00e 	mul.w	r0, r8, lr
 8000d48:	4288      	cmp	r0, r1
 8000d4a:	fa02 f206 	lsl.w	r2, r2, r6
 8000d4e:	d90b      	bls.n	8000d68 <__udivmoddi4+0x1b8>
 8000d50:	eb1c 0101 	adds.w	r1, ip, r1
 8000d54:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d58:	f080 8088 	bcs.w	8000e6c <__udivmoddi4+0x2bc>
 8000d5c:	4288      	cmp	r0, r1
 8000d5e:	f240 8085 	bls.w	8000e6c <__udivmoddi4+0x2bc>
 8000d62:	f1a8 0802 	sub.w	r8, r8, #2
 8000d66:	4461      	add	r1, ip
 8000d68:	1a09      	subs	r1, r1, r0
 8000d6a:	b2a4      	uxth	r4, r4
 8000d6c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d70:	fb09 1110 	mls	r1, r9, r0, r1
 8000d74:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d78:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d7c:	458e      	cmp	lr, r1
 8000d7e:	d908      	bls.n	8000d92 <__udivmoddi4+0x1e2>
 8000d80:	eb1c 0101 	adds.w	r1, ip, r1
 8000d84:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d88:	d26c      	bcs.n	8000e64 <__udivmoddi4+0x2b4>
 8000d8a:	458e      	cmp	lr, r1
 8000d8c:	d96a      	bls.n	8000e64 <__udivmoddi4+0x2b4>
 8000d8e:	3802      	subs	r0, #2
 8000d90:	4461      	add	r1, ip
 8000d92:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d96:	fba0 9402 	umull	r9, r4, r0, r2
 8000d9a:	eba1 010e 	sub.w	r1, r1, lr
 8000d9e:	42a1      	cmp	r1, r4
 8000da0:	46c8      	mov	r8, r9
 8000da2:	46a6      	mov	lr, r4
 8000da4:	d356      	bcc.n	8000e54 <__udivmoddi4+0x2a4>
 8000da6:	d053      	beq.n	8000e50 <__udivmoddi4+0x2a0>
 8000da8:	b15d      	cbz	r5, 8000dc2 <__udivmoddi4+0x212>
 8000daa:	ebb3 0208 	subs.w	r2, r3, r8
 8000dae:	eb61 010e 	sbc.w	r1, r1, lr
 8000db2:	fa01 f707 	lsl.w	r7, r1, r7
 8000db6:	fa22 f306 	lsr.w	r3, r2, r6
 8000dba:	40f1      	lsrs	r1, r6
 8000dbc:	431f      	orrs	r7, r3
 8000dbe:	e9c5 7100 	strd	r7, r1, [r5]
 8000dc2:	2600      	movs	r6, #0
 8000dc4:	4631      	mov	r1, r6
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	f1c2 0320 	rsb	r3, r2, #32
 8000dce:	40d8      	lsrs	r0, r3
 8000dd0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dd4:	fa21 f303 	lsr.w	r3, r1, r3
 8000dd8:	4091      	lsls	r1, r2
 8000dda:	4301      	orrs	r1, r0
 8000ddc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000de0:	fa1f fe8c 	uxth.w	lr, ip
 8000de4:	fbb3 f0f7 	udiv	r0, r3, r7
 8000de8:	fb07 3610 	mls	r6, r7, r0, r3
 8000dec:	0c0b      	lsrs	r3, r1, #16
 8000dee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000df2:	fb00 f60e 	mul.w	r6, r0, lr
 8000df6:	429e      	cmp	r6, r3
 8000df8:	fa04 f402 	lsl.w	r4, r4, r2
 8000dfc:	d908      	bls.n	8000e10 <__udivmoddi4+0x260>
 8000dfe:	eb1c 0303 	adds.w	r3, ip, r3
 8000e02:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e06:	d22f      	bcs.n	8000e68 <__udivmoddi4+0x2b8>
 8000e08:	429e      	cmp	r6, r3
 8000e0a:	d92d      	bls.n	8000e68 <__udivmoddi4+0x2b8>
 8000e0c:	3802      	subs	r0, #2
 8000e0e:	4463      	add	r3, ip
 8000e10:	1b9b      	subs	r3, r3, r6
 8000e12:	b289      	uxth	r1, r1
 8000e14:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e18:	fb07 3316 	mls	r3, r7, r6, r3
 8000e1c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e20:	fb06 f30e 	mul.w	r3, r6, lr
 8000e24:	428b      	cmp	r3, r1
 8000e26:	d908      	bls.n	8000e3a <__udivmoddi4+0x28a>
 8000e28:	eb1c 0101 	adds.w	r1, ip, r1
 8000e2c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e30:	d216      	bcs.n	8000e60 <__udivmoddi4+0x2b0>
 8000e32:	428b      	cmp	r3, r1
 8000e34:	d914      	bls.n	8000e60 <__udivmoddi4+0x2b0>
 8000e36:	3e02      	subs	r6, #2
 8000e38:	4461      	add	r1, ip
 8000e3a:	1ac9      	subs	r1, r1, r3
 8000e3c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e40:	e738      	b.n	8000cb4 <__udivmoddi4+0x104>
 8000e42:	462e      	mov	r6, r5
 8000e44:	4628      	mov	r0, r5
 8000e46:	e705      	b.n	8000c54 <__udivmoddi4+0xa4>
 8000e48:	4606      	mov	r6, r0
 8000e4a:	e6e3      	b.n	8000c14 <__udivmoddi4+0x64>
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	e6f8      	b.n	8000c42 <__udivmoddi4+0x92>
 8000e50:	454b      	cmp	r3, r9
 8000e52:	d2a9      	bcs.n	8000da8 <__udivmoddi4+0x1f8>
 8000e54:	ebb9 0802 	subs.w	r8, r9, r2
 8000e58:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e5c:	3801      	subs	r0, #1
 8000e5e:	e7a3      	b.n	8000da8 <__udivmoddi4+0x1f8>
 8000e60:	4646      	mov	r6, r8
 8000e62:	e7ea      	b.n	8000e3a <__udivmoddi4+0x28a>
 8000e64:	4620      	mov	r0, r4
 8000e66:	e794      	b.n	8000d92 <__udivmoddi4+0x1e2>
 8000e68:	4640      	mov	r0, r8
 8000e6a:	e7d1      	b.n	8000e10 <__udivmoddi4+0x260>
 8000e6c:	46d0      	mov	r8, sl
 8000e6e:	e77b      	b.n	8000d68 <__udivmoddi4+0x1b8>
 8000e70:	3b02      	subs	r3, #2
 8000e72:	4461      	add	r1, ip
 8000e74:	e732      	b.n	8000cdc <__udivmoddi4+0x12c>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e709      	b.n	8000c8e <__udivmoddi4+0xde>
 8000e7a:	4464      	add	r4, ip
 8000e7c:	3802      	subs	r0, #2
 8000e7e:	e742      	b.n	8000d06 <__udivmoddi4+0x156>

08000e80 <__aeabi_idiv0>:
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop

08000e84 <__aeabi_d2uiz>:
 8000e84:	004a      	lsls	r2, r1, #1
 8000e86:	d211      	bcs.n	8000eac <__aeabi_d2uiz+0x28>
 8000e88:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000e8c:	d211      	bcs.n	8000eb2 <__aeabi_d2uiz+0x2e>
 8000e8e:	d50d      	bpl.n	8000eac <__aeabi_d2uiz+0x28>
 8000e90:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000e94:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000e98:	d40e      	bmi.n	8000eb8 <__aeabi_d2uiz+0x34>
 8000e9a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000e9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ea2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ea6:	fa23 f002 	lsr.w	r0, r3, r2
 8000eaa:	4770      	bx	lr
 8000eac:	f04f 0000 	mov.w	r0, #0
 8000eb0:	4770      	bx	lr
 8000eb2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000eb6:	d102      	bne.n	8000ebe <__aeabi_d2uiz+0x3a>
 8000eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8000ebc:	4770      	bx	lr
 8000ebe:	f04f 0000 	mov.w	r0, #0
 8000ec2:	4770      	bx	lr

08000ec4 <app_init>:
rbuart_t rb_rx;
rbuart_t rb_tx;
uint8_t rx_data[MAX_RX_SIZE];
uint8_t tx_data[MAX_TX_SIZE];
/*Function definition -------------------------------------------*/
void app_init(void){
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0
	/*Init*/
	rbuart_init(&rb_tx, &huart2, tx_data, MAX_TX_SIZE);
 8000ec8:	2364      	movs	r3, #100	; 0x64
 8000eca:	4a08      	ldr	r2, [pc, #32]	; (8000eec <app_init+0x28>)
 8000ecc:	4908      	ldr	r1, [pc, #32]	; (8000ef0 <app_init+0x2c>)
 8000ece:	4809      	ldr	r0, [pc, #36]	; (8000ef4 <app_init+0x30>)
 8000ed0:	f005 fbd5 	bl	800667e <rbuart_init>
	rbuart_init(&rb_rx, &huart2, rx_data, MAX_RX_SIZE);
 8000ed4:	2364      	movs	r3, #100	; 0x64
 8000ed6:	4a08      	ldr	r2, [pc, #32]	; (8000ef8 <app_init+0x34>)
 8000ed8:	4905      	ldr	r1, [pc, #20]	; (8000ef0 <app_init+0x2c>)
 8000eda:	4808      	ldr	r0, [pc, #32]	; (8000efc <app_init+0x38>)
 8000edc:	f005 fbcf 	bl	800667e <rbuart_init>
	rbuart_start_receive(&rb_rx);
 8000ee0:	4806      	ldr	r0, [pc, #24]	; (8000efc <app_init+0x38>)
 8000ee2:	f005 fc78 	bl	80067d6 <rbuart_start_receive>

	return;
 8000ee6:	bf00      	nop
}
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	2000010c 	.word	0x2000010c
 8000ef0:	20000170 	.word	0x20000170
 8000ef4:	20000088 	.word	0x20000088
 8000ef8:	200000a8 	.word	0x200000a8
 8000efc:	20000068 	.word	0x20000068

08000f00 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
	rbuart_tx_callback(&rb_tx);
 8000f08:	4803      	ldr	r0, [pc, #12]	; (8000f18 <HAL_UART_TxCpltCallback+0x18>)
 8000f0a:	f005 fbd6 	bl	80066ba <rbuart_tx_callback>
	return;
 8000f0e:	bf00      	nop
}
 8000f10:	3708      	adds	r7, #8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	20000088 	.word	0x20000088

08000f1c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]

	rbuart_rx_callback(&rb_rx, &rb_rx.rawByte, 1);
 8000f24:	2201      	movs	r2, #1
 8000f26:	4904      	ldr	r1, [pc, #16]	; (8000f38 <HAL_UART_RxCpltCallback+0x1c>)
 8000f28:	4804      	ldr	r0, [pc, #16]	; (8000f3c <HAL_UART_RxCpltCallback+0x20>)
 8000f2a:	f005 fbf0 	bl	800670e <rbuart_rx_callback>
	return;
 8000f2e:	bf00      	nop
}
 8000f30:	3708      	adds	r7, #8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	20000084 	.word	0x20000084
 8000f3c:	20000068 	.word	0x20000068

08000f40 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b088      	sub	sp, #32
 8000f44:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f46:	f107 030c 	add.w	r3, r7, #12
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	601a      	str	r2, [r3, #0]
 8000f4e:	605a      	str	r2, [r3, #4]
 8000f50:	609a      	str	r2, [r3, #8]
 8000f52:	60da      	str	r2, [r3, #12]
 8000f54:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f56:	2300      	movs	r3, #0
 8000f58:	60bb      	str	r3, [r7, #8]
 8000f5a:	4b25      	ldr	r3, [pc, #148]	; (8000ff0 <MX_GPIO_Init+0xb0>)
 8000f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f5e:	4a24      	ldr	r2, [pc, #144]	; (8000ff0 <MX_GPIO_Init+0xb0>)
 8000f60:	f043 0301 	orr.w	r3, r3, #1
 8000f64:	6313      	str	r3, [r2, #48]	; 0x30
 8000f66:	4b22      	ldr	r3, [pc, #136]	; (8000ff0 <MX_GPIO_Init+0xb0>)
 8000f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f6a:	f003 0301 	and.w	r3, r3, #1
 8000f6e:	60bb      	str	r3, [r7, #8]
 8000f70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f72:	2300      	movs	r3, #0
 8000f74:	607b      	str	r3, [r7, #4]
 8000f76:	4b1e      	ldr	r3, [pc, #120]	; (8000ff0 <MX_GPIO_Init+0xb0>)
 8000f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f7a:	4a1d      	ldr	r2, [pc, #116]	; (8000ff0 <MX_GPIO_Init+0xb0>)
 8000f7c:	f043 0308 	orr.w	r3, r3, #8
 8000f80:	6313      	str	r3, [r2, #48]	; 0x30
 8000f82:	4b1b      	ldr	r3, [pc, #108]	; (8000ff0 <MX_GPIO_Init+0xb0>)
 8000f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f86:	f003 0308 	and.w	r3, r3, #8
 8000f8a:	607b      	str	r3, [r7, #4]
 8000f8c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000f8e:	2200      	movs	r2, #0
 8000f90:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f94:	4817      	ldr	r0, [pc, #92]	; (8000ff4 <MX_GPIO_Init+0xb4>)
 8000f96:	f000 ff37 	bl	8001e08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SW1_Pin;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SW1_GPIO_Port, &GPIO_InitStruct);
 8000fa6:	f107 030c 	add.w	r3, r7, #12
 8000faa:	4619      	mov	r1, r3
 8000fac:	4812      	ldr	r0, [pc, #72]	; (8000ff8 <MX_GPIO_Init+0xb8>)
 8000fae:	f000 fd8f 	bl	8001ad0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SW2_Pin;
 8000fb2:	2302      	movs	r3, #2
 8000fb4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SW2_GPIO_Port, &GPIO_InitStruct);
 8000fbe:	f107 030c 	add.w	r3, r7, #12
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	480c      	ldr	r0, [pc, #48]	; (8000ff8 <MX_GPIO_Init+0xb8>)
 8000fc6:	f000 fd83 	bl	8001ad0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000fca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000fce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000fdc:	f107 030c 	add.w	r3, r7, #12
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	4804      	ldr	r0, [pc, #16]	; (8000ff4 <MX_GPIO_Init+0xb4>)
 8000fe4:	f000 fd74 	bl	8001ad0 <HAL_GPIO_Init>

}
 8000fe8:	bf00      	nop
 8000fea:	3720      	adds	r7, #32
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	40023800 	.word	0x40023800
 8000ff4:	40020c00 	.word	0x40020c00
 8000ff8:	40020000 	.word	0x40020000

08000ffc <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	b083      	sub	sp, #12
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001004:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001008:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800100c:	f003 0301 	and.w	r3, r3, #1
 8001010:	2b00      	cmp	r3, #0
 8001012:	d013      	beq.n	800103c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001014:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001018:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800101c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001020:	2b00      	cmp	r3, #0
 8001022:	d00b      	beq.n	800103c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001024:	e000      	b.n	8001028 <ITM_SendChar+0x2c>
    {
      __NOP();
 8001026:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001028:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d0f9      	beq.n	8001026 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001032:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001036:	687a      	ldr	r2, [r7, #4]
 8001038:	b2d2      	uxtb	r2, r2
 800103a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800103c:	687b      	ldr	r3, [r7, #4]
}
 800103e:	4618      	mov	r0, r3
 8001040:	370c      	adds	r7, #12
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr

0800104a <lwprintf_my_out_func>:
 * \param[in]       ch: Character to output
 * \param[in]       p: \ref lwprintf_t handle
 * \return          ch on success, 0 on failure
 */
static int
lwprintf_my_out_func(int ch, lwprintf_t* p) {
 800104a:	b580      	push	{r7, lr}
 800104c:	b084      	sub	sp, #16
 800104e:	af00      	add	r7, sp, #0
 8001050:	6078      	str	r0, [r7, #4]
 8001052:	6039      	str	r1, [r7, #0]
    uint8_t c = (uint8_t)ch;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	73fb      	strb	r3, [r7, #15]

    /* Don't print zero */
    if (c == '\0') {
 8001058:	7bfb      	ldrb	r3, [r7, #15]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d101      	bne.n	8001062 <lwprintf_my_out_func+0x18>
        return ch;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	e004      	b.n	800106c <lwprintf_my_out_func+0x22>
    }
    ITM_SendChar(ch);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	4618      	mov	r0, r3
 8001066:	f7ff ffc9 	bl	8000ffc <ITM_SendChar>
    return ch;
 800106a:	687b      	ldr	r3, [r7, #4]
}
 800106c:	4618      	mov	r0, r3
 800106e:	3710      	adds	r7, #16
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}

08001074 <read_serial>:
            break;
        default: break;
    }
}

int32_t read_serial(uint8_t* buf, uint16_t count, int32_t byte_timeout_ms, void* arg) {
 8001074:	b580      	push	{r7, lr}
 8001076:	b086      	sub	sp, #24
 8001078:	af00      	add	r7, sp, #0
 800107a:	60f8      	str	r0, [r7, #12]
 800107c:	607a      	str	r2, [r7, #4]
 800107e:	603b      	str	r3, [r7, #0]
 8001080:	460b      	mov	r3, r1
 8001082:	817b      	strh	r3, [r7, #10]
	uint32_t tickStar = HAL_GetTick();
 8001084:	f000 fb50 	bl	8001728 <HAL_GetTick>
 8001088:	6178      	str	r0, [r7, #20]
	do{
		if((HAL_GetTick() - tickStar)>= byte_timeout_ms){
 800108a:	f000 fb4d 	bl	8001728 <HAL_GetTick>
 800108e:	4602      	mov	r2, r0
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	1ad2      	subs	r2, r2, r3
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	429a      	cmp	r2, r3
 8001098:	d301      	bcc.n	800109e <read_serial+0x2a>
			return 0;
 800109a:	2300      	movs	r3, #0
 800109c:	e00d      	b.n	80010ba <read_serial+0x46>
		}
	}
	while(rbuart_get_receiveSize(&rb_rx) < count);
 800109e:	4809      	ldr	r0, [pc, #36]	; (80010c4 <read_serial+0x50>)
 80010a0:	f005 fbbc 	bl	800681c <rbuart_get_receiveSize>
 80010a4:	4602      	mov	r2, r0
 80010a6:	897b      	ldrh	r3, [r7, #10]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	d3ee      	bcc.n	800108a <read_serial+0x16>
	return rbuart_get_data(&rb_rx, buf, count);
 80010ac:	897b      	ldrh	r3, [r7, #10]
 80010ae:	461a      	mov	r2, r3
 80010b0:	68f9      	ldr	r1, [r7, #12]
 80010b2:	4804      	ldr	r0, [pc, #16]	; (80010c4 <read_serial+0x50>)
 80010b4:	f005 fba0 	bl	80067f8 <rbuart_get_data>
 80010b8:	4603      	mov	r3, r0
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	3718      	adds	r7, #24
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	20000068 	.word	0x20000068

080010c8 <write_serial>:


int32_t write_serial(const uint8_t* buf, uint16_t count, int32_t byte_timeout_ms, void* arg) {
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b084      	sub	sp, #16
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	60f8      	str	r0, [r7, #12]
 80010d0:	607a      	str	r2, [r7, #4]
 80010d2:	603b      	str	r3, [r7, #0]
 80010d4:	460b      	mov	r3, r1
 80010d6:	817b      	strh	r3, [r7, #10]
	(void)byte_timeout_ms;
	return rbuart_send(&rb_tx, (uint8_t*)buf, count);
 80010d8:	897b      	ldrh	r3, [r7, #10]
 80010da:	461a      	mov	r2, r3
 80010dc:	68f9      	ldr	r1, [r7, #12]
 80010de:	4804      	ldr	r0, [pc, #16]	; (80010f0 <write_serial+0x28>)
 80010e0:	f005 fb3a 	bl	8006758 <rbuart_send>
 80010e4:	4603      	mov	r3, r0
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	3710      	adds	r7, #16
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	20000088 	.word	0x20000088

080010f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	f5ad 7d1c 	sub.w	sp, sp, #624	; 0x270
 80010fa:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010fc:	f000 faae 	bl	800165c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001100:	f000 f8bc 	bl	800127c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001104:	f7ff ff1c 	bl	8000f40 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001108:	f000 fa04 	bl	8001514 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  lwprintf_init(lwprintf_my_out_func);
 800110c:	4954      	ldr	r1, [pc, #336]	; (8001260 <main+0x16c>)
 800110e:	2000      	movs	r0, #0
 8001110:	f004 fa2a 	bl	8005568 <lwprintf_init_ex>
  lwbtn_init_ex(NULL, btns, sizeof(btns) / sizeof(btns[0]), prv_btn_get_state, prv_btn_event);
 8001114:	4b53      	ldr	r3, [pc, #332]	; (8001264 <main+0x170>)
 8001116:	9300      	str	r3, [sp, #0]
 8001118:	4b53      	ldr	r3, [pc, #332]	; (8001268 <main+0x174>)
 800111a:	2202      	movs	r2, #2
 800111c:	4953      	ldr	r1, [pc, #332]	; (800126c <main+0x178>)
 800111e:	2000      	movs	r0, #0
 8001120:	f002 fa96 	bl	8003650 <lwbtn_init_ex>

  app_init();
 8001124:	f7ff fece 	bl	8000ec4 <app_init>

  nmbs_platform_conf platform_conf;
  platform_conf.transport = NMBS_TRANSPORT_RTU;
 8001128:	2301      	movs	r3, #1
 800112a:	f887 3254 	strb.w	r3, [r7, #596]	; 0x254
  platform_conf.read = read_serial;
 800112e:	4b50      	ldr	r3, [pc, #320]	; (8001270 <main+0x17c>)
 8001130:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
  platform_conf.write = write_serial;
 8001134:	4b4f      	ldr	r3, [pc, #316]	; (8001274 <main+0x180>)
 8001136:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
  /* USER CODE END 2 */
  nmbs_t nmbs;
  nmbs_error err = nmbs_client_create(&nmbs, &platform_conf);
 800113a:	f507 7215 	add.w	r2, r7, #596	; 0x254
 800113e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001142:	4611      	mov	r1, r2
 8001144:	4618      	mov	r0, r3
 8001146:	f004 ffec 	bl	8006122 <nmbs_client_create>
 800114a:	4603      	mov	r3, r0
 800114c:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
  if (err != NMBS_ERROR_NONE)
 8001150:	f997 3267 	ldrsb.w	r3, [r7, #615]	; 0x267
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <main+0x68>
	  Error_Handler();
 8001158:	f000 f968 	bl	800142c <Error_Handler>
  nmbs_set_read_timeout(&nmbs, 1000);
 800115c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001160:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001164:	4618      	mov	r0, r3
 8001166:	f004 fd4c 	bl	8005c02 <nmbs_set_read_timeout>
  nmbs_set_byte_timeout(&nmbs, 100);
 800116a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800116e:	2164      	movs	r1, #100	; 0x64
 8001170:	4618      	mov	r0, r3
 8001172:	f004 fd55 	bl	8005c20 <nmbs_set_byte_timeout>

  nmbs_set_destination_rtu_address(&nmbs, RTU_SERVER_ADDRESS);
 8001176:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800117a:	2101      	movs	r1, #1
 800117c:	4618      	mov	r0, r3
 800117e:	f004 fd5e 	bl	8005c3e <nmbs_set_destination_rtu_address>


    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  nmbs_bitfield coils = {0};
 8001182:	f507 731a 	add.w	r3, r7, #616	; 0x268
 8001186:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 800118a:	2200      	movs	r2, #0
 800118c:	601a      	str	r2, [r3, #0]
 800118e:	3304      	adds	r3, #4
 8001190:	22f6      	movs	r2, #246	; 0xf6
 8001192:	2100      	movs	r1, #0
 8001194:	4618      	mov	r0, r3
 8001196:	f005 fb81 	bl	800689c <memset>
	  nmbs_bitfield_write(coils, 0, 1);
 800119a:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800119e:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	f043 0301 	orr.w	r3, r3, #1
 80011a8:	b2da      	uxtb	r2, r3
 80011aa:	f507 731a 	add.w	r3, r7, #616	; 0x268
 80011ae:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80011b2:	701a      	strb	r2, [r3, #0]
	  nmbs_bitfield_write(coils, 1, 1);
 80011b4:	f507 731a 	add.w	r3, r7, #616	; 0x268
 80011b8:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	f043 0302 	orr.w	r3, r3, #2
 80011c2:	b2da      	uxtb	r2, r3
 80011c4:	f507 731a 	add.w	r3, r7, #616	; 0x268
 80011c8:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80011cc:	701a      	strb	r2, [r3, #0]
	  err = nmbs_write_multiple_coils(&nmbs, 64, 2, coils);
 80011ce:	1d3b      	adds	r3, r7, #4
 80011d0:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80011d4:	2202      	movs	r2, #2
 80011d6:	2140      	movs	r1, #64	; 0x40
 80011d8:	f005 f909 	bl	80063ee <nmbs_write_multiple_coils>
 80011dc:	4603      	mov	r3, r0
 80011de:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
	  HAL_Delay(1000);
 80011e2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011e6:	f000 faab 	bl	8001740 <HAL_Delay>
//	  if (err != NMBS_ERROR_NONE)
//		  Error_Handler();

	  // Read 3 coils from address 64
	  nmbs_bitfield_reset(coils);    // Reset whole bitfield to zero
 80011ea:	1d3b      	adds	r3, r7, #4
 80011ec:	22fa      	movs	r2, #250	; 0xfa
 80011ee:	2100      	movs	r1, #0
 80011f0:	4618      	mov	r0, r3
 80011f2:	f005 fb53 	bl	800689c <memset>
	  err = nmbs_read_coils(&nmbs, 64, 3, coils);
 80011f6:	1d3b      	adds	r3, r7, #4
 80011f8:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80011fc:	2203      	movs	r2, #3
 80011fe:	2140      	movs	r1, #64	; 0x40
 8001200:	f005 f82d 	bl	800625e <nmbs_read_coils>
 8001204:	4603      	mov	r3, r0
 8001206:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
	  HAL_Delay(1000);
 800120a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800120e:	f000 fa97 	bl	8001740 <HAL_Delay>
//	  if (err != NMBS_ERROR_NONE)
//		  Error_Handler();

	  // Write 2 holding registers at address 26
	  uint16_t w_regs[2] = {123, 124};
 8001212:	f507 731a 	add.w	r3, r7, #616	; 0x268
 8001216:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 800121a:	4a17      	ldr	r2, [pc, #92]	; (8001278 <main+0x184>)
 800121c:	6812      	ldr	r2, [r2, #0]
 800121e:	601a      	str	r2, [r3, #0]
	  err = nmbs_write_multiple_registers(&nmbs, 26, 2, w_regs);
 8001220:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001224:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8001228:	2202      	movs	r2, #2
 800122a:	211a      	movs	r1, #26
 800122c:	f005 f984 	bl	8006538 <nmbs_write_multiple_registers>
 8001230:	4603      	mov	r3, r0
 8001232:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
	  HAL_Delay(1000);
 8001236:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800123a:	f000 fa81 	bl	8001740 <HAL_Delay>
//	  if (err != NMBS_ERROR_NONE)
//		  Error_Handler();

	  // Read 2 holding registers from address 26
	  uint16_t r_regs[2];
	  err = nmbs_read_holding_registers(&nmbs, 26, 2, r_regs);
 800123e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001242:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8001246:	2202      	movs	r2, #2
 8001248:	211a      	movs	r1, #26
 800124a:	f005 f8b9 	bl	80063c0 <nmbs_read_holding_registers>
 800124e:	4603      	mov	r3, r0
 8001250:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267

//	  if (err != NMBS_ERROR_NONE)
//	      Error_Handler();
	  HAL_Delay(1000);
 8001254:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001258:	f000 fa72 	bl	8001740 <HAL_Delay>
  {
 800125c:	e791      	b.n	8001182 <main+0x8e>
 800125e:	bf00      	nop
 8001260:	0800104b 	.word	0x0800104b
 8001264:	080013a1 	.word	0x080013a1
 8001268:	08001339 	.word	0x08001339
 800126c:	20000010 	.word	0x20000010
 8001270:	08001075 	.word	0x08001075
 8001274:	080010c9 	.word	0x080010c9
 8001278:	0800695c 	.word	0x0800695c

0800127c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b094      	sub	sp, #80	; 0x50
 8001280:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001282:	f107 0320 	add.w	r3, r7, #32
 8001286:	2230      	movs	r2, #48	; 0x30
 8001288:	2100      	movs	r1, #0
 800128a:	4618      	mov	r0, r3
 800128c:	f005 fb06 	bl	800689c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001290:	f107 030c 	add.w	r3, r7, #12
 8001294:	2200      	movs	r2, #0
 8001296:	601a      	str	r2, [r3, #0]
 8001298:	605a      	str	r2, [r3, #4]
 800129a:	609a      	str	r2, [r3, #8]
 800129c:	60da      	str	r2, [r3, #12]
 800129e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012a0:	2300      	movs	r3, #0
 80012a2:	60bb      	str	r3, [r7, #8]
 80012a4:	4b22      	ldr	r3, [pc, #136]	; (8001330 <SystemClock_Config+0xb4>)
 80012a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a8:	4a21      	ldr	r2, [pc, #132]	; (8001330 <SystemClock_Config+0xb4>)
 80012aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012ae:	6413      	str	r3, [r2, #64]	; 0x40
 80012b0:	4b1f      	ldr	r3, [pc, #124]	; (8001330 <SystemClock_Config+0xb4>)
 80012b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012b8:	60bb      	str	r3, [r7, #8]
 80012ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012bc:	2300      	movs	r3, #0
 80012be:	607b      	str	r3, [r7, #4]
 80012c0:	4b1c      	ldr	r3, [pc, #112]	; (8001334 <SystemClock_Config+0xb8>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a1b      	ldr	r2, [pc, #108]	; (8001334 <SystemClock_Config+0xb8>)
 80012c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012ca:	6013      	str	r3, [r2, #0]
 80012cc:	4b19      	ldr	r3, [pc, #100]	; (8001334 <SystemClock_Config+0xb8>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012d4:	607b      	str	r3, [r7, #4]
 80012d6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012d8:	2302      	movs	r3, #2
 80012da:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012dc:	2301      	movs	r3, #1
 80012de:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012e0:	2310      	movs	r3, #16
 80012e2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80012e4:	2300      	movs	r3, #0
 80012e6:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012e8:	f107 0320 	add.w	r3, r7, #32
 80012ec:	4618      	mov	r0, r3
 80012ee:	f000 fda5 	bl	8001e3c <HAL_RCC_OscConfig>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <SystemClock_Config+0x80>
  {
    Error_Handler();
 80012f8:	f000 f898 	bl	800142c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012fc:	230f      	movs	r3, #15
 80012fe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001300:	2300      	movs	r3, #0
 8001302:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001304:	2300      	movs	r3, #0
 8001306:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001308:	2300      	movs	r3, #0
 800130a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800130c:	2300      	movs	r3, #0
 800130e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001310:	f107 030c 	add.w	r3, r7, #12
 8001314:	2100      	movs	r1, #0
 8001316:	4618      	mov	r0, r3
 8001318:	f001 f808 	bl	800232c <HAL_RCC_ClockConfig>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001322:	f000 f883 	bl	800142c <Error_Handler>
  }
}
 8001326:	bf00      	nop
 8001328:	3750      	adds	r7, #80	; 0x50
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	40023800 	.word	0x40023800
 8001334:	40007000 	.word	0x40007000

08001338 <prv_btn_get_state>:

/* USER CODE BEGIN 4 */
static uint8_t prv_btn_get_state(struct lwbtn* lw, struct lwbtn_btn* btn){
 8001338:	b480      	push	{r7}
 800133a:	b087      	sub	sp, #28
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
 8001340:	6039      	str	r1, [r7, #0]
	Button_Phy_t *BTN_PHY = (Button_Phy_t*)btn->arg;
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	695b      	ldr	r3, [r3, #20]
 8001346:	613b      	str	r3, [r7, #16]
	Button_Enum_t button = BTN_PHY->buttonNum;
 8001348:	693b      	ldr	r3, [r7, #16]
 800134a:	799b      	ldrb	r3, [r3, #6]
 800134c:	73fb      	strb	r3, [r7, #15]
	uint8_t state = 0;
 800134e:	2300      	movs	r3, #0
 8001350:	75fb      	strb	r3, [r7, #23]
	/*read button --------------------------------------------------------------------------*/
	if(button == BUTTON_1){
 8001352:	7bfb      	ldrb	r3, [r7, #15]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d10c      	bne.n	8001372 <prv_btn_get_state+0x3a>
		state = (BTN_PHY->BTGPIO->IDR & BTN_PHY->BTPin) ? 1 : 0;
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	691b      	ldr	r3, [r3, #16]
 800135e:	693a      	ldr	r2, [r7, #16]
 8001360:	8892      	ldrh	r2, [r2, #4]
 8001362:	4013      	ands	r3, r2
 8001364:	2b00      	cmp	r3, #0
 8001366:	bf14      	ite	ne
 8001368:	2301      	movne	r3, #1
 800136a:	2300      	moveq	r3, #0
 800136c:	b2db      	uxtb	r3, r3
 800136e:	75fb      	strb	r3, [r7, #23]
 8001370:	e00e      	b.n	8001390 <prv_btn_get_state+0x58>
	}else if(button == BUTTON_2){
 8001372:	7bfb      	ldrb	r3, [r7, #15]
 8001374:	2b01      	cmp	r3, #1
 8001376:	d10b      	bne.n	8001390 <prv_btn_get_state+0x58>
		state = (BTN_PHY->BTGPIO->IDR & BTN_PHY->BTPin) ?  0: 1;
 8001378:	693b      	ldr	r3, [r7, #16]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	691b      	ldr	r3, [r3, #16]
 800137e:	693a      	ldr	r2, [r7, #16]
 8001380:	8892      	ldrh	r2, [r2, #4]
 8001382:	4013      	ands	r3, r2
 8001384:	2b00      	cmp	r3, #0
 8001386:	bf0c      	ite	eq
 8001388:	2301      	moveq	r3, #1
 800138a:	2300      	movne	r3, #0
 800138c:	b2db      	uxtb	r3, r3
 800138e:	75fb      	strb	r3, [r7, #23]
	}
	return state;
 8001390:	7dfb      	ldrb	r3, [r7, #23]
}
 8001392:	4618      	mov	r0, r3
 8001394:	371c      	adds	r7, #28
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
	...

080013a0 <prv_btn_event>:

static void prv_btn_event(struct lwbtn* lw, struct lwbtn_btn* btn, lwbtn_evt_t evt) {
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b086      	sub	sp, #24
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	60f8      	str	r0, [r7, #12]
 80013a8:	60b9      	str	r1, [r7, #8]
 80013aa:	4613      	mov	r3, r2
 80013ac:	71fb      	strb	r3, [r7, #7]
	Button_Enum_t button = ((Button_Phy_t*)btn->arg)->buttonNum;
 80013ae:	68bb      	ldr	r3, [r7, #8]
 80013b0:	695b      	ldr	r3, [r3, #20]
 80013b2:	799b      	ldrb	r3, [r3, #6]
 80013b4:	75fb      	strb	r3, [r7, #23]
	(void)lw;
	uint8_t event = evt;
 80013b6:	79fb      	ldrb	r3, [r7, #7]
 80013b8:	75bb      	strb	r3, [r7, #22]
	if(button == BUTTON_1){
 80013ba:	7dfb      	ldrb	r3, [r7, #23]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d128      	bne.n	8001412 <prv_btn_event+0x72>
		switch(event){
 80013c0:	7dbb      	ldrb	r3, [r7, #22]
 80013c2:	2b02      	cmp	r3, #2
 80013c4:	d01c      	beq.n	8001400 <prv_btn_event+0x60>
 80013c6:	2b02      	cmp	r3, #2
 80013c8:	dc23      	bgt.n	8001412 <prv_btn_event+0x72>
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d002      	beq.n	80013d4 <prv_btn_event+0x34>
 80013ce:	2b01      	cmp	r3, #1
 80013d0:	d00b      	beq.n	80013ea <prv_btn_event+0x4a>
#endif
		}
	}else if(BUTTON_2){
		//todo
	}
	return;
 80013d2:	e01e      	b.n	8001412 <prv_btn_event+0x72>
			lwprintf_printf("button is onpressed\r\n");
 80013d4:	4911      	ldr	r1, [pc, #68]	; (800141c <prv_btn_event+0x7c>)
 80013d6:	2000      	movs	r0, #0
 80013d8:	f004 f90a 	bl	80055f0 <lwprintf_printf_ex>
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80013dc:	2201      	movs	r2, #1
 80013de:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013e2:	480f      	ldr	r0, [pc, #60]	; (8001420 <prv_btn_event+0x80>)
 80013e4:	f000 fd10 	bl	8001e08 <HAL_GPIO_WritePin>
			break;
 80013e8:	e012      	b.n	8001410 <prv_btn_event+0x70>
			lwprintf_printf("button is onrelease\r\n");
 80013ea:	490e      	ldr	r1, [pc, #56]	; (8001424 <prv_btn_event+0x84>)
 80013ec:	2000      	movs	r0, #0
 80013ee:	f004 f8ff 	bl	80055f0 <lwprintf_printf_ex>
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80013f2:	2200      	movs	r2, #0
 80013f4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013f8:	4809      	ldr	r0, [pc, #36]	; (8001420 <prv_btn_event+0x80>)
 80013fa:	f000 fd05 	bl	8001e08 <HAL_GPIO_WritePin>
			break;
 80013fe:	e007      	b.n	8001410 <prv_btn_event+0x70>
			lwprintf_printf("button clicked: %u\r\n", btn->click.cnt);
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	7c1b      	ldrb	r3, [r3, #16]
 8001404:	461a      	mov	r2, r3
 8001406:	4908      	ldr	r1, [pc, #32]	; (8001428 <prv_btn_event+0x88>)
 8001408:	2000      	movs	r0, #0
 800140a:	f004 f8f1 	bl	80055f0 <lwprintf_printf_ex>
			break;
 800140e:	bf00      	nop
	return;
 8001410:	bf00      	nop
 8001412:	bf00      	nop
}
 8001414:	3718      	adds	r7, #24
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	08006960 	.word	0x08006960
 8001420:	40020c00 	.word	0x40020c00
 8001424:	08006978 	.word	0x08006978
 8001428:	08006990 	.word	0x08006990

0800142c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001430:	b672      	cpsid	i
}
 8001432:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001434:	e7fe      	b.n	8001434 <Error_Handler+0x8>
	...

08001438 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800143e:	2300      	movs	r3, #0
 8001440:	607b      	str	r3, [r7, #4]
 8001442:	4b10      	ldr	r3, [pc, #64]	; (8001484 <HAL_MspInit+0x4c>)
 8001444:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001446:	4a0f      	ldr	r2, [pc, #60]	; (8001484 <HAL_MspInit+0x4c>)
 8001448:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800144c:	6453      	str	r3, [r2, #68]	; 0x44
 800144e:	4b0d      	ldr	r3, [pc, #52]	; (8001484 <HAL_MspInit+0x4c>)
 8001450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001452:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001456:	607b      	str	r3, [r7, #4]
 8001458:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800145a:	2300      	movs	r3, #0
 800145c:	603b      	str	r3, [r7, #0]
 800145e:	4b09      	ldr	r3, [pc, #36]	; (8001484 <HAL_MspInit+0x4c>)
 8001460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001462:	4a08      	ldr	r2, [pc, #32]	; (8001484 <HAL_MspInit+0x4c>)
 8001464:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001468:	6413      	str	r3, [r2, #64]	; 0x40
 800146a:	4b06      	ldr	r3, [pc, #24]	; (8001484 <HAL_MspInit+0x4c>)
 800146c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800146e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001472:	603b      	str	r3, [r7, #0]
 8001474:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001476:	bf00      	nop
 8001478:	370c      	adds	r7, #12
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr
 8001482:	bf00      	nop
 8001484:	40023800 	.word	0x40023800

08001488 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800148c:	e7fe      	b.n	800148c <NMI_Handler+0x4>

0800148e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800148e:	b480      	push	{r7}
 8001490:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001492:	e7fe      	b.n	8001492 <HardFault_Handler+0x4>

08001494 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001498:	e7fe      	b.n	8001498 <MemManage_Handler+0x4>

0800149a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800149a:	b480      	push	{r7}
 800149c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800149e:	e7fe      	b.n	800149e <BusFault_Handler+0x4>

080014a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014a4:	e7fe      	b.n	80014a4 <UsageFault_Handler+0x4>

080014a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014a6:	b480      	push	{r7}
 80014a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014aa:	bf00      	nop
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr

080014b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014b8:	bf00      	nop
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr

080014c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014c2:	b480      	push	{r7}
 80014c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014c6:	bf00      	nop
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr

080014d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014d4:	f000 f914 	bl	8001700 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014d8:	bf00      	nop
 80014da:	bd80      	pop	{r7, pc}

080014dc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80014e0:	4802      	ldr	r0, [pc, #8]	; (80014ec <USART2_IRQHandler+0x10>)
 80014e2:	f001 f9c5 	bl	8002870 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80014e6:	bf00      	nop
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	20000170 	.word	0x20000170

080014f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014f4:	4b06      	ldr	r3, [pc, #24]	; (8001510 <SystemInit+0x20>)
 80014f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014fa:	4a05      	ldr	r2, [pc, #20]	; (8001510 <SystemInit+0x20>)
 80014fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001500:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001504:	bf00      	nop
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr
 800150e:	bf00      	nop
 8001510:	e000ed00 	.word	0xe000ed00

08001514 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001518:	4b11      	ldr	r3, [pc, #68]	; (8001560 <MX_USART2_UART_Init+0x4c>)
 800151a:	4a12      	ldr	r2, [pc, #72]	; (8001564 <MX_USART2_UART_Init+0x50>)
 800151c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800151e:	4b10      	ldr	r3, [pc, #64]	; (8001560 <MX_USART2_UART_Init+0x4c>)
 8001520:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001524:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001526:	4b0e      	ldr	r3, [pc, #56]	; (8001560 <MX_USART2_UART_Init+0x4c>)
 8001528:	2200      	movs	r2, #0
 800152a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800152c:	4b0c      	ldr	r3, [pc, #48]	; (8001560 <MX_USART2_UART_Init+0x4c>)
 800152e:	2200      	movs	r2, #0
 8001530:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001532:	4b0b      	ldr	r3, [pc, #44]	; (8001560 <MX_USART2_UART_Init+0x4c>)
 8001534:	2200      	movs	r2, #0
 8001536:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001538:	4b09      	ldr	r3, [pc, #36]	; (8001560 <MX_USART2_UART_Init+0x4c>)
 800153a:	220c      	movs	r2, #12
 800153c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800153e:	4b08      	ldr	r3, [pc, #32]	; (8001560 <MX_USART2_UART_Init+0x4c>)
 8001540:	2200      	movs	r2, #0
 8001542:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001544:	4b06      	ldr	r3, [pc, #24]	; (8001560 <MX_USART2_UART_Init+0x4c>)
 8001546:	2200      	movs	r2, #0
 8001548:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800154a:	4805      	ldr	r0, [pc, #20]	; (8001560 <MX_USART2_UART_Init+0x4c>)
 800154c:	f001 f8ce 	bl	80026ec <HAL_UART_Init>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001556:	f7ff ff69 	bl	800142c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800155a:	bf00      	nop
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	20000170 	.word	0x20000170
 8001564:	40004400 	.word	0x40004400

08001568 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b08a      	sub	sp, #40	; 0x28
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001570:	f107 0314 	add.w	r3, r7, #20
 8001574:	2200      	movs	r2, #0
 8001576:	601a      	str	r2, [r3, #0]
 8001578:	605a      	str	r2, [r3, #4]
 800157a:	609a      	str	r2, [r3, #8]
 800157c:	60da      	str	r2, [r3, #12]
 800157e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a1d      	ldr	r2, [pc, #116]	; (80015fc <HAL_UART_MspInit+0x94>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d133      	bne.n	80015f2 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800158a:	2300      	movs	r3, #0
 800158c:	613b      	str	r3, [r7, #16]
 800158e:	4b1c      	ldr	r3, [pc, #112]	; (8001600 <HAL_UART_MspInit+0x98>)
 8001590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001592:	4a1b      	ldr	r2, [pc, #108]	; (8001600 <HAL_UART_MspInit+0x98>)
 8001594:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001598:	6413      	str	r3, [r2, #64]	; 0x40
 800159a:	4b19      	ldr	r3, [pc, #100]	; (8001600 <HAL_UART_MspInit+0x98>)
 800159c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800159e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015a2:	613b      	str	r3, [r7, #16]
 80015a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015a6:	2300      	movs	r3, #0
 80015a8:	60fb      	str	r3, [r7, #12]
 80015aa:	4b15      	ldr	r3, [pc, #84]	; (8001600 <HAL_UART_MspInit+0x98>)
 80015ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ae:	4a14      	ldr	r2, [pc, #80]	; (8001600 <HAL_UART_MspInit+0x98>)
 80015b0:	f043 0301 	orr.w	r3, r3, #1
 80015b4:	6313      	str	r3, [r2, #48]	; 0x30
 80015b6:	4b12      	ldr	r3, [pc, #72]	; (8001600 <HAL_UART_MspInit+0x98>)
 80015b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ba:	f003 0301 	and.w	r3, r3, #1
 80015be:	60fb      	str	r3, [r7, #12]
 80015c0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80015c2:	230c      	movs	r3, #12
 80015c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015c6:	2302      	movs	r3, #2
 80015c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ca:	2300      	movs	r3, #0
 80015cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015ce:	2303      	movs	r3, #3
 80015d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015d2:	2307      	movs	r3, #7
 80015d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015d6:	f107 0314 	add.w	r3, r7, #20
 80015da:	4619      	mov	r1, r3
 80015dc:	4809      	ldr	r0, [pc, #36]	; (8001604 <HAL_UART_MspInit+0x9c>)
 80015de:	f000 fa77 	bl	8001ad0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80015e2:	2200      	movs	r2, #0
 80015e4:	2100      	movs	r1, #0
 80015e6:	2026      	movs	r0, #38	; 0x26
 80015e8:	f000 f9a9 	bl	800193e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80015ec:	2026      	movs	r0, #38	; 0x26
 80015ee:	f000 f9c2 	bl	8001976 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80015f2:	bf00      	nop
 80015f4:	3728      	adds	r7, #40	; 0x28
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	40004400 	.word	0x40004400
 8001600:	40023800 	.word	0x40023800
 8001604:	40020000 	.word	0x40020000

08001608 <Reset_Handler>:
 8001608:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001640 <LoopFillZerobss+0x12>
 800160c:	480d      	ldr	r0, [pc, #52]	; (8001644 <LoopFillZerobss+0x16>)
 800160e:	490e      	ldr	r1, [pc, #56]	; (8001648 <LoopFillZerobss+0x1a>)
 8001610:	4a0e      	ldr	r2, [pc, #56]	; (800164c <LoopFillZerobss+0x1e>)
 8001612:	2300      	movs	r3, #0
 8001614:	e002      	b.n	800161c <LoopCopyDataInit>

08001616 <CopyDataInit>:
 8001616:	58d4      	ldr	r4, [r2, r3]
 8001618:	50c4      	str	r4, [r0, r3]
 800161a:	3304      	adds	r3, #4

0800161c <LoopCopyDataInit>:
 800161c:	18c4      	adds	r4, r0, r3
 800161e:	428c      	cmp	r4, r1
 8001620:	d3f9      	bcc.n	8001616 <CopyDataInit>
 8001622:	4a0b      	ldr	r2, [pc, #44]	; (8001650 <LoopFillZerobss+0x22>)
 8001624:	4c0b      	ldr	r4, [pc, #44]	; (8001654 <LoopFillZerobss+0x26>)
 8001626:	2300      	movs	r3, #0
 8001628:	e001      	b.n	800162e <LoopFillZerobss>

0800162a <FillZerobss>:
 800162a:	6013      	str	r3, [r2, #0]
 800162c:	3204      	adds	r2, #4

0800162e <LoopFillZerobss>:
 800162e:	42a2      	cmp	r2, r4
 8001630:	d3fb      	bcc.n	800162a <FillZerobss>
 8001632:	f7ff ff5d 	bl	80014f0 <SystemInit>
 8001636:	f005 f8ff 	bl	8006838 <__libc_init_array>
 800163a:	f7ff fd5b 	bl	80010f4 <main>
 800163e:	4770      	bx	lr
 8001640:	20020000 	.word	0x20020000
 8001644:	20000000 	.word	0x20000000
 8001648:	2000004c 	.word	0x2000004c
 800164c:	08006a90 	.word	0x08006a90
 8001650:	2000004c 	.word	0x2000004c
 8001654:	200001cc 	.word	0x200001cc

08001658 <ADC_IRQHandler>:
 8001658:	e7fe      	b.n	8001658 <ADC_IRQHandler>
	...

0800165c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001660:	4b0e      	ldr	r3, [pc, #56]	; (800169c <HAL_Init+0x40>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a0d      	ldr	r2, [pc, #52]	; (800169c <HAL_Init+0x40>)
 8001666:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800166a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800166c:	4b0b      	ldr	r3, [pc, #44]	; (800169c <HAL_Init+0x40>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4a0a      	ldr	r2, [pc, #40]	; (800169c <HAL_Init+0x40>)
 8001672:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001676:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001678:	4b08      	ldr	r3, [pc, #32]	; (800169c <HAL_Init+0x40>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a07      	ldr	r2, [pc, #28]	; (800169c <HAL_Init+0x40>)
 800167e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001682:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001684:	2003      	movs	r0, #3
 8001686:	f000 f94f 	bl	8001928 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800168a:	200f      	movs	r0, #15
 800168c:	f000 f808 	bl	80016a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001690:	f7ff fed2 	bl	8001438 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001694:	2300      	movs	r3, #0
}
 8001696:	4618      	mov	r0, r3
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	40023c00 	.word	0x40023c00

080016a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016a8:	4b12      	ldr	r3, [pc, #72]	; (80016f4 <HAL_InitTick+0x54>)
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	4b12      	ldr	r3, [pc, #72]	; (80016f8 <HAL_InitTick+0x58>)
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	4619      	mov	r1, r3
 80016b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80016ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80016be:	4618      	mov	r0, r3
 80016c0:	f000 f967 	bl	8001992 <HAL_SYSTICK_Config>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016ca:	2301      	movs	r3, #1
 80016cc:	e00e      	b.n	80016ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2b0f      	cmp	r3, #15
 80016d2:	d80a      	bhi.n	80016ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016d4:	2200      	movs	r2, #0
 80016d6:	6879      	ldr	r1, [r7, #4]
 80016d8:	f04f 30ff 	mov.w	r0, #4294967295
 80016dc:	f000 f92f 	bl	800193e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016e0:	4a06      	ldr	r2, [pc, #24]	; (80016fc <HAL_InitTick+0x5c>)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016e6:	2300      	movs	r3, #0
 80016e8:	e000      	b.n	80016ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016ea:	2301      	movs	r3, #1
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	3708      	adds	r7, #8
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	20000040 	.word	0x20000040
 80016f8:	20000048 	.word	0x20000048
 80016fc:	20000044 	.word	0x20000044

08001700 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001704:	4b06      	ldr	r3, [pc, #24]	; (8001720 <HAL_IncTick+0x20>)
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	461a      	mov	r2, r3
 800170a:	4b06      	ldr	r3, [pc, #24]	; (8001724 <HAL_IncTick+0x24>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4413      	add	r3, r2
 8001710:	4a04      	ldr	r2, [pc, #16]	; (8001724 <HAL_IncTick+0x24>)
 8001712:	6013      	str	r3, [r2, #0]
}
 8001714:	bf00      	nop
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	20000048 	.word	0x20000048
 8001724:	200001b4 	.word	0x200001b4

08001728 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  return uwTick;
 800172c:	4b03      	ldr	r3, [pc, #12]	; (800173c <HAL_GetTick+0x14>)
 800172e:	681b      	ldr	r3, [r3, #0]
}
 8001730:	4618      	mov	r0, r3
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr
 800173a:	bf00      	nop
 800173c:	200001b4 	.word	0x200001b4

08001740 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b084      	sub	sp, #16
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001748:	f7ff ffee 	bl	8001728 <HAL_GetTick>
 800174c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001758:	d005      	beq.n	8001766 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800175a:	4b0a      	ldr	r3, [pc, #40]	; (8001784 <HAL_Delay+0x44>)
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	461a      	mov	r2, r3
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	4413      	add	r3, r2
 8001764:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001766:	bf00      	nop
 8001768:	f7ff ffde 	bl	8001728 <HAL_GetTick>
 800176c:	4602      	mov	r2, r0
 800176e:	68bb      	ldr	r3, [r7, #8]
 8001770:	1ad3      	subs	r3, r2, r3
 8001772:	68fa      	ldr	r2, [r7, #12]
 8001774:	429a      	cmp	r2, r3
 8001776:	d8f7      	bhi.n	8001768 <HAL_Delay+0x28>
  {
  }
}
 8001778:	bf00      	nop
 800177a:	bf00      	nop
 800177c:	3710      	adds	r7, #16
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	20000048 	.word	0x20000048

08001788 <__NVIC_SetPriorityGrouping>:
{
 8001788:	b480      	push	{r7}
 800178a:	b085      	sub	sp, #20
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	f003 0307 	and.w	r3, r3, #7
 8001796:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001798:	4b0c      	ldr	r3, [pc, #48]	; (80017cc <__NVIC_SetPriorityGrouping+0x44>)
 800179a:	68db      	ldr	r3, [r3, #12]
 800179c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800179e:	68ba      	ldr	r2, [r7, #8]
 80017a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017a4:	4013      	ands	r3, r2
 80017a6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80017b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017ba:	4a04      	ldr	r2, [pc, #16]	; (80017cc <__NVIC_SetPriorityGrouping+0x44>)
 80017bc:	68bb      	ldr	r3, [r7, #8]
 80017be:	60d3      	str	r3, [r2, #12]
}
 80017c0:	bf00      	nop
 80017c2:	3714      	adds	r7, #20
 80017c4:	46bd      	mov	sp, r7
 80017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ca:	4770      	bx	lr
 80017cc:	e000ed00 	.word	0xe000ed00

080017d0 <__NVIC_GetPriorityGrouping>:
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017d4:	4b04      	ldr	r3, [pc, #16]	; (80017e8 <__NVIC_GetPriorityGrouping+0x18>)
 80017d6:	68db      	ldr	r3, [r3, #12]
 80017d8:	0a1b      	lsrs	r3, r3, #8
 80017da:	f003 0307 	and.w	r3, r3, #7
}
 80017de:	4618      	mov	r0, r3
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr
 80017e8:	e000ed00 	.word	0xe000ed00

080017ec <__NVIC_EnableIRQ>:
{
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	4603      	mov	r3, r0
 80017f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	db0b      	blt.n	8001816 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017fe:	79fb      	ldrb	r3, [r7, #7]
 8001800:	f003 021f 	and.w	r2, r3, #31
 8001804:	4907      	ldr	r1, [pc, #28]	; (8001824 <__NVIC_EnableIRQ+0x38>)
 8001806:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800180a:	095b      	lsrs	r3, r3, #5
 800180c:	2001      	movs	r0, #1
 800180e:	fa00 f202 	lsl.w	r2, r0, r2
 8001812:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001816:	bf00      	nop
 8001818:	370c      	adds	r7, #12
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr
 8001822:	bf00      	nop
 8001824:	e000e100 	.word	0xe000e100

08001828 <__NVIC_SetPriority>:
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	4603      	mov	r3, r0
 8001830:	6039      	str	r1, [r7, #0]
 8001832:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001834:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001838:	2b00      	cmp	r3, #0
 800183a:	db0a      	blt.n	8001852 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	b2da      	uxtb	r2, r3
 8001840:	490c      	ldr	r1, [pc, #48]	; (8001874 <__NVIC_SetPriority+0x4c>)
 8001842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001846:	0112      	lsls	r2, r2, #4
 8001848:	b2d2      	uxtb	r2, r2
 800184a:	440b      	add	r3, r1
 800184c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001850:	e00a      	b.n	8001868 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	b2da      	uxtb	r2, r3
 8001856:	4908      	ldr	r1, [pc, #32]	; (8001878 <__NVIC_SetPriority+0x50>)
 8001858:	79fb      	ldrb	r3, [r7, #7]
 800185a:	f003 030f 	and.w	r3, r3, #15
 800185e:	3b04      	subs	r3, #4
 8001860:	0112      	lsls	r2, r2, #4
 8001862:	b2d2      	uxtb	r2, r2
 8001864:	440b      	add	r3, r1
 8001866:	761a      	strb	r2, [r3, #24]
}
 8001868:	bf00      	nop
 800186a:	370c      	adds	r7, #12
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr
 8001874:	e000e100 	.word	0xe000e100
 8001878:	e000ed00 	.word	0xe000ed00

0800187c <NVIC_EncodePriority>:
{
 800187c:	b480      	push	{r7}
 800187e:	b089      	sub	sp, #36	; 0x24
 8001880:	af00      	add	r7, sp, #0
 8001882:	60f8      	str	r0, [r7, #12]
 8001884:	60b9      	str	r1, [r7, #8]
 8001886:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	f003 0307 	and.w	r3, r3, #7
 800188e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001890:	69fb      	ldr	r3, [r7, #28]
 8001892:	f1c3 0307 	rsb	r3, r3, #7
 8001896:	2b04      	cmp	r3, #4
 8001898:	bf28      	it	cs
 800189a:	2304      	movcs	r3, #4
 800189c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800189e:	69fb      	ldr	r3, [r7, #28]
 80018a0:	3304      	adds	r3, #4
 80018a2:	2b06      	cmp	r3, #6
 80018a4:	d902      	bls.n	80018ac <NVIC_EncodePriority+0x30>
 80018a6:	69fb      	ldr	r3, [r7, #28]
 80018a8:	3b03      	subs	r3, #3
 80018aa:	e000      	b.n	80018ae <NVIC_EncodePriority+0x32>
 80018ac:	2300      	movs	r3, #0
 80018ae:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018b0:	f04f 32ff 	mov.w	r2, #4294967295
 80018b4:	69bb      	ldr	r3, [r7, #24]
 80018b6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ba:	43da      	mvns	r2, r3
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	401a      	ands	r2, r3
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018c4:	f04f 31ff 	mov.w	r1, #4294967295
 80018c8:	697b      	ldr	r3, [r7, #20]
 80018ca:	fa01 f303 	lsl.w	r3, r1, r3
 80018ce:	43d9      	mvns	r1, r3
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018d4:	4313      	orrs	r3, r2
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	3724      	adds	r7, #36	; 0x24
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr
	...

080018e4 <SysTick_Config>:
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	3b01      	subs	r3, #1
 80018f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018f4:	d301      	bcc.n	80018fa <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80018f6:	2301      	movs	r3, #1
 80018f8:	e00f      	b.n	800191a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018fa:	4a0a      	ldr	r2, [pc, #40]	; (8001924 <SysTick_Config+0x40>)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	3b01      	subs	r3, #1
 8001900:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001902:	210f      	movs	r1, #15
 8001904:	f04f 30ff 	mov.w	r0, #4294967295
 8001908:	f7ff ff8e 	bl	8001828 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800190c:	4b05      	ldr	r3, [pc, #20]	; (8001924 <SysTick_Config+0x40>)
 800190e:	2200      	movs	r2, #0
 8001910:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001912:	4b04      	ldr	r3, [pc, #16]	; (8001924 <SysTick_Config+0x40>)
 8001914:	2207      	movs	r2, #7
 8001916:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001918:	2300      	movs	r3, #0
}
 800191a:	4618      	mov	r0, r3
 800191c:	3708      	adds	r7, #8
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	e000e010 	.word	0xe000e010

08001928 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	f7ff ff29 	bl	8001788 <__NVIC_SetPriorityGrouping>
}
 8001936:	bf00      	nop
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}

0800193e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800193e:	b580      	push	{r7, lr}
 8001940:	b086      	sub	sp, #24
 8001942:	af00      	add	r7, sp, #0
 8001944:	4603      	mov	r3, r0
 8001946:	60b9      	str	r1, [r7, #8]
 8001948:	607a      	str	r2, [r7, #4]
 800194a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800194c:	2300      	movs	r3, #0
 800194e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001950:	f7ff ff3e 	bl	80017d0 <__NVIC_GetPriorityGrouping>
 8001954:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001956:	687a      	ldr	r2, [r7, #4]
 8001958:	68b9      	ldr	r1, [r7, #8]
 800195a:	6978      	ldr	r0, [r7, #20]
 800195c:	f7ff ff8e 	bl	800187c <NVIC_EncodePriority>
 8001960:	4602      	mov	r2, r0
 8001962:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001966:	4611      	mov	r1, r2
 8001968:	4618      	mov	r0, r3
 800196a:	f7ff ff5d 	bl	8001828 <__NVIC_SetPriority>
}
 800196e:	bf00      	nop
 8001970:	3718      	adds	r7, #24
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}

08001976 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001976:	b580      	push	{r7, lr}
 8001978:	b082      	sub	sp, #8
 800197a:	af00      	add	r7, sp, #0
 800197c:	4603      	mov	r3, r0
 800197e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001980:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001984:	4618      	mov	r0, r3
 8001986:	f7ff ff31 	bl	80017ec <__NVIC_EnableIRQ>
}
 800198a:	bf00      	nop
 800198c:	3708      	adds	r7, #8
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}

08001992 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001992:	b580      	push	{r7, lr}
 8001994:	b082      	sub	sp, #8
 8001996:	af00      	add	r7, sp, #0
 8001998:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800199a:	6878      	ldr	r0, [r7, #4]
 800199c:	f7ff ffa2 	bl	80018e4 <SysTick_Config>
 80019a0:	4603      	mov	r3, r0
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3708      	adds	r7, #8
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}

080019aa <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80019aa:	b580      	push	{r7, lr}
 80019ac:	b084      	sub	sp, #16
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019b6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80019b8:	f7ff feb6 	bl	8001728 <HAL_GetTick>
 80019bc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	2b02      	cmp	r3, #2
 80019c8:	d008      	beq.n	80019dc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2280      	movs	r2, #128	; 0x80
 80019ce:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2200      	movs	r2, #0
 80019d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80019d8:	2301      	movs	r3, #1
 80019da:	e052      	b.n	8001a82 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	681a      	ldr	r2, [r3, #0]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f022 0216 	bic.w	r2, r2, #22
 80019ea:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	695a      	ldr	r2, [r3, #20]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80019fa:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d103      	bne.n	8001a0c <HAL_DMA_Abort+0x62>
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d007      	beq.n	8001a1c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	681a      	ldr	r2, [r3, #0]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f022 0208 	bic.w	r2, r2, #8
 8001a1a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	681a      	ldr	r2, [r3, #0]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f022 0201 	bic.w	r2, r2, #1
 8001a2a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a2c:	e013      	b.n	8001a56 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a2e:	f7ff fe7b 	bl	8001728 <HAL_GetTick>
 8001a32:	4602      	mov	r2, r0
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	1ad3      	subs	r3, r2, r3
 8001a38:	2b05      	cmp	r3, #5
 8001a3a:	d90c      	bls.n	8001a56 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2220      	movs	r2, #32
 8001a40:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	2203      	movs	r2, #3
 8001a46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001a52:	2303      	movs	r3, #3
 8001a54:	e015      	b.n	8001a82 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f003 0301 	and.w	r3, r3, #1
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d1e4      	bne.n	8001a2e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a68:	223f      	movs	r2, #63	; 0x3f
 8001a6a:	409a      	lsls	r2, r3
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2201      	movs	r2, #1
 8001a74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001a80:	2300      	movs	r3, #0
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	3710      	adds	r7, #16
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}

08001a8a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a8a:	b480      	push	{r7}
 8001a8c:	b083      	sub	sp, #12
 8001a8e:	af00      	add	r7, sp, #0
 8001a90:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001a98:	b2db      	uxtb	r3, r3
 8001a9a:	2b02      	cmp	r3, #2
 8001a9c:	d004      	beq.n	8001aa8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2280      	movs	r2, #128	; 0x80
 8001aa2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	e00c      	b.n	8001ac2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2205      	movs	r2, #5
 8001aac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	681a      	ldr	r2, [r3, #0]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f022 0201 	bic.w	r2, r2, #1
 8001abe:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001ac0:	2300      	movs	r3, #0
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	370c      	adds	r7, #12
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
	...

08001ad0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b089      	sub	sp, #36	; 0x24
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 8001ad8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ada:	2300      	movs	r3, #0
 8001adc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	61fb      	str	r3, [r7, #28]
 8001aea:	e16b      	b.n	8001dc4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001aec:	2201      	movs	r2, #1
 8001aee:	69fb      	ldr	r3, [r7, #28]
 8001af0:	fa02 f303 	lsl.w	r3, r2, r3
 8001af4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	697a      	ldr	r2, [r7, #20]
 8001afc:	4013      	ands	r3, r2
 8001afe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b00:	693a      	ldr	r2, [r7, #16]
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	429a      	cmp	r2, r3
 8001b06:	f040 815a 	bne.w	8001dbe <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	f003 0303 	and.w	r3, r3, #3
 8001b12:	2b01      	cmp	r3, #1
 8001b14:	d005      	beq.n	8001b22 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b1e:	2b02      	cmp	r3, #2
 8001b20:	d130      	bne.n	8001b84 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	689b      	ldr	r3, [r3, #8]
 8001b26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b28:	69fb      	ldr	r3, [r7, #28]
 8001b2a:	005b      	lsls	r3, r3, #1
 8001b2c:	2203      	movs	r2, #3
 8001b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b32:	43db      	mvns	r3, r3
 8001b34:	69ba      	ldr	r2, [r7, #24]
 8001b36:	4013      	ands	r3, r2
 8001b38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	68da      	ldr	r2, [r3, #12]
 8001b3e:	69fb      	ldr	r3, [r7, #28]
 8001b40:	005b      	lsls	r3, r3, #1
 8001b42:	fa02 f303 	lsl.w	r3, r2, r3
 8001b46:	69ba      	ldr	r2, [r7, #24]
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	69ba      	ldr	r2, [r7, #24]
 8001b50:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b58:	2201      	movs	r2, #1
 8001b5a:	69fb      	ldr	r3, [r7, #28]
 8001b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b60:	43db      	mvns	r3, r3
 8001b62:	69ba      	ldr	r2, [r7, #24]
 8001b64:	4013      	ands	r3, r2
 8001b66:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	091b      	lsrs	r3, r3, #4
 8001b6e:	f003 0201 	and.w	r2, r3, #1
 8001b72:	69fb      	ldr	r3, [r7, #28]
 8001b74:	fa02 f303 	lsl.w	r3, r2, r3
 8001b78:	69ba      	ldr	r2, [r7, #24]
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	69ba      	ldr	r2, [r7, #24]
 8001b82:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	f003 0303 	and.w	r3, r3, #3
 8001b8c:	2b03      	cmp	r3, #3
 8001b8e:	d017      	beq.n	8001bc0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	68db      	ldr	r3, [r3, #12]
 8001b94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b96:	69fb      	ldr	r3, [r7, #28]
 8001b98:	005b      	lsls	r3, r3, #1
 8001b9a:	2203      	movs	r2, #3
 8001b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba0:	43db      	mvns	r3, r3
 8001ba2:	69ba      	ldr	r2, [r7, #24]
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	689a      	ldr	r2, [r3, #8]
 8001bac:	69fb      	ldr	r3, [r7, #28]
 8001bae:	005b      	lsls	r3, r3, #1
 8001bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb4:	69ba      	ldr	r2, [r7, #24]
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	69ba      	ldr	r2, [r7, #24]
 8001bbe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	f003 0303 	and.w	r3, r3, #3
 8001bc8:	2b02      	cmp	r3, #2
 8001bca:	d123      	bne.n	8001c14 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001bcc:	69fb      	ldr	r3, [r7, #28]
 8001bce:	08da      	lsrs	r2, r3, #3
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	3208      	adds	r2, #8
 8001bd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001bda:	69fb      	ldr	r3, [r7, #28]
 8001bdc:	f003 0307 	and.w	r3, r3, #7
 8001be0:	009b      	lsls	r3, r3, #2
 8001be2:	220f      	movs	r2, #15
 8001be4:	fa02 f303 	lsl.w	r3, r2, r3
 8001be8:	43db      	mvns	r3, r3
 8001bea:	69ba      	ldr	r2, [r7, #24]
 8001bec:	4013      	ands	r3, r2
 8001bee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	691a      	ldr	r2, [r3, #16]
 8001bf4:	69fb      	ldr	r3, [r7, #28]
 8001bf6:	f003 0307 	and.w	r3, r3, #7
 8001bfa:	009b      	lsls	r3, r3, #2
 8001bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001c00:	69ba      	ldr	r2, [r7, #24]
 8001c02:	4313      	orrs	r3, r2
 8001c04:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	08da      	lsrs	r2, r3, #3
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	3208      	adds	r2, #8
 8001c0e:	69b9      	ldr	r1, [r7, #24]
 8001c10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c1a:	69fb      	ldr	r3, [r7, #28]
 8001c1c:	005b      	lsls	r3, r3, #1
 8001c1e:	2203      	movs	r2, #3
 8001c20:	fa02 f303 	lsl.w	r3, r2, r3
 8001c24:	43db      	mvns	r3, r3
 8001c26:	69ba      	ldr	r2, [r7, #24]
 8001c28:	4013      	ands	r3, r2
 8001c2a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	f003 0203 	and.w	r2, r3, #3
 8001c34:	69fb      	ldr	r3, [r7, #28]
 8001c36:	005b      	lsls	r3, r3, #1
 8001c38:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3c:	69ba      	ldr	r2, [r7, #24]
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	69ba      	ldr	r2, [r7, #24]
 8001c46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	f000 80b4 	beq.w	8001dbe <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c56:	2300      	movs	r3, #0
 8001c58:	60fb      	str	r3, [r7, #12]
 8001c5a:	4b60      	ldr	r3, [pc, #384]	; (8001ddc <HAL_GPIO_Init+0x30c>)
 8001c5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c5e:	4a5f      	ldr	r2, [pc, #380]	; (8001ddc <HAL_GPIO_Init+0x30c>)
 8001c60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c64:	6453      	str	r3, [r2, #68]	; 0x44
 8001c66:	4b5d      	ldr	r3, [pc, #372]	; (8001ddc <HAL_GPIO_Init+0x30c>)
 8001c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c6e:	60fb      	str	r3, [r7, #12]
 8001c70:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c72:	4a5b      	ldr	r2, [pc, #364]	; (8001de0 <HAL_GPIO_Init+0x310>)
 8001c74:	69fb      	ldr	r3, [r7, #28]
 8001c76:	089b      	lsrs	r3, r3, #2
 8001c78:	3302      	adds	r3, #2
 8001c7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c80:	69fb      	ldr	r3, [r7, #28]
 8001c82:	f003 0303 	and.w	r3, r3, #3
 8001c86:	009b      	lsls	r3, r3, #2
 8001c88:	220f      	movs	r2, #15
 8001c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8e:	43db      	mvns	r3, r3
 8001c90:	69ba      	ldr	r2, [r7, #24]
 8001c92:	4013      	ands	r3, r2
 8001c94:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	4a52      	ldr	r2, [pc, #328]	; (8001de4 <HAL_GPIO_Init+0x314>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d02b      	beq.n	8001cf6 <HAL_GPIO_Init+0x226>
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	4a51      	ldr	r2, [pc, #324]	; (8001de8 <HAL_GPIO_Init+0x318>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d025      	beq.n	8001cf2 <HAL_GPIO_Init+0x222>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	4a50      	ldr	r2, [pc, #320]	; (8001dec <HAL_GPIO_Init+0x31c>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d01f      	beq.n	8001cee <HAL_GPIO_Init+0x21e>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	4a4f      	ldr	r2, [pc, #316]	; (8001df0 <HAL_GPIO_Init+0x320>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d019      	beq.n	8001cea <HAL_GPIO_Init+0x21a>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	4a4e      	ldr	r2, [pc, #312]	; (8001df4 <HAL_GPIO_Init+0x324>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d013      	beq.n	8001ce6 <HAL_GPIO_Init+0x216>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4a4d      	ldr	r2, [pc, #308]	; (8001df8 <HAL_GPIO_Init+0x328>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d00d      	beq.n	8001ce2 <HAL_GPIO_Init+0x212>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	4a4c      	ldr	r2, [pc, #304]	; (8001dfc <HAL_GPIO_Init+0x32c>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d007      	beq.n	8001cde <HAL_GPIO_Init+0x20e>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4a4b      	ldr	r2, [pc, #300]	; (8001e00 <HAL_GPIO_Init+0x330>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d101      	bne.n	8001cda <HAL_GPIO_Init+0x20a>
 8001cd6:	2307      	movs	r3, #7
 8001cd8:	e00e      	b.n	8001cf8 <HAL_GPIO_Init+0x228>
 8001cda:	2308      	movs	r3, #8
 8001cdc:	e00c      	b.n	8001cf8 <HAL_GPIO_Init+0x228>
 8001cde:	2306      	movs	r3, #6
 8001ce0:	e00a      	b.n	8001cf8 <HAL_GPIO_Init+0x228>
 8001ce2:	2305      	movs	r3, #5
 8001ce4:	e008      	b.n	8001cf8 <HAL_GPIO_Init+0x228>
 8001ce6:	2304      	movs	r3, #4
 8001ce8:	e006      	b.n	8001cf8 <HAL_GPIO_Init+0x228>
 8001cea:	2303      	movs	r3, #3
 8001cec:	e004      	b.n	8001cf8 <HAL_GPIO_Init+0x228>
 8001cee:	2302      	movs	r3, #2
 8001cf0:	e002      	b.n	8001cf8 <HAL_GPIO_Init+0x228>
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	e000      	b.n	8001cf8 <HAL_GPIO_Init+0x228>
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	69fa      	ldr	r2, [r7, #28]
 8001cfa:	f002 0203 	and.w	r2, r2, #3
 8001cfe:	0092      	lsls	r2, r2, #2
 8001d00:	4093      	lsls	r3, r2
 8001d02:	69ba      	ldr	r2, [r7, #24]
 8001d04:	4313      	orrs	r3, r2
 8001d06:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d08:	4935      	ldr	r1, [pc, #212]	; (8001de0 <HAL_GPIO_Init+0x310>)
 8001d0a:	69fb      	ldr	r3, [r7, #28]
 8001d0c:	089b      	lsrs	r3, r3, #2
 8001d0e:	3302      	adds	r3, #2
 8001d10:	69ba      	ldr	r2, [r7, #24]
 8001d12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d16:	4b3b      	ldr	r3, [pc, #236]	; (8001e04 <HAL_GPIO_Init+0x334>)
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	43db      	mvns	r3, r3
 8001d20:	69ba      	ldr	r2, [r7, #24]
 8001d22:	4013      	ands	r3, r2
 8001d24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d003      	beq.n	8001d3a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001d32:	69ba      	ldr	r2, [r7, #24]
 8001d34:	693b      	ldr	r3, [r7, #16]
 8001d36:	4313      	orrs	r3, r2
 8001d38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d3a:	4a32      	ldr	r2, [pc, #200]	; (8001e04 <HAL_GPIO_Init+0x334>)
 8001d3c:	69bb      	ldr	r3, [r7, #24]
 8001d3e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d40:	4b30      	ldr	r3, [pc, #192]	; (8001e04 <HAL_GPIO_Init+0x334>)
 8001d42:	68db      	ldr	r3, [r3, #12]
 8001d44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	43db      	mvns	r3, r3
 8001d4a:	69ba      	ldr	r2, [r7, #24]
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d003      	beq.n	8001d64 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001d5c:	69ba      	ldr	r2, [r7, #24]
 8001d5e:	693b      	ldr	r3, [r7, #16]
 8001d60:	4313      	orrs	r3, r2
 8001d62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d64:	4a27      	ldr	r2, [pc, #156]	; (8001e04 <HAL_GPIO_Init+0x334>)
 8001d66:	69bb      	ldr	r3, [r7, #24]
 8001d68:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d6a:	4b26      	ldr	r3, [pc, #152]	; (8001e04 <HAL_GPIO_Init+0x334>)
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d70:	693b      	ldr	r3, [r7, #16]
 8001d72:	43db      	mvns	r3, r3
 8001d74:	69ba      	ldr	r2, [r7, #24]
 8001d76:	4013      	ands	r3, r2
 8001d78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d003      	beq.n	8001d8e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001d86:	69ba      	ldr	r2, [r7, #24]
 8001d88:	693b      	ldr	r3, [r7, #16]
 8001d8a:	4313      	orrs	r3, r2
 8001d8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d8e:	4a1d      	ldr	r2, [pc, #116]	; (8001e04 <HAL_GPIO_Init+0x334>)
 8001d90:	69bb      	ldr	r3, [r7, #24]
 8001d92:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d94:	4b1b      	ldr	r3, [pc, #108]	; (8001e04 <HAL_GPIO_Init+0x334>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	43db      	mvns	r3, r3
 8001d9e:	69ba      	ldr	r2, [r7, #24]
 8001da0:	4013      	ands	r3, r2
 8001da2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d003      	beq.n	8001db8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001db0:	69ba      	ldr	r2, [r7, #24]
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	4313      	orrs	r3, r2
 8001db6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001db8:	4a12      	ldr	r2, [pc, #72]	; (8001e04 <HAL_GPIO_Init+0x334>)
 8001dba:	69bb      	ldr	r3, [r7, #24]
 8001dbc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	3301      	adds	r3, #1
 8001dc2:	61fb      	str	r3, [r7, #28]
 8001dc4:	69fb      	ldr	r3, [r7, #28]
 8001dc6:	2b0f      	cmp	r3, #15
 8001dc8:	f67f ae90 	bls.w	8001aec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001dcc:	bf00      	nop
 8001dce:	bf00      	nop
 8001dd0:	3724      	adds	r7, #36	; 0x24
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop
 8001ddc:	40023800 	.word	0x40023800
 8001de0:	40013800 	.word	0x40013800
 8001de4:	40020000 	.word	0x40020000
 8001de8:	40020400 	.word	0x40020400
 8001dec:	40020800 	.word	0x40020800
 8001df0:	40020c00 	.word	0x40020c00
 8001df4:	40021000 	.word	0x40021000
 8001df8:	40021400 	.word	0x40021400
 8001dfc:	40021800 	.word	0x40021800
 8001e00:	40021c00 	.word	0x40021c00
 8001e04:	40013c00 	.word	0x40013c00

08001e08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b083      	sub	sp, #12
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
 8001e10:	460b      	mov	r3, r1
 8001e12:	807b      	strh	r3, [r7, #2]
 8001e14:	4613      	mov	r3, r2
 8001e16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e18:	787b      	ldrb	r3, [r7, #1]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d003      	beq.n	8001e26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e1e:	887a      	ldrh	r2, [r7, #2]
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e24:	e003      	b.n	8001e2e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e26:	887b      	ldrh	r3, [r7, #2]
 8001e28:	041a      	lsls	r2, r3, #16
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	619a      	str	r2, [r3, #24]
}
 8001e2e:	bf00      	nop
 8001e30:	370c      	adds	r7, #12
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr
	...

08001e3c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b086      	sub	sp, #24
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d101      	bne.n	8001e4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e267      	b.n	800231e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f003 0301 	and.w	r3, r3, #1
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d075      	beq.n	8001f46 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001e5a:	4b88      	ldr	r3, [pc, #544]	; (800207c <HAL_RCC_OscConfig+0x240>)
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	f003 030c 	and.w	r3, r3, #12
 8001e62:	2b04      	cmp	r3, #4
 8001e64:	d00c      	beq.n	8001e80 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e66:	4b85      	ldr	r3, [pc, #532]	; (800207c <HAL_RCC_OscConfig+0x240>)
 8001e68:	689b      	ldr	r3, [r3, #8]
 8001e6a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001e6e:	2b08      	cmp	r3, #8
 8001e70:	d112      	bne.n	8001e98 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e72:	4b82      	ldr	r3, [pc, #520]	; (800207c <HAL_RCC_OscConfig+0x240>)
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e7a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e7e:	d10b      	bne.n	8001e98 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e80:	4b7e      	ldr	r3, [pc, #504]	; (800207c <HAL_RCC_OscConfig+0x240>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d05b      	beq.n	8001f44 <HAL_RCC_OscConfig+0x108>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d157      	bne.n	8001f44 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001e94:	2301      	movs	r3, #1
 8001e96:	e242      	b.n	800231e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ea0:	d106      	bne.n	8001eb0 <HAL_RCC_OscConfig+0x74>
 8001ea2:	4b76      	ldr	r3, [pc, #472]	; (800207c <HAL_RCC_OscConfig+0x240>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a75      	ldr	r2, [pc, #468]	; (800207c <HAL_RCC_OscConfig+0x240>)
 8001ea8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001eac:	6013      	str	r3, [r2, #0]
 8001eae:	e01d      	b.n	8001eec <HAL_RCC_OscConfig+0xb0>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001eb8:	d10c      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x98>
 8001eba:	4b70      	ldr	r3, [pc, #448]	; (800207c <HAL_RCC_OscConfig+0x240>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a6f      	ldr	r2, [pc, #444]	; (800207c <HAL_RCC_OscConfig+0x240>)
 8001ec0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ec4:	6013      	str	r3, [r2, #0]
 8001ec6:	4b6d      	ldr	r3, [pc, #436]	; (800207c <HAL_RCC_OscConfig+0x240>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a6c      	ldr	r2, [pc, #432]	; (800207c <HAL_RCC_OscConfig+0x240>)
 8001ecc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ed0:	6013      	str	r3, [r2, #0]
 8001ed2:	e00b      	b.n	8001eec <HAL_RCC_OscConfig+0xb0>
 8001ed4:	4b69      	ldr	r3, [pc, #420]	; (800207c <HAL_RCC_OscConfig+0x240>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a68      	ldr	r2, [pc, #416]	; (800207c <HAL_RCC_OscConfig+0x240>)
 8001eda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ede:	6013      	str	r3, [r2, #0]
 8001ee0:	4b66      	ldr	r3, [pc, #408]	; (800207c <HAL_RCC_OscConfig+0x240>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a65      	ldr	r2, [pc, #404]	; (800207c <HAL_RCC_OscConfig+0x240>)
 8001ee6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001eea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d013      	beq.n	8001f1c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ef4:	f7ff fc18 	bl	8001728 <HAL_GetTick>
 8001ef8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001efa:	e008      	b.n	8001f0e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001efc:	f7ff fc14 	bl	8001728 <HAL_GetTick>
 8001f00:	4602      	mov	r2, r0
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	2b64      	cmp	r3, #100	; 0x64
 8001f08:	d901      	bls.n	8001f0e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	e207      	b.n	800231e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f0e:	4b5b      	ldr	r3, [pc, #364]	; (800207c <HAL_RCC_OscConfig+0x240>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d0f0      	beq.n	8001efc <HAL_RCC_OscConfig+0xc0>
 8001f1a:	e014      	b.n	8001f46 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f1c:	f7ff fc04 	bl	8001728 <HAL_GetTick>
 8001f20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f22:	e008      	b.n	8001f36 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f24:	f7ff fc00 	bl	8001728 <HAL_GetTick>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	2b64      	cmp	r3, #100	; 0x64
 8001f30:	d901      	bls.n	8001f36 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001f32:	2303      	movs	r3, #3
 8001f34:	e1f3      	b.n	800231e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f36:	4b51      	ldr	r3, [pc, #324]	; (800207c <HAL_RCC_OscConfig+0x240>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d1f0      	bne.n	8001f24 <HAL_RCC_OscConfig+0xe8>
 8001f42:	e000      	b.n	8001f46 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 0302 	and.w	r3, r3, #2
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d063      	beq.n	800201a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001f52:	4b4a      	ldr	r3, [pc, #296]	; (800207c <HAL_RCC_OscConfig+0x240>)
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	f003 030c 	and.w	r3, r3, #12
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d00b      	beq.n	8001f76 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f5e:	4b47      	ldr	r3, [pc, #284]	; (800207c <HAL_RCC_OscConfig+0x240>)
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001f66:	2b08      	cmp	r3, #8
 8001f68:	d11c      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f6a:	4b44      	ldr	r3, [pc, #272]	; (800207c <HAL_RCC_OscConfig+0x240>)
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d116      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f76:	4b41      	ldr	r3, [pc, #260]	; (800207c <HAL_RCC_OscConfig+0x240>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f003 0302 	and.w	r3, r3, #2
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d005      	beq.n	8001f8e <HAL_RCC_OscConfig+0x152>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	68db      	ldr	r3, [r3, #12]
 8001f86:	2b01      	cmp	r3, #1
 8001f88:	d001      	beq.n	8001f8e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e1c7      	b.n	800231e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f8e:	4b3b      	ldr	r3, [pc, #236]	; (800207c <HAL_RCC_OscConfig+0x240>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	691b      	ldr	r3, [r3, #16]
 8001f9a:	00db      	lsls	r3, r3, #3
 8001f9c:	4937      	ldr	r1, [pc, #220]	; (800207c <HAL_RCC_OscConfig+0x240>)
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fa2:	e03a      	b.n	800201a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	68db      	ldr	r3, [r3, #12]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d020      	beq.n	8001fee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fac:	4b34      	ldr	r3, [pc, #208]	; (8002080 <HAL_RCC_OscConfig+0x244>)
 8001fae:	2201      	movs	r2, #1
 8001fb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fb2:	f7ff fbb9 	bl	8001728 <HAL_GetTick>
 8001fb6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fb8:	e008      	b.n	8001fcc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001fba:	f7ff fbb5 	bl	8001728 <HAL_GetTick>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	1ad3      	subs	r3, r2, r3
 8001fc4:	2b02      	cmp	r3, #2
 8001fc6:	d901      	bls.n	8001fcc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	e1a8      	b.n	800231e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fcc:	4b2b      	ldr	r3, [pc, #172]	; (800207c <HAL_RCC_OscConfig+0x240>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0302 	and.w	r3, r3, #2
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d0f0      	beq.n	8001fba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fd8:	4b28      	ldr	r3, [pc, #160]	; (800207c <HAL_RCC_OscConfig+0x240>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	691b      	ldr	r3, [r3, #16]
 8001fe4:	00db      	lsls	r3, r3, #3
 8001fe6:	4925      	ldr	r1, [pc, #148]	; (800207c <HAL_RCC_OscConfig+0x240>)
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	600b      	str	r3, [r1, #0]
 8001fec:	e015      	b.n	800201a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fee:	4b24      	ldr	r3, [pc, #144]	; (8002080 <HAL_RCC_OscConfig+0x244>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ff4:	f7ff fb98 	bl	8001728 <HAL_GetTick>
 8001ff8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ffa:	e008      	b.n	800200e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ffc:	f7ff fb94 	bl	8001728 <HAL_GetTick>
 8002000:	4602      	mov	r2, r0
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	2b02      	cmp	r3, #2
 8002008:	d901      	bls.n	800200e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800200a:	2303      	movs	r3, #3
 800200c:	e187      	b.n	800231e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800200e:	4b1b      	ldr	r3, [pc, #108]	; (800207c <HAL_RCC_OscConfig+0x240>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0302 	and.w	r3, r3, #2
 8002016:	2b00      	cmp	r3, #0
 8002018:	d1f0      	bne.n	8001ffc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f003 0308 	and.w	r3, r3, #8
 8002022:	2b00      	cmp	r3, #0
 8002024:	d036      	beq.n	8002094 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	695b      	ldr	r3, [r3, #20]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d016      	beq.n	800205c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800202e:	4b15      	ldr	r3, [pc, #84]	; (8002084 <HAL_RCC_OscConfig+0x248>)
 8002030:	2201      	movs	r2, #1
 8002032:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002034:	f7ff fb78 	bl	8001728 <HAL_GetTick>
 8002038:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800203a:	e008      	b.n	800204e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800203c:	f7ff fb74 	bl	8001728 <HAL_GetTick>
 8002040:	4602      	mov	r2, r0
 8002042:	693b      	ldr	r3, [r7, #16]
 8002044:	1ad3      	subs	r3, r2, r3
 8002046:	2b02      	cmp	r3, #2
 8002048:	d901      	bls.n	800204e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800204a:	2303      	movs	r3, #3
 800204c:	e167      	b.n	800231e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800204e:	4b0b      	ldr	r3, [pc, #44]	; (800207c <HAL_RCC_OscConfig+0x240>)
 8002050:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002052:	f003 0302 	and.w	r3, r3, #2
 8002056:	2b00      	cmp	r3, #0
 8002058:	d0f0      	beq.n	800203c <HAL_RCC_OscConfig+0x200>
 800205a:	e01b      	b.n	8002094 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800205c:	4b09      	ldr	r3, [pc, #36]	; (8002084 <HAL_RCC_OscConfig+0x248>)
 800205e:	2200      	movs	r2, #0
 8002060:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002062:	f7ff fb61 	bl	8001728 <HAL_GetTick>
 8002066:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002068:	e00e      	b.n	8002088 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800206a:	f7ff fb5d 	bl	8001728 <HAL_GetTick>
 800206e:	4602      	mov	r2, r0
 8002070:	693b      	ldr	r3, [r7, #16]
 8002072:	1ad3      	subs	r3, r2, r3
 8002074:	2b02      	cmp	r3, #2
 8002076:	d907      	bls.n	8002088 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002078:	2303      	movs	r3, #3
 800207a:	e150      	b.n	800231e <HAL_RCC_OscConfig+0x4e2>
 800207c:	40023800 	.word	0x40023800
 8002080:	42470000 	.word	0x42470000
 8002084:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002088:	4b88      	ldr	r3, [pc, #544]	; (80022ac <HAL_RCC_OscConfig+0x470>)
 800208a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800208c:	f003 0302 	and.w	r3, r3, #2
 8002090:	2b00      	cmp	r3, #0
 8002092:	d1ea      	bne.n	800206a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f003 0304 	and.w	r3, r3, #4
 800209c:	2b00      	cmp	r3, #0
 800209e:	f000 8097 	beq.w	80021d0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020a2:	2300      	movs	r3, #0
 80020a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020a6:	4b81      	ldr	r3, [pc, #516]	; (80022ac <HAL_RCC_OscConfig+0x470>)
 80020a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d10f      	bne.n	80020d2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020b2:	2300      	movs	r3, #0
 80020b4:	60bb      	str	r3, [r7, #8]
 80020b6:	4b7d      	ldr	r3, [pc, #500]	; (80022ac <HAL_RCC_OscConfig+0x470>)
 80020b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ba:	4a7c      	ldr	r2, [pc, #496]	; (80022ac <HAL_RCC_OscConfig+0x470>)
 80020bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020c0:	6413      	str	r3, [r2, #64]	; 0x40
 80020c2:	4b7a      	ldr	r3, [pc, #488]	; (80022ac <HAL_RCC_OscConfig+0x470>)
 80020c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020ca:	60bb      	str	r3, [r7, #8]
 80020cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020ce:	2301      	movs	r3, #1
 80020d0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020d2:	4b77      	ldr	r3, [pc, #476]	; (80022b0 <HAL_RCC_OscConfig+0x474>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d118      	bne.n	8002110 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020de:	4b74      	ldr	r3, [pc, #464]	; (80022b0 <HAL_RCC_OscConfig+0x474>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a73      	ldr	r2, [pc, #460]	; (80022b0 <HAL_RCC_OscConfig+0x474>)
 80020e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020ea:	f7ff fb1d 	bl	8001728 <HAL_GetTick>
 80020ee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020f0:	e008      	b.n	8002104 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020f2:	f7ff fb19 	bl	8001728 <HAL_GetTick>
 80020f6:	4602      	mov	r2, r0
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	1ad3      	subs	r3, r2, r3
 80020fc:	2b02      	cmp	r3, #2
 80020fe:	d901      	bls.n	8002104 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002100:	2303      	movs	r3, #3
 8002102:	e10c      	b.n	800231e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002104:	4b6a      	ldr	r3, [pc, #424]	; (80022b0 <HAL_RCC_OscConfig+0x474>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800210c:	2b00      	cmp	r3, #0
 800210e:	d0f0      	beq.n	80020f2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	2b01      	cmp	r3, #1
 8002116:	d106      	bne.n	8002126 <HAL_RCC_OscConfig+0x2ea>
 8002118:	4b64      	ldr	r3, [pc, #400]	; (80022ac <HAL_RCC_OscConfig+0x470>)
 800211a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800211c:	4a63      	ldr	r2, [pc, #396]	; (80022ac <HAL_RCC_OscConfig+0x470>)
 800211e:	f043 0301 	orr.w	r3, r3, #1
 8002122:	6713      	str	r3, [r2, #112]	; 0x70
 8002124:	e01c      	b.n	8002160 <HAL_RCC_OscConfig+0x324>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	689b      	ldr	r3, [r3, #8]
 800212a:	2b05      	cmp	r3, #5
 800212c:	d10c      	bne.n	8002148 <HAL_RCC_OscConfig+0x30c>
 800212e:	4b5f      	ldr	r3, [pc, #380]	; (80022ac <HAL_RCC_OscConfig+0x470>)
 8002130:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002132:	4a5e      	ldr	r2, [pc, #376]	; (80022ac <HAL_RCC_OscConfig+0x470>)
 8002134:	f043 0304 	orr.w	r3, r3, #4
 8002138:	6713      	str	r3, [r2, #112]	; 0x70
 800213a:	4b5c      	ldr	r3, [pc, #368]	; (80022ac <HAL_RCC_OscConfig+0x470>)
 800213c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800213e:	4a5b      	ldr	r2, [pc, #364]	; (80022ac <HAL_RCC_OscConfig+0x470>)
 8002140:	f043 0301 	orr.w	r3, r3, #1
 8002144:	6713      	str	r3, [r2, #112]	; 0x70
 8002146:	e00b      	b.n	8002160 <HAL_RCC_OscConfig+0x324>
 8002148:	4b58      	ldr	r3, [pc, #352]	; (80022ac <HAL_RCC_OscConfig+0x470>)
 800214a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800214c:	4a57      	ldr	r2, [pc, #348]	; (80022ac <HAL_RCC_OscConfig+0x470>)
 800214e:	f023 0301 	bic.w	r3, r3, #1
 8002152:	6713      	str	r3, [r2, #112]	; 0x70
 8002154:	4b55      	ldr	r3, [pc, #340]	; (80022ac <HAL_RCC_OscConfig+0x470>)
 8002156:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002158:	4a54      	ldr	r2, [pc, #336]	; (80022ac <HAL_RCC_OscConfig+0x470>)
 800215a:	f023 0304 	bic.w	r3, r3, #4
 800215e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	689b      	ldr	r3, [r3, #8]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d015      	beq.n	8002194 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002168:	f7ff fade 	bl	8001728 <HAL_GetTick>
 800216c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800216e:	e00a      	b.n	8002186 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002170:	f7ff fada 	bl	8001728 <HAL_GetTick>
 8002174:	4602      	mov	r2, r0
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	f241 3288 	movw	r2, #5000	; 0x1388
 800217e:	4293      	cmp	r3, r2
 8002180:	d901      	bls.n	8002186 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002182:	2303      	movs	r3, #3
 8002184:	e0cb      	b.n	800231e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002186:	4b49      	ldr	r3, [pc, #292]	; (80022ac <HAL_RCC_OscConfig+0x470>)
 8002188:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800218a:	f003 0302 	and.w	r3, r3, #2
 800218e:	2b00      	cmp	r3, #0
 8002190:	d0ee      	beq.n	8002170 <HAL_RCC_OscConfig+0x334>
 8002192:	e014      	b.n	80021be <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002194:	f7ff fac8 	bl	8001728 <HAL_GetTick>
 8002198:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800219a:	e00a      	b.n	80021b2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800219c:	f7ff fac4 	bl	8001728 <HAL_GetTick>
 80021a0:	4602      	mov	r2, r0
 80021a2:	693b      	ldr	r3, [r7, #16]
 80021a4:	1ad3      	subs	r3, r2, r3
 80021a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d901      	bls.n	80021b2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80021ae:	2303      	movs	r3, #3
 80021b0:	e0b5      	b.n	800231e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021b2:	4b3e      	ldr	r3, [pc, #248]	; (80022ac <HAL_RCC_OscConfig+0x470>)
 80021b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021b6:	f003 0302 	and.w	r3, r3, #2
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d1ee      	bne.n	800219c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80021be:	7dfb      	ldrb	r3, [r7, #23]
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	d105      	bne.n	80021d0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021c4:	4b39      	ldr	r3, [pc, #228]	; (80022ac <HAL_RCC_OscConfig+0x470>)
 80021c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c8:	4a38      	ldr	r2, [pc, #224]	; (80022ac <HAL_RCC_OscConfig+0x470>)
 80021ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021ce:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	699b      	ldr	r3, [r3, #24]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	f000 80a1 	beq.w	800231c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80021da:	4b34      	ldr	r3, [pc, #208]	; (80022ac <HAL_RCC_OscConfig+0x470>)
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	f003 030c 	and.w	r3, r3, #12
 80021e2:	2b08      	cmp	r3, #8
 80021e4:	d05c      	beq.n	80022a0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	699b      	ldr	r3, [r3, #24]
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	d141      	bne.n	8002272 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021ee:	4b31      	ldr	r3, [pc, #196]	; (80022b4 <HAL_RCC_OscConfig+0x478>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021f4:	f7ff fa98 	bl	8001728 <HAL_GetTick>
 80021f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021fa:	e008      	b.n	800220e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021fc:	f7ff fa94 	bl	8001728 <HAL_GetTick>
 8002200:	4602      	mov	r2, r0
 8002202:	693b      	ldr	r3, [r7, #16]
 8002204:	1ad3      	subs	r3, r2, r3
 8002206:	2b02      	cmp	r3, #2
 8002208:	d901      	bls.n	800220e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800220a:	2303      	movs	r3, #3
 800220c:	e087      	b.n	800231e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800220e:	4b27      	ldr	r3, [pc, #156]	; (80022ac <HAL_RCC_OscConfig+0x470>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002216:	2b00      	cmp	r3, #0
 8002218:	d1f0      	bne.n	80021fc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	69da      	ldr	r2, [r3, #28]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6a1b      	ldr	r3, [r3, #32]
 8002222:	431a      	orrs	r2, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002228:	019b      	lsls	r3, r3, #6
 800222a:	431a      	orrs	r2, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002230:	085b      	lsrs	r3, r3, #1
 8002232:	3b01      	subs	r3, #1
 8002234:	041b      	lsls	r3, r3, #16
 8002236:	431a      	orrs	r2, r3
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800223c:	061b      	lsls	r3, r3, #24
 800223e:	491b      	ldr	r1, [pc, #108]	; (80022ac <HAL_RCC_OscConfig+0x470>)
 8002240:	4313      	orrs	r3, r2
 8002242:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002244:	4b1b      	ldr	r3, [pc, #108]	; (80022b4 <HAL_RCC_OscConfig+0x478>)
 8002246:	2201      	movs	r2, #1
 8002248:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800224a:	f7ff fa6d 	bl	8001728 <HAL_GetTick>
 800224e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002250:	e008      	b.n	8002264 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002252:	f7ff fa69 	bl	8001728 <HAL_GetTick>
 8002256:	4602      	mov	r2, r0
 8002258:	693b      	ldr	r3, [r7, #16]
 800225a:	1ad3      	subs	r3, r2, r3
 800225c:	2b02      	cmp	r3, #2
 800225e:	d901      	bls.n	8002264 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002260:	2303      	movs	r3, #3
 8002262:	e05c      	b.n	800231e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002264:	4b11      	ldr	r3, [pc, #68]	; (80022ac <HAL_RCC_OscConfig+0x470>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800226c:	2b00      	cmp	r3, #0
 800226e:	d0f0      	beq.n	8002252 <HAL_RCC_OscConfig+0x416>
 8002270:	e054      	b.n	800231c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002272:	4b10      	ldr	r3, [pc, #64]	; (80022b4 <HAL_RCC_OscConfig+0x478>)
 8002274:	2200      	movs	r2, #0
 8002276:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002278:	f7ff fa56 	bl	8001728 <HAL_GetTick>
 800227c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800227e:	e008      	b.n	8002292 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002280:	f7ff fa52 	bl	8001728 <HAL_GetTick>
 8002284:	4602      	mov	r2, r0
 8002286:	693b      	ldr	r3, [r7, #16]
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	2b02      	cmp	r3, #2
 800228c:	d901      	bls.n	8002292 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800228e:	2303      	movs	r3, #3
 8002290:	e045      	b.n	800231e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002292:	4b06      	ldr	r3, [pc, #24]	; (80022ac <HAL_RCC_OscConfig+0x470>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800229a:	2b00      	cmp	r3, #0
 800229c:	d1f0      	bne.n	8002280 <HAL_RCC_OscConfig+0x444>
 800229e:	e03d      	b.n	800231c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	699b      	ldr	r3, [r3, #24]
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d107      	bne.n	80022b8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80022a8:	2301      	movs	r3, #1
 80022aa:	e038      	b.n	800231e <HAL_RCC_OscConfig+0x4e2>
 80022ac:	40023800 	.word	0x40023800
 80022b0:	40007000 	.word	0x40007000
 80022b4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80022b8:	4b1b      	ldr	r3, [pc, #108]	; (8002328 <HAL_RCC_OscConfig+0x4ec>)
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	699b      	ldr	r3, [r3, #24]
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d028      	beq.n	8002318 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d121      	bne.n	8002318 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022de:	429a      	cmp	r2, r3
 80022e0:	d11a      	bne.n	8002318 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80022e2:	68fa      	ldr	r2, [r7, #12]
 80022e4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80022e8:	4013      	ands	r3, r2
 80022ea:	687a      	ldr	r2, [r7, #4]
 80022ec:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80022ee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d111      	bne.n	8002318 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022fe:	085b      	lsrs	r3, r3, #1
 8002300:	3b01      	subs	r3, #1
 8002302:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002304:	429a      	cmp	r2, r3
 8002306:	d107      	bne.n	8002318 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002312:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002314:	429a      	cmp	r2, r3
 8002316:	d001      	beq.n	800231c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002318:	2301      	movs	r3, #1
 800231a:	e000      	b.n	800231e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800231c:	2300      	movs	r3, #0
}
 800231e:	4618      	mov	r0, r3
 8002320:	3718      	adds	r7, #24
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	40023800 	.word	0x40023800

0800232c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b084      	sub	sp, #16
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
 8002334:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d101      	bne.n	8002340 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	e0cc      	b.n	80024da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002340:	4b68      	ldr	r3, [pc, #416]	; (80024e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f003 0307 	and.w	r3, r3, #7
 8002348:	683a      	ldr	r2, [r7, #0]
 800234a:	429a      	cmp	r2, r3
 800234c:	d90c      	bls.n	8002368 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800234e:	4b65      	ldr	r3, [pc, #404]	; (80024e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002350:	683a      	ldr	r2, [r7, #0]
 8002352:	b2d2      	uxtb	r2, r2
 8002354:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002356:	4b63      	ldr	r3, [pc, #396]	; (80024e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f003 0307 	and.w	r3, r3, #7
 800235e:	683a      	ldr	r2, [r7, #0]
 8002360:	429a      	cmp	r2, r3
 8002362:	d001      	beq.n	8002368 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002364:	2301      	movs	r3, #1
 8002366:	e0b8      	b.n	80024da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 0302 	and.w	r3, r3, #2
 8002370:	2b00      	cmp	r3, #0
 8002372:	d020      	beq.n	80023b6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f003 0304 	and.w	r3, r3, #4
 800237c:	2b00      	cmp	r3, #0
 800237e:	d005      	beq.n	800238c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002380:	4b59      	ldr	r3, [pc, #356]	; (80024e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	4a58      	ldr	r2, [pc, #352]	; (80024e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002386:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800238a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f003 0308 	and.w	r3, r3, #8
 8002394:	2b00      	cmp	r3, #0
 8002396:	d005      	beq.n	80023a4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002398:	4b53      	ldr	r3, [pc, #332]	; (80024e8 <HAL_RCC_ClockConfig+0x1bc>)
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	4a52      	ldr	r2, [pc, #328]	; (80024e8 <HAL_RCC_ClockConfig+0x1bc>)
 800239e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80023a2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023a4:	4b50      	ldr	r3, [pc, #320]	; (80024e8 <HAL_RCC_ClockConfig+0x1bc>)
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	494d      	ldr	r1, [pc, #308]	; (80024e8 <HAL_RCC_ClockConfig+0x1bc>)
 80023b2:	4313      	orrs	r3, r2
 80023b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f003 0301 	and.w	r3, r3, #1
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d044      	beq.n	800244c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	2b01      	cmp	r3, #1
 80023c8:	d107      	bne.n	80023da <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023ca:	4b47      	ldr	r3, [pc, #284]	; (80024e8 <HAL_RCC_ClockConfig+0x1bc>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d119      	bne.n	800240a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e07f      	b.n	80024da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	2b02      	cmp	r3, #2
 80023e0:	d003      	beq.n	80023ea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80023e6:	2b03      	cmp	r3, #3
 80023e8:	d107      	bne.n	80023fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023ea:	4b3f      	ldr	r3, [pc, #252]	; (80024e8 <HAL_RCC_ClockConfig+0x1bc>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d109      	bne.n	800240a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e06f      	b.n	80024da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023fa:	4b3b      	ldr	r3, [pc, #236]	; (80024e8 <HAL_RCC_ClockConfig+0x1bc>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 0302 	and.w	r3, r3, #2
 8002402:	2b00      	cmp	r3, #0
 8002404:	d101      	bne.n	800240a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e067      	b.n	80024da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800240a:	4b37      	ldr	r3, [pc, #220]	; (80024e8 <HAL_RCC_ClockConfig+0x1bc>)
 800240c:	689b      	ldr	r3, [r3, #8]
 800240e:	f023 0203 	bic.w	r2, r3, #3
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	4934      	ldr	r1, [pc, #208]	; (80024e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002418:	4313      	orrs	r3, r2
 800241a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800241c:	f7ff f984 	bl	8001728 <HAL_GetTick>
 8002420:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002422:	e00a      	b.n	800243a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002424:	f7ff f980 	bl	8001728 <HAL_GetTick>
 8002428:	4602      	mov	r2, r0
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	1ad3      	subs	r3, r2, r3
 800242e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002432:	4293      	cmp	r3, r2
 8002434:	d901      	bls.n	800243a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002436:	2303      	movs	r3, #3
 8002438:	e04f      	b.n	80024da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800243a:	4b2b      	ldr	r3, [pc, #172]	; (80024e8 <HAL_RCC_ClockConfig+0x1bc>)
 800243c:	689b      	ldr	r3, [r3, #8]
 800243e:	f003 020c 	and.w	r2, r3, #12
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	429a      	cmp	r2, r3
 800244a:	d1eb      	bne.n	8002424 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800244c:	4b25      	ldr	r3, [pc, #148]	; (80024e4 <HAL_RCC_ClockConfig+0x1b8>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f003 0307 	and.w	r3, r3, #7
 8002454:	683a      	ldr	r2, [r7, #0]
 8002456:	429a      	cmp	r2, r3
 8002458:	d20c      	bcs.n	8002474 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800245a:	4b22      	ldr	r3, [pc, #136]	; (80024e4 <HAL_RCC_ClockConfig+0x1b8>)
 800245c:	683a      	ldr	r2, [r7, #0]
 800245e:	b2d2      	uxtb	r2, r2
 8002460:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002462:	4b20      	ldr	r3, [pc, #128]	; (80024e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f003 0307 	and.w	r3, r3, #7
 800246a:	683a      	ldr	r2, [r7, #0]
 800246c:	429a      	cmp	r2, r3
 800246e:	d001      	beq.n	8002474 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002470:	2301      	movs	r3, #1
 8002472:	e032      	b.n	80024da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f003 0304 	and.w	r3, r3, #4
 800247c:	2b00      	cmp	r3, #0
 800247e:	d008      	beq.n	8002492 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002480:	4b19      	ldr	r3, [pc, #100]	; (80024e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	68db      	ldr	r3, [r3, #12]
 800248c:	4916      	ldr	r1, [pc, #88]	; (80024e8 <HAL_RCC_ClockConfig+0x1bc>)
 800248e:	4313      	orrs	r3, r2
 8002490:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 0308 	and.w	r3, r3, #8
 800249a:	2b00      	cmp	r3, #0
 800249c:	d009      	beq.n	80024b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800249e:	4b12      	ldr	r3, [pc, #72]	; (80024e8 <HAL_RCC_ClockConfig+0x1bc>)
 80024a0:	689b      	ldr	r3, [r3, #8]
 80024a2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	691b      	ldr	r3, [r3, #16]
 80024aa:	00db      	lsls	r3, r3, #3
 80024ac:	490e      	ldr	r1, [pc, #56]	; (80024e8 <HAL_RCC_ClockConfig+0x1bc>)
 80024ae:	4313      	orrs	r3, r2
 80024b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80024b2:	f000 f821 	bl	80024f8 <HAL_RCC_GetSysClockFreq>
 80024b6:	4602      	mov	r2, r0
 80024b8:	4b0b      	ldr	r3, [pc, #44]	; (80024e8 <HAL_RCC_ClockConfig+0x1bc>)
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	091b      	lsrs	r3, r3, #4
 80024be:	f003 030f 	and.w	r3, r3, #15
 80024c2:	490a      	ldr	r1, [pc, #40]	; (80024ec <HAL_RCC_ClockConfig+0x1c0>)
 80024c4:	5ccb      	ldrb	r3, [r1, r3]
 80024c6:	fa22 f303 	lsr.w	r3, r2, r3
 80024ca:	4a09      	ldr	r2, [pc, #36]	; (80024f0 <HAL_RCC_ClockConfig+0x1c4>)
 80024cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80024ce:	4b09      	ldr	r3, [pc, #36]	; (80024f4 <HAL_RCC_ClockConfig+0x1c8>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4618      	mov	r0, r3
 80024d4:	f7ff f8e4 	bl	80016a0 <HAL_InitTick>

  return HAL_OK;
 80024d8:	2300      	movs	r3, #0
}
 80024da:	4618      	mov	r0, r3
 80024dc:	3710      	adds	r7, #16
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	40023c00 	.word	0x40023c00
 80024e8:	40023800 	.word	0x40023800
 80024ec:	080069cc 	.word	0x080069cc
 80024f0:	20000040 	.word	0x20000040
 80024f4:	20000044 	.word	0x20000044

080024f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024fc:	b090      	sub	sp, #64	; 0x40
 80024fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002500:	2300      	movs	r3, #0
 8002502:	637b      	str	r3, [r7, #52]	; 0x34
 8002504:	2300      	movs	r3, #0
 8002506:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002508:	2300      	movs	r3, #0
 800250a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800250c:	2300      	movs	r3, #0
 800250e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002510:	4b59      	ldr	r3, [pc, #356]	; (8002678 <HAL_RCC_GetSysClockFreq+0x180>)
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	f003 030c 	and.w	r3, r3, #12
 8002518:	2b08      	cmp	r3, #8
 800251a:	d00d      	beq.n	8002538 <HAL_RCC_GetSysClockFreq+0x40>
 800251c:	2b08      	cmp	r3, #8
 800251e:	f200 80a1 	bhi.w	8002664 <HAL_RCC_GetSysClockFreq+0x16c>
 8002522:	2b00      	cmp	r3, #0
 8002524:	d002      	beq.n	800252c <HAL_RCC_GetSysClockFreq+0x34>
 8002526:	2b04      	cmp	r3, #4
 8002528:	d003      	beq.n	8002532 <HAL_RCC_GetSysClockFreq+0x3a>
 800252a:	e09b      	b.n	8002664 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800252c:	4b53      	ldr	r3, [pc, #332]	; (800267c <HAL_RCC_GetSysClockFreq+0x184>)
 800252e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002530:	e09b      	b.n	800266a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002532:	4b53      	ldr	r3, [pc, #332]	; (8002680 <HAL_RCC_GetSysClockFreq+0x188>)
 8002534:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002536:	e098      	b.n	800266a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002538:	4b4f      	ldr	r3, [pc, #316]	; (8002678 <HAL_RCC_GetSysClockFreq+0x180>)
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002540:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002542:	4b4d      	ldr	r3, [pc, #308]	; (8002678 <HAL_RCC_GetSysClockFreq+0x180>)
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800254a:	2b00      	cmp	r3, #0
 800254c:	d028      	beq.n	80025a0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800254e:	4b4a      	ldr	r3, [pc, #296]	; (8002678 <HAL_RCC_GetSysClockFreq+0x180>)
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	099b      	lsrs	r3, r3, #6
 8002554:	2200      	movs	r2, #0
 8002556:	623b      	str	r3, [r7, #32]
 8002558:	627a      	str	r2, [r7, #36]	; 0x24
 800255a:	6a3b      	ldr	r3, [r7, #32]
 800255c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002560:	2100      	movs	r1, #0
 8002562:	4b47      	ldr	r3, [pc, #284]	; (8002680 <HAL_RCC_GetSysClockFreq+0x188>)
 8002564:	fb03 f201 	mul.w	r2, r3, r1
 8002568:	2300      	movs	r3, #0
 800256a:	fb00 f303 	mul.w	r3, r0, r3
 800256e:	4413      	add	r3, r2
 8002570:	4a43      	ldr	r2, [pc, #268]	; (8002680 <HAL_RCC_GetSysClockFreq+0x188>)
 8002572:	fba0 1202 	umull	r1, r2, r0, r2
 8002576:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002578:	460a      	mov	r2, r1
 800257a:	62ba      	str	r2, [r7, #40]	; 0x28
 800257c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800257e:	4413      	add	r3, r2
 8002580:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002582:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002584:	2200      	movs	r2, #0
 8002586:	61bb      	str	r3, [r7, #24]
 8002588:	61fa      	str	r2, [r7, #28]
 800258a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800258e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002592:	f7fe fabf 	bl	8000b14 <__aeabi_uldivmod>
 8002596:	4602      	mov	r2, r0
 8002598:	460b      	mov	r3, r1
 800259a:	4613      	mov	r3, r2
 800259c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800259e:	e053      	b.n	8002648 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025a0:	4b35      	ldr	r3, [pc, #212]	; (8002678 <HAL_RCC_GetSysClockFreq+0x180>)
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	099b      	lsrs	r3, r3, #6
 80025a6:	2200      	movs	r2, #0
 80025a8:	613b      	str	r3, [r7, #16]
 80025aa:	617a      	str	r2, [r7, #20]
 80025ac:	693b      	ldr	r3, [r7, #16]
 80025ae:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80025b2:	f04f 0b00 	mov.w	fp, #0
 80025b6:	4652      	mov	r2, sl
 80025b8:	465b      	mov	r3, fp
 80025ba:	f04f 0000 	mov.w	r0, #0
 80025be:	f04f 0100 	mov.w	r1, #0
 80025c2:	0159      	lsls	r1, r3, #5
 80025c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025c8:	0150      	lsls	r0, r2, #5
 80025ca:	4602      	mov	r2, r0
 80025cc:	460b      	mov	r3, r1
 80025ce:	ebb2 080a 	subs.w	r8, r2, sl
 80025d2:	eb63 090b 	sbc.w	r9, r3, fp
 80025d6:	f04f 0200 	mov.w	r2, #0
 80025da:	f04f 0300 	mov.w	r3, #0
 80025de:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80025e2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80025e6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80025ea:	ebb2 0408 	subs.w	r4, r2, r8
 80025ee:	eb63 0509 	sbc.w	r5, r3, r9
 80025f2:	f04f 0200 	mov.w	r2, #0
 80025f6:	f04f 0300 	mov.w	r3, #0
 80025fa:	00eb      	lsls	r3, r5, #3
 80025fc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002600:	00e2      	lsls	r2, r4, #3
 8002602:	4614      	mov	r4, r2
 8002604:	461d      	mov	r5, r3
 8002606:	eb14 030a 	adds.w	r3, r4, sl
 800260a:	603b      	str	r3, [r7, #0]
 800260c:	eb45 030b 	adc.w	r3, r5, fp
 8002610:	607b      	str	r3, [r7, #4]
 8002612:	f04f 0200 	mov.w	r2, #0
 8002616:	f04f 0300 	mov.w	r3, #0
 800261a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800261e:	4629      	mov	r1, r5
 8002620:	028b      	lsls	r3, r1, #10
 8002622:	4621      	mov	r1, r4
 8002624:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002628:	4621      	mov	r1, r4
 800262a:	028a      	lsls	r2, r1, #10
 800262c:	4610      	mov	r0, r2
 800262e:	4619      	mov	r1, r3
 8002630:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002632:	2200      	movs	r2, #0
 8002634:	60bb      	str	r3, [r7, #8]
 8002636:	60fa      	str	r2, [r7, #12]
 8002638:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800263c:	f7fe fa6a 	bl	8000b14 <__aeabi_uldivmod>
 8002640:	4602      	mov	r2, r0
 8002642:	460b      	mov	r3, r1
 8002644:	4613      	mov	r3, r2
 8002646:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002648:	4b0b      	ldr	r3, [pc, #44]	; (8002678 <HAL_RCC_GetSysClockFreq+0x180>)
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	0c1b      	lsrs	r3, r3, #16
 800264e:	f003 0303 	and.w	r3, r3, #3
 8002652:	3301      	adds	r3, #1
 8002654:	005b      	lsls	r3, r3, #1
 8002656:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8002658:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800265a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800265c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002660:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002662:	e002      	b.n	800266a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002664:	4b05      	ldr	r3, [pc, #20]	; (800267c <HAL_RCC_GetSysClockFreq+0x184>)
 8002666:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002668:	bf00      	nop
    }
  }
  return sysclockfreq;
 800266a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800266c:	4618      	mov	r0, r3
 800266e:	3740      	adds	r7, #64	; 0x40
 8002670:	46bd      	mov	sp, r7
 8002672:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002676:	bf00      	nop
 8002678:	40023800 	.word	0x40023800
 800267c:	00f42400 	.word	0x00f42400
 8002680:	017d7840 	.word	0x017d7840

08002684 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002684:	b480      	push	{r7}
 8002686:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002688:	4b03      	ldr	r3, [pc, #12]	; (8002698 <HAL_RCC_GetHCLKFreq+0x14>)
 800268a:	681b      	ldr	r3, [r3, #0]
}
 800268c:	4618      	mov	r0, r3
 800268e:	46bd      	mov	sp, r7
 8002690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002694:	4770      	bx	lr
 8002696:	bf00      	nop
 8002698:	20000040 	.word	0x20000040

0800269c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80026a0:	f7ff fff0 	bl	8002684 <HAL_RCC_GetHCLKFreq>
 80026a4:	4602      	mov	r2, r0
 80026a6:	4b05      	ldr	r3, [pc, #20]	; (80026bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	0a9b      	lsrs	r3, r3, #10
 80026ac:	f003 0307 	and.w	r3, r3, #7
 80026b0:	4903      	ldr	r1, [pc, #12]	; (80026c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026b2:	5ccb      	ldrb	r3, [r1, r3]
 80026b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	40023800 	.word	0x40023800
 80026c0:	080069dc 	.word	0x080069dc

080026c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80026c8:	f7ff ffdc 	bl	8002684 <HAL_RCC_GetHCLKFreq>
 80026cc:	4602      	mov	r2, r0
 80026ce:	4b05      	ldr	r3, [pc, #20]	; (80026e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	0b5b      	lsrs	r3, r3, #13
 80026d4:	f003 0307 	and.w	r3, r3, #7
 80026d8:	4903      	ldr	r1, [pc, #12]	; (80026e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80026da:	5ccb      	ldrb	r3, [r1, r3]
 80026dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	40023800 	.word	0x40023800
 80026e8:	080069dc 	.word	0x080069dc

080026ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b082      	sub	sp, #8
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d101      	bne.n	80026fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e03f      	b.n	800277e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002704:	b2db      	uxtb	r3, r3
 8002706:	2b00      	cmp	r3, #0
 8002708:	d106      	bne.n	8002718 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2200      	movs	r2, #0
 800270e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f7fe ff28 	bl	8001568 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2224      	movs	r2, #36	; 0x24
 800271c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	68da      	ldr	r2, [r3, #12]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800272e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002730:	6878      	ldr	r0, [r7, #4]
 8002732:	f000 fd19 	bl	8003168 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	691a      	ldr	r2, [r3, #16]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002744:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	695a      	ldr	r2, [r3, #20]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002754:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	68da      	ldr	r2, [r3, #12]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002764:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2200      	movs	r2, #0
 800276a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2220      	movs	r2, #32
 8002770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2220      	movs	r2, #32
 8002778:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800277c:	2300      	movs	r3, #0
}
 800277e:	4618      	mov	r0, r3
 8002780:	3708      	adds	r7, #8
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}

08002786 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8002786:	b480      	push	{r7}
 8002788:	b085      	sub	sp, #20
 800278a:	af00      	add	r7, sp, #0
 800278c:	60f8      	str	r0, [r7, #12]
 800278e:	60b9      	str	r1, [r7, #8]
 8002790:	4613      	mov	r3, r2
 8002792:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800279a:	b2db      	uxtb	r3, r3
 800279c:	2b20      	cmp	r3, #32
 800279e:	d130      	bne.n	8002802 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d002      	beq.n	80027ac <HAL_UART_Transmit_IT+0x26>
 80027a6:	88fb      	ldrh	r3, [r7, #6]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d101      	bne.n	80027b0 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80027ac:	2301      	movs	r3, #1
 80027ae:	e029      	b.n	8002804 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d101      	bne.n	80027be <HAL_UART_Transmit_IT+0x38>
 80027ba:	2302      	movs	r3, #2
 80027bc:	e022      	b.n	8002804 <HAL_UART_Transmit_IT+0x7e>
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2201      	movs	r2, #1
 80027c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	68ba      	ldr	r2, [r7, #8]
 80027ca:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	88fa      	ldrh	r2, [r7, #6]
 80027d0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	88fa      	ldrh	r2, [r7, #6]
 80027d6:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	2200      	movs	r2, #0
 80027dc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	2221      	movs	r2, #33	; 0x21
 80027e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	2200      	movs	r2, #0
 80027ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	68da      	ldr	r2, [r3, #12]
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80027fc:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80027fe:	2300      	movs	r3, #0
 8002800:	e000      	b.n	8002804 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8002802:	2302      	movs	r3, #2
  }
}
 8002804:	4618      	mov	r0, r3
 8002806:	3714      	adds	r7, #20
 8002808:	46bd      	mov	sp, r7
 800280a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280e:	4770      	bx	lr

08002810 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b084      	sub	sp, #16
 8002814:	af00      	add	r7, sp, #0
 8002816:	60f8      	str	r0, [r7, #12]
 8002818:	60b9      	str	r1, [r7, #8]
 800281a:	4613      	mov	r3, r2
 800281c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002824:	b2db      	uxtb	r3, r3
 8002826:	2b20      	cmp	r3, #32
 8002828:	d11d      	bne.n	8002866 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d002      	beq.n	8002836 <HAL_UART_Receive_IT+0x26>
 8002830:	88fb      	ldrh	r3, [r7, #6]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d101      	bne.n	800283a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e016      	b.n	8002868 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002840:	2b01      	cmp	r3, #1
 8002842:	d101      	bne.n	8002848 <HAL_UART_Receive_IT+0x38>
 8002844:	2302      	movs	r3, #2
 8002846:	e00f      	b.n	8002868 <HAL_UART_Receive_IT+0x58>
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	2201      	movs	r2, #1
 800284c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2200      	movs	r2, #0
 8002854:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002856:	88fb      	ldrh	r3, [r7, #6]
 8002858:	461a      	mov	r2, r3
 800285a:	68b9      	ldr	r1, [r7, #8]
 800285c:	68f8      	ldr	r0, [r7, #12]
 800285e:	f000 faab 	bl	8002db8 <UART_Start_Receive_IT>
 8002862:	4603      	mov	r3, r0
 8002864:	e000      	b.n	8002868 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8002866:	2302      	movs	r3, #2
  }
}
 8002868:	4618      	mov	r0, r3
 800286a:	3710      	adds	r7, #16
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}

08002870 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b0ba      	sub	sp, #232	; 0xe8
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	68db      	ldr	r3, [r3, #12]
 8002888:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	695b      	ldr	r3, [r3, #20]
 8002892:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002896:	2300      	movs	r3, #0
 8002898:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800289c:	2300      	movs	r3, #0
 800289e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80028a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80028a6:	f003 030f 	and.w	r3, r3, #15
 80028aa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80028ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d10f      	bne.n	80028d6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80028b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80028ba:	f003 0320 	and.w	r3, r3, #32
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d009      	beq.n	80028d6 <HAL_UART_IRQHandler+0x66>
 80028c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80028c6:	f003 0320 	and.w	r3, r3, #32
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d003      	beq.n	80028d6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80028ce:	6878      	ldr	r0, [r7, #4]
 80028d0:	f000 fb8f 	bl	8002ff2 <UART_Receive_IT>
      return;
 80028d4:	e256      	b.n	8002d84 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80028d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80028da:	2b00      	cmp	r3, #0
 80028dc:	f000 80de 	beq.w	8002a9c <HAL_UART_IRQHandler+0x22c>
 80028e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80028e4:	f003 0301 	and.w	r3, r3, #1
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d106      	bne.n	80028fa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80028ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80028f0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	f000 80d1 	beq.w	8002a9c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80028fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80028fe:	f003 0301 	and.w	r3, r3, #1
 8002902:	2b00      	cmp	r3, #0
 8002904:	d00b      	beq.n	800291e <HAL_UART_IRQHandler+0xae>
 8002906:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800290a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800290e:	2b00      	cmp	r3, #0
 8002910:	d005      	beq.n	800291e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002916:	f043 0201 	orr.w	r2, r3, #1
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800291e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002922:	f003 0304 	and.w	r3, r3, #4
 8002926:	2b00      	cmp	r3, #0
 8002928:	d00b      	beq.n	8002942 <HAL_UART_IRQHandler+0xd2>
 800292a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800292e:	f003 0301 	and.w	r3, r3, #1
 8002932:	2b00      	cmp	r3, #0
 8002934:	d005      	beq.n	8002942 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800293a:	f043 0202 	orr.w	r2, r3, #2
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002942:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002946:	f003 0302 	and.w	r3, r3, #2
 800294a:	2b00      	cmp	r3, #0
 800294c:	d00b      	beq.n	8002966 <HAL_UART_IRQHandler+0xf6>
 800294e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002952:	f003 0301 	and.w	r3, r3, #1
 8002956:	2b00      	cmp	r3, #0
 8002958:	d005      	beq.n	8002966 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800295e:	f043 0204 	orr.w	r2, r3, #4
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002966:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800296a:	f003 0308 	and.w	r3, r3, #8
 800296e:	2b00      	cmp	r3, #0
 8002970:	d011      	beq.n	8002996 <HAL_UART_IRQHandler+0x126>
 8002972:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002976:	f003 0320 	and.w	r3, r3, #32
 800297a:	2b00      	cmp	r3, #0
 800297c:	d105      	bne.n	800298a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800297e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002982:	f003 0301 	and.w	r3, r3, #1
 8002986:	2b00      	cmp	r3, #0
 8002988:	d005      	beq.n	8002996 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800298e:	f043 0208 	orr.w	r2, r3, #8
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800299a:	2b00      	cmp	r3, #0
 800299c:	f000 81ed 	beq.w	8002d7a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80029a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80029a4:	f003 0320 	and.w	r3, r3, #32
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d008      	beq.n	80029be <HAL_UART_IRQHandler+0x14e>
 80029ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80029b0:	f003 0320 	and.w	r3, r3, #32
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d002      	beq.n	80029be <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f000 fb1a 	bl	8002ff2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	695b      	ldr	r3, [r3, #20]
 80029c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029c8:	2b40      	cmp	r3, #64	; 0x40
 80029ca:	bf0c      	ite	eq
 80029cc:	2301      	moveq	r3, #1
 80029ce:	2300      	movne	r3, #0
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029da:	f003 0308 	and.w	r3, r3, #8
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d103      	bne.n	80029ea <HAL_UART_IRQHandler+0x17a>
 80029e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d04f      	beq.n	8002a8a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f000 fa22 	bl	8002e34 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	695b      	ldr	r3, [r3, #20]
 80029f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029fa:	2b40      	cmp	r3, #64	; 0x40
 80029fc:	d141      	bne.n	8002a82 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	3314      	adds	r3, #20
 8002a04:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a08:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002a0c:	e853 3f00 	ldrex	r3, [r3]
 8002a10:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002a14:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002a18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002a1c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	3314      	adds	r3, #20
 8002a26:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002a2a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002a2e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a32:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002a36:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002a3a:	e841 2300 	strex	r3, r2, [r1]
 8002a3e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002a42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d1d9      	bne.n	80029fe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d013      	beq.n	8002a7a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a56:	4a7d      	ldr	r2, [pc, #500]	; (8002c4c <HAL_UART_IRQHandler+0x3dc>)
 8002a58:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f7ff f813 	bl	8001a8a <HAL_DMA_Abort_IT>
 8002a64:	4603      	mov	r3, r0
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d016      	beq.n	8002a98 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a70:	687a      	ldr	r2, [r7, #4]
 8002a72:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002a74:	4610      	mov	r0, r2
 8002a76:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a78:	e00e      	b.n	8002a98 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f000 f986 	bl	8002d8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a80:	e00a      	b.n	8002a98 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002a82:	6878      	ldr	r0, [r7, #4]
 8002a84:	f000 f982 	bl	8002d8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a88:	e006      	b.n	8002a98 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f000 f97e 	bl	8002d8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2200      	movs	r2, #0
 8002a94:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002a96:	e170      	b.n	8002d7a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a98:	bf00      	nop
    return;
 8002a9a:	e16e      	b.n	8002d7a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	f040 814a 	bne.w	8002d3a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002aa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002aaa:	f003 0310 	and.w	r3, r3, #16
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	f000 8143 	beq.w	8002d3a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002ab4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002ab8:	f003 0310 	and.w	r3, r3, #16
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	f000 813c 	beq.w	8002d3a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	60bb      	str	r3, [r7, #8]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	60bb      	str	r3, [r7, #8]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	60bb      	str	r3, [r7, #8]
 8002ad6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	695b      	ldr	r3, [r3, #20]
 8002ade:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ae2:	2b40      	cmp	r3, #64	; 0x40
 8002ae4:	f040 80b4 	bne.w	8002c50 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002af4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	f000 8140 	beq.w	8002d7e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002b02:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002b06:	429a      	cmp	r2, r3
 8002b08:	f080 8139 	bcs.w	8002d7e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002b12:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b18:	69db      	ldr	r3, [r3, #28]
 8002b1a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b1e:	f000 8088 	beq.w	8002c32 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	330c      	adds	r3, #12
 8002b28:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b2c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002b30:	e853 3f00 	ldrex	r3, [r3]
 8002b34:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002b38:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b3c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b40:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	330c      	adds	r3, #12
 8002b4a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002b4e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002b52:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b56:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002b5a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002b5e:	e841 2300 	strex	r3, r2, [r1]
 8002b62:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002b66:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d1d9      	bne.n	8002b22 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	3314      	adds	r3, #20
 8002b74:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b76:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b78:	e853 3f00 	ldrex	r3, [r3]
 8002b7c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002b7e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002b80:	f023 0301 	bic.w	r3, r3, #1
 8002b84:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	3314      	adds	r3, #20
 8002b8e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002b92:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002b96:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b98:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002b9a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002b9e:	e841 2300 	strex	r3, r2, [r1]
 8002ba2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002ba4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d1e1      	bne.n	8002b6e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	3314      	adds	r3, #20
 8002bb0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bb2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002bb4:	e853 3f00 	ldrex	r3, [r3]
 8002bb8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002bba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002bbc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002bc0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	3314      	adds	r3, #20
 8002bca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002bce:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002bd0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bd2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002bd4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002bd6:	e841 2300 	strex	r3, r2, [r1]
 8002bda:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002bdc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d1e3      	bne.n	8002baa <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2220      	movs	r2, #32
 8002be6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2200      	movs	r2, #0
 8002bee:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	330c      	adds	r3, #12
 8002bf6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bf8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002bfa:	e853 3f00 	ldrex	r3, [r3]
 8002bfe:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002c00:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c02:	f023 0310 	bic.w	r3, r3, #16
 8002c06:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	330c      	adds	r3, #12
 8002c10:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002c14:	65ba      	str	r2, [r7, #88]	; 0x58
 8002c16:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c18:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002c1a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002c1c:	e841 2300 	strex	r3, r2, [r1]
 8002c20:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002c22:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d1e3      	bne.n	8002bf0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f7fe febc 	bl	80019aa <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c3a:	b29b      	uxth	r3, r3
 8002c3c:	1ad3      	subs	r3, r2, r3
 8002c3e:	b29b      	uxth	r3, r3
 8002c40:	4619      	mov	r1, r3
 8002c42:	6878      	ldr	r0, [r7, #4]
 8002c44:	f000 f8ac 	bl	8002da0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002c48:	e099      	b.n	8002d7e <HAL_UART_IRQHandler+0x50e>
 8002c4a:	bf00      	nop
 8002c4c:	08002efb 	.word	0x08002efb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c58:	b29b      	uxth	r3, r3
 8002c5a:	1ad3      	subs	r3, r2, r3
 8002c5c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c64:	b29b      	uxth	r3, r3
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	f000 808b 	beq.w	8002d82 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8002c6c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	f000 8086 	beq.w	8002d82 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	330c      	adds	r3, #12
 8002c7c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c80:	e853 3f00 	ldrex	r3, [r3]
 8002c84:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002c86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c88:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002c8c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	330c      	adds	r3, #12
 8002c96:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002c9a:	647a      	str	r2, [r7, #68]	; 0x44
 8002c9c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c9e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002ca0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002ca2:	e841 2300 	strex	r3, r2, [r1]
 8002ca6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002ca8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d1e3      	bne.n	8002c76 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	3314      	adds	r3, #20
 8002cb4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cb8:	e853 3f00 	ldrex	r3, [r3]
 8002cbc:	623b      	str	r3, [r7, #32]
   return(result);
 8002cbe:	6a3b      	ldr	r3, [r7, #32]
 8002cc0:	f023 0301 	bic.w	r3, r3, #1
 8002cc4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	3314      	adds	r3, #20
 8002cce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002cd2:	633a      	str	r2, [r7, #48]	; 0x30
 8002cd4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cd6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002cd8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002cda:	e841 2300 	strex	r3, r2, [r1]
 8002cde:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d1e3      	bne.n	8002cae <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2220      	movs	r2, #32
 8002cea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	330c      	adds	r3, #12
 8002cfa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	e853 3f00 	ldrex	r3, [r3]
 8002d02:	60fb      	str	r3, [r7, #12]
   return(result);
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	f023 0310 	bic.w	r3, r3, #16
 8002d0a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	330c      	adds	r3, #12
 8002d14:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002d18:	61fa      	str	r2, [r7, #28]
 8002d1a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d1c:	69b9      	ldr	r1, [r7, #24]
 8002d1e:	69fa      	ldr	r2, [r7, #28]
 8002d20:	e841 2300 	strex	r3, r2, [r1]
 8002d24:	617b      	str	r3, [r7, #20]
   return(result);
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d1e3      	bne.n	8002cf4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002d2c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002d30:	4619      	mov	r1, r3
 8002d32:	6878      	ldr	r0, [r7, #4]
 8002d34:	f000 f834 	bl	8002da0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002d38:	e023      	b.n	8002d82 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002d3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d009      	beq.n	8002d5a <HAL_UART_IRQHandler+0x4ea>
 8002d46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d003      	beq.n	8002d5a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	f000 f8e5 	bl	8002f22 <UART_Transmit_IT>
    return;
 8002d58:	e014      	b.n	8002d84 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002d5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d00e      	beq.n	8002d84 <HAL_UART_IRQHandler+0x514>
 8002d66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d008      	beq.n	8002d84 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f000 f925 	bl	8002fc2 <UART_EndTransmit_IT>
    return;
 8002d78:	e004      	b.n	8002d84 <HAL_UART_IRQHandler+0x514>
    return;
 8002d7a:	bf00      	nop
 8002d7c:	e002      	b.n	8002d84 <HAL_UART_IRQHandler+0x514>
      return;
 8002d7e:	bf00      	nop
 8002d80:	e000      	b.n	8002d84 <HAL_UART_IRQHandler+0x514>
      return;
 8002d82:	bf00      	nop
  }
}
 8002d84:	37e8      	adds	r7, #232	; 0xe8
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop

08002d8c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b083      	sub	sp, #12
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002d94:	bf00      	nop
 8002d96:	370c      	adds	r7, #12
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9e:	4770      	bx	lr

08002da0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b083      	sub	sp, #12
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
 8002da8:	460b      	mov	r3, r1
 8002daa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002dac:	bf00      	nop
 8002dae:	370c      	adds	r7, #12
 8002db0:	46bd      	mov	sp, r7
 8002db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db6:	4770      	bx	lr

08002db8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b085      	sub	sp, #20
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	60f8      	str	r0, [r7, #12]
 8002dc0:	60b9      	str	r1, [r7, #8]
 8002dc2:	4613      	mov	r3, r2
 8002dc4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	68ba      	ldr	r2, [r7, #8]
 8002dca:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	88fa      	ldrh	r2, [r7, #6]
 8002dd0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	88fa      	ldrh	r2, [r7, #6]
 8002dd6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	2222      	movs	r2, #34	; 0x22
 8002de2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	2200      	movs	r2, #0
 8002dea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	691b      	ldr	r3, [r3, #16]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d007      	beq.n	8002e06 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	68da      	ldr	r2, [r3, #12]
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e04:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	695a      	ldr	r2, [r3, #20]
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f042 0201 	orr.w	r2, r2, #1
 8002e14:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	68da      	ldr	r2, [r3, #12]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f042 0220 	orr.w	r2, r2, #32
 8002e24:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002e26:	2300      	movs	r3, #0
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3714      	adds	r7, #20
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e32:	4770      	bx	lr

08002e34 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b095      	sub	sp, #84	; 0x54
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	330c      	adds	r3, #12
 8002e42:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e46:	e853 3f00 	ldrex	r3, [r3]
 8002e4a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002e4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e4e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002e52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	330c      	adds	r3, #12
 8002e5a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002e5c:	643a      	str	r2, [r7, #64]	; 0x40
 8002e5e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e60:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002e62:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002e64:	e841 2300 	strex	r3, r2, [r1]
 8002e68:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002e6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d1e5      	bne.n	8002e3c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	3314      	adds	r3, #20
 8002e76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e78:	6a3b      	ldr	r3, [r7, #32]
 8002e7a:	e853 3f00 	ldrex	r3, [r3]
 8002e7e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002e80:	69fb      	ldr	r3, [r7, #28]
 8002e82:	f023 0301 	bic.w	r3, r3, #1
 8002e86:	64bb      	str	r3, [r7, #72]	; 0x48
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	3314      	adds	r3, #20
 8002e8e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002e90:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002e92:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e94:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002e96:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e98:	e841 2300 	strex	r3, r2, [r1]
 8002e9c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d1e5      	bne.n	8002e70 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ea8:	2b01      	cmp	r3, #1
 8002eaa:	d119      	bne.n	8002ee0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	330c      	adds	r3, #12
 8002eb2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	e853 3f00 	ldrex	r3, [r3]
 8002eba:	60bb      	str	r3, [r7, #8]
   return(result);
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	f023 0310 	bic.w	r3, r3, #16
 8002ec2:	647b      	str	r3, [r7, #68]	; 0x44
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	330c      	adds	r3, #12
 8002eca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002ecc:	61ba      	str	r2, [r7, #24]
 8002ece:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ed0:	6979      	ldr	r1, [r7, #20]
 8002ed2:	69ba      	ldr	r2, [r7, #24]
 8002ed4:	e841 2300 	strex	r3, r2, [r1]
 8002ed8:	613b      	str	r3, [r7, #16]
   return(result);
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d1e5      	bne.n	8002eac <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2220      	movs	r2, #32
 8002ee4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2200      	movs	r2, #0
 8002eec:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002eee:	bf00      	nop
 8002ef0:	3754      	adds	r7, #84	; 0x54
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr

08002efa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002efa:	b580      	push	{r7, lr}
 8002efc:	b084      	sub	sp, #16
 8002efe:	af00      	add	r7, sp, #0
 8002f00:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f06:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	2200      	movs	r2, #0
 8002f12:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002f14:	68f8      	ldr	r0, [r7, #12]
 8002f16:	f7ff ff39 	bl	8002d8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002f1a:	bf00      	nop
 8002f1c:	3710      	adds	r7, #16
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}

08002f22 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002f22:	b480      	push	{r7}
 8002f24:	b085      	sub	sp, #20
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f30:	b2db      	uxtb	r3, r3
 8002f32:	2b21      	cmp	r3, #33	; 0x21
 8002f34:	d13e      	bne.n	8002fb4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f3e:	d114      	bne.n	8002f6a <UART_Transmit_IT+0x48>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	691b      	ldr	r3, [r3, #16]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d110      	bne.n	8002f6a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6a1b      	ldr	r3, [r3, #32]
 8002f4c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	881b      	ldrh	r3, [r3, #0]
 8002f52:	461a      	mov	r2, r3
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f5c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6a1b      	ldr	r3, [r3, #32]
 8002f62:	1c9a      	adds	r2, r3, #2
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	621a      	str	r2, [r3, #32]
 8002f68:	e008      	b.n	8002f7c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6a1b      	ldr	r3, [r3, #32]
 8002f6e:	1c59      	adds	r1, r3, #1
 8002f70:	687a      	ldr	r2, [r7, #4]
 8002f72:	6211      	str	r1, [r2, #32]
 8002f74:	781a      	ldrb	r2, [r3, #0]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002f80:	b29b      	uxth	r3, r3
 8002f82:	3b01      	subs	r3, #1
 8002f84:	b29b      	uxth	r3, r3
 8002f86:	687a      	ldr	r2, [r7, #4]
 8002f88:	4619      	mov	r1, r3
 8002f8a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d10f      	bne.n	8002fb0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	68da      	ldr	r2, [r3, #12]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f9e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	68da      	ldr	r2, [r3, #12]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002fae:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	e000      	b.n	8002fb6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002fb4:	2302      	movs	r3, #2
  }
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3714      	adds	r7, #20
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr

08002fc2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002fc2:	b580      	push	{r7, lr}
 8002fc4:	b082      	sub	sp, #8
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	68da      	ldr	r2, [r3, #12]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002fd8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2220      	movs	r2, #32
 8002fde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002fe2:	6878      	ldr	r0, [r7, #4]
 8002fe4:	f7fd ff8c 	bl	8000f00 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002fe8:	2300      	movs	r3, #0
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3708      	adds	r7, #8
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}

08002ff2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002ff2:	b580      	push	{r7, lr}
 8002ff4:	b08c      	sub	sp, #48	; 0x30
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003000:	b2db      	uxtb	r3, r3
 8003002:	2b22      	cmp	r3, #34	; 0x22
 8003004:	f040 80ab 	bne.w	800315e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003010:	d117      	bne.n	8003042 <UART_Receive_IT+0x50>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	691b      	ldr	r3, [r3, #16]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d113      	bne.n	8003042 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800301a:	2300      	movs	r3, #0
 800301c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003022:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	b29b      	uxth	r3, r3
 800302c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003030:	b29a      	uxth	r2, r3
 8003032:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003034:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800303a:	1c9a      	adds	r2, r3, #2
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	629a      	str	r2, [r3, #40]	; 0x28
 8003040:	e026      	b.n	8003090 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003046:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003048:	2300      	movs	r3, #0
 800304a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003054:	d007      	beq.n	8003066 <UART_Receive_IT+0x74>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d10a      	bne.n	8003074 <UART_Receive_IT+0x82>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	691b      	ldr	r3, [r3, #16]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d106      	bne.n	8003074 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	b2da      	uxtb	r2, r3
 800306e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003070:	701a      	strb	r2, [r3, #0]
 8003072:	e008      	b.n	8003086 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	b2db      	uxtb	r3, r3
 800307c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003080:	b2da      	uxtb	r2, r3
 8003082:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003084:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800308a:	1c5a      	adds	r2, r3, #1
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003094:	b29b      	uxth	r3, r3
 8003096:	3b01      	subs	r3, #1
 8003098:	b29b      	uxth	r3, r3
 800309a:	687a      	ldr	r2, [r7, #4]
 800309c:	4619      	mov	r1, r3
 800309e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d15a      	bne.n	800315a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	68da      	ldr	r2, [r3, #12]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f022 0220 	bic.w	r2, r2, #32
 80030b2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	68da      	ldr	r2, [r3, #12]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80030c2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	695a      	ldr	r2, [r3, #20]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f022 0201 	bic.w	r2, r2, #1
 80030d2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2220      	movs	r2, #32
 80030d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d135      	bne.n	8003150 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2200      	movs	r2, #0
 80030e8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	330c      	adds	r3, #12
 80030f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	e853 3f00 	ldrex	r3, [r3]
 80030f8:	613b      	str	r3, [r7, #16]
   return(result);
 80030fa:	693b      	ldr	r3, [r7, #16]
 80030fc:	f023 0310 	bic.w	r3, r3, #16
 8003100:	627b      	str	r3, [r7, #36]	; 0x24
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	330c      	adds	r3, #12
 8003108:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800310a:	623a      	str	r2, [r7, #32]
 800310c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800310e:	69f9      	ldr	r1, [r7, #28]
 8003110:	6a3a      	ldr	r2, [r7, #32]
 8003112:	e841 2300 	strex	r3, r2, [r1]
 8003116:	61bb      	str	r3, [r7, #24]
   return(result);
 8003118:	69bb      	ldr	r3, [r7, #24]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d1e5      	bne.n	80030ea <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 0310 	and.w	r3, r3, #16
 8003128:	2b10      	cmp	r3, #16
 800312a:	d10a      	bne.n	8003142 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800312c:	2300      	movs	r3, #0
 800312e:	60fb      	str	r3, [r7, #12]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	60fb      	str	r3, [r7, #12]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	60fb      	str	r3, [r7, #12]
 8003140:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003146:	4619      	mov	r1, r3
 8003148:	6878      	ldr	r0, [r7, #4]
 800314a:	f7ff fe29 	bl	8002da0 <HAL_UARTEx_RxEventCallback>
 800314e:	e002      	b.n	8003156 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003150:	6878      	ldr	r0, [r7, #4]
 8003152:	f7fd fee3 	bl	8000f1c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003156:	2300      	movs	r3, #0
 8003158:	e002      	b.n	8003160 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800315a:	2300      	movs	r3, #0
 800315c:	e000      	b.n	8003160 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800315e:	2302      	movs	r3, #2
  }
}
 8003160:	4618      	mov	r0, r3
 8003162:	3730      	adds	r7, #48	; 0x30
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}

08003168 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003168:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800316c:	b0c0      	sub	sp, #256	; 0x100
 800316e:	af00      	add	r7, sp, #0
 8003170:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	691b      	ldr	r3, [r3, #16]
 800317c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003184:	68d9      	ldr	r1, [r3, #12]
 8003186:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	ea40 0301 	orr.w	r3, r0, r1
 8003190:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003192:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003196:	689a      	ldr	r2, [r3, #8]
 8003198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800319c:	691b      	ldr	r3, [r3, #16]
 800319e:	431a      	orrs	r2, r3
 80031a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031a4:	695b      	ldr	r3, [r3, #20]
 80031a6:	431a      	orrs	r2, r3
 80031a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031ac:	69db      	ldr	r3, [r3, #28]
 80031ae:	4313      	orrs	r3, r2
 80031b0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80031b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80031c0:	f021 010c 	bic.w	r1, r1, #12
 80031c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031c8:	681a      	ldr	r2, [r3, #0]
 80031ca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80031ce:	430b      	orrs	r3, r1
 80031d0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80031d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	695b      	ldr	r3, [r3, #20]
 80031da:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80031de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031e2:	6999      	ldr	r1, [r3, #24]
 80031e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	ea40 0301 	orr.w	r3, r0, r1
 80031ee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80031f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	4b8f      	ldr	r3, [pc, #572]	; (8003434 <UART_SetConfig+0x2cc>)
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d005      	beq.n	8003208 <UART_SetConfig+0xa0>
 80031fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	4b8d      	ldr	r3, [pc, #564]	; (8003438 <UART_SetConfig+0x2d0>)
 8003204:	429a      	cmp	r2, r3
 8003206:	d104      	bne.n	8003212 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003208:	f7ff fa5c 	bl	80026c4 <HAL_RCC_GetPCLK2Freq>
 800320c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003210:	e003      	b.n	800321a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003212:	f7ff fa43 	bl	800269c <HAL_RCC_GetPCLK1Freq>
 8003216:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800321a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800321e:	69db      	ldr	r3, [r3, #28]
 8003220:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003224:	f040 810c 	bne.w	8003440 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003228:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800322c:	2200      	movs	r2, #0
 800322e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003232:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003236:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800323a:	4622      	mov	r2, r4
 800323c:	462b      	mov	r3, r5
 800323e:	1891      	adds	r1, r2, r2
 8003240:	65b9      	str	r1, [r7, #88]	; 0x58
 8003242:	415b      	adcs	r3, r3
 8003244:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003246:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800324a:	4621      	mov	r1, r4
 800324c:	eb12 0801 	adds.w	r8, r2, r1
 8003250:	4629      	mov	r1, r5
 8003252:	eb43 0901 	adc.w	r9, r3, r1
 8003256:	f04f 0200 	mov.w	r2, #0
 800325a:	f04f 0300 	mov.w	r3, #0
 800325e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003262:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003266:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800326a:	4690      	mov	r8, r2
 800326c:	4699      	mov	r9, r3
 800326e:	4623      	mov	r3, r4
 8003270:	eb18 0303 	adds.w	r3, r8, r3
 8003274:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003278:	462b      	mov	r3, r5
 800327a:	eb49 0303 	adc.w	r3, r9, r3
 800327e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003282:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	2200      	movs	r2, #0
 800328a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800328e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003292:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003296:	460b      	mov	r3, r1
 8003298:	18db      	adds	r3, r3, r3
 800329a:	653b      	str	r3, [r7, #80]	; 0x50
 800329c:	4613      	mov	r3, r2
 800329e:	eb42 0303 	adc.w	r3, r2, r3
 80032a2:	657b      	str	r3, [r7, #84]	; 0x54
 80032a4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80032a8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80032ac:	f7fd fc32 	bl	8000b14 <__aeabi_uldivmod>
 80032b0:	4602      	mov	r2, r0
 80032b2:	460b      	mov	r3, r1
 80032b4:	4b61      	ldr	r3, [pc, #388]	; (800343c <UART_SetConfig+0x2d4>)
 80032b6:	fba3 2302 	umull	r2, r3, r3, r2
 80032ba:	095b      	lsrs	r3, r3, #5
 80032bc:	011c      	lsls	r4, r3, #4
 80032be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80032c2:	2200      	movs	r2, #0
 80032c4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80032c8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80032cc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80032d0:	4642      	mov	r2, r8
 80032d2:	464b      	mov	r3, r9
 80032d4:	1891      	adds	r1, r2, r2
 80032d6:	64b9      	str	r1, [r7, #72]	; 0x48
 80032d8:	415b      	adcs	r3, r3
 80032da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80032dc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80032e0:	4641      	mov	r1, r8
 80032e2:	eb12 0a01 	adds.w	sl, r2, r1
 80032e6:	4649      	mov	r1, r9
 80032e8:	eb43 0b01 	adc.w	fp, r3, r1
 80032ec:	f04f 0200 	mov.w	r2, #0
 80032f0:	f04f 0300 	mov.w	r3, #0
 80032f4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80032f8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80032fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003300:	4692      	mov	sl, r2
 8003302:	469b      	mov	fp, r3
 8003304:	4643      	mov	r3, r8
 8003306:	eb1a 0303 	adds.w	r3, sl, r3
 800330a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800330e:	464b      	mov	r3, r9
 8003310:	eb4b 0303 	adc.w	r3, fp, r3
 8003314:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003318:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	2200      	movs	r2, #0
 8003320:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003324:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003328:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800332c:	460b      	mov	r3, r1
 800332e:	18db      	adds	r3, r3, r3
 8003330:	643b      	str	r3, [r7, #64]	; 0x40
 8003332:	4613      	mov	r3, r2
 8003334:	eb42 0303 	adc.w	r3, r2, r3
 8003338:	647b      	str	r3, [r7, #68]	; 0x44
 800333a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800333e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003342:	f7fd fbe7 	bl	8000b14 <__aeabi_uldivmod>
 8003346:	4602      	mov	r2, r0
 8003348:	460b      	mov	r3, r1
 800334a:	4611      	mov	r1, r2
 800334c:	4b3b      	ldr	r3, [pc, #236]	; (800343c <UART_SetConfig+0x2d4>)
 800334e:	fba3 2301 	umull	r2, r3, r3, r1
 8003352:	095b      	lsrs	r3, r3, #5
 8003354:	2264      	movs	r2, #100	; 0x64
 8003356:	fb02 f303 	mul.w	r3, r2, r3
 800335a:	1acb      	subs	r3, r1, r3
 800335c:	00db      	lsls	r3, r3, #3
 800335e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003362:	4b36      	ldr	r3, [pc, #216]	; (800343c <UART_SetConfig+0x2d4>)
 8003364:	fba3 2302 	umull	r2, r3, r3, r2
 8003368:	095b      	lsrs	r3, r3, #5
 800336a:	005b      	lsls	r3, r3, #1
 800336c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003370:	441c      	add	r4, r3
 8003372:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003376:	2200      	movs	r2, #0
 8003378:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800337c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003380:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003384:	4642      	mov	r2, r8
 8003386:	464b      	mov	r3, r9
 8003388:	1891      	adds	r1, r2, r2
 800338a:	63b9      	str	r1, [r7, #56]	; 0x38
 800338c:	415b      	adcs	r3, r3
 800338e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003390:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003394:	4641      	mov	r1, r8
 8003396:	1851      	adds	r1, r2, r1
 8003398:	6339      	str	r1, [r7, #48]	; 0x30
 800339a:	4649      	mov	r1, r9
 800339c:	414b      	adcs	r3, r1
 800339e:	637b      	str	r3, [r7, #52]	; 0x34
 80033a0:	f04f 0200 	mov.w	r2, #0
 80033a4:	f04f 0300 	mov.w	r3, #0
 80033a8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80033ac:	4659      	mov	r1, fp
 80033ae:	00cb      	lsls	r3, r1, #3
 80033b0:	4651      	mov	r1, sl
 80033b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80033b6:	4651      	mov	r1, sl
 80033b8:	00ca      	lsls	r2, r1, #3
 80033ba:	4610      	mov	r0, r2
 80033bc:	4619      	mov	r1, r3
 80033be:	4603      	mov	r3, r0
 80033c0:	4642      	mov	r2, r8
 80033c2:	189b      	adds	r3, r3, r2
 80033c4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80033c8:	464b      	mov	r3, r9
 80033ca:	460a      	mov	r2, r1
 80033cc:	eb42 0303 	adc.w	r3, r2, r3
 80033d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80033d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	2200      	movs	r2, #0
 80033dc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80033e0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80033e4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80033e8:	460b      	mov	r3, r1
 80033ea:	18db      	adds	r3, r3, r3
 80033ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80033ee:	4613      	mov	r3, r2
 80033f0:	eb42 0303 	adc.w	r3, r2, r3
 80033f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80033f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80033fa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80033fe:	f7fd fb89 	bl	8000b14 <__aeabi_uldivmod>
 8003402:	4602      	mov	r2, r0
 8003404:	460b      	mov	r3, r1
 8003406:	4b0d      	ldr	r3, [pc, #52]	; (800343c <UART_SetConfig+0x2d4>)
 8003408:	fba3 1302 	umull	r1, r3, r3, r2
 800340c:	095b      	lsrs	r3, r3, #5
 800340e:	2164      	movs	r1, #100	; 0x64
 8003410:	fb01 f303 	mul.w	r3, r1, r3
 8003414:	1ad3      	subs	r3, r2, r3
 8003416:	00db      	lsls	r3, r3, #3
 8003418:	3332      	adds	r3, #50	; 0x32
 800341a:	4a08      	ldr	r2, [pc, #32]	; (800343c <UART_SetConfig+0x2d4>)
 800341c:	fba2 2303 	umull	r2, r3, r2, r3
 8003420:	095b      	lsrs	r3, r3, #5
 8003422:	f003 0207 	and.w	r2, r3, #7
 8003426:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4422      	add	r2, r4
 800342e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003430:	e105      	b.n	800363e <UART_SetConfig+0x4d6>
 8003432:	bf00      	nop
 8003434:	40011000 	.word	0x40011000
 8003438:	40011400 	.word	0x40011400
 800343c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003440:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003444:	2200      	movs	r2, #0
 8003446:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800344a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800344e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003452:	4642      	mov	r2, r8
 8003454:	464b      	mov	r3, r9
 8003456:	1891      	adds	r1, r2, r2
 8003458:	6239      	str	r1, [r7, #32]
 800345a:	415b      	adcs	r3, r3
 800345c:	627b      	str	r3, [r7, #36]	; 0x24
 800345e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003462:	4641      	mov	r1, r8
 8003464:	1854      	adds	r4, r2, r1
 8003466:	4649      	mov	r1, r9
 8003468:	eb43 0501 	adc.w	r5, r3, r1
 800346c:	f04f 0200 	mov.w	r2, #0
 8003470:	f04f 0300 	mov.w	r3, #0
 8003474:	00eb      	lsls	r3, r5, #3
 8003476:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800347a:	00e2      	lsls	r2, r4, #3
 800347c:	4614      	mov	r4, r2
 800347e:	461d      	mov	r5, r3
 8003480:	4643      	mov	r3, r8
 8003482:	18e3      	adds	r3, r4, r3
 8003484:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003488:	464b      	mov	r3, r9
 800348a:	eb45 0303 	adc.w	r3, r5, r3
 800348e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003492:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	2200      	movs	r2, #0
 800349a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800349e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80034a2:	f04f 0200 	mov.w	r2, #0
 80034a6:	f04f 0300 	mov.w	r3, #0
 80034aa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80034ae:	4629      	mov	r1, r5
 80034b0:	008b      	lsls	r3, r1, #2
 80034b2:	4621      	mov	r1, r4
 80034b4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80034b8:	4621      	mov	r1, r4
 80034ba:	008a      	lsls	r2, r1, #2
 80034bc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80034c0:	f7fd fb28 	bl	8000b14 <__aeabi_uldivmod>
 80034c4:	4602      	mov	r2, r0
 80034c6:	460b      	mov	r3, r1
 80034c8:	4b60      	ldr	r3, [pc, #384]	; (800364c <UART_SetConfig+0x4e4>)
 80034ca:	fba3 2302 	umull	r2, r3, r3, r2
 80034ce:	095b      	lsrs	r3, r3, #5
 80034d0:	011c      	lsls	r4, r3, #4
 80034d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80034d6:	2200      	movs	r2, #0
 80034d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80034dc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80034e0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80034e4:	4642      	mov	r2, r8
 80034e6:	464b      	mov	r3, r9
 80034e8:	1891      	adds	r1, r2, r2
 80034ea:	61b9      	str	r1, [r7, #24]
 80034ec:	415b      	adcs	r3, r3
 80034ee:	61fb      	str	r3, [r7, #28]
 80034f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80034f4:	4641      	mov	r1, r8
 80034f6:	1851      	adds	r1, r2, r1
 80034f8:	6139      	str	r1, [r7, #16]
 80034fa:	4649      	mov	r1, r9
 80034fc:	414b      	adcs	r3, r1
 80034fe:	617b      	str	r3, [r7, #20]
 8003500:	f04f 0200 	mov.w	r2, #0
 8003504:	f04f 0300 	mov.w	r3, #0
 8003508:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800350c:	4659      	mov	r1, fp
 800350e:	00cb      	lsls	r3, r1, #3
 8003510:	4651      	mov	r1, sl
 8003512:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003516:	4651      	mov	r1, sl
 8003518:	00ca      	lsls	r2, r1, #3
 800351a:	4610      	mov	r0, r2
 800351c:	4619      	mov	r1, r3
 800351e:	4603      	mov	r3, r0
 8003520:	4642      	mov	r2, r8
 8003522:	189b      	adds	r3, r3, r2
 8003524:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003528:	464b      	mov	r3, r9
 800352a:	460a      	mov	r2, r1
 800352c:	eb42 0303 	adc.w	r3, r2, r3
 8003530:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	2200      	movs	r2, #0
 800353c:	67bb      	str	r3, [r7, #120]	; 0x78
 800353e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003540:	f04f 0200 	mov.w	r2, #0
 8003544:	f04f 0300 	mov.w	r3, #0
 8003548:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800354c:	4649      	mov	r1, r9
 800354e:	008b      	lsls	r3, r1, #2
 8003550:	4641      	mov	r1, r8
 8003552:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003556:	4641      	mov	r1, r8
 8003558:	008a      	lsls	r2, r1, #2
 800355a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800355e:	f7fd fad9 	bl	8000b14 <__aeabi_uldivmod>
 8003562:	4602      	mov	r2, r0
 8003564:	460b      	mov	r3, r1
 8003566:	4b39      	ldr	r3, [pc, #228]	; (800364c <UART_SetConfig+0x4e4>)
 8003568:	fba3 1302 	umull	r1, r3, r3, r2
 800356c:	095b      	lsrs	r3, r3, #5
 800356e:	2164      	movs	r1, #100	; 0x64
 8003570:	fb01 f303 	mul.w	r3, r1, r3
 8003574:	1ad3      	subs	r3, r2, r3
 8003576:	011b      	lsls	r3, r3, #4
 8003578:	3332      	adds	r3, #50	; 0x32
 800357a:	4a34      	ldr	r2, [pc, #208]	; (800364c <UART_SetConfig+0x4e4>)
 800357c:	fba2 2303 	umull	r2, r3, r2, r3
 8003580:	095b      	lsrs	r3, r3, #5
 8003582:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003586:	441c      	add	r4, r3
 8003588:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800358c:	2200      	movs	r2, #0
 800358e:	673b      	str	r3, [r7, #112]	; 0x70
 8003590:	677a      	str	r2, [r7, #116]	; 0x74
 8003592:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003596:	4642      	mov	r2, r8
 8003598:	464b      	mov	r3, r9
 800359a:	1891      	adds	r1, r2, r2
 800359c:	60b9      	str	r1, [r7, #8]
 800359e:	415b      	adcs	r3, r3
 80035a0:	60fb      	str	r3, [r7, #12]
 80035a2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80035a6:	4641      	mov	r1, r8
 80035a8:	1851      	adds	r1, r2, r1
 80035aa:	6039      	str	r1, [r7, #0]
 80035ac:	4649      	mov	r1, r9
 80035ae:	414b      	adcs	r3, r1
 80035b0:	607b      	str	r3, [r7, #4]
 80035b2:	f04f 0200 	mov.w	r2, #0
 80035b6:	f04f 0300 	mov.w	r3, #0
 80035ba:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80035be:	4659      	mov	r1, fp
 80035c0:	00cb      	lsls	r3, r1, #3
 80035c2:	4651      	mov	r1, sl
 80035c4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80035c8:	4651      	mov	r1, sl
 80035ca:	00ca      	lsls	r2, r1, #3
 80035cc:	4610      	mov	r0, r2
 80035ce:	4619      	mov	r1, r3
 80035d0:	4603      	mov	r3, r0
 80035d2:	4642      	mov	r2, r8
 80035d4:	189b      	adds	r3, r3, r2
 80035d6:	66bb      	str	r3, [r7, #104]	; 0x68
 80035d8:	464b      	mov	r3, r9
 80035da:	460a      	mov	r2, r1
 80035dc:	eb42 0303 	adc.w	r3, r2, r3
 80035e0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80035e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	2200      	movs	r2, #0
 80035ea:	663b      	str	r3, [r7, #96]	; 0x60
 80035ec:	667a      	str	r2, [r7, #100]	; 0x64
 80035ee:	f04f 0200 	mov.w	r2, #0
 80035f2:	f04f 0300 	mov.w	r3, #0
 80035f6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80035fa:	4649      	mov	r1, r9
 80035fc:	008b      	lsls	r3, r1, #2
 80035fe:	4641      	mov	r1, r8
 8003600:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003604:	4641      	mov	r1, r8
 8003606:	008a      	lsls	r2, r1, #2
 8003608:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800360c:	f7fd fa82 	bl	8000b14 <__aeabi_uldivmod>
 8003610:	4602      	mov	r2, r0
 8003612:	460b      	mov	r3, r1
 8003614:	4b0d      	ldr	r3, [pc, #52]	; (800364c <UART_SetConfig+0x4e4>)
 8003616:	fba3 1302 	umull	r1, r3, r3, r2
 800361a:	095b      	lsrs	r3, r3, #5
 800361c:	2164      	movs	r1, #100	; 0x64
 800361e:	fb01 f303 	mul.w	r3, r1, r3
 8003622:	1ad3      	subs	r3, r2, r3
 8003624:	011b      	lsls	r3, r3, #4
 8003626:	3332      	adds	r3, #50	; 0x32
 8003628:	4a08      	ldr	r2, [pc, #32]	; (800364c <UART_SetConfig+0x4e4>)
 800362a:	fba2 2303 	umull	r2, r3, r2, r3
 800362e:	095b      	lsrs	r3, r3, #5
 8003630:	f003 020f 	and.w	r2, r3, #15
 8003634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4422      	add	r2, r4
 800363c:	609a      	str	r2, [r3, #8]
}
 800363e:	bf00      	nop
 8003640:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003644:	46bd      	mov	sp, r7
 8003646:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800364a:	bf00      	nop
 800364c:	51eb851f 	.word	0x51eb851f

08003650 <lwbtn_init_ex>:
 * \param[in]       evt_fn: Button event function callback
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwbtn_init_ex(lwbtn_t* lwobj, lwbtn_btn_t* btns, uint16_t btns_cnt, lwbtn_get_state_fn get_state_fn,
              lwbtn_evt_fn evt_fn) {
 8003650:	b580      	push	{r7, lr}
 8003652:	b086      	sub	sp, #24
 8003654:	af00      	add	r7, sp, #0
 8003656:	60f8      	str	r0, [r7, #12]
 8003658:	60b9      	str	r1, [r7, #8]
 800365a:	603b      	str	r3, [r7, #0]
 800365c:	4613      	mov	r3, r2
 800365e:	80fb      	strh	r3, [r7, #6]
    lwobj = LWBTN_GET_LWOBJ(lwobj);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d001      	beq.n	800366a <lwbtn_init_ex+0x1a>
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	e000      	b.n	800366c <lwbtn_init_ex+0x1c>
 800366a:	4b18      	ldr	r3, [pc, #96]	; (80036cc <lwbtn_init_ex+0x7c>)
 800366c:	60fb      	str	r3, [r7, #12]

    if (btns == NULL || btns_cnt == 0 || evt_fn == NULL
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d008      	beq.n	8003686 <lwbtn_init_ex+0x36>
 8003674:	88fb      	ldrh	r3, [r7, #6]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d005      	beq.n	8003686 <lwbtn_init_ex+0x36>
 800367a:	6a3b      	ldr	r3, [r7, #32]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d002      	beq.n	8003686 <lwbtn_init_ex+0x36>
#if LWBTN_CFG_GET_STATE_MODE == LWBTN_GET_STATE_MODE_CALLBACK
        || get_state_fn == NULL /* Parameter is a must only in callback-only mode */
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d101      	bne.n	800368a <lwbtn_init_ex+0x3a>
#endif                          /* LWBTN_CFG_GET_STATE_MODE == LWBTN_GET_STATE_MODE_CALLBACK */
    ) {
        return 0;
 8003686:	2300      	movs	r3, #0
 8003688:	e01b      	b.n	80036c2 <lwbtn_init_ex+0x72>
    }

    memset(lwobj, 0x00, sizeof(*lwobj));
 800368a:	2210      	movs	r2, #16
 800368c:	2100      	movs	r1, #0
 800368e:	68f8      	ldr	r0, [r7, #12]
 8003690:	f003 f904 	bl	800689c <memset>
    lwobj->btns = btns;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	68ba      	ldr	r2, [r7, #8]
 8003698:	601a      	str	r2, [r3, #0]
    lwobj->btns_cnt = btns_cnt;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	88fa      	ldrh	r2, [r7, #6]
 800369e:	809a      	strh	r2, [r3, #4]
    lwobj->evt_fn = evt_fn;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	6a3a      	ldr	r2, [r7, #32]
 80036a4:	609a      	str	r2, [r3, #8]
#if LWBTN_CFG_GET_STATE_MODE != LWBTN_GET_STATE_MODE_MANUAL
    lwobj->get_state_fn = get_state_fn;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	683a      	ldr	r2, [r7, #0]
 80036aa:	60da      	str	r2, [r3, #12]
#else
    (void)get_state_fn; /* May be unused */
#endif /* LWBTN_CFG_GET_STATE_MODE != LWBTN_GET_STATE_MODE_MANUAL */

    for (size_t i = 0; i < btns_cnt; ++i) {
 80036ac:	2300      	movs	r3, #0
 80036ae:	617b      	str	r3, [r7, #20]
 80036b0:	e002      	b.n	80036b8 <lwbtn_init_ex+0x68>
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	3301      	adds	r3, #1
 80036b6:	617b      	str	r3, [r7, #20]
 80036b8:	88fb      	ldrh	r3, [r7, #6]
 80036ba:	697a      	ldr	r2, [r7, #20]
 80036bc:	429a      	cmp	r2, r3
 80036be:	d3f8      	bcc.n	80036b2 <lwbtn_init_ex+0x62>
#if LWBTN_CFG_CLICK_MAX_CONSECUTIVE_DYNAMIC
        btns[i].max_consecutive = LWBTN_CFG_CLICK_MAX_CONSECUTIVE;
#endif /* LWBTN_CFG_CLICK_MAX_CONSECUTIVE_DYNAMIC */
    }

    return 1;
 80036c0:	2301      	movs	r3, #1
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	3718      	adds	r7, #24
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}
 80036ca:	bf00      	nop
 80036cc:	200001b8 	.word	0x200001b8

080036d0 <prv_out_fn_print>:
 * \param[in]       p: LwPRINTF internal instance
 * \param[in]       c: Character to print
 * \return          `1` on success, `0` otherwise
 */
static int
prv_out_fn_print(lwprintf_int_t* p, const char c) {
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b082      	sub	sp, #8
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	460b      	mov	r3, r1
 80036da:	70fb      	strb	r3, [r7, #3]
    if (p->is_print_cancelled) {
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	7e1b      	ldrb	r3, [r3, #24]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d001      	beq.n	80036e8 <prv_out_fn_print+0x18>
        return 0;
 80036e4:	2300      	movs	r3, #0
 80036e6:	e01a      	b.n	800371e <prv_out_fn_print+0x4e>
    }
    if (!p->lwobj->out_fn(c, p->lwobj)) { /*!< Send character to output */
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	78f8      	ldrb	r0, [r7, #3]
 80036f0:	687a      	ldr	r2, [r7, #4]
 80036f2:	6812      	ldr	r2, [r2, #0]
 80036f4:	4611      	mov	r1, r2
 80036f6:	4798      	blx	r3
 80036f8:	4603      	mov	r3, r0
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d102      	bne.n	8003704 <prv_out_fn_print+0x34>
        p->is_print_cancelled = 1;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2201      	movs	r2, #1
 8003702:	761a      	strb	r2, [r3, #24]
    }
    if (c != '\0' && !p->is_print_cancelled) {
 8003704:	78fb      	ldrb	r3, [r7, #3]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d008      	beq.n	800371c <prv_out_fn_print+0x4c>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	7e1b      	ldrb	r3, [r3, #24]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d104      	bne.n	800371c <prv_out_fn_print+0x4c>
        ++p->n;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	691b      	ldr	r3, [r3, #16]
 8003716:	1c5a      	adds	r2, r3, #1
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	611a      	str	r2, [r3, #16]
    }
    return 1;
 800371c:	2301      	movs	r3, #1
}
 800371e:	4618      	mov	r0, r3
 8003720:	3708      	adds	r7, #8
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}

08003726 <prv_parse_num>:
 * \brief           Parse number from input string
 * \param[in,out]   format: Input text to process
 * \return          Parsed number
 */
static int
prv_parse_num(const char** format) {
 8003726:	b480      	push	{r7}
 8003728:	b085      	sub	sp, #20
 800372a:	af00      	add	r7, sp, #0
 800372c:	6078      	str	r0, [r7, #4]
    const char* fmt = *format;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	60fb      	str	r3, [r7, #12]
    int n = 0;
 8003734:	2300      	movs	r3, #0
 8003736:	60bb      	str	r3, [r7, #8]

    for (; CHARISNUM(*fmt); ++fmt) {
 8003738:	e00d      	b.n	8003756 <prv_parse_num+0x30>
        n = 10 * n + CHARTONUM(*fmt);
 800373a:	68ba      	ldr	r2, [r7, #8]
 800373c:	4613      	mov	r3, r2
 800373e:	009b      	lsls	r3, r3, #2
 8003740:	4413      	add	r3, r2
 8003742:	005b      	lsls	r3, r3, #1
 8003744:	461a      	mov	r2, r3
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	781b      	ldrb	r3, [r3, #0]
 800374a:	3b30      	subs	r3, #48	; 0x30
 800374c:	4413      	add	r3, r2
 800374e:	60bb      	str	r3, [r7, #8]
    for (; CHARISNUM(*fmt); ++fmt) {
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	3301      	adds	r3, #1
 8003754:	60fb      	str	r3, [r7, #12]
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	781b      	ldrb	r3, [r3, #0]
 800375a:	2b2f      	cmp	r3, #47	; 0x2f
 800375c:	d903      	bls.n	8003766 <prv_parse_num+0x40>
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	781b      	ldrb	r3, [r3, #0]
 8003762:	2b39      	cmp	r3, #57	; 0x39
 8003764:	d9e9      	bls.n	800373a <prv_parse_num+0x14>
    }
    *format = fmt;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	68fa      	ldr	r2, [r7, #12]
 800376a:	601a      	str	r2, [r3, #0]
    return n;
 800376c:	68bb      	ldr	r3, [r7, #8]
}
 800376e:	4618      	mov	r0, r3
 8003770:	3714      	adds	r7, #20
 8003772:	46bd      	mov	sp, r7
 8003774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003778:	4770      	bx	lr

0800377a <prv_out_str_before>:
 * \param[in,out]   p: LwPRINTF internal instance
 * \param[in]       buff_size: Expected buffer size of output string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_out_str_before(lwprintf_int_t* p, size_t buff_size) {
 800377a:	b580      	push	{r7, lr}
 800377c:	b084      	sub	sp, #16
 800377e:	af00      	add	r7, sp, #0
 8003780:	6078      	str	r0, [r7, #4]
 8003782:	6039      	str	r1, [r7, #0]
    /* Check for width */
    if (p->m.width > 0
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003788:	2b00      	cmp	r3, #0
 800378a:	dd12      	ble.n	80037b2 <prv_out_str_before+0x38>
        /* If number is negative, add negative sign or if positive and has plus sign forced */
        && (p->m.flags.is_negative || p->m.flags.plus)) {
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	7f5b      	ldrb	r3, [r3, #29]
 8003790:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003794:	b2db      	uxtb	r3, r3
 8003796:	2b00      	cmp	r3, #0
 8003798:	d106      	bne.n	80037a8 <prv_out_str_before+0x2e>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	7f1b      	ldrb	r3, [r3, #28]
 800379e:	f003 0302 	and.w	r3, r3, #2
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d004      	beq.n	80037b2 <prv_out_str_before+0x38>
        --p->m.width;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ac:	1e5a      	subs	r2, r3, #1
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Check for alternate mode */
    if (p->m.flags.alt && !p->m.flags.is_num_zero) {
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	7f1b      	ldrb	r3, [r3, #28]
 80037b6:	f003 0320 	and.w	r3, r3, #32
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d02c      	beq.n	800381a <prv_out_str_before+0xa0>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	7f9b      	ldrb	r3, [r3, #30]
 80037c4:	f003 0301 	and.w	r3, r3, #1
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d125      	bne.n	800381a <prv_out_str_before+0xa0>
        if (p->m.base == 8) {
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80037d4:	2b08      	cmp	r3, #8
 80037d6:	d109      	bne.n	80037ec <prv_out_str_before+0x72>
            if (p->m.width > 0) {
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037dc:	2b00      	cmp	r3, #0
 80037de:	dd1c      	ble.n	800381a <prv_out_str_before+0xa0>
                --p->m.width;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e4:	1e5a      	subs	r2, r3, #1
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	625a      	str	r2, [r3, #36]	; 0x24
 80037ea:	e016      	b.n	800381a <prv_out_str_before+0xa0>
            }
        } else if (p->m.base == 16 || p->m.base == 2) {
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80037f2:	2b10      	cmp	r3, #16
 80037f4:	d004      	beq.n	8003800 <prv_out_str_before+0x86>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80037fc:	2b02      	cmp	r3, #2
 80037fe:	d10c      	bne.n	800381a <prv_out_str_before+0xa0>
            if (p->m.width >= 2) {
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003804:	2b01      	cmp	r3, #1
 8003806:	dd05      	ble.n	8003814 <prv_out_str_before+0x9a>
                p->m.width -= 2;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800380c:	1e9a      	subs	r2, r3, #2
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	625a      	str	r2, [r3, #36]	; 0x24
 8003812:	e002      	b.n	800381a <prv_out_str_before+0xa0>
            } else {
                p->m.width = 0;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2200      	movs	r2, #0
 8003818:	625a      	str	r2, [r3, #36]	; 0x24
            }
        }
    }

    /* Add negative sign (or positive in case of + flag or space in case of space flag) before when zeros are used to fill width */
    if (p->m.flags.zero) {
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	7f1b      	ldrb	r3, [r3, #28]
 800381e:	f003 0308 	and.w	r3, r3, #8
 8003822:	b2db      	uxtb	r3, r3
 8003824:	2b00      	cmp	r3, #0
 8003826:	d025      	beq.n	8003874 <prv_out_str_before+0xfa>
        if (p->m.flags.is_negative) {
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	7f5b      	ldrb	r3, [r3, #29]
 800382c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003830:	b2db      	uxtb	r3, r3
 8003832:	2b00      	cmp	r3, #0
 8003834:	d005      	beq.n	8003842 <prv_out_str_before+0xc8>
            p->out_fn(p, '-');
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	695b      	ldr	r3, [r3, #20]
 800383a:	212d      	movs	r1, #45	; 0x2d
 800383c:	6878      	ldr	r0, [r7, #4]
 800383e:	4798      	blx	r3
 8003840:	e018      	b.n	8003874 <prv_out_str_before+0xfa>
        } else if (p->m.flags.plus) {
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	7f1b      	ldrb	r3, [r3, #28]
 8003846:	f003 0302 	and.w	r3, r3, #2
 800384a:	b2db      	uxtb	r3, r3
 800384c:	2b00      	cmp	r3, #0
 800384e:	d005      	beq.n	800385c <prv_out_str_before+0xe2>
            p->out_fn(p, '+');
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	695b      	ldr	r3, [r3, #20]
 8003854:	212b      	movs	r1, #43	; 0x2b
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	4798      	blx	r3
 800385a:	e00b      	b.n	8003874 <prv_out_str_before+0xfa>
        } else if (p->m.flags.space) {
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	7f1b      	ldrb	r3, [r3, #28]
 8003860:	f003 0304 	and.w	r3, r3, #4
 8003864:	b2db      	uxtb	r3, r3
 8003866:	2b00      	cmp	r3, #0
 8003868:	d004      	beq.n	8003874 <prv_out_str_before+0xfa>
            p->out_fn(p, ' ');
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	695b      	ldr	r3, [r3, #20]
 800386e:	2120      	movs	r1, #32
 8003870:	6878      	ldr	r0, [r7, #4]
 8003872:	4798      	blx	r3
        }
    }

    /* Check for flags output */
    if (p->m.flags.alt && !p->m.flags.is_num_zero) {
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	7f1b      	ldrb	r3, [r3, #28]
 8003878:	f003 0320 	and.w	r3, r3, #32
 800387c:	b2db      	uxtb	r3, r3
 800387e:	2b00      	cmp	r3, #0
 8003880:	d044      	beq.n	800390c <prv_out_str_before+0x192>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	7f9b      	ldrb	r3, [r3, #30]
 8003886:	f003 0301 	and.w	r3, r3, #1
 800388a:	b2db      	uxtb	r3, r3
 800388c:	2b00      	cmp	r3, #0
 800388e:	d13d      	bne.n	800390c <prv_out_str_before+0x192>
        if (p->m.base == 8) {
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003896:	2b08      	cmp	r3, #8
 8003898:	d105      	bne.n	80038a6 <prv_out_str_before+0x12c>
            p->out_fn(p, '0');
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	695b      	ldr	r3, [r3, #20]
 800389e:	2130      	movs	r1, #48	; 0x30
 80038a0:	6878      	ldr	r0, [r7, #4]
 80038a2:	4798      	blx	r3
 80038a4:	e032      	b.n	800390c <prv_out_str_before+0x192>
        } else if (p->m.base == 16) {
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80038ac:	2b10      	cmp	r3, #16
 80038ae:	d114      	bne.n	80038da <prv_out_str_before+0x160>
            p->out_fn(p, '0');
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	695b      	ldr	r3, [r3, #20]
 80038b4:	2130      	movs	r1, #48	; 0x30
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	4798      	blx	r3
            p->out_fn(p, p->m.flags.uc ? 'X' : 'x');
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	695b      	ldr	r3, [r3, #20]
 80038be:	687a      	ldr	r2, [r7, #4]
 80038c0:	7f52      	ldrb	r2, [r2, #29]
 80038c2:	f002 0240 	and.w	r2, r2, #64	; 0x40
 80038c6:	b2d2      	uxtb	r2, r2
 80038c8:	2a00      	cmp	r2, #0
 80038ca:	d001      	beq.n	80038d0 <prv_out_str_before+0x156>
 80038cc:	2258      	movs	r2, #88	; 0x58
 80038ce:	e000      	b.n	80038d2 <prv_out_str_before+0x158>
 80038d0:	2278      	movs	r2, #120	; 0x78
 80038d2:	4611      	mov	r1, r2
 80038d4:	6878      	ldr	r0, [r7, #4]
 80038d6:	4798      	blx	r3
 80038d8:	e018      	b.n	800390c <prv_out_str_before+0x192>
        } else if (p->m.base == 2) {
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80038e0:	2b02      	cmp	r3, #2
 80038e2:	d113      	bne.n	800390c <prv_out_str_before+0x192>
            p->out_fn(p, '0');
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	695b      	ldr	r3, [r3, #20]
 80038e8:	2130      	movs	r1, #48	; 0x30
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	4798      	blx	r3
            p->out_fn(p, p->m.flags.uc ? 'B' : 'b');
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	695b      	ldr	r3, [r3, #20]
 80038f2:	687a      	ldr	r2, [r7, #4]
 80038f4:	7f52      	ldrb	r2, [r2, #29]
 80038f6:	f002 0240 	and.w	r2, r2, #64	; 0x40
 80038fa:	b2d2      	uxtb	r2, r2
 80038fc:	2a00      	cmp	r2, #0
 80038fe:	d001      	beq.n	8003904 <prv_out_str_before+0x18a>
 8003900:	2242      	movs	r2, #66	; 0x42
 8003902:	e000      	b.n	8003906 <prv_out_str_before+0x18c>
 8003904:	2262      	movs	r2, #98	; 0x62
 8003906:	4611      	mov	r1, r2
 8003908:	6878      	ldr	r0, [r7, #4]
 800390a:	4798      	blx	r3
        }
    }

    /* Right alignment, spaces or zeros */
    if (!p->m.flags.left_align && p->m.width > 0) {
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	7f1b      	ldrb	r3, [r3, #28]
 8003910:	f003 0301 	and.w	r3, r3, #1
 8003914:	b2db      	uxtb	r3, r3
 8003916:	2b00      	cmp	r3, #0
 8003918:	d125      	bne.n	8003966 <prv_out_str_before+0x1ec>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800391e:	2b00      	cmp	r3, #0
 8003920:	dd21      	ble.n	8003966 <prv_out_str_before+0x1ec>
        for (size_t i = buff_size; !p->m.flags.left_align && i < (size_t)p->m.width; ++i) {
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	60fb      	str	r3, [r7, #12]
 8003926:	e011      	b.n	800394c <prv_out_str_before+0x1d2>
            p->out_fn(p, p->m.flags.zero ? '0' : ' ');
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	695b      	ldr	r3, [r3, #20]
 800392c:	687a      	ldr	r2, [r7, #4]
 800392e:	7f12      	ldrb	r2, [r2, #28]
 8003930:	f002 0208 	and.w	r2, r2, #8
 8003934:	b2d2      	uxtb	r2, r2
 8003936:	2a00      	cmp	r2, #0
 8003938:	d001      	beq.n	800393e <prv_out_str_before+0x1c4>
 800393a:	2230      	movs	r2, #48	; 0x30
 800393c:	e000      	b.n	8003940 <prv_out_str_before+0x1c6>
 800393e:	2220      	movs	r2, #32
 8003940:	4611      	mov	r1, r2
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	4798      	blx	r3
        for (size_t i = buff_size; !p->m.flags.left_align && i < (size_t)p->m.width; ++i) {
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	3301      	adds	r3, #1
 800394a:	60fb      	str	r3, [r7, #12]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	7f1b      	ldrb	r3, [r3, #28]
 8003950:	f003 0301 	and.w	r3, r3, #1
 8003954:	b2db      	uxtb	r3, r3
 8003956:	2b00      	cmp	r3, #0
 8003958:	d105      	bne.n	8003966 <prv_out_str_before+0x1ec>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800395e:	461a      	mov	r2, r3
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	4293      	cmp	r3, r2
 8003964:	d3e0      	bcc.n	8003928 <prv_out_str_before+0x1ae>
        }
    }

    /* Add negative sign here when spaces are used for width */
    if (!p->m.flags.zero) {
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	7f1b      	ldrb	r3, [r3, #28]
 800396a:	f003 0308 	and.w	r3, r3, #8
 800396e:	b2db      	uxtb	r3, r3
 8003970:	2b00      	cmp	r3, #0
 8003972:	d12b      	bne.n	80039cc <prv_out_str_before+0x252>
        if (p->m.flags.is_negative) {
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	7f5b      	ldrb	r3, [r3, #29]
 8003978:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800397c:	b2db      	uxtb	r3, r3
 800397e:	2b00      	cmp	r3, #0
 8003980:	d005      	beq.n	800398e <prv_out_str_before+0x214>
            p->out_fn(p, '-');
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	695b      	ldr	r3, [r3, #20]
 8003986:	212d      	movs	r1, #45	; 0x2d
 8003988:	6878      	ldr	r0, [r7, #4]
 800398a:	4798      	blx	r3
 800398c:	e01e      	b.n	80039cc <prv_out_str_before+0x252>
        } else if (p->m.flags.plus) {
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	7f1b      	ldrb	r3, [r3, #28]
 8003992:	f003 0302 	and.w	r3, r3, #2
 8003996:	b2db      	uxtb	r3, r3
 8003998:	2b00      	cmp	r3, #0
 800399a:	d005      	beq.n	80039a8 <prv_out_str_before+0x22e>
            p->out_fn(p, '+');
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	695b      	ldr	r3, [r3, #20]
 80039a0:	212b      	movs	r1, #43	; 0x2b
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	4798      	blx	r3
 80039a6:	e011      	b.n	80039cc <prv_out_str_before+0x252>
        } else if (p->m.flags.space && buff_size >= (size_t)p->m.width) {
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	7f1b      	ldrb	r3, [r3, #28]
 80039ac:	f003 0304 	and.w	r3, r3, #4
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d00a      	beq.n	80039cc <prv_out_str_before+0x252>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ba:	461a      	mov	r2, r3
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	4293      	cmp	r3, r2
 80039c0:	d304      	bcc.n	80039cc <prv_out_str_before+0x252>
            p->out_fn(p, ' ');
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	695b      	ldr	r3, [r3, #20]
 80039c6:	2120      	movs	r1, #32
 80039c8:	6878      	ldr	r0, [r7, #4]
 80039ca:	4798      	blx	r3
        }
    }

    return 1;
 80039cc:	2301      	movs	r3, #1
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3710      	adds	r7, #16
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}

080039d6 <prv_out_str_after>:
 * \param[in,out]   p: LwPRINTF internal instance
 * \param[in]       buff_size: Expected buffer size of output string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_out_str_after(lwprintf_int_t* p, size_t buff_size) {
 80039d6:	b580      	push	{r7, lr}
 80039d8:	b084      	sub	sp, #16
 80039da:	af00      	add	r7, sp, #0
 80039dc:	6078      	str	r0, [r7, #4]
 80039de:	6039      	str	r1, [r7, #0]
    /* Left alignment, but only with spaces */
    if (p->m.flags.left_align) {
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	7f1b      	ldrb	r3, [r3, #28]
 80039e4:	f003 0301 	and.w	r3, r3, #1
 80039e8:	b2db      	uxtb	r3, r3
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d010      	beq.n	8003a10 <prv_out_str_after+0x3a>
        for (size_t i = buff_size; i < (size_t)p->m.width; ++i) {
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	60fb      	str	r3, [r7, #12]
 80039f2:	e007      	b.n	8003a04 <prv_out_str_after+0x2e>
            p->out_fn(p, ' ');
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	695b      	ldr	r3, [r3, #20]
 80039f8:	2120      	movs	r1, #32
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	4798      	blx	r3
        for (size_t i = buff_size; i < (size_t)p->m.width; ++i) {
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	3301      	adds	r3, #1
 8003a02:	60fb      	str	r3, [r7, #12]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a08:	461a      	mov	r2, r3
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d3f1      	bcc.n	80039f4 <prv_out_str_after+0x1e>
        }
    }
    return 1;
 8003a10:	2301      	movs	r3, #1
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3710      	adds	r7, #16
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}

08003a1a <prv_out_str_raw>:
 * \param[in]       buff: Buffer string
 * \param[in]       buff_size: Length of buffer to output
 * \return          `1` on success, `0` otherwise
 */
static int
prv_out_str_raw(lwprintf_int_t* p, const char* buff, size_t buff_size) {
 8003a1a:	b580      	push	{r7, lr}
 8003a1c:	b086      	sub	sp, #24
 8003a1e:	af00      	add	r7, sp, #0
 8003a20:	60f8      	str	r0, [r7, #12]
 8003a22:	60b9      	str	r1, [r7, #8]
 8003a24:	607a      	str	r2, [r7, #4]
    for (size_t i = 0; i < buff_size; ++i) {
 8003a26:	2300      	movs	r3, #0
 8003a28:	617b      	str	r3, [r7, #20]
 8003a2a:	e00b      	b.n	8003a44 <prv_out_str_raw+0x2a>
        p->out_fn(p, buff[i]);
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	695b      	ldr	r3, [r3, #20]
 8003a30:	68b9      	ldr	r1, [r7, #8]
 8003a32:	697a      	ldr	r2, [r7, #20]
 8003a34:	440a      	add	r2, r1
 8003a36:	7812      	ldrb	r2, [r2, #0]
 8003a38:	4611      	mov	r1, r2
 8003a3a:	68f8      	ldr	r0, [r7, #12]
 8003a3c:	4798      	blx	r3
    for (size_t i = 0; i < buff_size; ++i) {
 8003a3e:	697b      	ldr	r3, [r7, #20]
 8003a40:	3301      	adds	r3, #1
 8003a42:	617b      	str	r3, [r7, #20]
 8003a44:	697a      	ldr	r2, [r7, #20]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d3ef      	bcc.n	8003a2c <prv_out_str_raw+0x12>
    }
    return 1;
 8003a4c:	2301      	movs	r3, #1
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3718      	adds	r7, #24
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}

08003a56 <prv_out_str>:
 * \param[in]       buff: Buffer string
 * \param[in]       buff_size: Length of buffer to output
 * \return          `1` on success, `0` otherwise
 */
static int
prv_out_str(lwprintf_int_t* p, const char* buff, size_t buff_size) {
 8003a56:	b580      	push	{r7, lr}
 8003a58:	b084      	sub	sp, #16
 8003a5a:	af00      	add	r7, sp, #0
 8003a5c:	60f8      	str	r0, [r7, #12]
 8003a5e:	60b9      	str	r1, [r7, #8]
 8003a60:	607a      	str	r2, [r7, #4]
    prv_out_str_before(p, buff_size);    /* Implement pre-format */
 8003a62:	6879      	ldr	r1, [r7, #4]
 8003a64:	68f8      	ldr	r0, [r7, #12]
 8003a66:	f7ff fe88 	bl	800377a <prv_out_str_before>
    prv_out_str_raw(p, buff, buff_size); /* Print actual string */
 8003a6a:	687a      	ldr	r2, [r7, #4]
 8003a6c:	68b9      	ldr	r1, [r7, #8]
 8003a6e:	68f8      	ldr	r0, [r7, #12]
 8003a70:	f7ff ffd3 	bl	8003a1a <prv_out_str_raw>
    prv_out_str_after(p, buff_size);     /* Implement post-format */
 8003a74:	6879      	ldr	r1, [r7, #4]
 8003a76:	68f8      	ldr	r0, [r7, #12]
 8003a78:	f7ff ffad 	bl	80039d6 <prv_out_str_after>

    return 1;
 8003a7c:	2301      	movs	r3, #1
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	3710      	adds	r7, #16
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}

08003a86 <prv_unsigned_int_to_str>:
 * \param[in,out]   p: LwPRINTF internal instance
 * \param[in]       num: Number to convert to string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_unsigned_int_to_str(lwprintf_int_t* p, unsigned int num) {
 8003a86:	b580      	push	{r7, lr}
 8003a88:	b086      	sub	sp, #24
 8003a8a:	af00      	add	r7, sp, #0
 8003a8c:	6078      	str	r0, [r7, #4]
 8003a8e:	6039      	str	r1, [r7, #0]
    OUTPUT_ANY_INT_TYPE(unsigned int, num);
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	bf0c      	ite	eq
 8003a96:	2301      	moveq	r3, #1
 8003a98:	2300      	movne	r3, #0
 8003a9a:	b2d9      	uxtb	r1, r3
 8003a9c:	687a      	ldr	r2, [r7, #4]
 8003a9e:	7f93      	ldrb	r3, [r2, #30]
 8003aa0:	f361 0300 	bfi	r3, r1, #0, #1
 8003aa4:	7793      	strb	r3, [r2, #30]
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d10d      	bne.n	8003ac8 <prv_unsigned_int_to_str+0x42>
 8003aac:	2101      	movs	r1, #1
 8003aae:	6878      	ldr	r0, [r7, #4]
 8003ab0:	f7ff fe63 	bl	800377a <prv_out_str_before>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	695b      	ldr	r3, [r3, #20]
 8003ab8:	2130      	movs	r1, #48	; 0x30
 8003aba:	6878      	ldr	r0, [r7, #4]
 8003abc:	4798      	blx	r3
 8003abe:	2101      	movs	r1, #1
 8003ac0:	6878      	ldr	r0, [r7, #4]
 8003ac2:	f7ff ff88 	bl	80039d6 <prv_out_str_after>
 8003ac6:	e063      	b.n	8003b90 <prv_unsigned_int_to_str+0x10a>
 8003ac8:	2300      	movs	r3, #0
 8003aca:	74fb      	strb	r3, [r7, #19]
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	617b      	str	r3, [r7, #20]
 8003ad0:	e00a      	b.n	8003ae8 <prv_unsigned_int_to_str+0x62>
 8003ad2:	7cfb      	ldrb	r3, [r7, #19]
 8003ad4:	3301      	adds	r3, #1
 8003ad6:	74fb      	strb	r3, [r7, #19]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003ade:	461a      	mov	r2, r3
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	fbb3 f3f2 	udiv	r3, r3, r2
 8003ae6:	617b      	str	r3, [r7, #20]
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d1f1      	bne.n	8003ad2 <prv_unsigned_int_to_str+0x4c>
 8003aee:	2301      	movs	r3, #1
 8003af0:	617b      	str	r3, [r7, #20]
 8003af2:	e007      	b.n	8003b04 <prv_unsigned_int_to_str+0x7e>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003afa:	461a      	mov	r2, r3
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	fb02 f303 	mul.w	r3, r2, r3
 8003b02:	617b      	str	r3, [r7, #20]
 8003b04:	683a      	ldr	r2, [r7, #0]
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b0c:	687a      	ldr	r2, [r7, #4]
 8003b0e:	f892 2028 	ldrb.w	r2, [r2, #40]	; 0x28
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d2ee      	bcs.n	8003af4 <prv_unsigned_int_to_str+0x6e>
 8003b16:	7cfb      	ldrb	r3, [r7, #19]
 8003b18:	4619      	mov	r1, r3
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	f7ff fe2d 	bl	800377a <prv_out_str_before>
 8003b20:	e02e      	b.n	8003b80 <prv_unsigned_int_to_str+0xfa>
 8003b22:	683a      	ldr	r2, [r7, #0]
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b2a:	60fb      	str	r3, [r7, #12]
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	697a      	ldr	r2, [r7, #20]
 8003b30:	fbb3 f2f2 	udiv	r2, r3, r2
 8003b34:	6979      	ldr	r1, [r7, #20]
 8003b36:	fb01 f202 	mul.w	r2, r1, r2
 8003b3a:	1a9b      	subs	r3, r3, r2
 8003b3c:	603b      	str	r3, [r7, #0]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003b44:	461a      	mov	r2, r3
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b4c:	617b      	str	r3, [r7, #20]
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	b2da      	uxtb	r2, r3
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2b09      	cmp	r3, #9
 8003b56:	d90a      	bls.n	8003b6e <prv_unsigned_int_to_str+0xe8>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	7f5b      	ldrb	r3, [r3, #29]
 8003b5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d001      	beq.n	8003b6a <prv_unsigned_int_to_str+0xe4>
 8003b66:	2337      	movs	r3, #55	; 0x37
 8003b68:	e002      	b.n	8003b70 <prv_unsigned_int_to_str+0xea>
 8003b6a:	2357      	movs	r3, #87	; 0x57
 8003b6c:	e000      	b.n	8003b70 <prv_unsigned_int_to_str+0xea>
 8003b6e:	2330      	movs	r3, #48	; 0x30
 8003b70:	4413      	add	r3, r2
 8003b72:	72fb      	strb	r3, [r7, #11]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	695b      	ldr	r3, [r3, #20]
 8003b78:	7afa      	ldrb	r2, [r7, #11]
 8003b7a:	4611      	mov	r1, r2
 8003b7c:	6878      	ldr	r0, [r7, #4]
 8003b7e:	4798      	blx	r3
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d1cd      	bne.n	8003b22 <prv_unsigned_int_to_str+0x9c>
 8003b86:	7cfb      	ldrb	r3, [r7, #19]
 8003b88:	4619      	mov	r1, r3
 8003b8a:	6878      	ldr	r0, [r7, #4]
 8003b8c:	f7ff ff23 	bl	80039d6 <prv_out_str_after>
    return 1;
 8003b90:	2301      	movs	r3, #1
}
 8003b92:	4618      	mov	r0, r3
 8003b94:	3718      	adds	r7, #24
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}

08003b9a <prv_unsigned_long_int_to_str>:
 * \param[in,out]   p: LwPRINTF internal instance
 * \param[in]       num: Number to convert to string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_unsigned_long_int_to_str(lwprintf_int_t* p, unsigned long int num) {
 8003b9a:	b580      	push	{r7, lr}
 8003b9c:	b086      	sub	sp, #24
 8003b9e:	af00      	add	r7, sp, #0
 8003ba0:	6078      	str	r0, [r7, #4]
 8003ba2:	6039      	str	r1, [r7, #0]
    OUTPUT_ANY_INT_TYPE(unsigned long int, num);
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	bf0c      	ite	eq
 8003baa:	2301      	moveq	r3, #1
 8003bac:	2300      	movne	r3, #0
 8003bae:	b2d9      	uxtb	r1, r3
 8003bb0:	687a      	ldr	r2, [r7, #4]
 8003bb2:	7f93      	ldrb	r3, [r2, #30]
 8003bb4:	f361 0300 	bfi	r3, r1, #0, #1
 8003bb8:	7793      	strb	r3, [r2, #30]
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d10d      	bne.n	8003bdc <prv_unsigned_long_int_to_str+0x42>
 8003bc0:	2101      	movs	r1, #1
 8003bc2:	6878      	ldr	r0, [r7, #4]
 8003bc4:	f7ff fdd9 	bl	800377a <prv_out_str_before>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	695b      	ldr	r3, [r3, #20]
 8003bcc:	2130      	movs	r1, #48	; 0x30
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	4798      	blx	r3
 8003bd2:	2101      	movs	r1, #1
 8003bd4:	6878      	ldr	r0, [r7, #4]
 8003bd6:	f7ff fefe 	bl	80039d6 <prv_out_str_after>
 8003bda:	e063      	b.n	8003ca4 <prv_unsigned_long_int_to_str+0x10a>
 8003bdc:	2300      	movs	r3, #0
 8003bde:	74fb      	strb	r3, [r7, #19]
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	617b      	str	r3, [r7, #20]
 8003be4:	e00a      	b.n	8003bfc <prv_unsigned_long_int_to_str+0x62>
 8003be6:	7cfb      	ldrb	r3, [r7, #19]
 8003be8:	3301      	adds	r3, #1
 8003bea:	74fb      	strb	r3, [r7, #19]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003bf2:	461a      	mov	r2, r3
 8003bf4:	697b      	ldr	r3, [r7, #20]
 8003bf6:	fbb3 f3f2 	udiv	r3, r3, r2
 8003bfa:	617b      	str	r3, [r7, #20]
 8003bfc:	697b      	ldr	r3, [r7, #20]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d1f1      	bne.n	8003be6 <prv_unsigned_long_int_to_str+0x4c>
 8003c02:	2301      	movs	r3, #1
 8003c04:	617b      	str	r3, [r7, #20]
 8003c06:	e007      	b.n	8003c18 <prv_unsigned_long_int_to_str+0x7e>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003c0e:	461a      	mov	r2, r3
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	fb02 f303 	mul.w	r3, r2, r3
 8003c16:	617b      	str	r3, [r7, #20]
 8003c18:	683a      	ldr	r2, [r7, #0]
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c20:	687a      	ldr	r2, [r7, #4]
 8003c22:	f892 2028 	ldrb.w	r2, [r2, #40]	; 0x28
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d2ee      	bcs.n	8003c08 <prv_unsigned_long_int_to_str+0x6e>
 8003c2a:	7cfb      	ldrb	r3, [r7, #19]
 8003c2c:	4619      	mov	r1, r3
 8003c2e:	6878      	ldr	r0, [r7, #4]
 8003c30:	f7ff fda3 	bl	800377a <prv_out_str_before>
 8003c34:	e02e      	b.n	8003c94 <prv_unsigned_long_int_to_str+0xfa>
 8003c36:	683a      	ldr	r2, [r7, #0]
 8003c38:	697b      	ldr	r3, [r7, #20]
 8003c3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c3e:	60fb      	str	r3, [r7, #12]
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	697a      	ldr	r2, [r7, #20]
 8003c44:	fbb3 f2f2 	udiv	r2, r3, r2
 8003c48:	6979      	ldr	r1, [r7, #20]
 8003c4a:	fb01 f202 	mul.w	r2, r1, r2
 8003c4e:	1a9b      	subs	r3, r3, r2
 8003c50:	603b      	str	r3, [r7, #0]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003c58:	461a      	mov	r2, r3
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003c60:	617b      	str	r3, [r7, #20]
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	b2da      	uxtb	r2, r3
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2b09      	cmp	r3, #9
 8003c6a:	d90a      	bls.n	8003c82 <prv_unsigned_long_int_to_str+0xe8>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	7f5b      	ldrb	r3, [r3, #29]
 8003c70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d001      	beq.n	8003c7e <prv_unsigned_long_int_to_str+0xe4>
 8003c7a:	2337      	movs	r3, #55	; 0x37
 8003c7c:	e002      	b.n	8003c84 <prv_unsigned_long_int_to_str+0xea>
 8003c7e:	2357      	movs	r3, #87	; 0x57
 8003c80:	e000      	b.n	8003c84 <prv_unsigned_long_int_to_str+0xea>
 8003c82:	2330      	movs	r3, #48	; 0x30
 8003c84:	4413      	add	r3, r2
 8003c86:	72fb      	strb	r3, [r7, #11]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	695b      	ldr	r3, [r3, #20]
 8003c8c:	7afa      	ldrb	r2, [r7, #11]
 8003c8e:	4611      	mov	r1, r2
 8003c90:	6878      	ldr	r0, [r7, #4]
 8003c92:	4798      	blx	r3
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d1cd      	bne.n	8003c36 <prv_unsigned_long_int_to_str+0x9c>
 8003c9a:	7cfb      	ldrb	r3, [r7, #19]
 8003c9c:	4619      	mov	r1, r3
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f7ff fe99 	bl	80039d6 <prv_out_str_after>
    return 1;
 8003ca4:	2301      	movs	r3, #1
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3718      	adds	r7, #24
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}

08003cae <prv_unsigned_longlong_int_to_str>:
 * \param[in,out]   p: LwPRINTF internal instance
 * \param[in]       num: Number to convert to string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_unsigned_longlong_int_to_str(lwprintf_int_t* p, unsigned long long int num) {
 8003cae:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003cb2:	b090      	sub	sp, #64	; 0x40
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	61f8      	str	r0, [r7, #28]
 8003cb8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    OUTPUT_ANY_INT_TYPE(unsigned long long int, num);
 8003cbc:	693a      	ldr	r2, [r7, #16]
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	bf0c      	ite	eq
 8003cc6:	2301      	moveq	r3, #1
 8003cc8:	2300      	movne	r3, #0
 8003cca:	b2d9      	uxtb	r1, r3
 8003ccc:	69fa      	ldr	r2, [r7, #28]
 8003cce:	7f93      	ldrb	r3, [r2, #30]
 8003cd0:	f361 0300 	bfi	r3, r1, #0, #1
 8003cd4:	7793      	strb	r3, [r2, #30]
 8003cd6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	d10d      	bne.n	8003cfa <prv_unsigned_longlong_int_to_str+0x4c>
 8003cde:	2101      	movs	r1, #1
 8003ce0:	69f8      	ldr	r0, [r7, #28]
 8003ce2:	f7ff fd4a 	bl	800377a <prv_out_str_before>
 8003ce6:	69fb      	ldr	r3, [r7, #28]
 8003ce8:	695b      	ldr	r3, [r3, #20]
 8003cea:	2130      	movs	r1, #48	; 0x30
 8003cec:	69f8      	ldr	r0, [r7, #28]
 8003cee:	4798      	blx	r3
 8003cf0:	2101      	movs	r1, #1
 8003cf2:	69f8      	ldr	r0, [r7, #28]
 8003cf4:	f7ff fe6f 	bl	80039d6 <prv_out_str_after>
 8003cf8:	e0a4      	b.n	8003e44 <prv_unsigned_longlong_int_to_str+0x196>
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8003d00:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003d04:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8003d08:	e015      	b.n	8003d36 <prv_unsigned_longlong_int_to_str+0x88>
 8003d0a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003d0e:	3301      	adds	r3, #1
 8003d10:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8003d14:	69fb      	ldr	r3, [r7, #28]
 8003d16:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	60bb      	str	r3, [r7, #8]
 8003d20:	60fa      	str	r2, [r7, #12]
 8003d22:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003d26:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8003d2a:	f7fc fef3 	bl	8000b14 <__aeabi_uldivmod>
 8003d2e:	4602      	mov	r2, r0
 8003d30:	460b      	mov	r3, r1
 8003d32:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8003d36:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	d1e5      	bne.n	8003d0a <prv_unsigned_longlong_int_to_str+0x5c>
 8003d3e:	f04f 0201 	mov.w	r2, #1
 8003d42:	f04f 0300 	mov.w	r3, #0
 8003d46:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8003d4a:	e016      	b.n	8003d7a <prv_unsigned_longlong_int_to_str+0xcc>
 8003d4c:	69fb      	ldr	r3, [r7, #28]
 8003d4e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003d52:	b2db      	uxtb	r3, r3
 8003d54:	2200      	movs	r2, #0
 8003d56:	4698      	mov	r8, r3
 8003d58:	4691      	mov	r9, r2
 8003d5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d5c:	fb08 f203 	mul.w	r2, r8, r3
 8003d60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d62:	fb09 f303 	mul.w	r3, r9, r3
 8003d66:	4413      	add	r3, r2
 8003d68:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003d6a:	fba2 4508 	umull	r4, r5, r2, r8
 8003d6e:	442b      	add	r3, r5
 8003d70:	461d      	mov	r5, r3
 8003d72:	e9c7 450e 	strd	r4, r5, [r7, #56]	; 0x38
 8003d76:	e9c7 450e 	strd	r4, r5, [r7, #56]	; 0x38
 8003d7a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003d7e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003d82:	f7fc fec7 	bl	8000b14 <__aeabi_uldivmod>
 8003d86:	4602      	mov	r2, r0
 8003d88:	460b      	mov	r3, r1
 8003d8a:	69f9      	ldr	r1, [r7, #28]
 8003d8c:	f891 1028 	ldrb.w	r1, [r1, #40]	; 0x28
 8003d90:	b2c9      	uxtb	r1, r1
 8003d92:	2000      	movs	r0, #0
 8003d94:	468a      	mov	sl, r1
 8003d96:	4683      	mov	fp, r0
 8003d98:	4552      	cmp	r2, sl
 8003d9a:	eb73 030b 	sbcs.w	r3, r3, fp
 8003d9e:	d2d5      	bcs.n	8003d4c <prv_unsigned_longlong_int_to_str+0x9e>
 8003da0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003da4:	4619      	mov	r1, r3
 8003da6:	69f8      	ldr	r0, [r7, #28]
 8003da8:	f7ff fce7 	bl	800377a <prv_out_str_before>
 8003dac:	e040      	b.n	8003e30 <prv_unsigned_longlong_int_to_str+0x182>
 8003dae:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003db2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003db6:	f7fc fead 	bl	8000b14 <__aeabi_uldivmod>
 8003dba:	4602      	mov	r2, r0
 8003dbc:	460b      	mov	r3, r1
 8003dbe:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8003dc2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003dc6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003dca:	f7fc fea3 	bl	8000b14 <__aeabi_uldivmod>
 8003dce:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003dd8:	b2db      	uxtb	r3, r3
 8003dda:	2200      	movs	r2, #0
 8003ddc:	603b      	str	r3, [r7, #0]
 8003dde:	607a      	str	r2, [r7, #4]
 8003de0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003de4:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8003de8:	f7fc fe94 	bl	8000b14 <__aeabi_uldivmod>
 8003dec:	4602      	mov	r2, r0
 8003dee:	460b      	mov	r3, r1
 8003df0:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8003df4:	f897 1028 	ldrb.w	r1, [r7, #40]	; 0x28
 8003df8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003dfc:	2a0a      	cmp	r2, #10
 8003dfe:	f173 0300 	sbcs.w	r3, r3, #0
 8003e02:	d30a      	bcc.n	8003e1a <prv_unsigned_longlong_int_to_str+0x16c>
 8003e04:	69fb      	ldr	r3, [r7, #28]
 8003e06:	7f5b      	ldrb	r3, [r3, #29]
 8003e08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e0c:	b2db      	uxtb	r3, r3
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d001      	beq.n	8003e16 <prv_unsigned_longlong_int_to_str+0x168>
 8003e12:	2337      	movs	r3, #55	; 0x37
 8003e14:	e002      	b.n	8003e1c <prv_unsigned_longlong_int_to_str+0x16e>
 8003e16:	2357      	movs	r3, #87	; 0x57
 8003e18:	e000      	b.n	8003e1c <prv_unsigned_longlong_int_to_str+0x16e>
 8003e1a:	2330      	movs	r3, #48	; 0x30
 8003e1c:	440b      	add	r3, r1
 8003e1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	695b      	ldr	r3, [r3, #20]
 8003e26:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003e2a:	4611      	mov	r1, r2
 8003e2c:	69f8      	ldr	r0, [r7, #28]
 8003e2e:	4798      	blx	r3
 8003e30:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003e34:	4313      	orrs	r3, r2
 8003e36:	d1ba      	bne.n	8003dae <prv_unsigned_longlong_int_to_str+0x100>
 8003e38:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003e3c:	4619      	mov	r1, r3
 8003e3e:	69f8      	ldr	r0, [r7, #28]
 8003e40:	f7ff fdc9 	bl	80039d6 <prv_out_str_after>
    return 1;
 8003e44:	2301      	movs	r3, #1
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	3740      	adds	r7, #64	; 0x40
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08003e50 <prv_uintptr_to_str>:
 * \param[in,out]   p: LwPRINTF internal instance
 * \param[in]       num: Number to convert to string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_uintptr_to_str(lwprintf_int_t* p, uintptr_t num) {
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b086      	sub	sp, #24
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
 8003e58:	6039      	str	r1, [r7, #0]
    OUTPUT_ANY_INT_TYPE(uintptr_t, num);
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	bf0c      	ite	eq
 8003e60:	2301      	moveq	r3, #1
 8003e62:	2300      	movne	r3, #0
 8003e64:	b2d9      	uxtb	r1, r3
 8003e66:	687a      	ldr	r2, [r7, #4]
 8003e68:	7f93      	ldrb	r3, [r2, #30]
 8003e6a:	f361 0300 	bfi	r3, r1, #0, #1
 8003e6e:	7793      	strb	r3, [r2, #30]
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d10d      	bne.n	8003e92 <prv_uintptr_to_str+0x42>
 8003e76:	2101      	movs	r1, #1
 8003e78:	6878      	ldr	r0, [r7, #4]
 8003e7a:	f7ff fc7e 	bl	800377a <prv_out_str_before>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	695b      	ldr	r3, [r3, #20]
 8003e82:	2130      	movs	r1, #48	; 0x30
 8003e84:	6878      	ldr	r0, [r7, #4]
 8003e86:	4798      	blx	r3
 8003e88:	2101      	movs	r1, #1
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	f7ff fda3 	bl	80039d6 <prv_out_str_after>
 8003e90:	e063      	b.n	8003f5a <prv_uintptr_to_str+0x10a>
 8003e92:	2300      	movs	r3, #0
 8003e94:	74fb      	strb	r3, [r7, #19]
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	617b      	str	r3, [r7, #20]
 8003e9a:	e00a      	b.n	8003eb2 <prv_uintptr_to_str+0x62>
 8003e9c:	7cfb      	ldrb	r3, [r7, #19]
 8003e9e:	3301      	adds	r3, #1
 8003ea0:	74fb      	strb	r3, [r7, #19]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003ea8:	461a      	mov	r2, r3
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	fbb3 f3f2 	udiv	r3, r3, r2
 8003eb0:	617b      	str	r3, [r7, #20]
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d1f1      	bne.n	8003e9c <prv_uintptr_to_str+0x4c>
 8003eb8:	2301      	movs	r3, #1
 8003eba:	617b      	str	r3, [r7, #20]
 8003ebc:	e007      	b.n	8003ece <prv_uintptr_to_str+0x7e>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003ec4:	461a      	mov	r2, r3
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	fb02 f303 	mul.w	r3, r2, r3
 8003ecc:	617b      	str	r3, [r7, #20]
 8003ece:	683a      	ldr	r2, [r7, #0]
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ed6:	687a      	ldr	r2, [r7, #4]
 8003ed8:	f892 2028 	ldrb.w	r2, [r2, #40]	; 0x28
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d2ee      	bcs.n	8003ebe <prv_uintptr_to_str+0x6e>
 8003ee0:	7cfb      	ldrb	r3, [r7, #19]
 8003ee2:	4619      	mov	r1, r3
 8003ee4:	6878      	ldr	r0, [r7, #4]
 8003ee6:	f7ff fc48 	bl	800377a <prv_out_str_before>
 8003eea:	e02e      	b.n	8003f4a <prv_uintptr_to_str+0xfa>
 8003eec:	683a      	ldr	r2, [r7, #0]
 8003eee:	697b      	ldr	r3, [r7, #20]
 8003ef0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ef4:	60fb      	str	r3, [r7, #12]
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	697a      	ldr	r2, [r7, #20]
 8003efa:	fbb3 f2f2 	udiv	r2, r3, r2
 8003efe:	6979      	ldr	r1, [r7, #20]
 8003f00:	fb01 f202 	mul.w	r2, r1, r2
 8003f04:	1a9b      	subs	r3, r3, r2
 8003f06:	603b      	str	r3, [r7, #0]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003f0e:	461a      	mov	r2, r3
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	fbb3 f3f2 	udiv	r3, r3, r2
 8003f16:	617b      	str	r3, [r7, #20]
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	b2da      	uxtb	r2, r3
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	2b09      	cmp	r3, #9
 8003f20:	d90a      	bls.n	8003f38 <prv_uintptr_to_str+0xe8>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	7f5b      	ldrb	r3, [r3, #29]
 8003f26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d001      	beq.n	8003f34 <prv_uintptr_to_str+0xe4>
 8003f30:	2337      	movs	r3, #55	; 0x37
 8003f32:	e002      	b.n	8003f3a <prv_uintptr_to_str+0xea>
 8003f34:	2357      	movs	r3, #87	; 0x57
 8003f36:	e000      	b.n	8003f3a <prv_uintptr_to_str+0xea>
 8003f38:	2330      	movs	r3, #48	; 0x30
 8003f3a:	4413      	add	r3, r2
 8003f3c:	72fb      	strb	r3, [r7, #11]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	695b      	ldr	r3, [r3, #20]
 8003f42:	7afa      	ldrb	r2, [r7, #11]
 8003f44:	4611      	mov	r1, r2
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	4798      	blx	r3
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d1cd      	bne.n	8003eec <prv_uintptr_to_str+0x9c>
 8003f50:	7cfb      	ldrb	r3, [r7, #19]
 8003f52:	4619      	mov	r1, r3
 8003f54:	6878      	ldr	r0, [r7, #4]
 8003f56:	f7ff fd3e 	bl	80039d6 <prv_out_str_after>
    return 1;
 8003f5a:	2301      	movs	r3, #1
}
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	3718      	adds	r7, #24
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bd80      	pop	{r7, pc}

08003f64 <prv_sizet_to_str>:
 * \param[in,out]   p: LwPRINTF internal instance
 * \param[in]       num: Number to convert to string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_sizet_to_str(lwprintf_int_t* p, size_t num) {
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b086      	sub	sp, #24
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
 8003f6c:	6039      	str	r1, [r7, #0]
    OUTPUT_ANY_INT_TYPE(size_t, num);
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	bf0c      	ite	eq
 8003f74:	2301      	moveq	r3, #1
 8003f76:	2300      	movne	r3, #0
 8003f78:	b2d9      	uxtb	r1, r3
 8003f7a:	687a      	ldr	r2, [r7, #4]
 8003f7c:	7f93      	ldrb	r3, [r2, #30]
 8003f7e:	f361 0300 	bfi	r3, r1, #0, #1
 8003f82:	7793      	strb	r3, [r2, #30]
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d10d      	bne.n	8003fa6 <prv_sizet_to_str+0x42>
 8003f8a:	2101      	movs	r1, #1
 8003f8c:	6878      	ldr	r0, [r7, #4]
 8003f8e:	f7ff fbf4 	bl	800377a <prv_out_str_before>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	695b      	ldr	r3, [r3, #20]
 8003f96:	2130      	movs	r1, #48	; 0x30
 8003f98:	6878      	ldr	r0, [r7, #4]
 8003f9a:	4798      	blx	r3
 8003f9c:	2101      	movs	r1, #1
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f7ff fd19 	bl	80039d6 <prv_out_str_after>
 8003fa4:	e063      	b.n	800406e <prv_sizet_to_str+0x10a>
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	74fb      	strb	r3, [r7, #19]
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	617b      	str	r3, [r7, #20]
 8003fae:	e00a      	b.n	8003fc6 <prv_sizet_to_str+0x62>
 8003fb0:	7cfb      	ldrb	r3, [r7, #19]
 8003fb2:	3301      	adds	r3, #1
 8003fb4:	74fb      	strb	r3, [r7, #19]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003fbc:	461a      	mov	r2, r3
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	fbb3 f3f2 	udiv	r3, r3, r2
 8003fc4:	617b      	str	r3, [r7, #20]
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d1f1      	bne.n	8003fb0 <prv_sizet_to_str+0x4c>
 8003fcc:	2301      	movs	r3, #1
 8003fce:	617b      	str	r3, [r7, #20]
 8003fd0:	e007      	b.n	8003fe2 <prv_sizet_to_str+0x7e>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003fd8:	461a      	mov	r2, r3
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	fb02 f303 	mul.w	r3, r2, r3
 8003fe0:	617b      	str	r3, [r7, #20]
 8003fe2:	683a      	ldr	r2, [r7, #0]
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fea:	687a      	ldr	r2, [r7, #4]
 8003fec:	f892 2028 	ldrb.w	r2, [r2, #40]	; 0x28
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d2ee      	bcs.n	8003fd2 <prv_sizet_to_str+0x6e>
 8003ff4:	7cfb      	ldrb	r3, [r7, #19]
 8003ff6:	4619      	mov	r1, r3
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	f7ff fbbe 	bl	800377a <prv_out_str_before>
 8003ffe:	e02e      	b.n	800405e <prv_sizet_to_str+0xfa>
 8004000:	683a      	ldr	r2, [r7, #0]
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	fbb2 f3f3 	udiv	r3, r2, r3
 8004008:	60fb      	str	r3, [r7, #12]
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	697a      	ldr	r2, [r7, #20]
 800400e:	fbb3 f2f2 	udiv	r2, r3, r2
 8004012:	6979      	ldr	r1, [r7, #20]
 8004014:	fb01 f202 	mul.w	r2, r1, r2
 8004018:	1a9b      	subs	r3, r3, r2
 800401a:	603b      	str	r3, [r7, #0]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004022:	461a      	mov	r2, r3
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	fbb3 f3f2 	udiv	r3, r3, r2
 800402a:	617b      	str	r3, [r7, #20]
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	b2da      	uxtb	r2, r3
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2b09      	cmp	r3, #9
 8004034:	d90a      	bls.n	800404c <prv_sizet_to_str+0xe8>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	7f5b      	ldrb	r3, [r3, #29]
 800403a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800403e:	b2db      	uxtb	r3, r3
 8004040:	2b00      	cmp	r3, #0
 8004042:	d001      	beq.n	8004048 <prv_sizet_to_str+0xe4>
 8004044:	2337      	movs	r3, #55	; 0x37
 8004046:	e002      	b.n	800404e <prv_sizet_to_str+0xea>
 8004048:	2357      	movs	r3, #87	; 0x57
 800404a:	e000      	b.n	800404e <prv_sizet_to_str+0xea>
 800404c:	2330      	movs	r3, #48	; 0x30
 800404e:	4413      	add	r3, r2
 8004050:	72fb      	strb	r3, [r7, #11]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	695b      	ldr	r3, [r3, #20]
 8004056:	7afa      	ldrb	r2, [r7, #11]
 8004058:	4611      	mov	r1, r2
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	4798      	blx	r3
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d1cd      	bne.n	8004000 <prv_sizet_to_str+0x9c>
 8004064:	7cfb      	ldrb	r3, [r7, #19]
 8004066:	4619      	mov	r1, r3
 8004068:	6878      	ldr	r0, [r7, #4]
 800406a:	f7ff fcb4 	bl	80039d6 <prv_out_str_after>
    return 1;
 800406e:	2301      	movs	r3, #1
}
 8004070:	4618      	mov	r0, r3
 8004072:	3718      	adds	r7, #24
 8004074:	46bd      	mov	sp, r7
 8004076:	bd80      	pop	{r7, pc}

08004078 <prv_umaxt_to_str>:
 * \param[in,out]   p: LwPRINTF internal instance
 * \param[in]       num: Number to convert to string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_umaxt_to_str(lwprintf_int_t* p, uintmax_t num) {
 8004078:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800407c:	b090      	sub	sp, #64	; 0x40
 800407e:	af00      	add	r7, sp, #0
 8004080:	61f8      	str	r0, [r7, #28]
 8004082:	e9c7 2304 	strd	r2, r3, [r7, #16]
    OUTPUT_ANY_INT_TYPE(uintmax_t, num);
 8004086:	693a      	ldr	r2, [r7, #16]
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	4313      	orrs	r3, r2
 800408c:	2b00      	cmp	r3, #0
 800408e:	bf0c      	ite	eq
 8004090:	2301      	moveq	r3, #1
 8004092:	2300      	movne	r3, #0
 8004094:	b2d9      	uxtb	r1, r3
 8004096:	69fa      	ldr	r2, [r7, #28]
 8004098:	7f93      	ldrb	r3, [r2, #30]
 800409a:	f361 0300 	bfi	r3, r1, #0, #1
 800409e:	7793      	strb	r3, [r2, #30]
 80040a0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80040a4:	4313      	orrs	r3, r2
 80040a6:	d10d      	bne.n	80040c4 <prv_umaxt_to_str+0x4c>
 80040a8:	2101      	movs	r1, #1
 80040aa:	69f8      	ldr	r0, [r7, #28]
 80040ac:	f7ff fb65 	bl	800377a <prv_out_str_before>
 80040b0:	69fb      	ldr	r3, [r7, #28]
 80040b2:	695b      	ldr	r3, [r3, #20]
 80040b4:	2130      	movs	r1, #48	; 0x30
 80040b6:	69f8      	ldr	r0, [r7, #28]
 80040b8:	4798      	blx	r3
 80040ba:	2101      	movs	r1, #1
 80040bc:	69f8      	ldr	r0, [r7, #28]
 80040be:	f7ff fc8a 	bl	80039d6 <prv_out_str_after>
 80040c2:	e0a4      	b.n	800420e <prv_umaxt_to_str+0x196>
 80040c4:	2300      	movs	r3, #0
 80040c6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80040ca:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80040ce:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 80040d2:	e015      	b.n	8004100 <prv_umaxt_to_str+0x88>
 80040d4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80040d8:	3301      	adds	r3, #1
 80040da:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80040de:	69fb      	ldr	r3, [r7, #28]
 80040e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	2200      	movs	r2, #0
 80040e8:	60bb      	str	r3, [r7, #8]
 80040ea:	60fa      	str	r2, [r7, #12]
 80040ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80040f0:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80040f4:	f7fc fd0e 	bl	8000b14 <__aeabi_uldivmod>
 80040f8:	4602      	mov	r2, r0
 80040fa:	460b      	mov	r3, r1
 80040fc:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8004100:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004104:	4313      	orrs	r3, r2
 8004106:	d1e5      	bne.n	80040d4 <prv_umaxt_to_str+0x5c>
 8004108:	f04f 0201 	mov.w	r2, #1
 800410c:	f04f 0300 	mov.w	r3, #0
 8004110:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8004114:	e016      	b.n	8004144 <prv_umaxt_to_str+0xcc>
 8004116:	69fb      	ldr	r3, [r7, #28]
 8004118:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800411c:	b2db      	uxtb	r3, r3
 800411e:	2200      	movs	r2, #0
 8004120:	4698      	mov	r8, r3
 8004122:	4691      	mov	r9, r2
 8004124:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004126:	fb08 f203 	mul.w	r2, r8, r3
 800412a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800412c:	fb09 f303 	mul.w	r3, r9, r3
 8004130:	4413      	add	r3, r2
 8004132:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004134:	fba2 4508 	umull	r4, r5, r2, r8
 8004138:	442b      	add	r3, r5
 800413a:	461d      	mov	r5, r3
 800413c:	e9c7 450e 	strd	r4, r5, [r7, #56]	; 0x38
 8004140:	e9c7 450e 	strd	r4, r5, [r7, #56]	; 0x38
 8004144:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004148:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800414c:	f7fc fce2 	bl	8000b14 <__aeabi_uldivmod>
 8004150:	4602      	mov	r2, r0
 8004152:	460b      	mov	r3, r1
 8004154:	69f9      	ldr	r1, [r7, #28]
 8004156:	f891 1028 	ldrb.w	r1, [r1, #40]	; 0x28
 800415a:	b2c9      	uxtb	r1, r1
 800415c:	2000      	movs	r0, #0
 800415e:	468a      	mov	sl, r1
 8004160:	4683      	mov	fp, r0
 8004162:	4552      	cmp	r2, sl
 8004164:	eb73 030b 	sbcs.w	r3, r3, fp
 8004168:	d2d5      	bcs.n	8004116 <prv_umaxt_to_str+0x9e>
 800416a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800416e:	4619      	mov	r1, r3
 8004170:	69f8      	ldr	r0, [r7, #28]
 8004172:	f7ff fb02 	bl	800377a <prv_out_str_before>
 8004176:	e040      	b.n	80041fa <prv_umaxt_to_str+0x182>
 8004178:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800417c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004180:	f7fc fcc8 	bl	8000b14 <__aeabi_uldivmod>
 8004184:	4602      	mov	r2, r0
 8004186:	460b      	mov	r3, r1
 8004188:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800418c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004190:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004194:	f7fc fcbe 	bl	8000b14 <__aeabi_uldivmod>
 8004198:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800419c:	69fb      	ldr	r3, [r7, #28]
 800419e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	2200      	movs	r2, #0
 80041a6:	603b      	str	r3, [r7, #0]
 80041a8:	607a      	str	r2, [r7, #4]
 80041aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80041ae:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80041b2:	f7fc fcaf 	bl	8000b14 <__aeabi_uldivmod>
 80041b6:	4602      	mov	r2, r0
 80041b8:	460b      	mov	r3, r1
 80041ba:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 80041be:	f897 1028 	ldrb.w	r1, [r7, #40]	; 0x28
 80041c2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80041c6:	2a0a      	cmp	r2, #10
 80041c8:	f173 0300 	sbcs.w	r3, r3, #0
 80041cc:	d30a      	bcc.n	80041e4 <prv_umaxt_to_str+0x16c>
 80041ce:	69fb      	ldr	r3, [r7, #28]
 80041d0:	7f5b      	ldrb	r3, [r3, #29]
 80041d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041d6:	b2db      	uxtb	r3, r3
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d001      	beq.n	80041e0 <prv_umaxt_to_str+0x168>
 80041dc:	2337      	movs	r3, #55	; 0x37
 80041de:	e002      	b.n	80041e6 <prv_umaxt_to_str+0x16e>
 80041e0:	2357      	movs	r3, #87	; 0x57
 80041e2:	e000      	b.n	80041e6 <prv_umaxt_to_str+0x16e>
 80041e4:	2330      	movs	r3, #48	; 0x30
 80041e6:	440b      	add	r3, r1
 80041e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80041ec:	69fb      	ldr	r3, [r7, #28]
 80041ee:	695b      	ldr	r3, [r3, #20]
 80041f0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80041f4:	4611      	mov	r1, r2
 80041f6:	69f8      	ldr	r0, [r7, #28]
 80041f8:	4798      	blx	r3
 80041fa:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80041fe:	4313      	orrs	r3, r2
 8004200:	d1ba      	bne.n	8004178 <prv_umaxt_to_str+0x100>
 8004202:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004206:	4619      	mov	r1, r3
 8004208:	69f8      	ldr	r0, [r7, #28]
 800420a:	f7ff fbe4 	bl	80039d6 <prv_out_str_after>
    return 1;
 800420e:	2301      	movs	r3, #1
}
 8004210:	4618      	mov	r0, r3
 8004212:	3740      	adds	r7, #64	; 0x40
 8004214:	46bd      	mov	sp, r7
 8004216:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800421a <prv_signed_int_to_str>:
 * \param[in,out]   p: LwPRINTF internal instance
 * \param[in]       num: Number to convert to string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_signed_int_to_str(lwprintf_int_t* p, signed int num) {
 800421a:	b580      	push	{r7, lr}
 800421c:	b082      	sub	sp, #8
 800421e:	af00      	add	r7, sp, #0
 8004220:	6078      	str	r0, [r7, #4]
 8004222:	6039      	str	r1, [r7, #0]
    SIGNED_CHECK_NEGATIVE(p, num);
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	2b00      	cmp	r3, #0
 8004228:	da07      	bge.n	800423a <prv_signed_int_to_str+0x20>
 800422a:	687a      	ldr	r2, [r7, #4]
 800422c:	7f53      	ldrb	r3, [r2, #29]
 800422e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004232:	7753      	strb	r3, [r2, #29]
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	425b      	negs	r3, r3
 8004238:	603b      	str	r3, [r7, #0]
    return prv_unsigned_int_to_str(p, num);
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	4619      	mov	r1, r3
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f7ff fc21 	bl	8003a86 <prv_unsigned_int_to_str>
 8004244:	4603      	mov	r3, r0
}
 8004246:	4618      	mov	r0, r3
 8004248:	3708      	adds	r7, #8
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}

0800424e <prv_signed_long_int_to_str>:
 * \param[in,out]   p: LwPRINTF instance
 * \param[in]       num: Number to convert to string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_signed_long_int_to_str(lwprintf_int_t* p, signed long int num) {
 800424e:	b580      	push	{r7, lr}
 8004250:	b082      	sub	sp, #8
 8004252:	af00      	add	r7, sp, #0
 8004254:	6078      	str	r0, [r7, #4]
 8004256:	6039      	str	r1, [r7, #0]
    SIGNED_CHECK_NEGATIVE(p, num);
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	2b00      	cmp	r3, #0
 800425c:	da07      	bge.n	800426e <prv_signed_long_int_to_str+0x20>
 800425e:	687a      	ldr	r2, [r7, #4]
 8004260:	7f53      	ldrb	r3, [r2, #29]
 8004262:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004266:	7753      	strb	r3, [r2, #29]
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	425b      	negs	r3, r3
 800426c:	603b      	str	r3, [r7, #0]
    return prv_unsigned_long_int_to_str(p, num);
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	4619      	mov	r1, r3
 8004272:	6878      	ldr	r0, [r7, #4]
 8004274:	f7ff fc91 	bl	8003b9a <prv_unsigned_long_int_to_str>
 8004278:	4603      	mov	r3, r0
}
 800427a:	4618      	mov	r0, r3
 800427c:	3708      	adds	r7, #8
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}

08004282 <prv_signed_longlong_int_to_str>:
 * \param[in,out]   p: LwPRINTF internal instance
 * \param[in]       num: Number to convert to string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_signed_longlong_int_to_str(lwprintf_int_t* p, signed long long int num) {
 8004282:	b5b0      	push	{r4, r5, r7, lr}
 8004284:	b084      	sub	sp, #16
 8004286:	af00      	add	r7, sp, #0
 8004288:	60f8      	str	r0, [r7, #12]
 800428a:	e9c7 2300 	strd	r2, r3, [r7]
    SIGNED_CHECK_NEGATIVE(p, num);
 800428e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004292:	2b00      	cmp	r3, #0
 8004294:	da0c      	bge.n	80042b0 <prv_signed_longlong_int_to_str+0x2e>
 8004296:	68fa      	ldr	r2, [r7, #12]
 8004298:	7f53      	ldrb	r3, [r2, #29]
 800429a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800429e:	7753      	strb	r3, [r2, #29]
 80042a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80042a4:	2100      	movs	r1, #0
 80042a6:	4254      	negs	r4, r2
 80042a8:	eb61 0503 	sbc.w	r5, r1, r3
 80042ac:	e9c7 4500 	strd	r4, r5, [r7]
    return prv_unsigned_longlong_int_to_str(p, num);
 80042b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80042b4:	68f8      	ldr	r0, [r7, #12]
 80042b6:	f7ff fcfa 	bl	8003cae <prv_unsigned_longlong_int_to_str>
 80042ba:	4603      	mov	r3, r0
}
 80042bc:	4618      	mov	r0, r3
 80042be:	3710      	adds	r7, #16
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bdb0      	pop	{r4, r5, r7, pc}
 80042c4:	0000      	movs	r0, r0
	...

080042c8 <prv_calculate_dbl_num_data>:
 * \param[in]       num: Input number
 * \param[in]       e: Exponent number (to normalize)
 * \param[in]       type: Format type
 */
static void
prv_calculate_dbl_num_data(lwprintf_int_t* p, float_num_t* n, double num, uint8_t e, const char type) {
 80042c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80042cc:	b090      	sub	sp, #64	; 0x40
 80042ce:	af00      	add	r7, sp, #0
 80042d0:	6278      	str	r0, [r7, #36]	; 0x24
 80042d2:	6239      	str	r1, [r7, #32]
 80042d4:	ed87 0b06 	vstr	d0, [r7, #24]
 80042d8:	4611      	mov	r1, r2
 80042da:	461a      	mov	r2, r3
 80042dc:	460b      	mov	r3, r1
 80042de:	75fb      	strb	r3, [r7, #23]
 80042e0:	4613      	mov	r3, r2
 80042e2:	75bb      	strb	r3, [r7, #22]
    memset(n, 0x00, sizeof(*n));
 80042e4:	2228      	movs	r2, #40	; 0x28
 80042e6:	2100      	movs	r1, #0
 80042e8:	6a38      	ldr	r0, [r7, #32]
 80042ea:	f002 fad7 	bl	800689c <memset>

    if (p->m.precision >= (int)LWPRINTF_ARRAYSIZE(powers_of_10)) {
 80042ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042f0:	6a1b      	ldr	r3, [r3, #32]
 80042f2:	2b12      	cmp	r3, #18
 80042f4:	dd02      	ble.n	80042fc <prv_calculate_dbl_num_data+0x34>
        p->m.precision = (int)LWPRINTF_ARRAYSIZE(powers_of_10) - 1;
 80042f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042f8:	2212      	movs	r2, #18
 80042fa:	621a      	str	r2, [r3, #32]
     * decimal_part_dbl = 3456.78   -> Decimal part multiplied by 10^precision, keeping it in double format
     * decimal_part = 3456          -> Integer part of decimal number
     * diff = 0.78                  -> Difference between actual decimal and integer part of decimal
     *                                  This is used for rounding of last digit (if necessary)
     */
    num += 0.000000000000005;
 80042fc:	a3a0      	add	r3, pc, #640	; (adr r3, 8004580 <prv_calculate_dbl_num_data+0x2b8>)
 80042fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004302:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004306:	f7fb ff65 	bl	80001d4 <__adddf3>
 800430a:	4602      	mov	r2, r0
 800430c:	460b      	mov	r3, r1
 800430e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    n->integer_part = (float_long_t)num;
 8004312:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004316:	f7fc fc15 	bl	8000b44 <__aeabi_d2lz>
 800431a:	4602      	mov	r2, r0
 800431c:	460b      	mov	r3, r1
 800431e:	6a39      	ldr	r1, [r7, #32]
 8004320:	e9c1 2300 	strd	r2, r3, [r1]
    n->decimal_part_dbl = (num - (double)n->integer_part) * (double)powers_of_10[p->m.precision];
 8004324:	6a3b      	ldr	r3, [r7, #32]
 8004326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800432a:	4610      	mov	r0, r2
 800432c:	4619      	mov	r1, r3
 800432e:	f7fc f8d9 	bl	80004e4 <__aeabi_l2d>
 8004332:	4602      	mov	r2, r0
 8004334:	460b      	mov	r3, r1
 8004336:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800433a:	f7fb ff49 	bl	80001d0 <__aeabi_dsub>
 800433e:	4602      	mov	r2, r0
 8004340:	460b      	mov	r3, r1
 8004342:	4614      	mov	r4, r2
 8004344:	461d      	mov	r5, r3
 8004346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004348:	6a1b      	ldr	r3, [r3, #32]
 800434a:	4a8b      	ldr	r2, [pc, #556]	; (8004578 <prv_calculate_dbl_num_data+0x2b0>)
 800434c:	00db      	lsls	r3, r3, #3
 800434e:	4413      	add	r3, r2
 8004350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004354:	4610      	mov	r0, r2
 8004356:	4619      	mov	r1, r3
 8004358:	f7fc f8c4 	bl	80004e4 <__aeabi_l2d>
 800435c:	4602      	mov	r2, r0
 800435e:	460b      	mov	r3, r1
 8004360:	4620      	mov	r0, r4
 8004362:	4629      	mov	r1, r5
 8004364:	f7fc f8ec 	bl	8000540 <__aeabi_dmul>
 8004368:	4602      	mov	r2, r0
 800436a:	460b      	mov	r3, r1
 800436c:	6a39      	ldr	r1, [r7, #32]
 800436e:	e9c1 2302 	strd	r2, r3, [r1, #8]
    n->decimal_part = (float_long_t)n->decimal_part_dbl;
 8004372:	6a3b      	ldr	r3, [r7, #32]
 8004374:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8004378:	4610      	mov	r0, r2
 800437a:	4619      	mov	r1, r3
 800437c:	f7fc fbe2 	bl	8000b44 <__aeabi_d2lz>
 8004380:	4602      	mov	r2, r0
 8004382:	460b      	mov	r3, r1
 8004384:	6a39      	ldr	r1, [r7, #32]
 8004386:	e9c1 2304 	strd	r2, r3, [r1, #16]
    n->diff = n->decimal_part_dbl - (float_long_t)n->decimal_part;
 800438a:	6a3b      	ldr	r3, [r7, #32]
 800438c:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8004390:	6a3b      	ldr	r3, [r7, #32]
 8004392:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8004396:	4610      	mov	r0, r2
 8004398:	4619      	mov	r1, r3
 800439a:	f7fc f8a3 	bl	80004e4 <__aeabi_l2d>
 800439e:	4602      	mov	r2, r0
 80043a0:	460b      	mov	r3, r1
 80043a2:	4620      	mov	r0, r4
 80043a4:	4629      	mov	r1, r5
 80043a6:	f7fb ff13 	bl	80001d0 <__aeabi_dsub>
 80043aa:	4602      	mov	r2, r0
 80043ac:	460b      	mov	r3, r1
 80043ae:	6a39      	ldr	r1, [r7, #32]
 80043b0:	e9c1 2306 	strd	r2, r3, [r1, #24]

    /* Rounding check of last digit */
    if (n->diff > 0.5f) {
 80043b4:	6a3b      	ldr	r3, [r7, #32]
 80043b6:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 80043ba:	f04f 0200 	mov.w	r2, #0
 80043be:	4b6f      	ldr	r3, [pc, #444]	; (800457c <prv_calculate_dbl_num_data+0x2b4>)
 80043c0:	f7fc fb4e 	bl	8000a60 <__aeabi_dcmpgt>
 80043c4:	4603      	mov	r3, r0
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d02f      	beq.n	800442a <prv_calculate_dbl_num_data+0x162>
        ++n->decimal_part;
 80043ca:	6a3b      	ldr	r3, [r7, #32]
 80043cc:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80043d0:	1c51      	adds	r1, r2, #1
 80043d2:	60b9      	str	r1, [r7, #8]
 80043d4:	f143 0300 	adc.w	r3, r3, #0
 80043d8:	60fb      	str	r3, [r7, #12]
 80043da:	6a3b      	ldr	r3, [r7, #32]
 80043dc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80043e0:	e9c3 1204 	strd	r1, r2, [r3, #16]
        if (n->decimal_part >= powers_of_10[p->m.precision]) {
 80043e4:	6a3b      	ldr	r3, [r7, #32]
 80043e6:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80043ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ec:	6a1b      	ldr	r3, [r3, #32]
 80043ee:	4a62      	ldr	r2, [pc, #392]	; (8004578 <prv_calculate_dbl_num_data+0x2b0>)
 80043f0:	00db      	lsls	r3, r3, #3
 80043f2:	4413      	add	r3, r2
 80043f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043f8:	4290      	cmp	r0, r2
 80043fa:	eb71 0303 	sbcs.w	r3, r1, r3
 80043fe:	db39      	blt.n	8004474 <prv_calculate_dbl_num_data+0x1ac>
            n->decimal_part = 0;
 8004400:	6a39      	ldr	r1, [r7, #32]
 8004402:	f04f 0200 	mov.w	r2, #0
 8004406:	f04f 0300 	mov.w	r3, #0
 800440a:	e9c1 2304 	strd	r2, r3, [r1, #16]
            ++n->integer_part;
 800440e:	6a3b      	ldr	r3, [r7, #32]
 8004410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004414:	1c51      	adds	r1, r2, #1
 8004416:	6039      	str	r1, [r7, #0]
 8004418:	f143 0300 	adc.w	r3, r3, #0
 800441c:	607b      	str	r3, [r7, #4]
 800441e:	6a3b      	ldr	r3, [r7, #32]
 8004420:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004424:	e9c3 1200 	strd	r1, r2, [r3]
 8004428:	e024      	b.n	8004474 <prv_calculate_dbl_num_data+0x1ac>
        }
    } else if (n->diff < 0.5f) {
 800442a:	6a3b      	ldr	r3, [r7, #32]
 800442c:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8004430:	f04f 0200 	mov.w	r2, #0
 8004434:	4b51      	ldr	r3, [pc, #324]	; (800457c <prv_calculate_dbl_num_data+0x2b4>)
 8004436:	f7fc faf5 	bl	8000a24 <__aeabi_dcmplt>
 800443a:	4603      	mov	r3, r0
 800443c:	2b00      	cmp	r3, #0
 800443e:	d119      	bne.n	8004474 <prv_calculate_dbl_num_data+0x1ac>
        /* Used in separate if, since comparing float to == will certainly result to false */
    } else {
        /* Difference is exactly 0.5 */
        if (n->decimal_part == 0) {
 8004440:	6a3b      	ldr	r3, [r7, #32]
 8004442:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8004446:	4313      	orrs	r3, r2
 8004448:	d10a      	bne.n	8004460 <prv_calculate_dbl_num_data+0x198>
            ++n->integer_part;
 800444a:	6a3b      	ldr	r3, [r7, #32]
 800444c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004450:	f112 0a01 	adds.w	sl, r2, #1
 8004454:	f143 0b00 	adc.w	fp, r3, #0
 8004458:	6a3b      	ldr	r3, [r7, #32]
 800445a:	e9c3 ab00 	strd	sl, fp, [r3]
 800445e:	e009      	b.n	8004474 <prv_calculate_dbl_num_data+0x1ac>
        } else {
            ++n->decimal_part;
 8004460:	6a3b      	ldr	r3, [r7, #32]
 8004462:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8004466:	f112 0801 	adds.w	r8, r2, #1
 800446a:	f143 0900 	adc.w	r9, r3, #0
 800446e:	6a3b      	ldr	r3, [r7, #32]
 8004470:	e9c3 8904 	strd	r8, r9, [r3, #16]
        }
    }

    /* Calculate number of digits for integer and decimal parts */
    if (n->integer_part == 0) {
 8004474:	6a3b      	ldr	r3, [r7, #32]
 8004476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800447a:	4313      	orrs	r3, r2
 800447c:	d103      	bne.n	8004486 <prv_calculate_dbl_num_data+0x1be>
        n->digits_cnt_integer_part = 1;
 800447e:	6a3b      	ldr	r3, [r7, #32]
 8004480:	2201      	movs	r2, #1
 8004482:	841a      	strh	r2, [r3, #32]
 8004484:	e023      	b.n	80044ce <prv_calculate_dbl_num_data+0x206>
    } else {
        float_long_t tmp;
        for (n->digits_cnt_integer_part = 0, tmp = n->integer_part; tmp > 0; ++n->digits_cnt_integer_part, tmp /= 10) {}
 8004486:	6a3b      	ldr	r3, [r7, #32]
 8004488:	2200      	movs	r2, #0
 800448a:	841a      	strh	r2, [r3, #32]
 800448c:	6a3b      	ldr	r3, [r7, #32]
 800448e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004492:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8004496:	e014      	b.n	80044c2 <prv_calculate_dbl_num_data+0x1fa>
 8004498:	6a3b      	ldr	r3, [r7, #32]
 800449a:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800449e:	b29b      	uxth	r3, r3
 80044a0:	3301      	adds	r3, #1
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	b21a      	sxth	r2, r3
 80044a6:	6a3b      	ldr	r3, [r7, #32]
 80044a8:	841a      	strh	r2, [r3, #32]
 80044aa:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80044ae:	f04f 020a 	mov.w	r2, #10
 80044b2:	f04f 0300 	mov.w	r3, #0
 80044b6:	f7fc fadd 	bl	8000a74 <__aeabi_ldivmod>
 80044ba:	4602      	mov	r2, r0
 80044bc:	460b      	mov	r3, r1
 80044be:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 80044c2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80044c6:	2a01      	cmp	r2, #1
 80044c8:	f173 0300 	sbcs.w	r3, r3, #0
 80044cc:	dae4      	bge.n	8004498 <prv_calculate_dbl_num_data+0x1d0>
    }
    n->digits_cnt_decimal_part = p->m.precision;
 80044ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d0:	6a1b      	ldr	r3, [r3, #32]
 80044d2:	b21a      	sxth	r2, r3
 80044d4:	6a3b      	ldr	r3, [r7, #32]
 80044d6:	845a      	strh	r2, [r3, #34]	; 0x22

#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    /* Calculate minimum useful digits for decimal (excl last useless zeros) */
    if (type == 'g') {
 80044d8:	7dbb      	ldrb	r3, [r7, #22]
 80044da:	2b67      	cmp	r3, #103	; 0x67
 80044dc:	d141      	bne.n	8004562 <prv_calculate_dbl_num_data+0x29a>
        float_long_t tmp = n->decimal_part;
 80044de:	6a3b      	ldr	r3, [r7, #32]
 80044e0:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80044e4:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
        size_t adder, i;
        for (adder = 0, i = 0; tmp > 0 || i < (size_t)p->m.precision;
 80044e8:	2300      	movs	r3, #0
 80044ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 80044ec:	2300      	movs	r3, #0
 80044ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80044f0:	e02a      	b.n	8004548 <prv_calculate_dbl_num_data+0x280>
             tmp /= 10, n->digits_cnt_decimal_part_useful += adder, ++i) {
            if (adder == 0 && (tmp % 10) > 0) {
 80044f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d10d      	bne.n	8004514 <prv_calculate_dbl_num_data+0x24c>
 80044f8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80044fc:	f04f 020a 	mov.w	r2, #10
 8004500:	f04f 0300 	mov.w	r3, #0
 8004504:	f7fc fab6 	bl	8000a74 <__aeabi_ldivmod>
 8004508:	2a01      	cmp	r2, #1
 800450a:	f173 0300 	sbcs.w	r3, r3, #0
 800450e:	db01      	blt.n	8004514 <prv_calculate_dbl_num_data+0x24c>
                adder = 1;
 8004510:	2301      	movs	r3, #1
 8004512:	62fb      	str	r3, [r7, #44]	; 0x2c
             tmp /= 10, n->digits_cnt_decimal_part_useful += adder, ++i) {
 8004514:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8004518:	f04f 020a 	mov.w	r2, #10
 800451c:	f04f 0300 	mov.w	r3, #0
 8004520:	f7fc faa8 	bl	8000a74 <__aeabi_ldivmod>
 8004524:	4602      	mov	r2, r0
 8004526:	460b      	mov	r3, r1
 8004528:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 800452c:	6a3b      	ldr	r3, [r7, #32]
 800452e:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8004532:	b29a      	uxth	r2, r3
 8004534:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004536:	b29b      	uxth	r3, r3
 8004538:	4413      	add	r3, r2
 800453a:	b29b      	uxth	r3, r3
 800453c:	b21a      	sxth	r2, r3
 800453e:	6a3b      	ldr	r3, [r7, #32]
 8004540:	849a      	strh	r2, [r3, #36]	; 0x24
 8004542:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004544:	3301      	adds	r3, #1
 8004546:	62bb      	str	r3, [r7, #40]	; 0x28
        for (adder = 0, i = 0; tmp > 0 || i < (size_t)p->m.precision;
 8004548:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800454c:	2a01      	cmp	r2, #1
 800454e:	f173 0300 	sbcs.w	r3, r3, #0
 8004552:	dace      	bge.n	80044f2 <prv_calculate_dbl_num_data+0x22a>
 8004554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004556:	6a1b      	ldr	r3, [r3, #32]
 8004558:	461a      	mov	r2, r3
 800455a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800455c:	4293      	cmp	r3, r2
 800455e:	d3c8      	bcc.n	80044f2 <prv_calculate_dbl_num_data+0x22a>
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
    {
        n->digits_cnt_decimal_part_useful = p->m.precision;
    }
    (void)e;
}
 8004560:	e004      	b.n	800456c <prv_calculate_dbl_num_data+0x2a4>
        n->digits_cnt_decimal_part_useful = p->m.precision;
 8004562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004564:	6a1b      	ldr	r3, [r3, #32]
 8004566:	b21a      	sxth	r2, r3
 8004568:	6a3b      	ldr	r3, [r7, #32]
 800456a:	849a      	strh	r2, [r3, #36]	; 0x24
}
 800456c:	bf00      	nop
 800456e:	3740      	adds	r7, #64	; 0x40
 8004570:	46bd      	mov	sp, r7
 8004572:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004576:	bf00      	nop
 8004578:	080069e8 	.word	0x080069e8
 800457c:	3fe00000 	.word	0x3fe00000
 8004580:	86a12b9b 	.word	0x86a12b9b
 8004584:	3cf6849b 	.word	0x3cf6849b

08004588 <prv_double_to_str>:
 * \param[in,out]   p: LwPRINTF internal instance
 * \param[in]       num: Number to convert to string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_double_to_str(lwprintf_int_t* p, double in_num) {
 8004588:	b5b0      	push	{r4, r5, r7, lr}
 800458a:	b0a0      	sub	sp, #128	; 0x80
 800458c:	af00      	add	r7, sp, #0
 800458e:	60f8      	str	r0, [r7, #12]
 8004590:	ed87 0b00 	vstr	d0, [r7]
    float_num_t dblnum;
    size_t i;
    double orig_num = in_num;
 8004594:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004598:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
    int digits_cnt, exp_cnt = 0, chosen_precision;
 800459c:	2300      	movs	r3, #0
 800459e:	677b      	str	r3, [r7, #116]	; 0x74
    char def_type = p->m.type;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80045a6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
     * - Print negative infinity if number is less than -FLOAT_MAX_B_ENG and engineering mode is disabled
     * - Print positive infinity if number is greater than absolute minimum
     * - Print positive infinity if number is greater than FLOAT_MAX_B_ENG and engineering mode is disabled
     * - Go to engineering mode if it is enabled and `in_num < -FLOAT_MAX_B_ENG` or `in_num > FLOAT_MAX_B_ENG`
     */
    if (in_num != in_num) {
 80045aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045ae:	e9d7 0100 	ldrd	r0, r1, [r7]
 80045b2:	f7fc fa2d 	bl	8000a10 <__aeabi_dcmpeq>
 80045b6:	4603      	mov	r3, r0
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d110      	bne.n	80045de <prv_double_to_str+0x56>
        return prv_out_str(p, p->m.flags.uc ? "NAN" : "nan", 3);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	7f5b      	ldrb	r3, [r3, #29]
 80045c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045c4:	b2db      	uxtb	r3, r3
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d001      	beq.n	80045ce <prv_double_to_str+0x46>
 80045ca:	4ba7      	ldr	r3, [pc, #668]	; (8004868 <prv_double_to_str+0x2e0>)
 80045cc:	e000      	b.n	80045d0 <prv_double_to_str+0x48>
 80045ce:	4ba7      	ldr	r3, [pc, #668]	; (800486c <prv_double_to_str+0x2e4>)
 80045d0:	2203      	movs	r2, #3
 80045d2:	4619      	mov	r1, r3
 80045d4:	68f8      	ldr	r0, [r7, #12]
 80045d6:	f7ff fa3e 	bl	8003a56 <prv_out_str>
 80045da:	4603      	mov	r3, r0
 80045dc:	e336      	b.n	8004c4c <prv_double_to_str+0x6c4>
    } else if (in_num < -DBL_MAX
 80045de:	f04f 32ff 	mov.w	r2, #4294967295
 80045e2:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 80045e6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80045ea:	f7fc fa1b 	bl	8000a24 <__aeabi_dcmplt>
 80045ee:	4603      	mov	r3, r0
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d010      	beq.n	8004616 <prv_double_to_str+0x8e>
#if !LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
               || in_num < -FLOAT_MAX_B_ENG
#endif /* !LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
    ) {
        return prv_out_str(p, p->m.flags.uc ? "-INF" : "-inf", 4);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	7f5b      	ldrb	r3, [r3, #29]
 80045f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045fc:	b2db      	uxtb	r3, r3
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d001      	beq.n	8004606 <prv_double_to_str+0x7e>
 8004602:	4b9b      	ldr	r3, [pc, #620]	; (8004870 <prv_double_to_str+0x2e8>)
 8004604:	e000      	b.n	8004608 <prv_double_to_str+0x80>
 8004606:	4b9b      	ldr	r3, [pc, #620]	; (8004874 <prv_double_to_str+0x2ec>)
 8004608:	2204      	movs	r2, #4
 800460a:	4619      	mov	r1, r3
 800460c:	68f8      	ldr	r0, [r7, #12]
 800460e:	f7ff fa22 	bl	8003a56 <prv_out_str>
 8004612:	4603      	mov	r3, r0
 8004614:	e31a      	b.n	8004c4c <prv_double_to_str+0x6c4>
    } else if (in_num > DBL_MAX
 8004616:	f04f 32ff 	mov.w	r2, #4294967295
 800461a:	4b97      	ldr	r3, [pc, #604]	; (8004878 <prv_double_to_str+0x2f0>)
 800461c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004620:	f7fc fa1e 	bl	8000a60 <__aeabi_dcmpgt>
 8004624:	4603      	mov	r3, r0
 8004626:	2b00      	cmp	r3, #0
 8004628:	d02e      	beq.n	8004688 <prv_double_to_str+0x100>
#if !LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
               || in_num > FLOAT_MAX_B_ENG
#endif /* !LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
    ) {
        char str[5], *s_ptr = str;
 800462a:	f107 0310 	add.w	r3, r7, #16
 800462e:	66bb      	str	r3, [r7, #104]	; 0x68
        if (p->m.flags.plus) {
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	7f1b      	ldrb	r3, [r3, #28]
 8004634:	f003 0302 	and.w	r3, r3, #2
 8004638:	b2db      	uxtb	r3, r3
 800463a:	2b00      	cmp	r3, #0
 800463c:	d004      	beq.n	8004648 <prv_double_to_str+0xc0>
            *s_ptr++ = '+';
 800463e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004640:	1c5a      	adds	r2, r3, #1
 8004642:	66ba      	str	r2, [r7, #104]	; 0x68
 8004644:	222b      	movs	r2, #43	; 0x2b
 8004646:	701a      	strb	r2, [r3, #0]
        }
        strcpy(s_ptr, p->m.flags.uc ? "INF" : "inf");
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	7f5b      	ldrb	r3, [r3, #29]
 800464c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004650:	b2db      	uxtb	r3, r3
 8004652:	2b00      	cmp	r3, #0
 8004654:	d001      	beq.n	800465a <prv_double_to_str+0xd2>
 8004656:	4b89      	ldr	r3, [pc, #548]	; (800487c <prv_double_to_str+0x2f4>)
 8004658:	e000      	b.n	800465c <prv_double_to_str+0xd4>
 800465a:	4b89      	ldr	r3, [pc, #548]	; (8004880 <prv_double_to_str+0x2f8>)
 800465c:	4619      	mov	r1, r3
 800465e:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8004660:	f002 f924 	bl	80068ac <strcpy>
        return prv_out_str(p, str, p->m.flags.plus ? 4 : 3);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	7f1b      	ldrb	r3, [r3, #28]
 8004668:	f003 0302 	and.w	r3, r3, #2
 800466c:	b2db      	uxtb	r3, r3
 800466e:	2b00      	cmp	r3, #0
 8004670:	d001      	beq.n	8004676 <prv_double_to_str+0xee>
 8004672:	2204      	movs	r2, #4
 8004674:	e000      	b.n	8004678 <prv_double_to_str+0xf0>
 8004676:	2203      	movs	r2, #3
 8004678:	f107 0310 	add.w	r3, r7, #16
 800467c:	4619      	mov	r1, r3
 800467e:	68f8      	ldr	r0, [r7, #12]
 8004680:	f7ff f9e9 	bl	8003a56 <prv_out_str>
 8004684:	4603      	mov	r3, r0
 8004686:	e2e1      	b.n	8004c4c <prv_double_to_str+0x6c4>
#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    } else if ((in_num < -FLOAT_MAX_B_ENG || in_num > FLOAT_MAX_B_ENG) && def_type != 'g') {
 8004688:	a371      	add	r3, pc, #452	; (adr r3, 8004850 <prv_double_to_str+0x2c8>)
 800468a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800468e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004692:	f7fc f9c7 	bl	8000a24 <__aeabi_dcmplt>
 8004696:	4603      	mov	r3, r0
 8004698:	2b00      	cmp	r3, #0
 800469a:	d109      	bne.n	80046b0 <prv_double_to_str+0x128>
 800469c:	a36e      	add	r3, pc, #440	; (adr r3, 8004858 <prv_double_to_str+0x2d0>)
 800469e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046a2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80046a6:	f7fc f9db 	bl	8000a60 <__aeabi_dcmpgt>
 80046aa:	4603      	mov	r3, r0
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d00b      	beq.n	80046c8 <prv_double_to_str+0x140>
 80046b0:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80046b4:	2b67      	cmp	r3, #103	; 0x67
 80046b6:	d007      	beq.n	80046c8 <prv_double_to_str+0x140>
        p->m.type = def_type = 'e'; /* Go to engineering mode */
 80046b8:	2365      	movs	r3, #101	; 0x65
 80046ba:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 80046c4:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
#endif                              /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
    }

    /* Check sign of the number */
    SIGNED_CHECK_NEGATIVE(p, in_num);
 80046c8:	f04f 0200 	mov.w	r2, #0
 80046cc:	f04f 0300 	mov.w	r3, #0
 80046d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80046d4:	f7fc f9a6 	bl	8000a24 <__aeabi_dcmplt>
 80046d8:	4603      	mov	r3, r0
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d00a      	beq.n	80046f4 <prv_double_to_str+0x16c>
 80046de:	68fa      	ldr	r2, [r7, #12]
 80046e0:	7f53      	ldrb	r3, [r2, #29]
 80046e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80046e6:	7753      	strb	r3, [r2, #29]
 80046e8:	683c      	ldr	r4, [r7, #0]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80046f0:	e9c7 4500 	strd	r4, r5, [r7]
    orig_num = in_num;
 80046f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80046f8:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58

#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    /* Engineering mode check for number of exponents */
    if (def_type == 'e' || def_type == 'g'
 80046fc:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004700:	2b65      	cmp	r3, #101	; 0x65
 8004702:	d013      	beq.n	800472c <prv_double_to_str+0x1a4>
 8004704:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004708:	2b67      	cmp	r3, #103	; 0x67
 800470a:	d00f      	beq.n	800472c <prv_double_to_str+0x1a4>
        || in_num > (powers_of_10[LWPRINTF_ARRAYSIZE(powers_of_10) - 1])) { /* More vs what float can hold */
 800470c:	a354      	add	r3, pc, #336	; (adr r3, 8004860 <prv_double_to_str+0x2d8>)
 800470e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004712:	4610      	mov	r0, r2
 8004714:	4619      	mov	r1, r3
 8004716:	f7fb fee5 	bl	80004e4 <__aeabi_l2d>
 800471a:	4602      	mov	r2, r0
 800471c:	460b      	mov	r3, r1
 800471e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004722:	f7fc f99d 	bl	8000a60 <__aeabi_dcmpgt>
 8004726:	4603      	mov	r3, r0
 8004728:	2b00      	cmp	r3, #0
 800472a:	d054      	beq.n	80047d6 <prv_double_to_str+0x24e>
        if (p->m.type != 'g') {
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8004732:	2b67      	cmp	r3, #103	; 0x67
 8004734:	d003      	beq.n	800473e <prv_double_to_str+0x1b6>
            p->m.type = 'e';
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	2265      	movs	r2, #101	; 0x65
 800473a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
        }

        /* Normalize number to be between 0 and 1 and count decimals for exponent */
        if (in_num < 1) {
 800473e:	f04f 0200 	mov.w	r2, #0
 8004742:	4b50      	ldr	r3, [pc, #320]	; (8004884 <prv_double_to_str+0x2fc>)
 8004744:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004748:	f7fc f96c 	bl	8000a24 <__aeabi_dcmplt>
 800474c:	4603      	mov	r3, r0
 800474e:	2b00      	cmp	r3, #0
 8004750:	d026      	beq.n	80047a0 <prv_double_to_str+0x218>
            for (exp_cnt = 0; in_num < 1 && in_num > 0; in_num *= 10, --exp_cnt) {}
 8004752:	2300      	movs	r3, #0
 8004754:	677b      	str	r3, [r7, #116]	; 0x74
 8004756:	e00d      	b.n	8004774 <prv_double_to_str+0x1ec>
 8004758:	f04f 0200 	mov.w	r2, #0
 800475c:	4b4a      	ldr	r3, [pc, #296]	; (8004888 <prv_double_to_str+0x300>)
 800475e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004762:	f7fb feed 	bl	8000540 <__aeabi_dmul>
 8004766:	4602      	mov	r2, r0
 8004768:	460b      	mov	r3, r1
 800476a:	e9c7 2300 	strd	r2, r3, [r7]
 800476e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004770:	3b01      	subs	r3, #1
 8004772:	677b      	str	r3, [r7, #116]	; 0x74
 8004774:	f04f 0200 	mov.w	r2, #0
 8004778:	4b42      	ldr	r3, [pc, #264]	; (8004884 <prv_double_to_str+0x2fc>)
 800477a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800477e:	f7fc f951 	bl	8000a24 <__aeabi_dcmplt>
 8004782:	4603      	mov	r3, r0
 8004784:	2b00      	cmp	r3, #0
 8004786:	d026      	beq.n	80047d6 <prv_double_to_str+0x24e>
 8004788:	f04f 0200 	mov.w	r2, #0
 800478c:	f04f 0300 	mov.w	r3, #0
 8004790:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004794:	f7fc f964 	bl	8000a60 <__aeabi_dcmpgt>
 8004798:	4603      	mov	r3, r0
 800479a:	2b00      	cmp	r3, #0
 800479c:	d1dc      	bne.n	8004758 <prv_double_to_str+0x1d0>
 800479e:	e01a      	b.n	80047d6 <prv_double_to_str+0x24e>
        } else {
            for (exp_cnt = 0; in_num >= 10; in_num /= 10, ++exp_cnt) {}
 80047a0:	2300      	movs	r3, #0
 80047a2:	677b      	str	r3, [r7, #116]	; 0x74
 80047a4:	e00d      	b.n	80047c2 <prv_double_to_str+0x23a>
 80047a6:	f04f 0200 	mov.w	r2, #0
 80047aa:	4b37      	ldr	r3, [pc, #220]	; (8004888 <prv_double_to_str+0x300>)
 80047ac:	e9d7 0100 	ldrd	r0, r1, [r7]
 80047b0:	f7fb fff0 	bl	8000794 <__aeabi_ddiv>
 80047b4:	4602      	mov	r2, r0
 80047b6:	460b      	mov	r3, r1
 80047b8:	e9c7 2300 	strd	r2, r3, [r7]
 80047bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80047be:	3301      	adds	r3, #1
 80047c0:	677b      	str	r3, [r7, #116]	; 0x74
 80047c2:	f04f 0200 	mov.w	r2, #0
 80047c6:	4b30      	ldr	r3, [pc, #192]	; (8004888 <prv_double_to_str+0x300>)
 80047c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80047cc:	f7fc f93e 	bl	8000a4c <__aeabi_dcmpge>
 80047d0:	4603      	mov	r3, r0
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d1e7      	bne.n	80047a6 <prv_double_to_str+0x21e>
        }
    }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */

    /* Check precision data */
    chosen_precision = p->m.precision; /* This is default value coming from app */
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	6a1b      	ldr	r3, [r3, #32]
 80047da:	673b      	str	r3, [r7, #112]	; 0x70
    if (p->m.precision >= (int)LWPRINTF_ARRAYSIZE(powers_of_10)) {
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	6a1b      	ldr	r3, [r3, #32]
 80047e0:	2b12      	cmp	r3, #18
 80047e2:	dd03      	ble.n	80047ec <prv_double_to_str+0x264>
        p->m.precision = (int)LWPRINTF_ARRAYSIZE(powers_of_10) - 1; /* Limit to maximum precision */
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2212      	movs	r2, #18
 80047e8:	621a      	str	r2, [r3, #32]
 80047ea:	e01f      	b.n	800482c <prv_double_to_str+0x2a4>
        /*
         * Precision is lower than the one selected by app (or user).
         * It means that we have to append ending zeros for precision when printing data
         */
    } else if (!p->m.flags.precision) {
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	7f1b      	ldrb	r3, [r3, #28]
 80047f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047f4:	b2db      	uxtb	r3, r3
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d106      	bne.n	8004808 <prv_double_to_str+0x280>
        p->m.precision = LWPRINTF_CFG_FLOAT_DEFAULT_PRECISION; /* Default precision when not used */
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2206      	movs	r2, #6
 80047fe:	621a      	str	r2, [r3, #32]
        chosen_precision = p->m.precision;                     /* There was no precision, update chosen precision */
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	6a1b      	ldr	r3, [r3, #32]
 8004804:	673b      	str	r3, [r7, #112]	; 0x70
 8004806:	e011      	b.n	800482c <prv_double_to_str+0x2a4>
    } else if (p->m.flags.precision && p->m.precision == 0) {
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	7f1b      	ldrb	r3, [r3, #28]
 800480c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004810:	b2db      	uxtb	r3, r3
 8004812:	2b00      	cmp	r3, #0
 8004814:	d00a      	beq.n	800482c <prv_double_to_str+0x2a4>
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	6a1b      	ldr	r3, [r3, #32]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d106      	bne.n	800482c <prv_double_to_str+0x2a4>
#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
        /* Precision must be set to 1 if set to 0 by default */
        if (def_type == 'g') {
 800481e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004822:	2b67      	cmp	r3, #103	; 0x67
 8004824:	d102      	bne.n	800482c <prv_double_to_str+0x2a4>
            p->m.precision = 1;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	2201      	movs	r2, #1
 800482a:	621a      	str	r2, [r3, #32]
     *
     * A double argument representing an infinity or 'NaN' is converted in the style of an 'f' or 'F' conversion specifier.
     */

    /* Calculate data for number */
    prv_calculate_dbl_num_data(p, &dblnum, def_type == 'e' ? in_num : orig_num, def_type == 'e' ? 0 : exp_cnt,
 800482c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004830:	2b65      	cmp	r3, #101	; 0x65
 8004832:	d102      	bne.n	800483a <prv_double_to_str+0x2b2>
 8004834:	ed97 7b00 	vldr	d7, [r7]
 8004838:	e001      	b.n	800483e <prv_double_to_str+0x2b6>
 800483a:	ed97 7b16 	vldr	d7, [r7, #88]	; 0x58
 800483e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004842:	2b65      	cmp	r3, #101	; 0x65
 8004844:	d022      	beq.n	800488c <prv_double_to_str+0x304>
 8004846:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004848:	b2da      	uxtb	r2, r3
 800484a:	e020      	b.n	800488e <prv_double_to_str+0x306>
 800484c:	f3af 8000 	nop.w
 8004850:	674ec800 	.word	0x674ec800
 8004854:	c3abc16d 	.word	0xc3abc16d
 8004858:	674ec800 	.word	0x674ec800
 800485c:	43abc16d 	.word	0x43abc16d
 8004860:	a7640000 	.word	0xa7640000
 8004864:	0de0b6b3 	.word	0x0de0b6b3
 8004868:	080069a8 	.word	0x080069a8
 800486c:	080069ac 	.word	0x080069ac
 8004870:	080069b0 	.word	0x080069b0
 8004874:	080069b8 	.word	0x080069b8
 8004878:	7fefffff 	.word	0x7fefffff
 800487c:	080069c0 	.word	0x080069c0
 8004880:	080069c4 	.word	0x080069c4
 8004884:	3ff00000 	.word	0x3ff00000
 8004888:	40240000 	.word	0x40240000
 800488c:	2200      	movs	r2, #0
 800488e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004892:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8004896:	eeb0 0a47 	vmov.f32	s0, s14
 800489a:	eef0 0a67 	vmov.f32	s1, s15
 800489e:	68f8      	ldr	r0, [r7, #12]
 80048a0:	f7ff fd12 	bl	80042c8 <prv_calculate_dbl_num_data>
                               def_type);
    //prv_calculate_dbl_num_data(p, &dblnum, orig_num, exp_cnt, def_type);

#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    /* Set type G */
    if (def_type == 'g') {
 80048a4:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80048a8:	2b67      	cmp	r3, #103	; 0x67
 80048aa:	d142      	bne.n	8004932 <prv_double_to_str+0x3aa>
        /* As per standard to decide level of precision */
        if (exp_cnt >= -4 && exp_cnt < p->m.precision) {
 80048ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048ae:	f113 0f04 	cmn.w	r3, #4
 80048b2:	db24      	blt.n	80048fe <prv_double_to_str+0x376>
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	6a1b      	ldr	r3, [r3, #32]
 80048b8:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80048ba:	429a      	cmp	r2, r3
 80048bc:	da1f      	bge.n	80048fe <prv_double_to_str+0x376>
            if (p->m.precision > exp_cnt) {
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	6a1b      	ldr	r3, [r3, #32]
 80048c2:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80048c4:	429a      	cmp	r2, r3
 80048c6:	da0c      	bge.n	80048e2 <prv_double_to_str+0x35a>
                p->m.precision -= exp_cnt + 1;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6a1a      	ldr	r2, [r3, #32]
 80048cc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048ce:	3301      	adds	r3, #1
 80048d0:	1ad2      	subs	r2, r2, r3
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	621a      	str	r2, [r3, #32]
                chosen_precision -= exp_cnt + 1;
 80048d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048d8:	3301      	adds	r3, #1
 80048da:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80048dc:	1ad3      	subs	r3, r2, r3
 80048de:	673b      	str	r3, [r7, #112]	; 0x70
 80048e0:	e004      	b.n	80048ec <prv_double_to_str+0x364>
            } else {
                p->m.precision = 0;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	2200      	movs	r2, #0
 80048e6:	621a      	str	r2, [r3, #32]
                chosen_precision = 0;
 80048e8:	2300      	movs	r3, #0
 80048ea:	673b      	str	r3, [r7, #112]	; 0x70
            }
            p->m.type = 'f';
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2266      	movs	r2, #102	; 0x66
 80048f0:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
            in_num = orig_num;
 80048f4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80048f8:	e9c7 2300 	strd	r2, r3, [r7]
 80048fc:	e00f      	b.n	800491e <prv_double_to_str+0x396>
        } else {
            p->m.type = 'e';
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2265      	movs	r2, #101	; 0x65
 8004902:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
            if (p->m.precision > 0) {
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	6a1b      	ldr	r3, [r3, #32]
 800490a:	2b00      	cmp	r3, #0
 800490c:	dd07      	ble.n	800491e <prv_double_to_str+0x396>
                --p->m.precision;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	6a1b      	ldr	r3, [r3, #32]
 8004912:	1e5a      	subs	r2, r3, #1
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	621a      	str	r2, [r3, #32]
                --chosen_precision;
 8004918:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800491a:	3b01      	subs	r3, #1
 800491c:	673b      	str	r3, [r7, #112]	; 0x70
            }
        }
        prv_calculate_dbl_num_data(p, &dblnum, in_num, 0, def_type);
 800491e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004922:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8004926:	2200      	movs	r2, #0
 8004928:	ed97 0b00 	vldr	d0, [r7]
 800492c:	68f8      	ldr	r0, [r7, #12]
 800492e:	f7ff fccb 	bl	80042c8 <prv_calculate_dbl_num_data>
    }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */

    /* Set number of digits to display */
    digits_cnt = dblnum.digits_cnt_integer_part;
 8004932:	f9b7 3050 	ldrsh.w	r3, [r7, #80]	; 0x50
 8004936:	67bb      	str	r3, [r7, #120]	; 0x78
#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    if (def_type == 'g' && p->m.precision > 0) {
 8004938:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800493c:	2b67      	cmp	r3, #103	; 0x67
 800493e:	d111      	bne.n	8004964 <prv_double_to_str+0x3dc>
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	6a1b      	ldr	r3, [r3, #32]
 8004944:	2b00      	cmp	r3, #0
 8004946:	dd0d      	ble.n	8004964 <prv_double_to_str+0x3dc>
        digits_cnt += dblnum.digits_cnt_decimal_part_useful;
 8004948:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	; 0x54
 800494c:	461a      	mov	r2, r3
 800494e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004950:	4413      	add	r3, r2
 8004952:	67bb      	str	r3, [r7, #120]	; 0x78
        if (dblnum.digits_cnt_decimal_part_useful > 0) {
 8004954:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	; 0x54
 8004958:	2b00      	cmp	r3, #0
 800495a:	dd12      	ble.n	8004982 <prv_double_to_str+0x3fa>
            ++digits_cnt;
 800495c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800495e:	3301      	adds	r3, #1
 8004960:	67bb      	str	r3, [r7, #120]	; 0x78
        if (dblnum.digits_cnt_decimal_part_useful > 0) {
 8004962:	e00e      	b.n	8004982 <prv_double_to_str+0x3fa>
        }
    } else
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
        if (chosen_precision > 0 && p->m.flags.precision) {
 8004964:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004966:	2b00      	cmp	r3, #0
 8004968:	dd0b      	ble.n	8004982 <prv_double_to_str+0x3fa>
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	7f1b      	ldrb	r3, [r3, #28]
 800496e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004972:	b2db      	uxtb	r3, r3
 8004974:	2b00      	cmp	r3, #0
 8004976:	d004      	beq.n	8004982 <prv_double_to_str+0x3fa>
            /* Add precision digits + dot separator */
            digits_cnt += chosen_precision + 1;
 8004978:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800497a:	3301      	adds	r3, #1
 800497c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800497e:	4413      	add	r3, r2
 8004980:	67bb      	str	r3, [r7, #120]	; 0x78
        }

#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    /* Increase number of digits to display */
    if (p->m.type == 'e') {
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8004988:	2b65      	cmp	r3, #101	; 0x65
 800498a:	d10d      	bne.n	80049a8 <prv_double_to_str+0x420>
        /* Format is +Exxx, so add 4 or 5 characters (max is 307, min is 00 for exponent) */
        digits_cnt += 4 + (exp_cnt >= 100 || exp_cnt <= -100);
 800498c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800498e:	2b63      	cmp	r3, #99	; 0x63
 8004990:	dc03      	bgt.n	800499a <prv_double_to_str+0x412>
 8004992:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004994:	f113 0f63 	cmn.w	r3, #99	; 0x63
 8004998:	da01      	bge.n	800499e <prv_double_to_str+0x416>
 800499a:	2301      	movs	r3, #1
 800499c:	e000      	b.n	80049a0 <prv_double_to_str+0x418>
 800499e:	2300      	movs	r3, #0
 80049a0:	3304      	adds	r3, #4
 80049a2:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80049a4:	4413      	add	r3, r2
 80049a6:	67bb      	str	r3, [r7, #120]	; 0x78
    }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */

    /* Output strings */
    prv_out_str_before(p, digits_cnt);
 80049a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80049aa:	4619      	mov	r1, r3
 80049ac:	68f8      	ldr	r0, [r7, #12]
 80049ae:	f7fe fee4 	bl	800377a <prv_out_str_before>

    /* Output integer part of number */
    if (dblnum.integer_part == 0) {
 80049b2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80049b6:	4313      	orrs	r3, r2
 80049b8:	d105      	bne.n	80049c6 <prv_double_to_str+0x43e>
        p->out_fn(p, '0');
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	695b      	ldr	r3, [r3, #20]
 80049be:	2130      	movs	r1, #48	; 0x30
 80049c0:	68f8      	ldr	r0, [r7, #12]
 80049c2:	4798      	blx	r3
 80049c4:	e03a      	b.n	8004a3c <prv_double_to_str+0x4b4>
    } else {
        for (i = 0; dblnum.integer_part > 0; dblnum.integer_part /= 10, ++i) {
 80049c6:	2300      	movs	r3, #0
 80049c8:	67fb      	str	r3, [r7, #124]	; 0x7c
 80049ca:	e01f      	b.n	8004a0c <prv_double_to_str+0x484>
            str[i] = '0' + (char)(dblnum.integer_part % 10);
 80049cc:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80049d0:	f04f 020a 	mov.w	r2, #10
 80049d4:	f04f 0300 	mov.w	r3, #0
 80049d8:	f7fc f84c 	bl	8000a74 <__aeabi_ldivmod>
 80049dc:	b2d3      	uxtb	r3, r2
 80049de:	3330      	adds	r3, #48	; 0x30
 80049e0:	b2d9      	uxtb	r1, r3
 80049e2:	f107 0218 	add.w	r2, r7, #24
 80049e6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80049e8:	4413      	add	r3, r2
 80049ea:	460a      	mov	r2, r1
 80049ec:	701a      	strb	r2, [r3, #0]
        for (i = 0; dblnum.integer_part > 0; dblnum.integer_part /= 10, ++i) {
 80049ee:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80049f2:	f04f 020a 	mov.w	r2, #10
 80049f6:	f04f 0300 	mov.w	r3, #0
 80049fa:	f7fc f83b 	bl	8000a74 <__aeabi_ldivmod>
 80049fe:	4602      	mov	r2, r0
 8004a00:	460b      	mov	r3, r1
 8004a02:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8004a06:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004a08:	3301      	adds	r3, #1
 8004a0a:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004a0c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004a10:	2a01      	cmp	r2, #1
 8004a12:	f173 0300 	sbcs.w	r3, r3, #0
 8004a16:	dad9      	bge.n	80049cc <prv_double_to_str+0x444>
        }
        for (; i > 0; --i) {
 8004a18:	e00d      	b.n	8004a36 <prv_double_to_str+0x4ae>
            p->out_fn(p, str[i - 1]);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	695b      	ldr	r3, [r3, #20]
 8004a1e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8004a20:	3a01      	subs	r2, #1
 8004a22:	3280      	adds	r2, #128	; 0x80
 8004a24:	443a      	add	r2, r7
 8004a26:	f812 2c68 	ldrb.w	r2, [r2, #-104]
 8004a2a:	4611      	mov	r1, r2
 8004a2c:	68f8      	ldr	r0, [r7, #12]
 8004a2e:	4798      	blx	r3
        for (; i > 0; --i) {
 8004a30:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004a32:	3b01      	subs	r3, #1
 8004a34:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004a36:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d1ee      	bne.n	8004a1a <prv_double_to_str+0x492>
        }
    }

    /* Output decimal part */
    if (p->m.precision > 0) {
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	6a1b      	ldr	r3, [r3, #32]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	f340 809b 	ble.w	8004b7c <prv_double_to_str+0x5f4>
        int x;
        if (dblnum.digits_cnt_decimal_part_useful > 0) {
 8004a46:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	; 0x54
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	dd04      	ble.n	8004a58 <prv_double_to_str+0x4d0>
            p->out_fn(p, '.');
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	695b      	ldr	r3, [r3, #20]
 8004a52:	212e      	movs	r1, #46	; 0x2e
 8004a54:	68f8      	ldr	r0, [r7, #12]
 8004a56:	4798      	blx	r3
        }
        for (i = 0; dblnum.decimal_part > 0; dblnum.decimal_part /= 10, ++i) {
 8004a58:	2300      	movs	r3, #0
 8004a5a:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004a5c:	e01f      	b.n	8004a9e <prv_double_to_str+0x516>
            str[i] = '0' + (dblnum.decimal_part % 10);
 8004a5e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8004a62:	f04f 020a 	mov.w	r2, #10
 8004a66:	f04f 0300 	mov.w	r3, #0
 8004a6a:	f7fc f803 	bl	8000a74 <__aeabi_ldivmod>
 8004a6e:	b2d3      	uxtb	r3, r2
 8004a70:	3330      	adds	r3, #48	; 0x30
 8004a72:	b2d9      	uxtb	r1, r3
 8004a74:	f107 0218 	add.w	r2, r7, #24
 8004a78:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004a7a:	4413      	add	r3, r2
 8004a7c:	460a      	mov	r2, r1
 8004a7e:	701a      	strb	r2, [r3, #0]
        for (i = 0; dblnum.decimal_part > 0; dblnum.decimal_part /= 10, ++i) {
 8004a80:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8004a84:	f04f 020a 	mov.w	r2, #10
 8004a88:	f04f 0300 	mov.w	r3, #0
 8004a8c:	f7fb fff2 	bl	8000a74 <__aeabi_ldivmod>
 8004a90:	4602      	mov	r2, r0
 8004a92:	460b      	mov	r3, r1
 8004a94:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 8004a98:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004a9a:	3301      	adds	r3, #1
 8004a9c:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004a9e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004aa2:	2a01      	cmp	r2, #1
 8004aa4:	f173 0300 	sbcs.w	r3, r3, #0
 8004aa8:	dad9      	bge.n	8004a5e <prv_double_to_str+0x4d6>
        }

        /* Output relevant zeros first, string to print is opposite way */
#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
        if (def_type == 'g') {
 8004aaa:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004aae:	2b67      	cmp	r3, #103	; 0x67
 8004ab0:	d11f      	bne.n	8004af2 <prv_double_to_str+0x56a>
            /* TODO: This is to be checked */
            for (x = 0; (size_t)x < p->m.precision - i && dblnum.digits_cnt_decimal_part_useful > 0;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	667b      	str	r3, [r7, #100]	; 0x64
 8004ab6:	e00f      	b.n	8004ad8 <prv_double_to_str+0x550>
                 ++x, --dblnum.digits_cnt_decimal_part_useful) {
                p->out_fn(p, '0');
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	695b      	ldr	r3, [r3, #20]
 8004abc:	2130      	movs	r1, #48	; 0x30
 8004abe:	68f8      	ldr	r0, [r7, #12]
 8004ac0:	4798      	blx	r3
                 ++x, --dblnum.digits_cnt_decimal_part_useful) {
 8004ac2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004ac4:	3301      	adds	r3, #1
 8004ac6:	667b      	str	r3, [r7, #100]	; 0x64
 8004ac8:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	; 0x54
 8004acc:	b29b      	uxth	r3, r3
 8004ace:	3b01      	subs	r3, #1
 8004ad0:	b29b      	uxth	r3, r3
 8004ad2:	b21b      	sxth	r3, r3
 8004ad4:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
            for (x = 0; (size_t)x < p->m.precision - i && dblnum.digits_cnt_decimal_part_useful > 0;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	6a1b      	ldr	r3, [r3, #32]
 8004adc:	461a      	mov	r2, r3
 8004ade:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004ae0:	1ad2      	subs	r2, r2, r3
 8004ae2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004ae4:	429a      	cmp	r2, r3
 8004ae6:	d933      	bls.n	8004b50 <prv_double_to_str+0x5c8>
 8004ae8:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	; 0x54
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	dce3      	bgt.n	8004ab8 <prv_double_to_str+0x530>
 8004af0:	e02e      	b.n	8004b50 <prv_double_to_str+0x5c8>
            }
        } else
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
        {
            for (x = i; x < p->m.precision; ++x) {
 8004af2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004af4:	667b      	str	r3, [r7, #100]	; 0x64
 8004af6:	e007      	b.n	8004b08 <prv_double_to_str+0x580>
                p->out_fn(p, '0');
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	695b      	ldr	r3, [r3, #20]
 8004afc:	2130      	movs	r1, #48	; 0x30
 8004afe:	68f8      	ldr	r0, [r7, #12]
 8004b00:	4798      	blx	r3
            for (x = i; x < p->m.precision; ++x) {
 8004b02:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004b04:	3301      	adds	r3, #1
 8004b06:	667b      	str	r3, [r7, #100]	; 0x64
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6a1b      	ldr	r3, [r3, #32]
 8004b0c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004b0e:	429a      	cmp	r2, r3
 8004b10:	dbf2      	blt.n	8004af8 <prv_double_to_str+0x570>
            }
        }

        /* Now print string itself */
        for (; i > 0; --i) {
 8004b12:	e01d      	b.n	8004b50 <prv_double_to_str+0x5c8>
            p->out_fn(p, str[i - 1]);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	695b      	ldr	r3, [r3, #20]
 8004b18:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8004b1a:	3a01      	subs	r2, #1
 8004b1c:	3280      	adds	r2, #128	; 0x80
 8004b1e:	443a      	add	r2, r7
 8004b20:	f812 2c68 	ldrb.w	r2, [r2, #-104]
 8004b24:	4611      	mov	r1, r2
 8004b26:	68f8      	ldr	r0, [r7, #12]
 8004b28:	4798      	blx	r3
#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
            if (def_type == 'g' && --dblnum.digits_cnt_decimal_part_useful == 0) {
 8004b2a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004b2e:	2b67      	cmp	r3, #103	; 0x67
 8004b30:	d10b      	bne.n	8004b4a <prv_double_to_str+0x5c2>
 8004b32:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	; 0x54
 8004b36:	b29b      	uxth	r3, r3
 8004b38:	3b01      	subs	r3, #1
 8004b3a:	b29b      	uxth	r3, r3
 8004b3c:	b21b      	sxth	r3, r3
 8004b3e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 8004b42:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	; 0x54
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d006      	beq.n	8004b58 <prv_double_to_str+0x5d0>
        for (; i > 0; --i) {
 8004b4a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004b4c:	3b01      	subs	r3, #1
 8004b4e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004b50:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d1de      	bne.n	8004b14 <prv_double_to_str+0x58c>
 8004b56:	e000      	b.n	8004b5a <prv_double_to_str+0x5d2>
                break;
 8004b58:	bf00      	nop
            }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
        }

        /* Print ending zeros if selected precision is bigger than maximum supported */
        if (def_type != 'g') {
 8004b5a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004b5e:	2b67      	cmp	r3, #103	; 0x67
 8004b60:	d00c      	beq.n	8004b7c <prv_double_to_str+0x5f4>
            for (; x < chosen_precision; ++x) {
 8004b62:	e007      	b.n	8004b74 <prv_double_to_str+0x5ec>
                p->out_fn(p, '0');
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	695b      	ldr	r3, [r3, #20]
 8004b68:	2130      	movs	r1, #48	; 0x30
 8004b6a:	68f8      	ldr	r0, [r7, #12]
 8004b6c:	4798      	blx	r3
            for (; x < chosen_precision; ++x) {
 8004b6e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004b70:	3301      	adds	r3, #1
 8004b72:	667b      	str	r3, [r7, #100]	; 0x64
 8004b74:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004b76:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004b78:	429a      	cmp	r2, r3
 8004b7a:	dbf3      	blt.n	8004b64 <prv_double_to_str+0x5dc>
        }
    }

#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    /* Engineering mode output, add exponent part */
    if (p->m.type == 'e') {
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8004b82:	2b65      	cmp	r3, #101	; 0x65
 8004b84:	d15c      	bne.n	8004c40 <prv_double_to_str+0x6b8>
        p->out_fn(p, p->m.flags.uc ? 'E' : 'e');
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	695b      	ldr	r3, [r3, #20]
 8004b8a:	68fa      	ldr	r2, [r7, #12]
 8004b8c:	7f52      	ldrb	r2, [r2, #29]
 8004b8e:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8004b92:	b2d2      	uxtb	r2, r2
 8004b94:	2a00      	cmp	r2, #0
 8004b96:	d001      	beq.n	8004b9c <prv_double_to_str+0x614>
 8004b98:	2245      	movs	r2, #69	; 0x45
 8004b9a:	e000      	b.n	8004b9e <prv_double_to_str+0x616>
 8004b9c:	2265      	movs	r2, #101	; 0x65
 8004b9e:	4611      	mov	r1, r2
 8004ba0:	68f8      	ldr	r0, [r7, #12]
 8004ba2:	4798      	blx	r3
        p->out_fn(p, exp_cnt >= 0 ? '+' : '-');
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	695b      	ldr	r3, [r3, #20]
 8004ba8:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8004baa:	2a00      	cmp	r2, #0
 8004bac:	db01      	blt.n	8004bb2 <prv_double_to_str+0x62a>
 8004bae:	222b      	movs	r2, #43	; 0x2b
 8004bb0:	e000      	b.n	8004bb4 <prv_double_to_str+0x62c>
 8004bb2:	222d      	movs	r2, #45	; 0x2d
 8004bb4:	4611      	mov	r1, r2
 8004bb6:	68f8      	ldr	r0, [r7, #12]
 8004bb8:	4798      	blx	r3
        if (exp_cnt < 0) {
 8004bba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	da02      	bge.n	8004bc6 <prv_double_to_str+0x63e>
            exp_cnt = -exp_cnt;
 8004bc0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004bc2:	425b      	negs	r3, r3
 8004bc4:	677b      	str	r3, [r7, #116]	; 0x74
        }
        if (exp_cnt >= 100) {
 8004bc6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004bc8:	2b63      	cmp	r3, #99	; 0x63
 8004bca:	dd16      	ble.n	8004bfa <prv_double_to_str+0x672>
            p->out_fn(p, '0' + (char)(exp_cnt / 100));
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	695a      	ldr	r2, [r3, #20]
 8004bd0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004bd2:	4920      	ldr	r1, [pc, #128]	; (8004c54 <prv_double_to_str+0x6cc>)
 8004bd4:	fb81 0103 	smull	r0, r1, r1, r3
 8004bd8:	1149      	asrs	r1, r1, #5
 8004bda:	17db      	asrs	r3, r3, #31
 8004bdc:	1acb      	subs	r3, r1, r3
 8004bde:	b2db      	uxtb	r3, r3
 8004be0:	3330      	adds	r3, #48	; 0x30
 8004be2:	b2db      	uxtb	r3, r3
 8004be4:	4619      	mov	r1, r3
 8004be6:	68f8      	ldr	r0, [r7, #12]
 8004be8:	4790      	blx	r2
            exp_cnt /= 100;
 8004bea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004bec:	4a19      	ldr	r2, [pc, #100]	; (8004c54 <prv_double_to_str+0x6cc>)
 8004bee:	fb82 1203 	smull	r1, r2, r2, r3
 8004bf2:	1152      	asrs	r2, r2, #5
 8004bf4:	17db      	asrs	r3, r3, #31
 8004bf6:	1ad3      	subs	r3, r2, r3
 8004bf8:	677b      	str	r3, [r7, #116]	; 0x74
        }
        p->out_fn(p, '0' + (char)(exp_cnt / 10));
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	695a      	ldr	r2, [r3, #20]
 8004bfe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004c00:	4915      	ldr	r1, [pc, #84]	; (8004c58 <prv_double_to_str+0x6d0>)
 8004c02:	fb81 0103 	smull	r0, r1, r1, r3
 8004c06:	1089      	asrs	r1, r1, #2
 8004c08:	17db      	asrs	r3, r3, #31
 8004c0a:	1acb      	subs	r3, r1, r3
 8004c0c:	b2db      	uxtb	r3, r3
 8004c0e:	3330      	adds	r3, #48	; 0x30
 8004c10:	b2db      	uxtb	r3, r3
 8004c12:	4619      	mov	r1, r3
 8004c14:	68f8      	ldr	r0, [r7, #12]
 8004c16:	4790      	blx	r2
        p->out_fn(p, '0' + (char)(exp_cnt % 10));
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	695c      	ldr	r4, [r3, #20]
 8004c1c:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8004c1e:	4b0e      	ldr	r3, [pc, #56]	; (8004c58 <prv_double_to_str+0x6d0>)
 8004c20:	fb83 1302 	smull	r1, r3, r3, r2
 8004c24:	1099      	asrs	r1, r3, #2
 8004c26:	17d3      	asrs	r3, r2, #31
 8004c28:	1ac9      	subs	r1, r1, r3
 8004c2a:	460b      	mov	r3, r1
 8004c2c:	009b      	lsls	r3, r3, #2
 8004c2e:	440b      	add	r3, r1
 8004c30:	005b      	lsls	r3, r3, #1
 8004c32:	1ad1      	subs	r1, r2, r3
 8004c34:	b2cb      	uxtb	r3, r1
 8004c36:	3330      	adds	r3, #48	; 0x30
 8004c38:	b2db      	uxtb	r3, r3
 8004c3a:	4619      	mov	r1, r3
 8004c3c:	68f8      	ldr	r0, [r7, #12]
 8004c3e:	47a0      	blx	r4
    }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
    prv_out_str_after(p, digits_cnt);
 8004c40:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004c42:	4619      	mov	r1, r3
 8004c44:	68f8      	ldr	r0, [r7, #12]
 8004c46:	f7fe fec6 	bl	80039d6 <prv_out_str_after>

    return 1;
 8004c4a:	2301      	movs	r3, #1
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	3780      	adds	r7, #128	; 0x80
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bdb0      	pop	{r4, r5, r7, pc}
 8004c54:	51eb851f 	.word	0x51eb851f
 8004c58:	66666667 	.word	0x66666667

08004c5c <prv_format>:
 * \param[in,out]   p: LwPRINTF internal instance
 * \param[in]       arg: Variable parameters list
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_format(lwprintf_int_t* p, va_list arg) {
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b08e      	sub	sp, #56	; 0x38
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
 8004c64:	6039      	str	r1, [r7, #0]
    uint8_t detected = 0;
 8004c66:	2300      	movs	r3, #0
 8004c68:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    const char* fmt = p->fmt;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	60bb      	str	r3, [r7, #8]
         || !lwprintf_sys_mutex_wait(&p->lwobj->mutex))) { /* Cannot acquire mutex */
        return 0;
    }
#endif /* LWPRINTF_CFG_OS && !LWPRINTF_CFG_OS_MANUAL_PROTECT */

    while (fmt != NULL && *fmt != '\0') {
 8004c72:	f000 bc65 	b.w	8005540 <prv_format+0x8e4>
        /* Check if we should stop processing */
        if (p->is_print_cancelled) {
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	7e1b      	ldrb	r3, [r3, #24]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	f040 8469 	bne.w	8005552 <prv_format+0x8f6>
            break;
        }

        /* Detect beginning */
        if (*fmt != '%') {
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	781b      	ldrb	r3, [r3, #0]
 8004c84:	2b25      	cmp	r3, #37	; 0x25
 8004c86:	d00b      	beq.n	8004ca0 <prv_format+0x44>
            p->out_fn(p, *fmt); /* Output character */
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	695b      	ldr	r3, [r3, #20]
 8004c8c:	68ba      	ldr	r2, [r7, #8]
 8004c8e:	7812      	ldrb	r2, [r2, #0]
 8004c90:	4611      	mov	r1, r2
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	4798      	blx	r3
            ++fmt;
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	3301      	adds	r3, #1
 8004c9a:	60bb      	str	r3, [r7, #8]
            continue;
 8004c9c:	f000 bc50 	b.w	8005540 <prv_format+0x8e4>
        }
        ++fmt;
 8004ca0:	68bb      	ldr	r3, [r7, #8]
 8004ca2:	3301      	adds	r3, #1
 8004ca4:	60bb      	str	r3, [r7, #8]
        memset(&p->m, 0x00, sizeof(p->m)); /* Reset structure */
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	331c      	adds	r3, #28
 8004caa:	2210      	movs	r2, #16
 8004cac:	2100      	movs	r1, #0
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f001 fdf4 	bl	800689c <memset>
        /* %[flags][width][.precision][length]type */
        /* Go to https://docs.majerle.eu for more info about supported features */

        /* Check [flags] */
        /* It can have multiple flags in any order */
        detected = 1;
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        do {
            switch (*fmt) {
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	781b      	ldrb	r3, [r3, #0]
 8004cbe:	3b20      	subs	r3, #32
 8004cc0:	2b10      	cmp	r3, #16
 8004cc2:	d849      	bhi.n	8004d58 <prv_format+0xfc>
 8004cc4:	a201      	add	r2, pc, #4	; (adr r2, 8004ccc <prv_format+0x70>)
 8004cc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cca:	bf00      	nop
 8004ccc:	08004d29 	.word	0x08004d29
 8004cd0:	08004d59 	.word	0x08004d59
 8004cd4:	08004d59 	.word	0x08004d59
 8004cd8:	08004d4d 	.word	0x08004d4d
 8004cdc:	08004d59 	.word	0x08004d59
 8004ce0:	08004d59 	.word	0x08004d59
 8004ce4:	08004d59 	.word	0x08004d59
 8004ce8:	08004d41 	.word	0x08004d41
 8004cec:	08004d59 	.word	0x08004d59
 8004cf0:	08004d59 	.word	0x08004d59
 8004cf4:	08004d59 	.word	0x08004d59
 8004cf8:	08004d1d 	.word	0x08004d1d
 8004cfc:	08004d59 	.word	0x08004d59
 8004d00:	08004d11 	.word	0x08004d11
 8004d04:	08004d59 	.word	0x08004d59
 8004d08:	08004d59 	.word	0x08004d59
 8004d0c:	08004d35 	.word	0x08004d35
                case '-':
                    p->m.flags.left_align = 1;
 8004d10:	687a      	ldr	r2, [r7, #4]
 8004d12:	7f13      	ldrb	r3, [r2, #28]
 8004d14:	f043 0301 	orr.w	r3, r3, #1
 8004d18:	7713      	strb	r3, [r2, #28]
                    break;
 8004d1a:	e021      	b.n	8004d60 <prv_format+0x104>
                case '+':
                    p->m.flags.plus = 1;
 8004d1c:	687a      	ldr	r2, [r7, #4]
 8004d1e:	7f13      	ldrb	r3, [r2, #28]
 8004d20:	f043 0302 	orr.w	r3, r3, #2
 8004d24:	7713      	strb	r3, [r2, #28]
                    break;
 8004d26:	e01b      	b.n	8004d60 <prv_format+0x104>
                case ' ':
                    p->m.flags.space = 1;
 8004d28:	687a      	ldr	r2, [r7, #4]
 8004d2a:	7f13      	ldrb	r3, [r2, #28]
 8004d2c:	f043 0304 	orr.w	r3, r3, #4
 8004d30:	7713      	strb	r3, [r2, #28]
                    break;
 8004d32:	e015      	b.n	8004d60 <prv_format+0x104>
                case '0':
                    p->m.flags.zero = 1;
 8004d34:	687a      	ldr	r2, [r7, #4]
 8004d36:	7f13      	ldrb	r3, [r2, #28]
 8004d38:	f043 0308 	orr.w	r3, r3, #8
 8004d3c:	7713      	strb	r3, [r2, #28]
                    break;
 8004d3e:	e00f      	b.n	8004d60 <prv_format+0x104>
                case '\'':
                    p->m.flags.thousands = 1;
 8004d40:	687a      	ldr	r2, [r7, #4]
 8004d42:	7f13      	ldrb	r3, [r2, #28]
 8004d44:	f043 0310 	orr.w	r3, r3, #16
 8004d48:	7713      	strb	r3, [r2, #28]
                    break;
 8004d4a:	e009      	b.n	8004d60 <prv_format+0x104>
                case '#':
                    p->m.flags.alt = 1;
 8004d4c:	687a      	ldr	r2, [r7, #4]
 8004d4e:	7f13      	ldrb	r3, [r2, #28]
 8004d50:	f043 0320 	orr.w	r3, r3, #32
 8004d54:	7713      	strb	r3, [r2, #28]
                    break;
 8004d56:	e003      	b.n	8004d60 <prv_format+0x104>
                default:
                    detected = 0;
 8004d58:	2300      	movs	r3, #0
 8004d5a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
                    break;
 8004d5e:	bf00      	nop
            }
            if (detected) {
 8004d60:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d002      	beq.n	8004d6e <prv_format+0x112>
                ++fmt;
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	3301      	adds	r3, #1
 8004d6c:	60bb      	str	r3, [r7, #8]
            }
        } while (detected);
 8004d6e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d1a1      	bne.n	8004cba <prv_format+0x5e>

        /* Check [width] */
        p->m.width = 0;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	625a      	str	r2, [r3, #36]	; 0x24
        if (CHARISNUM(*fmt)) { /* Fixed width check */
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	781b      	ldrb	r3, [r3, #0]
 8004d80:	2b2f      	cmp	r3, #47	; 0x2f
 8004d82:	d90c      	bls.n	8004d9e <prv_format+0x142>
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	781b      	ldrb	r3, [r3, #0]
 8004d88:	2b39      	cmp	r3, #57	; 0x39
 8004d8a:	d808      	bhi.n	8004d9e <prv_format+0x142>
            /* If number is negative, it has been captured from previous step (left align) */
            p->m.width = prv_parse_num(&fmt); /* Number from string directly */
 8004d8c:	f107 0308 	add.w	r3, r7, #8
 8004d90:	4618      	mov	r0, r3
 8004d92:	f7fe fcc8 	bl	8003726 <prv_parse_num>
 8004d96:	4602      	mov	r2, r0
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	625a      	str	r2, [r3, #36]	; 0x24
 8004d9c:	e01b      	b.n	8004dd6 <prv_format+0x17a>
        } else if (*fmt == '*') {             /* Or variable check */
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	781b      	ldrb	r3, [r3, #0]
 8004da2:	2b2a      	cmp	r3, #42	; 0x2a
 8004da4:	d117      	bne.n	8004dd6 <prv_format+0x17a>
            const int w = (int)va_arg(arg, int);
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	1d1a      	adds	r2, r3, #4
 8004daa:	603a      	str	r2, [r7, #0]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	623b      	str	r3, [r7, #32]
            if (w < 0) {
 8004db0:	6a3b      	ldr	r3, [r7, #32]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	da09      	bge.n	8004dca <prv_format+0x16e>
                p->m.flags.left_align = 1; /* Negative width means left aligned */
 8004db6:	687a      	ldr	r2, [r7, #4]
 8004db8:	7f13      	ldrb	r3, [r2, #28]
 8004dba:	f043 0301 	orr.w	r3, r3, #1
 8004dbe:	7713      	strb	r3, [r2, #28]
                p->m.width = -w;
 8004dc0:	6a3b      	ldr	r3, [r7, #32]
 8004dc2:	425a      	negs	r2, r3
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	625a      	str	r2, [r3, #36]	; 0x24
 8004dc8:	e002      	b.n	8004dd0 <prv_format+0x174>
            } else {
                p->m.width = w;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6a3a      	ldr	r2, [r7, #32]
 8004dce:	625a      	str	r2, [r3, #36]	; 0x24
            }
            ++fmt;
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	3301      	adds	r3, #1
 8004dd4:	60bb      	str	r3, [r7, #8]
        }

        /* Check [.precision] */
        p->m.precision = 0;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	621a      	str	r2, [r3, #32]
        if (*fmt == '.') { /* Precision flag is detected */
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	781b      	ldrb	r3, [r3, #0]
 8004de0:	2b2e      	cmp	r3, #46	; 0x2e
 8004de2:	d129      	bne.n	8004e38 <prv_format+0x1dc>
            p->m.flags.precision = 1;
 8004de4:	687a      	ldr	r2, [r7, #4]
 8004de6:	7f13      	ldrb	r3, [r2, #28]
 8004de8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004dec:	7713      	strb	r3, [r2, #28]
            if (*++fmt == '*') { /* Variable check */
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	3301      	adds	r3, #1
 8004df2:	60bb      	str	r3, [r7, #8]
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	781b      	ldrb	r3, [r3, #0]
 8004df8:	2b2a      	cmp	r3, #42	; 0x2a
 8004dfa:	d10d      	bne.n	8004e18 <prv_format+0x1bc>
                const int pr = (int)va_arg(arg, int);
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	1d1a      	adds	r2, r3, #4
 8004e00:	603a      	str	r2, [r7, #0]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	61fb      	str	r3, [r7, #28]
                p->m.precision = pr > 0 ? pr : 0;
 8004e06:	69fb      	ldr	r3, [r7, #28]
 8004e08:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	621a      	str	r2, [r3, #32]
                ++fmt;
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	3301      	adds	r3, #1
 8004e14:	60bb      	str	r3, [r7, #8]
 8004e16:	e00f      	b.n	8004e38 <prv_format+0x1dc>
            } else if (CHARISNUM(*fmt)) { /* Directly in the string */
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	781b      	ldrb	r3, [r3, #0]
 8004e1c:	2b2f      	cmp	r3, #47	; 0x2f
 8004e1e:	d90b      	bls.n	8004e38 <prv_format+0x1dc>
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	781b      	ldrb	r3, [r3, #0]
 8004e24:	2b39      	cmp	r3, #57	; 0x39
 8004e26:	d807      	bhi.n	8004e38 <prv_format+0x1dc>
                p->m.precision = prv_parse_num(&fmt);
 8004e28:	f107 0308 	add.w	r3, r7, #8
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	f7fe fc7a 	bl	8003726 <prv_parse_num>
 8004e32:	4602      	mov	r2, r0
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	621a      	str	r2, [r3, #32]
            }
        }

        /* Check [length] */
        detected = 1;
 8004e38:	2301      	movs	r3, #1
 8004e3a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        switch (*fmt) {
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	781b      	ldrb	r3, [r3, #0]
 8004e42:	3b4c      	subs	r3, #76	; 0x4c
 8004e44:	2b2e      	cmp	r3, #46	; 0x2e
 8004e46:	f200 80a1 	bhi.w	8004f8c <prv_format+0x330>
 8004e4a:	a201      	add	r2, pc, #4	; (adr r2, 8004e50 <prv_format+0x1f4>)
 8004e4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e50:	08004f95 	.word	0x08004f95
 8004e54:	08004f8d 	.word	0x08004f8d
 8004e58:	08004f8d 	.word	0x08004f8d
 8004e5c:	08004f8d 	.word	0x08004f8d
 8004e60:	08004f8d 	.word	0x08004f8d
 8004e64:	08004f8d 	.word	0x08004f8d
 8004e68:	08004f8d 	.word	0x08004f8d
 8004e6c:	08004f8d 	.word	0x08004f8d
 8004e70:	08004f8d 	.word	0x08004f8d
 8004e74:	08004f8d 	.word	0x08004f8d
 8004e78:	08004f8d 	.word	0x08004f8d
 8004e7c:	08004f8d 	.word	0x08004f8d
 8004e80:	08004f8d 	.word	0x08004f8d
 8004e84:	08004f8d 	.word	0x08004f8d
 8004e88:	08004f8d 	.word	0x08004f8d
 8004e8c:	08004f8d 	.word	0x08004f8d
 8004e90:	08004f8d 	.word	0x08004f8d
 8004e94:	08004f8d 	.word	0x08004f8d
 8004e98:	08004f8d 	.word	0x08004f8d
 8004e9c:	08004f8d 	.word	0x08004f8d
 8004ea0:	08004f8d 	.word	0x08004f8d
 8004ea4:	08004f8d 	.word	0x08004f8d
 8004ea8:	08004f8d 	.word	0x08004f8d
 8004eac:	08004f8d 	.word	0x08004f8d
 8004eb0:	08004f8d 	.word	0x08004f8d
 8004eb4:	08004f8d 	.word	0x08004f8d
 8004eb8:	08004f8d 	.word	0x08004f8d
 8004ebc:	08004f8d 	.word	0x08004f8d
 8004ec0:	08004f0d 	.word	0x08004f0d
 8004ec4:	08004f8d 	.word	0x08004f8d
 8004ec8:	08004f7b 	.word	0x08004f7b
 8004ecc:	08004f8d 	.word	0x08004f8d
 8004ed0:	08004f3b 	.word	0x08004f3b
 8004ed4:	08004f8d 	.word	0x08004f8d
 8004ed8:	08004f8d 	.word	0x08004f8d
 8004edc:	08004f8d 	.word	0x08004f8d
 8004ee0:	08004f8d 	.word	0x08004f8d
 8004ee4:	08004f8d 	.word	0x08004f8d
 8004ee8:	08004f8d 	.word	0x08004f8d
 8004eec:	08004f8d 	.word	0x08004f8d
 8004ef0:	08004f95 	.word	0x08004f95
 8004ef4:	08004f8d 	.word	0x08004f8d
 8004ef8:	08004f8d 	.word	0x08004f8d
 8004efc:	08004f8d 	.word	0x08004f8d
 8004f00:	08004f8d 	.word	0x08004f8d
 8004f04:	08004f8d 	.word	0x08004f8d
 8004f08:	08004f69 	.word	0x08004f69
            case 'h':
                p->m.flags.char_short = 1;     /* Single h detected */
 8004f0c:	687a      	ldr	r2, [r7, #4]
 8004f0e:	7f53      	ldrb	r3, [r2, #29]
 8004f10:	2101      	movs	r1, #1
 8004f12:	f361 0383 	bfi	r3, r1, #2, #2
 8004f16:	7753      	strb	r3, [r2, #29]
                if (*++fmt == 'h') {           /* Does it follow by another h? */
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	3301      	adds	r3, #1
 8004f1c:	60bb      	str	r3, [r7, #8]
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	781b      	ldrb	r3, [r3, #0]
 8004f22:	2b68      	cmp	r3, #104	; 0x68
 8004f24:	d138      	bne.n	8004f98 <prv_format+0x33c>
                    p->m.flags.char_short = 2; /* Second h detected */
 8004f26:	687a      	ldr	r2, [r7, #4]
 8004f28:	7f53      	ldrb	r3, [r2, #29]
 8004f2a:	2102      	movs	r1, #2
 8004f2c:	f361 0383 	bfi	r3, r1, #2, #2
 8004f30:	7753      	strb	r3, [r2, #29]
                    ++fmt;
 8004f32:	68bb      	ldr	r3, [r7, #8]
 8004f34:	3301      	adds	r3, #1
 8004f36:	60bb      	str	r3, [r7, #8]
                }
                break;
 8004f38:	e02e      	b.n	8004f98 <prv_format+0x33c>
            case 'l':
                p->m.flags.longlong = 1;     /* Single l detected */
 8004f3a:	687a      	ldr	r2, [r7, #4]
 8004f3c:	7f53      	ldrb	r3, [r2, #29]
 8004f3e:	2101      	movs	r1, #1
 8004f40:	f361 0301 	bfi	r3, r1, #0, #2
 8004f44:	7753      	strb	r3, [r2, #29]
                if (*++fmt == 'l') {         /* Does it follow by another l? */
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	3301      	adds	r3, #1
 8004f4a:	60bb      	str	r3, [r7, #8]
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	781b      	ldrb	r3, [r3, #0]
 8004f50:	2b6c      	cmp	r3, #108	; 0x6c
 8004f52:	d123      	bne.n	8004f9c <prv_format+0x340>
                    p->m.flags.longlong = 2; /* Second l detected */
 8004f54:	687a      	ldr	r2, [r7, #4]
 8004f56:	7f53      	ldrb	r3, [r2, #29]
 8004f58:	2102      	movs	r1, #2
 8004f5a:	f361 0301 	bfi	r3, r1, #0, #2
 8004f5e:	7753      	strb	r3, [r2, #29]
                    ++fmt;
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	3301      	adds	r3, #1
 8004f64:	60bb      	str	r3, [r7, #8]
                }
                break;
 8004f66:	e019      	b.n	8004f9c <prv_format+0x340>
            case 'L':
                break;
            case 'z':
                p->m.flags.sz_t = 1; /* Size T flag */
 8004f68:	687a      	ldr	r2, [r7, #4]
 8004f6a:	7f53      	ldrb	r3, [r2, #29]
 8004f6c:	f043 0310 	orr.w	r3, r3, #16
 8004f70:	7753      	strb	r3, [r2, #29]
                ++fmt;
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	3301      	adds	r3, #1
 8004f76:	60bb      	str	r3, [r7, #8]
                break;
 8004f78:	e011      	b.n	8004f9e <prv_format+0x342>
            case 'j':
                p->m.flags.umax_t = 1; /* uintmax_t flag */
 8004f7a:	687a      	ldr	r2, [r7, #4]
 8004f7c:	7f53      	ldrb	r3, [r2, #29]
 8004f7e:	f043 0320 	orr.w	r3, r3, #32
 8004f82:	7753      	strb	r3, [r2, #29]
                ++fmt;
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	3301      	adds	r3, #1
 8004f88:	60bb      	str	r3, [r7, #8]
                break;
 8004f8a:	e008      	b.n	8004f9e <prv_format+0x342>
            case 't':
                break;
            default:
                detected = 0;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8004f92:	e004      	b.n	8004f9e <prv_format+0x342>
                break;
 8004f94:	bf00      	nop
 8004f96:	e002      	b.n	8004f9e <prv_format+0x342>
                break;
 8004f98:	bf00      	nop
 8004f9a:	e000      	b.n	8004f9e <prv_format+0x342>
                break;
 8004f9c:	bf00      	nop
        }

        /* Check type */
        p->m.type = *fmt + ((*fmt >= 'A' && *fmt <= 'Z') ? 0x20 : 0x00);
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	781b      	ldrb	r3, [r3, #0]
 8004fa2:	68ba      	ldr	r2, [r7, #8]
 8004fa4:	7812      	ldrb	r2, [r2, #0]
 8004fa6:	2a40      	cmp	r2, #64	; 0x40
 8004fa8:	d905      	bls.n	8004fb6 <prv_format+0x35a>
 8004faa:	68ba      	ldr	r2, [r7, #8]
 8004fac:	7812      	ldrb	r2, [r2, #0]
 8004fae:	2a5a      	cmp	r2, #90	; 0x5a
 8004fb0:	d801      	bhi.n	8004fb6 <prv_format+0x35a>
 8004fb2:	2220      	movs	r2, #32
 8004fb4:	e000      	b.n	8004fb8 <prv_format+0x35c>
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	4413      	add	r3, r2
 8004fba:	b2da      	uxtb	r2, r3
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
        if (*fmt >= 'A' && *fmt <= 'Z') {
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	781b      	ldrb	r3, [r3, #0]
 8004fc6:	2b40      	cmp	r3, #64	; 0x40
 8004fc8:	d908      	bls.n	8004fdc <prv_format+0x380>
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	781b      	ldrb	r3, [r3, #0]
 8004fce:	2b5a      	cmp	r3, #90	; 0x5a
 8004fd0:	d804      	bhi.n	8004fdc <prv_format+0x380>
            p->m.flags.uc = 1;
 8004fd2:	687a      	ldr	r2, [r7, #4]
 8004fd4:	7f53      	ldrb	r3, [r2, #29]
 8004fd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004fda:	7753      	strb	r3, [r2, #29]
        }
        switch (*fmt) {
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	781b      	ldrb	r3, [r3, #0]
 8004fe0:	3b25      	subs	r3, #37	; 0x25
 8004fe2:	2b53      	cmp	r3, #83	; 0x53
 8004fe4:	f200 829c 	bhi.w	8005520 <prv_format+0x8c4>
 8004fe8:	a201      	add	r2, pc, #4	; (adr r2, 8004ff0 <prv_format+0x394>)
 8004fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fee:	bf00      	nop
 8004ff0:	080053e7 	.word	0x080053e7
 8004ff4:	08005521 	.word	0x08005521
 8004ff8:	08005521 	.word	0x08005521
 8004ffc:	08005521 	.word	0x08005521
 8005000:	08005521 	.word	0x08005521
 8005004:	08005521 	.word	0x08005521
 8005008:	08005521 	.word	0x08005521
 800500c:	08005521 	.word	0x08005521
 8005010:	08005521 	.word	0x08005521
 8005014:	08005521 	.word	0x08005521
 8005018:	08005521 	.word	0x08005521
 800501c:	08005521 	.word	0x08005521
 8005020:	08005521 	.word	0x08005521
 8005024:	08005521 	.word	0x08005521
 8005028:	08005521 	.word	0x08005521
 800502c:	08005521 	.word	0x08005521
 8005030:	08005521 	.word	0x08005521
 8005034:	08005521 	.word	0x08005521
 8005038:	08005521 	.word	0x08005521
 800503c:	08005521 	.word	0x08005521
 8005040:	08005521 	.word	0x08005521
 8005044:	08005521 	.word	0x08005521
 8005048:	08005521 	.word	0x08005521
 800504c:	08005521 	.word	0x08005521
 8005050:	08005521 	.word	0x08005521
 8005054:	08005521 	.word	0x08005521
 8005058:	08005521 	.word	0x08005521
 800505c:	08005521 	.word	0x08005521
 8005060:	08005141 	.word	0x08005141
 8005064:	080051e1 	.word	0x080051e1
 8005068:	08005521 	.word	0x08005521
 800506c:	08005521 	.word	0x08005521
 8005070:	080053ab 	.word	0x080053ab
 8005074:	080053ab 	.word	0x080053ab
 8005078:	080053ab 	.word	0x080053ab
 800507c:	08005521 	.word	0x08005521
 8005080:	08005521 	.word	0x08005521
 8005084:	08005521 	.word	0x08005521
 8005088:	080053f3 	.word	0x080053f3
 800508c:	08005521 	.word	0x08005521
 8005090:	08005521 	.word	0x08005521
 8005094:	08005521 	.word	0x08005521
 8005098:	08005521 	.word	0x08005521
 800509c:	08005521 	.word	0x08005521
 80050a0:	08005521 	.word	0x08005521
 80050a4:	08005521 	.word	0x08005521
 80050a8:	08005521 	.word	0x08005521
 80050ac:	08005521 	.word	0x08005521
 80050b0:	08005521 	.word	0x08005521
 80050b4:	08005521 	.word	0x08005521
 80050b8:	08005521 	.word	0x08005521
 80050bc:	080051e1 	.word	0x080051e1
 80050c0:	08005521 	.word	0x08005521
 80050c4:	08005521 	.word	0x08005521
 80050c8:	08005521 	.word	0x08005521
 80050cc:	08005521 	.word	0x08005521
 80050d0:	08005521 	.word	0x08005521
 80050d4:	08005521 	.word	0x08005521
 80050d8:	08005521 	.word	0x08005521
 80050dc:	08005521 	.word	0x08005521
 80050e0:	08005141 	.word	0x08005141
 80050e4:	080051e1 	.word	0x080051e1
 80050e8:	08005159 	.word	0x08005159
 80050ec:	0800516f 	.word	0x0800516f
 80050f0:	080053ab 	.word	0x080053ab
 80050f4:	080053ab 	.word	0x080053ab
 80050f8:	080053ab 	.word	0x080053ab
 80050fc:	08005521 	.word	0x08005521
 8005100:	0800516f 	.word	0x0800516f
 8005104:	08005521 	.word	0x08005521
 8005108:	080053f3 	.word	0x080053f3
 800510c:	08005521 	.word	0x08005521
 8005110:	08005521 	.word	0x08005521
 8005114:	080053d1 	.word	0x080053d1
 8005118:	080051e1 	.word	0x080051e1
 800511c:	08005377 	.word	0x08005377
 8005120:	08005521 	.word	0x08005521
 8005124:	08005521 	.word	0x08005521
 8005128:	08005331 	.word	0x08005331
 800512c:	08005521 	.word	0x08005521
 8005130:	080051e1 	.word	0x080051e1
 8005134:	08005521 	.word	0x08005521
 8005138:	08005521 	.word	0x08005521
 800513c:	080051e1 	.word	0x080051e1
            case 'a':
            case 'A':
                /* Double in hexadecimal notation */
                (void)va_arg(arg, double);    /* Read argument to ignore it and move to next one */
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	3307      	adds	r3, #7
 8005144:	f023 0307 	bic.w	r3, r3, #7
 8005148:	3308      	adds	r3, #8
 800514a:	603b      	str	r3, [r7, #0]
                prv_out_str_raw(p, "NaN", 3); /* Print string */
 800514c:	2203      	movs	r2, #3
 800514e:	499f      	ldr	r1, [pc, #636]	; (80053cc <prv_format+0x770>)
 8005150:	6878      	ldr	r0, [r7, #4]
 8005152:	f7fe fc62 	bl	8003a1a <prv_out_str_raw>
                break;
 8005156:	e1f0      	b.n	800553a <prv_format+0x8de>
            case 'c':
                p->out_fn(p, (char)va_arg(arg, int));
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	695a      	ldr	r2, [r3, #20]
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	1d19      	adds	r1, r3, #4
 8005160:	6039      	str	r1, [r7, #0]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	b2db      	uxtb	r3, r3
 8005166:	4619      	mov	r1, r3
 8005168:	6878      	ldr	r0, [r7, #4]
 800516a:	4790      	blx	r2
                break;
 800516c:	e1e5      	b.n	800553a <prv_format+0x8de>
#if LWPRINTF_CFG_SUPPORT_TYPE_INT
            case 'd':
            case 'i': {
                /* Check for different length parameters */
                p->m.base = 10;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	220a      	movs	r2, #10
 8005172:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                if (p->m.flags.longlong == 0) {
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	7f5b      	ldrb	r3, [r3, #29]
 800517a:	f003 0303 	and.w	r3, r3, #3
 800517e:	b2db      	uxtb	r3, r3
 8005180:	2b00      	cmp	r3, #0
 8005182:	d108      	bne.n	8005196 <prv_format+0x53a>
                    prv_signed_int_to_str(p, (signed int)va_arg(arg, signed int));
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	1d1a      	adds	r2, r3, #4
 8005188:	603a      	str	r2, [r7, #0]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4619      	mov	r1, r3
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f7ff f843 	bl	800421a <prv_signed_int_to_str>
#if LWPRINTF_CFG_SUPPORT_LONG_LONG
                } else if (p->m.flags.longlong == 2) {
                    prv_signed_longlong_int_to_str(p, (signed long long int)va_arg(arg, signed long long int));
#endif /* LWPRINTF_CFG_SUPPORT_LONG_LONG */
                }
                break;
 8005194:	e1cc      	b.n	8005530 <prv_format+0x8d4>
                } else if (p->m.flags.longlong == 1) {
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	7f5b      	ldrb	r3, [r3, #29]
 800519a:	f003 0303 	and.w	r3, r3, #3
 800519e:	b2db      	uxtb	r3, r3
 80051a0:	2b01      	cmp	r3, #1
 80051a2:	d108      	bne.n	80051b6 <prv_format+0x55a>
                    prv_signed_long_int_to_str(p, (signed long int)va_arg(arg, signed long int));
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	1d1a      	adds	r2, r3, #4
 80051a8:	603a      	str	r2, [r7, #0]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4619      	mov	r1, r3
 80051ae:	6878      	ldr	r0, [r7, #4]
 80051b0:	f7ff f84d 	bl	800424e <prv_signed_long_int_to_str>
                break;
 80051b4:	e1bc      	b.n	8005530 <prv_format+0x8d4>
                } else if (p->m.flags.longlong == 2) {
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	7f5b      	ldrb	r3, [r3, #29]
 80051ba:	f003 0303 	and.w	r3, r3, #3
 80051be:	b2db      	uxtb	r3, r3
 80051c0:	2b02      	cmp	r3, #2
 80051c2:	f040 81b5 	bne.w	8005530 <prv_format+0x8d4>
                    prv_signed_longlong_int_to_str(p, (signed long long int)va_arg(arg, signed long long int));
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	3307      	adds	r3, #7
 80051ca:	f023 0307 	bic.w	r3, r3, #7
 80051ce:	f103 0208 	add.w	r2, r3, #8
 80051d2:	603a      	str	r2, [r7, #0]
 80051d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051d8:	6878      	ldr	r0, [r7, #4]
 80051da:	f7ff f852 	bl	8004282 <prv_signed_longlong_int_to_str>
                break;
 80051de:	e1a7      	b.n	8005530 <prv_format+0x8d4>
            case 'B':
            case 'o':
            case 'u':
            case 'x':
            case 'X':
                if (*fmt == 'b' || *fmt == 'B') {
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	781b      	ldrb	r3, [r3, #0]
 80051e4:	2b62      	cmp	r3, #98	; 0x62
 80051e6:	d003      	beq.n	80051f0 <prv_format+0x594>
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	781b      	ldrb	r3, [r3, #0]
 80051ec:	2b42      	cmp	r3, #66	; 0x42
 80051ee:	d104      	bne.n	80051fa <prv_format+0x59e>
                    p->m.base = 2;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2202      	movs	r2, #2
 80051f4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 80051f8:	e01d      	b.n	8005236 <prv_format+0x5da>
                } else if (*fmt == 'o') {
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	781b      	ldrb	r3, [r3, #0]
 80051fe:	2b6f      	cmp	r3, #111	; 0x6f
 8005200:	d104      	bne.n	800520c <prv_format+0x5b0>
                    p->m.base = 8;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2208      	movs	r2, #8
 8005206:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 800520a:	e014      	b.n	8005236 <prv_format+0x5da>
                } else if (*fmt == 'u') {
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	781b      	ldrb	r3, [r3, #0]
 8005210:	2b75      	cmp	r3, #117	; 0x75
 8005212:	d104      	bne.n	800521e <prv_format+0x5c2>
                    p->m.base = 10;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	220a      	movs	r2, #10
 8005218:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 800521c:	e00b      	b.n	8005236 <prv_format+0x5da>
                } else if (*fmt == 'x' || *fmt == 'X') {
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	781b      	ldrb	r3, [r3, #0]
 8005222:	2b78      	cmp	r3, #120	; 0x78
 8005224:	d003      	beq.n	800522e <prv_format+0x5d2>
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	781b      	ldrb	r3, [r3, #0]
 800522a:	2b58      	cmp	r3, #88	; 0x58
 800522c:	d103      	bne.n	8005236 <prv_format+0x5da>
                    p->m.base = 16;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2210      	movs	r2, #16
 8005232:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                }
                p->m.flags.space = 0; /* Space flag has no meaning here */
 8005236:	687a      	ldr	r2, [r7, #4]
 8005238:	7f13      	ldrb	r3, [r2, #28]
 800523a:	f36f 0382 	bfc	r3, #2, #1
 800523e:	7713      	strb	r3, [r2, #28]

                /* Check for different length parameters */
                if (0) {

                } else if (p->m.flags.sz_t) {
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	7f5b      	ldrb	r3, [r3, #29]
 8005244:	f003 0310 	and.w	r3, r3, #16
 8005248:	b2db      	uxtb	r3, r3
 800524a:	2b00      	cmp	r3, #0
 800524c:	d008      	beq.n	8005260 <prv_format+0x604>
                    prv_sizet_to_str(p, (size_t)va_arg(arg, size_t));
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	1d1a      	adds	r2, r3, #4
 8005252:	603a      	str	r2, [r7, #0]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4619      	mov	r1, r3
 8005258:	6878      	ldr	r0, [r7, #4]
 800525a:	f7fe fe83 	bl	8003f64 <prv_sizet_to_str>
#if LWPRINTF_CFG_SUPPORT_LONG_LONG
                } else if (p->m.flags.longlong == 2) {
                    prv_unsigned_longlong_int_to_str(p, (unsigned long long int)va_arg(arg, unsigned long long int));
#endif /* LWPRINTF_CFG_SUPPORT_LONG_LONG */
                }
                break;
 800525e:	e169      	b.n	8005534 <prv_format+0x8d8>
                } else if (p->m.flags.umax_t) {
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	7f5b      	ldrb	r3, [r3, #29]
 8005264:	f003 0320 	and.w	r3, r3, #32
 8005268:	b2db      	uxtb	r3, r3
 800526a:	2b00      	cmp	r3, #0
 800526c:	d00c      	beq.n	8005288 <prv_format+0x62c>
                    prv_umaxt_to_str(p, (uintmax_t)va_arg(arg, uintmax_t));
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	3307      	adds	r3, #7
 8005272:	f023 0307 	bic.w	r3, r3, #7
 8005276:	f103 0208 	add.w	r2, r3, #8
 800527a:	603a      	str	r2, [r7, #0]
 800527c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005280:	6878      	ldr	r0, [r7, #4]
 8005282:	f7fe fef9 	bl	8004078 <prv_umaxt_to_str>
                break;
 8005286:	e155      	b.n	8005534 <prv_format+0x8d8>
                } else if (p->m.flags.longlong == 0 || p->m.base == 2) {
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	7f5b      	ldrb	r3, [r3, #29]
 800528c:	f003 0303 	and.w	r3, r3, #3
 8005290:	b2db      	uxtb	r3, r3
 8005292:	2b00      	cmp	r3, #0
 8005294:	d004      	beq.n	80052a0 <prv_format+0x644>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800529c:	2b02      	cmp	r3, #2
 800529e:	d122      	bne.n	80052e6 <prv_format+0x68a>
                    switch (p->m.flags.char_short) {
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	7f5b      	ldrb	r3, [r3, #29]
 80052a4:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80052a8:	b2db      	uxtb	r3, r3
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	d008      	beq.n	80052c0 <prv_format+0x664>
 80052ae:	2b02      	cmp	r3, #2
 80052b0:	d10d      	bne.n	80052ce <prv_format+0x672>
                            v = (unsigned int)((unsigned char)va_arg(arg, unsigned int));
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	1d1a      	adds	r2, r3, #4
 80052b6:	603a      	str	r2, [r7, #0]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	b2db      	uxtb	r3, r3
 80052bc:	633b      	str	r3, [r7, #48]	; 0x30
                            break;
 80052be:	e00c      	b.n	80052da <prv_format+0x67e>
                            v = (unsigned int)((unsigned short int)va_arg(arg, unsigned int));
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	1d1a      	adds	r2, r3, #4
 80052c4:	603a      	str	r2, [r7, #0]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	b29b      	uxth	r3, r3
 80052ca:	633b      	str	r3, [r7, #48]	; 0x30
                            break;
 80052cc:	e005      	b.n	80052da <prv_format+0x67e>
                            v = (unsigned int)((unsigned int)va_arg(arg, unsigned int));
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	1d1a      	adds	r2, r3, #4
 80052d2:	603a      	str	r2, [r7, #0]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	633b      	str	r3, [r7, #48]	; 0x30
                            break;
 80052d8:	bf00      	nop
                    prv_unsigned_int_to_str(p, v);
 80052da:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80052dc:	6878      	ldr	r0, [r7, #4]
 80052de:	f7fe fbd2 	bl	8003a86 <prv_unsigned_int_to_str>
                } else if (p->m.flags.longlong == 0 || p->m.base == 2) {
 80052e2:	bf00      	nop
                break;
 80052e4:	e126      	b.n	8005534 <prv_format+0x8d8>
                } else if (p->m.flags.longlong == 1) {
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	7f5b      	ldrb	r3, [r3, #29]
 80052ea:	f003 0303 	and.w	r3, r3, #3
 80052ee:	b2db      	uxtb	r3, r3
 80052f0:	2b01      	cmp	r3, #1
 80052f2:	d108      	bne.n	8005306 <prv_format+0x6aa>
                    prv_unsigned_long_int_to_str(p, (unsigned long int)va_arg(arg, unsigned long int));
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	1d1a      	adds	r2, r3, #4
 80052f8:	603a      	str	r2, [r7, #0]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	4619      	mov	r1, r3
 80052fe:	6878      	ldr	r0, [r7, #4]
 8005300:	f7fe fc4b 	bl	8003b9a <prv_unsigned_long_int_to_str>
                break;
 8005304:	e116      	b.n	8005534 <prv_format+0x8d8>
                } else if (p->m.flags.longlong == 2) {
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	7f5b      	ldrb	r3, [r3, #29]
 800530a:	f003 0303 	and.w	r3, r3, #3
 800530e:	b2db      	uxtb	r3, r3
 8005310:	2b02      	cmp	r3, #2
 8005312:	f040 810f 	bne.w	8005534 <prv_format+0x8d8>
                    prv_unsigned_longlong_int_to_str(p, (unsigned long long int)va_arg(arg, unsigned long long int));
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	3307      	adds	r3, #7
 800531a:	f023 0307 	bic.w	r3, r3, #7
 800531e:	f103 0208 	add.w	r2, r3, #8
 8005322:	603a      	str	r2, [r7, #0]
 8005324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005328:	6878      	ldr	r0, [r7, #4]
 800532a:	f7fe fcc0 	bl	8003cae <prv_unsigned_longlong_int_to_str>
                break;
 800532e:	e101      	b.n	8005534 <prv_format+0x8d8>
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_INT */
#if LWPRINTF_CFG_SUPPORT_TYPE_STRING
            case 's': {
                const char* b = va_arg(arg, const char*);
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	1d1a      	adds	r2, r3, #4
 8005334:	603a      	str	r2, [r7, #0]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	61bb      	str	r3, [r7, #24]
                 * - If precision is given, max len is up to precision value
                 * - if user selects write to buffer, go up to buffer size (-1 actually, but handled by write function)
                 * - Otherwise use max available system length
                 */
                prv_out_str(p, b,
                            strnlen(b, p->m.flags.precision ? (size_t)p->m.precision
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	7f1b      	ldrb	r3, [r3, #28]
 800533e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005342:	b2db      	uxtb	r3, r3
                prv_out_str(p, b,
 8005344:	2b00      	cmp	r3, #0
 8005346:	d002      	beq.n	800534e <prv_format+0x6f2>
                            strnlen(b, p->m.flags.precision ? (size_t)p->m.precision
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6a1b      	ldr	r3, [r3, #32]
 800534c:	e008      	b.n	8005360 <prv_format+0x704>
                                                            : (p->buff != NULL ? p->buff_size : SIZE_MAX)));
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d002      	beq.n	800535c <prv_format+0x700>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	68db      	ldr	r3, [r3, #12]
 800535a:	e001      	b.n	8005360 <prv_format+0x704>
 800535c:	f04f 33ff 	mov.w	r3, #4294967295
                prv_out_str(p, b,
 8005360:	4619      	mov	r1, r3
 8005362:	69b8      	ldr	r0, [r7, #24]
 8005364:	f001 faaa 	bl	80068bc <strnlen>
 8005368:	4603      	mov	r3, r0
 800536a:	461a      	mov	r2, r3
 800536c:	69b9      	ldr	r1, [r7, #24]
 800536e:	6878      	ldr	r0, [r7, #4]
 8005370:	f7fe fb71 	bl	8003a56 <prv_out_str>
                break;
 8005374:	e0e1      	b.n	800553a <prv_format+0x8de>
            }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_STRING */
#if LWPRINTF_CFG_SUPPORT_TYPE_POINTER
            case 'p': {
                p->m.base = 16;                     /* Go to hex format */
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2210      	movs	r2, #16
 800537a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                p->m.flags.uc = 0;                  /* Uppercase characters */
 800537e:	687a      	ldr	r2, [r7, #4]
 8005380:	7f53      	ldrb	r3, [r2, #29]
 8005382:	f36f 1386 	bfc	r3, #6, #1
 8005386:	7753      	strb	r3, [r2, #29]
                p->m.flags.zero = 1;                /* Zero padding */
 8005388:	687a      	ldr	r2, [r7, #4]
 800538a:	7f13      	ldrb	r3, [r2, #28]
 800538c:	f043 0308 	orr.w	r3, r3, #8
 8005390:	7713      	strb	r3, [r2, #28]
                p->m.width = sizeof(uintptr_t) * 2; /* Number is in hex format and byte is represented with 2 letters */
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2208      	movs	r2, #8
 8005396:	625a      	str	r2, [r3, #36]	; 0x24

                prv_uintptr_to_str(p, (uintptr_t)va_arg(arg, uintptr_t));
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	1d1a      	adds	r2, r3, #4
 800539c:	603a      	str	r2, [r7, #0]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4619      	mov	r1, r3
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f7fe fd54 	bl	8003e50 <prv_uintptr_to_str>
                break;
 80053a8:	e0c7      	b.n	800553a <prv_format+0x8de>
            case 'E':
            case 'g':
            case 'G':
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
                /* Double number in different format. Final output depends on type of format */
                prv_double_to_str(p, (double)va_arg(arg, double));
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	3307      	adds	r3, #7
 80053ae:	f023 0307 	bic.w	r3, r3, #7
 80053b2:	f103 0208 	add.w	r2, r3, #8
 80053b6:	603a      	str	r2, [r7, #0]
 80053b8:	ed93 7b00 	vldr	d7, [r3]
 80053bc:	eeb0 0a47 	vmov.f32	s0, s14
 80053c0:	eef0 0a67 	vmov.f32	s1, s15
 80053c4:	6878      	ldr	r0, [r7, #4]
 80053c6:	f7ff f8df 	bl	8004588 <prv_double_to_str>
                break;
 80053ca:	e0b6      	b.n	800553a <prv_format+0x8de>
 80053cc:	080069c8 	.word	0x080069c8
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_FLOAT */
            case 'n': {
                int* ptr = (void*)va_arg(arg, int*);
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	1d1a      	adds	r2, r3, #4
 80053d4:	603a      	str	r2, [r7, #0]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	617b      	str	r3, [r7, #20]
                *ptr = p->n; /* Write current length */
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	691b      	ldr	r3, [r3, #16]
 80053de:	461a      	mov	r2, r3
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	601a      	str	r2, [r3, #0]

                break;
 80053e4:	e0a9      	b.n	800553a <prv_format+0x8de>
            }
            case '%':
                p->out_fn(p, '%');
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	695b      	ldr	r3, [r3, #20]
 80053ea:	2125      	movs	r1, #37	; 0x25
 80053ec:	6878      	ldr	r0, [r7, #4]
 80053ee:	4798      	blx	r3
                break;
 80053f0:	e0a3      	b.n	800553a <prv_format+0x8de>
             * char arr[] = {0, 1, 2, 3, 255};
             * "%5K" would produce 00010203FF
             */
            case 'k':
            case 'K': {
                unsigned char* ptr =
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	1d1a      	adds	r2, r3, #4
 80053f6:	603a      	str	r2, [r7, #0]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	62fb      	str	r3, [r7, #44]	; 0x2c
                    (void*)va_arg(arg, unsigned char*); /* Get input parameter as unsigned char pointer */
                int len = p->m.width, full_width;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005400:	613b      	str	r3, [r7, #16]
                uint8_t is_space = p->m.flags.space == 1;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	7f1b      	ldrb	r3, [r3, #28]
 8005406:	f003 0304 	and.w	r3, r3, #4
 800540a:	b2db      	uxtb	r3, r3
 800540c:	2b00      	cmp	r3, #0
 800540e:	bf14      	ite	ne
 8005410:	2301      	movne	r3, #1
 8005412:	2300      	moveq	r3, #0
 8005414:	b2db      	uxtb	r3, r3
 8005416:	73fb      	strb	r3, [r7, #15]

                if (ptr == NULL || len == 0) {
 8005418:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800541a:	2b00      	cmp	r3, #0
 800541c:	f000 808c 	beq.w	8005538 <prv_format+0x8dc>
 8005420:	693b      	ldr	r3, [r7, #16]
 8005422:	2b00      	cmp	r3, #0
 8005424:	f000 8088 	beq.w	8005538 <prv_format+0x8dc>
                    break;
                }

                p->m.flags.zero = 1;  /* Prepend with zeros if necessary */
 8005428:	687a      	ldr	r2, [r7, #4]
 800542a:	7f13      	ldrb	r3, [r2, #28]
 800542c:	f043 0308 	orr.w	r3, r3, #8
 8005430:	7713      	strb	r3, [r2, #28]
                p->m.width = 0;       /* No width parameter */
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2200      	movs	r2, #0
 8005436:	625a      	str	r2, [r3, #36]	; 0x24
                p->m.base = 16;       /* Hex format */
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2210      	movs	r2, #16
 800543c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                p->m.flags.space = 0; /* Delete any flag for space */
 8005440:	687a      	ldr	r2, [r7, #4]
 8005442:	7f13      	ldrb	r3, [r2, #28]
 8005444:	f36f 0382 	bfc	r3, #2, #1
 8005448:	7713      	strb	r3, [r2, #28]

                /* Full width of digits to print */
                full_width = len * (2 + (int)is_space);
 800544a:	7bfb      	ldrb	r3, [r7, #15]
 800544c:	1c9a      	adds	r2, r3, #2
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	fb02 f303 	mul.w	r3, r2, r3
 8005454:	62bb      	str	r3, [r7, #40]	; 0x28
                if (is_space && full_width > 0) {
 8005456:	7bfb      	ldrb	r3, [r7, #15]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d005      	beq.n	8005468 <prv_format+0x80c>
 800545c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800545e:	2b00      	cmp	r3, #0
 8005460:	dd02      	ble.n	8005468 <prv_format+0x80c>
                    --full_width; /* Remove space after last number */
 8005462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005464:	3b01      	subs	r3, #1
 8005466:	62bb      	str	r3, [r7, #40]	; 0x28
                }

                /* Output byte by byte w/o hex prefix */
                prv_out_str_before(p, full_width);
 8005468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800546a:	4619      	mov	r1, r3
 800546c:	6878      	ldr	r0, [r7, #4]
 800546e:	f7fe f984 	bl	800377a <prv_out_str_before>
                for (int i = 0; i < len; ++i, ++ptr) {
 8005472:	2300      	movs	r3, #0
 8005474:	627b      	str	r3, [r7, #36]	; 0x24
 8005476:	e049      	b.n	800550c <prv_format+0x8b0>
                    uint8_t d;

                    d = (*ptr >> 0x04) & 0x0F; /* Print MSB */
 8005478:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800547a:	781b      	ldrb	r3, [r3, #0]
 800547c:	091b      	lsrs	r3, r3, #4
 800547e:	73bb      	strb	r3, [r7, #14]
                    p->out_fn(p, (char)(d) + (d >= 10 ? ((p->m.flags.uc ? 'A' : 'a') - 10) : '0'));
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	695a      	ldr	r2, [r3, #20]
 8005484:	7bbb      	ldrb	r3, [r7, #14]
 8005486:	2b09      	cmp	r3, #9
 8005488:	d90a      	bls.n	80054a0 <prv_format+0x844>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	7f5b      	ldrb	r3, [r3, #29]
 800548e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005492:	b2db      	uxtb	r3, r3
 8005494:	2b00      	cmp	r3, #0
 8005496:	d001      	beq.n	800549c <prv_format+0x840>
 8005498:	2337      	movs	r3, #55	; 0x37
 800549a:	e002      	b.n	80054a2 <prv_format+0x846>
 800549c:	2357      	movs	r3, #87	; 0x57
 800549e:	e000      	b.n	80054a2 <prv_format+0x846>
 80054a0:	2330      	movs	r3, #48	; 0x30
 80054a2:	7bb9      	ldrb	r1, [r7, #14]
 80054a4:	440b      	add	r3, r1
 80054a6:	b2db      	uxtb	r3, r3
 80054a8:	4619      	mov	r1, r3
 80054aa:	6878      	ldr	r0, [r7, #4]
 80054ac:	4790      	blx	r2
                    d = *ptr & 0x0F; /* Print LSB */
 80054ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054b0:	781b      	ldrb	r3, [r3, #0]
 80054b2:	f003 030f 	and.w	r3, r3, #15
 80054b6:	73bb      	strb	r3, [r7, #14]
                    p->out_fn(p, (char)(d) + (d >= 10 ? ((p->m.flags.uc ? 'A' : 'a') - 10) : '0'));
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	695a      	ldr	r2, [r3, #20]
 80054bc:	7bbb      	ldrb	r3, [r7, #14]
 80054be:	2b09      	cmp	r3, #9
 80054c0:	d90a      	bls.n	80054d8 <prv_format+0x87c>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	7f5b      	ldrb	r3, [r3, #29]
 80054c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054ca:	b2db      	uxtb	r3, r3
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d001      	beq.n	80054d4 <prv_format+0x878>
 80054d0:	2337      	movs	r3, #55	; 0x37
 80054d2:	e002      	b.n	80054da <prv_format+0x87e>
 80054d4:	2357      	movs	r3, #87	; 0x57
 80054d6:	e000      	b.n	80054da <prv_format+0x87e>
 80054d8:	2330      	movs	r3, #48	; 0x30
 80054da:	7bb9      	ldrb	r1, [r7, #14]
 80054dc:	440b      	add	r3, r1
 80054de:	b2db      	uxtb	r3, r3
 80054e0:	4619      	mov	r1, r3
 80054e2:	6878      	ldr	r0, [r7, #4]
 80054e4:	4790      	blx	r2

                    if (is_space && i < (len - 1)) {
 80054e6:	7bfb      	ldrb	r3, [r7, #15]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d009      	beq.n	8005500 <prv_format+0x8a4>
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	3b01      	subs	r3, #1
 80054f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054f2:	429a      	cmp	r2, r3
 80054f4:	da04      	bge.n	8005500 <prv_format+0x8a4>
                        p->out_fn(p, ' '); /* Generate space between numbers */
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	695b      	ldr	r3, [r3, #20]
 80054fa:	2120      	movs	r1, #32
 80054fc:	6878      	ldr	r0, [r7, #4]
 80054fe:	4798      	blx	r3
                for (int i = 0; i < len; ++i, ++ptr) {
 8005500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005502:	3301      	adds	r3, #1
 8005504:	627b      	str	r3, [r7, #36]	; 0x24
 8005506:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005508:	3301      	adds	r3, #1
 800550a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800550c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800550e:	693b      	ldr	r3, [r7, #16]
 8005510:	429a      	cmp	r2, r3
 8005512:	dbb1      	blt.n	8005478 <prv_format+0x81c>
                    }
                }
                prv_out_str_after(p, full_width);
 8005514:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005516:	4619      	mov	r1, r3
 8005518:	6878      	ldr	r0, [r7, #4]
 800551a:	f7fe fa5c 	bl	80039d6 <prv_out_str_after>
                break;
 800551e:	e00c      	b.n	800553a <prv_format+0x8de>
            }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_BYTE_ARRAY */
            default:
                p->out_fn(p, *fmt);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	695b      	ldr	r3, [r3, #20]
 8005524:	68ba      	ldr	r2, [r7, #8]
 8005526:	7812      	ldrb	r2, [r2, #0]
 8005528:	4611      	mov	r1, r2
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	4798      	blx	r3
 800552e:	e004      	b.n	800553a <prv_format+0x8de>
                break;
 8005530:	bf00      	nop
 8005532:	e002      	b.n	800553a <prv_format+0x8de>
                break;
 8005534:	bf00      	nop
 8005536:	e000      	b.n	800553a <prv_format+0x8de>
        }
        ++fmt;
 8005538:	bf00      	nop
 800553a:	68bb      	ldr	r3, [r7, #8]
 800553c:	3301      	adds	r3, #1
 800553e:	60bb      	str	r3, [r7, #8]
    while (fmt != NULL && *fmt != '\0') {
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d006      	beq.n	8005554 <prv_format+0x8f8>
 8005546:	68bb      	ldr	r3, [r7, #8]
 8005548:	781b      	ldrb	r3, [r3, #0]
 800554a:	2b00      	cmp	r3, #0
 800554c:	f47f ab93 	bne.w	8004c76 <prv_format+0x1a>
 8005550:	e000      	b.n	8005554 <prv_format+0x8f8>
            break;
 8005552:	bf00      	nop
    }
    p->out_fn(p, '\0'); /* Output last zero number */
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	695b      	ldr	r3, [r3, #20]
 8005558:	2100      	movs	r1, #0
 800555a:	6878      	ldr	r0, [r7, #4]
 800555c:	4798      	blx	r3
#if LWPRINTF_CFG_OS && !LWPRINTF_CFG_OS_MANUAL_PROTECT
    if (IS_PRINT_MODE(p)) { /* Mutex only for print operation */
        lwprintf_sys_mutex_release(&p->lwobj->mutex);
    }
#endif /* LWPRINTF_CFG_OS && !LWPRINTF_CFG_OS_MANUAL_PROTECT */
    return 1;
 800555e:	2301      	movs	r3, #1
}
 8005560:	4618      	mov	r0, r3
 8005562:	3738      	adds	r7, #56	; 0x38
 8005564:	46bd      	mov	sp, r7
 8005566:	bd80      	pop	{r7, pc}

08005568 <lwprintf_init_ex>:
 * \param[in,out]   lwobj: LwPRINTF working instance
 * \param[in]       out_fn: Output function used for print operation
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwprintf_init_ex(lwprintf_t* lwobj, lwprintf_output_fn out_fn) {
 8005568:	b480      	push	{r7}
 800556a:	b083      	sub	sp, #12
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
 8005570:	6039      	str	r1, [r7, #0]
    LWPRINTF_GET_LWOBJ(lwobj)->out_fn = out_fn;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d001      	beq.n	800557c <lwprintf_init_ex+0x14>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	e000      	b.n	800557e <lwprintf_init_ex+0x16>
 800557c:	4b04      	ldr	r3, [pc, #16]	; (8005590 <lwprintf_init_ex+0x28>)
 800557e:	683a      	ldr	r2, [r7, #0]
 8005580:	601a      	str	r2, [r3, #0]
    if (lwprintf_sys_mutex_isvalid(&LWPRINTF_GET_LWOBJ(lwobj)->mutex)
        || !lwprintf_sys_mutex_create(&LWPRINTF_GET_LWOBJ(lwobj)->mutex)) {
        return 0;
    }
#endif /* LWPRINTF_CFG_OS */
    return 1;
 8005582:	2301      	movs	r3, #1
}
 8005584:	4618      	mov	r0, r3
 8005586:	370c      	adds	r7, #12
 8005588:	46bd      	mov	sp, r7
 800558a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558e:	4770      	bx	lr
 8005590:	200001c8 	.word	0x200001c8

08005594 <lwprintf_vprintf_ex>:
 *                      `va_list` is a special type defined in `<cstdarg>`.
 * \return          The number of characters that would have been written if `n` had been sufficiently large,
 *                      not counting the terminating null character.
 */
int
lwprintf_vprintf_ex(lwprintf_t* const lwobj, const char* format, va_list arg) {
 8005594:	b580      	push	{r7, lr}
 8005596:	b090      	sub	sp, #64	; 0x40
 8005598:	af00      	add	r7, sp, #0
 800559a:	60f8      	str	r0, [r7, #12]
 800559c:	60b9      	str	r1, [r7, #8]
 800559e:	607a      	str	r2, [r7, #4]
    lwprintf_int_t f = {
 80055a0:	f107 0314 	add.w	r3, r7, #20
 80055a4:	222c      	movs	r2, #44	; 0x2c
 80055a6:	2100      	movs	r1, #0
 80055a8:	4618      	mov	r0, r3
 80055aa:	f001 f977 	bl	800689c <memset>
        .lwobj = LWPRINTF_GET_LWOBJ(lwobj),
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d001      	beq.n	80055b8 <lwprintf_vprintf_ex+0x24>
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	e000      	b.n	80055ba <lwprintf_vprintf_ex+0x26>
 80055b8:	4b0b      	ldr	r3, [pc, #44]	; (80055e8 <lwprintf_vprintf_ex+0x54>)
    lwprintf_int_t f = {
 80055ba:	617b      	str	r3, [r7, #20]
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	61bb      	str	r3, [r7, #24]
 80055c0:	4b0a      	ldr	r3, [pc, #40]	; (80055ec <lwprintf_vprintf_ex+0x58>)
 80055c2:	62bb      	str	r3, [r7, #40]	; 0x28
        .fmt = format,
        .buff = NULL,
        .buff_size = 0,
    };
    /* For direct print, output function must be set by user */
    if (f.lwobj->out_fn == NULL) {
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d101      	bne.n	80055d0 <lwprintf_vprintf_ex+0x3c>
        return 0;
 80055cc:	2300      	movs	r3, #0
 80055ce:	e006      	b.n	80055de <lwprintf_vprintf_ex+0x4a>
    }
    prv_format(&f, arg);
 80055d0:	f107 0314 	add.w	r3, r7, #20
 80055d4:	6879      	ldr	r1, [r7, #4]
 80055d6:	4618      	mov	r0, r3
 80055d8:	f7ff fb40 	bl	8004c5c <prv_format>
    return f.n;
 80055dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80055de:	4618      	mov	r0, r3
 80055e0:	3740      	adds	r7, #64	; 0x40
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bd80      	pop	{r7, pc}
 80055e6:	bf00      	nop
 80055e8:	200001c8 	.word	0x200001c8
 80055ec:	080036d1 	.word	0x080036d1

080055f0 <lwprintf_printf_ex>:
 * \param[in]       ...: Optional arguments for format string
 * \return          The number of characters that would have been written if `n` had been sufficiently large,
 *                      not counting the terminating null character.
 */
int
lwprintf_printf_ex(lwprintf_t* const lwobj, const char* format, ...) {
 80055f0:	b40e      	push	{r1, r2, r3}
 80055f2:	b580      	push	{r7, lr}
 80055f4:	b085      	sub	sp, #20
 80055f6:	af00      	add	r7, sp, #0
 80055f8:	6078      	str	r0, [r7, #4]
    va_list va;
    int n;

    va_start(va, format);
 80055fa:	f107 0320 	add.w	r3, r7, #32
 80055fe:	60bb      	str	r3, [r7, #8]
    n = lwprintf_vprintf_ex(lwobj, format, va);
 8005600:	68ba      	ldr	r2, [r7, #8]
 8005602:	69f9      	ldr	r1, [r7, #28]
 8005604:	6878      	ldr	r0, [r7, #4]
 8005606:	f7ff ffc5 	bl	8005594 <lwprintf_vprintf_ex>
 800560a:	60f8      	str	r0, [r7, #12]
    va_end(va);

    return n;
 800560c:	68fb      	ldr	r3, [r7, #12]
}
 800560e:	4618      	mov	r0, r3
 8005610:	3714      	adds	r7, #20
 8005612:	46bd      	mov	sp, r7
 8005614:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005618:	b003      	add	sp, #12
 800561a:	4770      	bx	lr

0800561c <lwrb_init>:
 * \param[in]       size: Size of `buffdata` in units of bytes
 *                      Maximum number of bytes buffer can hold is `size - 1`
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwrb_init(lwrb_t* buff, void* buffdata, size_t size) {
 800561c:	b480      	push	{r7}
 800561e:	b089      	sub	sp, #36	; 0x24
 8005620:	af00      	add	r7, sp, #0
 8005622:	60f8      	str	r0, [r7, #12]
 8005624:	60b9      	str	r1, [r7, #8]
 8005626:	607a      	str	r2, [r7, #4]
    if (buff == NULL || buffdata == NULL || size == 0) {
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d005      	beq.n	800563a <lwrb_init+0x1e>
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d002      	beq.n	800563a <lwrb_init+0x1e>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d101      	bne.n	800563e <lwrb_init+0x22>
        return 0;
 800563a:	2300      	movs	r3, #0
 800563c:	e019      	b.n	8005672 <lwrb_init+0x56>
    }

    buff->evt_fn = NULL;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	2200      	movs	r2, #0
 8005642:	611a      	str	r2, [r3, #16]
    buff->size = size;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	687a      	ldr	r2, [r7, #4]
 8005648:	605a      	str	r2, [r3, #4]
    buff->buff = buffdata;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	68ba      	ldr	r2, [r7, #8]
 800564e:	601a      	str	r2, [r3, #0]
    LWRB_INIT(buff->w, 0);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	330c      	adds	r3, #12
 8005654:	61fb      	str	r3, [r7, #28]
 8005656:	2300      	movs	r3, #0
 8005658:	617b      	str	r3, [r7, #20]
 800565a:	697a      	ldr	r2, [r7, #20]
 800565c:	69fb      	ldr	r3, [r7, #28]
 800565e:	601a      	str	r2, [r3, #0]
    LWRB_INIT(buff->r, 0);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	3308      	adds	r3, #8
 8005664:	61bb      	str	r3, [r7, #24]
 8005666:	2300      	movs	r3, #0
 8005668:	613b      	str	r3, [r7, #16]
 800566a:	693a      	ldr	r2, [r7, #16]
 800566c:	69bb      	ldr	r3, [r7, #24]
 800566e:	601a      	str	r2, [r3, #0]
    return 1;
 8005670:	2301      	movs	r3, #1
}
 8005672:	4618      	mov	r0, r3
 8005674:	3724      	adds	r7, #36	; 0x24
 8005676:	46bd      	mov	sp, r7
 8005678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567c:	4770      	bx	lr

0800567e <lwrb_write>:
 * \return          Number of bytes written to buffer.
 *                      When returned value is less than `btw`, there was no enough memory available
 *                      to copy full data array
 */
size_t
lwrb_write(lwrb_t* buff, const void* data, size_t btw) {
 800567e:	b580      	push	{r7, lr}
 8005680:	b08c      	sub	sp, #48	; 0x30
 8005682:	af00      	add	r7, sp, #0
 8005684:	60f8      	str	r0, [r7, #12]
 8005686:	60b9      	str	r1, [r7, #8]
 8005688:	607a      	str	r2, [r7, #4]
    size_t tocopy, free, buff_w_ptr;
    const uint8_t* d = data;
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	62bb      	str	r3, [r7, #40]	; 0x28

    if (!BUF_IS_VALID(buff) || data == NULL || btw == 0) {
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d00d      	beq.n	80056b0 <lwrb_write+0x32>
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d009      	beq.n	80056b0 <lwrb_write+0x32>
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d005      	beq.n	80056b0 <lwrb_write+0x32>
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d002      	beq.n	80056b0 <lwrb_write+0x32>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d101      	bne.n	80056b4 <lwrb_write+0x36>
        return 0;
 80056b0:	2300      	movs	r3, #0
 80056b2:	e060      	b.n	8005776 <lwrb_write+0xf8>
    }

    /* Calculate maximum number of bytes available to write */
    free = lwrb_get_free(buff);
 80056b4:	68f8      	ldr	r0, [r7, #12]
 80056b6:	f000 f8e2 	bl	800587e <lwrb_get_free>
 80056ba:	6278      	str	r0, [r7, #36]	; 0x24
    btw = BUF_MIN(free, btw);
 80056bc:	687a      	ldr	r2, [r7, #4]
 80056be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056c0:	4293      	cmp	r3, r2
 80056c2:	bf28      	it	cs
 80056c4:	4613      	movcs	r3, r2
 80056c6:	607b      	str	r3, [r7, #4]
    if (btw == 0) {
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d101      	bne.n	80056d2 <lwrb_write+0x54>
        return 0;
 80056ce:	2300      	movs	r3, #0
 80056d0:	e051      	b.n	8005776 <lwrb_write+0xf8>
    }
    buff_w_ptr = LWRB_LOAD(buff->w, memory_order_acquire);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	330c      	adds	r3, #12
 80056d6:	623b      	str	r3, [r7, #32]
 80056d8:	6a3b      	ldr	r3, [r7, #32]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f3bf 8f5b 	dmb	ish
 80056e0:	617b      	str	r3, [r7, #20]
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* Step 1: Write data to linear part of buffer */
    tocopy = BUF_MIN(buff->size - buff_w_ptr, btw);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	685a      	ldr	r2, [r3, #4]
 80056ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056ec:	1ad3      	subs	r3, r2, r3
 80056ee:	687a      	ldr	r2, [r7, #4]
 80056f0:	4293      	cmp	r3, r2
 80056f2:	bf28      	it	cs
 80056f4:	4613      	movcs	r3, r2
 80056f6:	61fb      	str	r3, [r7, #28]
    BUF_MEMCPY(&buff->buff[buff_w_ptr], d, tocopy);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681a      	ldr	r2, [r3, #0]
 80056fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056fe:	4413      	add	r3, r2
 8005700:	69fa      	ldr	r2, [r7, #28]
 8005702:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005704:	4618      	mov	r0, r3
 8005706:	f001 f8bb 	bl	8006880 <memcpy>
    buff_w_ptr += tocopy;
 800570a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800570c:	69fb      	ldr	r3, [r7, #28]
 800570e:	4413      	add	r3, r2
 8005710:	62fb      	str	r3, [r7, #44]	; 0x2c
    btw -= tocopy;
 8005712:	687a      	ldr	r2, [r7, #4]
 8005714:	69fb      	ldr	r3, [r7, #28]
 8005716:	1ad3      	subs	r3, r2, r3
 8005718:	607b      	str	r3, [r7, #4]

    /* Step 2: Write data to beginning of buffer (overflow part) */
    if (btw > 0) {
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d00a      	beq.n	8005736 <lwrb_write+0xb8>
        BUF_MEMCPY(buff->buff, &d[tocopy], btw);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	6818      	ldr	r0, [r3, #0]
 8005724:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005726:	69fb      	ldr	r3, [r7, #28]
 8005728:	4413      	add	r3, r2
 800572a:	687a      	ldr	r2, [r7, #4]
 800572c:	4619      	mov	r1, r3
 800572e:	f001 f8a7 	bl	8006880 <memcpy>
        buff_w_ptr = btw;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	62fb      	str	r3, [r7, #44]	; 0x2c
    }

    /* Step 3: Check end of buffer */
    if (buff_w_ptr >= buff->size) {
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800573c:	429a      	cmp	r2, r3
 800573e:	d301      	bcc.n	8005744 <lwrb_write+0xc6>
        buff_w_ptr = 0;
 8005740:	2300      	movs	r3, #0
 8005742:	62fb      	str	r3, [r7, #44]	; 0x2c

    /*
     * Write final value to the actual running variable.
     * This is to ensure no read operation can access intermediate data
     */
    LWRB_STORE(buff->w, buff_w_ptr, memory_order_release);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	330c      	adds	r3, #12
 8005748:	61bb      	str	r3, [r7, #24]
 800574a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800574c:	613b      	str	r3, [r7, #16]
 800574e:	693a      	ldr	r2, [r7, #16]
 8005750:	69bb      	ldr	r3, [r7, #24]
 8005752:	f3bf 8f5b 	dmb	ish
 8005756:	601a      	str	r2, [r3, #0]

    BUF_SEND_EVT(buff, LWRB_EVT_WRITE, tocopy + btw);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	691b      	ldr	r3, [r3, #16]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d007      	beq.n	8005770 <lwrb_write+0xf2>
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	691b      	ldr	r3, [r3, #16]
 8005764:	69f9      	ldr	r1, [r7, #28]
 8005766:	687a      	ldr	r2, [r7, #4]
 8005768:	440a      	add	r2, r1
 800576a:	2101      	movs	r1, #1
 800576c:	68f8      	ldr	r0, [r7, #12]
 800576e:	4798      	blx	r3
    return tocopy + btw;
 8005770:	69fa      	ldr	r2, [r7, #28]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	4413      	add	r3, r2
}
 8005776:	4618      	mov	r0, r3
 8005778:	3730      	adds	r7, #48	; 0x30
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}

0800577e <lwrb_read>:
 * \param[out]      data: Pointer to output memory to copy buffer data to
 * \param[in]       btr: Number of bytes to read
 * \return          Number of bytes read and copied to data array
 */
size_t
lwrb_read(lwrb_t* buff, void* data, size_t btr) {
 800577e:	b580      	push	{r7, lr}
 8005780:	b08c      	sub	sp, #48	; 0x30
 8005782:	af00      	add	r7, sp, #0
 8005784:	60f8      	str	r0, [r7, #12]
 8005786:	60b9      	str	r1, [r7, #8]
 8005788:	607a      	str	r2, [r7, #4]
    size_t tocopy, full, buff_r_ptr;
    uint8_t* d = data;
 800578a:	68bb      	ldr	r3, [r7, #8]
 800578c:	62bb      	str	r3, [r7, #40]	; 0x28

    if (!BUF_IS_VALID(buff) || data == NULL || btr == 0) {
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d00d      	beq.n	80057b0 <lwrb_read+0x32>
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d009      	beq.n	80057b0 <lwrb_read+0x32>
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d005      	beq.n	80057b0 <lwrb_read+0x32>
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d002      	beq.n	80057b0 <lwrb_read+0x32>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d101      	bne.n	80057b4 <lwrb_read+0x36>
        return 0;
 80057b0:	2300      	movs	r3, #0
 80057b2:	e060      	b.n	8005876 <lwrb_read+0xf8>
    }

    /* Calculate maximum number of bytes available to read */
    full = lwrb_get_full(buff);
 80057b4:	68f8      	ldr	r0, [r7, #12]
 80057b6:	f000 f8a3 	bl	8005900 <lwrb_get_full>
 80057ba:	6278      	str	r0, [r7, #36]	; 0x24
    btr = BUF_MIN(full, btr);
 80057bc:	687a      	ldr	r2, [r7, #4]
 80057be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057c0:	4293      	cmp	r3, r2
 80057c2:	bf28      	it	cs
 80057c4:	4613      	movcs	r3, r2
 80057c6:	607b      	str	r3, [r7, #4]
    if (btr == 0) {
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d101      	bne.n	80057d2 <lwrb_read+0x54>
        return 0;
 80057ce:	2300      	movs	r3, #0
 80057d0:	e051      	b.n	8005876 <lwrb_read+0xf8>
    }
    buff_r_ptr = LWRB_LOAD(buff->r, memory_order_acquire);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	3308      	adds	r3, #8
 80057d6:	623b      	str	r3, [r7, #32]
 80057d8:	6a3b      	ldr	r3, [r7, #32]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f3bf 8f5b 	dmb	ish
 80057e0:	617b      	str	r3, [r7, #20]
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* Step 1: Read data from linear part of buffer */
    tocopy = BUF_MIN(buff->size - buff_r_ptr, btr);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	685a      	ldr	r2, [r3, #4]
 80057ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057ec:	1ad3      	subs	r3, r2, r3
 80057ee:	687a      	ldr	r2, [r7, #4]
 80057f0:	4293      	cmp	r3, r2
 80057f2:	bf28      	it	cs
 80057f4:	4613      	movcs	r3, r2
 80057f6:	61fb      	str	r3, [r7, #28]
    BUF_MEMCPY(d, &buff->buff[buff_r_ptr], tocopy);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681a      	ldr	r2, [r3, #0]
 80057fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057fe:	4413      	add	r3, r2
 8005800:	69fa      	ldr	r2, [r7, #28]
 8005802:	4619      	mov	r1, r3
 8005804:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005806:	f001 f83b 	bl	8006880 <memcpy>
    buff_r_ptr += tocopy;
 800580a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800580c:	69fb      	ldr	r3, [r7, #28]
 800580e:	4413      	add	r3, r2
 8005810:	62fb      	str	r3, [r7, #44]	; 0x2c
    btr -= tocopy;
 8005812:	687a      	ldr	r2, [r7, #4]
 8005814:	69fb      	ldr	r3, [r7, #28]
 8005816:	1ad3      	subs	r3, r2, r3
 8005818:	607b      	str	r3, [r7, #4]

    /* Step 2: Read data from beginning of buffer (overflow part) */
    if (btr > 0) {
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d00a      	beq.n	8005836 <lwrb_read+0xb8>
        BUF_MEMCPY(&d[tocopy], buff->buff, btr);
 8005820:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005822:	69fb      	ldr	r3, [r7, #28]
 8005824:	18d0      	adds	r0, r2, r3
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	687a      	ldr	r2, [r7, #4]
 800582c:	4619      	mov	r1, r3
 800582e:	f001 f827 	bl	8006880 <memcpy>
        buff_r_ptr = btr;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	62fb      	str	r3, [r7, #44]	; 0x2c
    }

    /* Step 3: Check end of buffer */
    if (buff_r_ptr >= buff->size) {
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	685b      	ldr	r3, [r3, #4]
 800583a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800583c:	429a      	cmp	r2, r3
 800583e:	d301      	bcc.n	8005844 <lwrb_read+0xc6>
        buff_r_ptr = 0;
 8005840:	2300      	movs	r3, #0
 8005842:	62fb      	str	r3, [r7, #44]	; 0x2c

    /*
     * Write final value to the actual running variable.
     * This is to ensure no write operation can access intermediate data
     */
    LWRB_STORE(buff->r, buff_r_ptr, memory_order_release);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	3308      	adds	r3, #8
 8005848:	61bb      	str	r3, [r7, #24]
 800584a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800584c:	613b      	str	r3, [r7, #16]
 800584e:	693a      	ldr	r2, [r7, #16]
 8005850:	69bb      	ldr	r3, [r7, #24]
 8005852:	f3bf 8f5b 	dmb	ish
 8005856:	601a      	str	r2, [r3, #0]

    BUF_SEND_EVT(buff, LWRB_EVT_READ, tocopy + btr);
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	691b      	ldr	r3, [r3, #16]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d007      	beq.n	8005870 <lwrb_read+0xf2>
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	691b      	ldr	r3, [r3, #16]
 8005864:	69f9      	ldr	r1, [r7, #28]
 8005866:	687a      	ldr	r2, [r7, #4]
 8005868:	440a      	add	r2, r1
 800586a:	2100      	movs	r1, #0
 800586c:	68f8      	ldr	r0, [r7, #12]
 800586e:	4798      	blx	r3
    return tocopy + btr;
 8005870:	69fa      	ldr	r2, [r7, #28]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	4413      	add	r3, r2
}
 8005876:	4618      	mov	r0, r3
 8005878:	3730      	adds	r7, #48	; 0x30
 800587a:	46bd      	mov	sp, r7
 800587c:	bd80      	pop	{r7, pc}

0800587e <lwrb_get_free>:
 * \brief           Get available size in buffer for write operation
 * \param[in]       buff: Buffer handle
 * \return          Number of free bytes in memory
 */
size_t
lwrb_get_free(const lwrb_t* buff) {
 800587e:	b480      	push	{r7}
 8005880:	b08b      	sub	sp, #44	; 0x2c
 8005882:	af00      	add	r7, sp, #0
 8005884:	6078      	str	r0, [r7, #4]
    size_t size, w, r;

    if (!BUF_IS_VALID(buff)) {
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d007      	beq.n	800589c <lwrb_get_free+0x1e>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d003      	beq.n	800589c <lwrb_get_free+0x1e>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	685b      	ldr	r3, [r3, #4]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d101      	bne.n	80058a0 <lwrb_get_free+0x22>
        return 0;
 800589c:	2300      	movs	r3, #0
 800589e:	e029      	b.n	80058f4 <lwrb_get_free+0x76>
     * - buff->w pointer will not change by another process/interrupt because we are in write mode just now
     * - buff->r pointer may change by another process. If it gets changed after buff->r has been loaded to local variable,
     *    buffer will see "free size" less than it actually is. This is not a problem, application can
     *    always try again to write more data to remaining free memory that was read just during copy operation
     */
    w = LWRB_LOAD(buff->w, memory_order_relaxed);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	330c      	adds	r3, #12
 80058a4:	623b      	str	r3, [r7, #32]
 80058a6:	6a3b      	ldr	r3, [r7, #32]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	613b      	str	r3, [r7, #16]
 80058ac:	693b      	ldr	r3, [r7, #16]
 80058ae:	61fb      	str	r3, [r7, #28]
    r = LWRB_LOAD(buff->r, memory_order_relaxed);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	3308      	adds	r3, #8
 80058b4:	61bb      	str	r3, [r7, #24]
 80058b6:	69bb      	ldr	r3, [r7, #24]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	60fb      	str	r3, [r7, #12]
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	617b      	str	r3, [r7, #20]

    if (w == r) {
 80058c0:	69fa      	ldr	r2, [r7, #28]
 80058c2:	697b      	ldr	r3, [r7, #20]
 80058c4:	429a      	cmp	r2, r3
 80058c6:	d103      	bne.n	80058d0 <lwrb_get_free+0x52>
        size = buff->size;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	685b      	ldr	r3, [r3, #4]
 80058cc:	627b      	str	r3, [r7, #36]	; 0x24
 80058ce:	e00f      	b.n	80058f0 <lwrb_get_free+0x72>
    } else if (r > w) {
 80058d0:	697a      	ldr	r2, [r7, #20]
 80058d2:	69fb      	ldr	r3, [r7, #28]
 80058d4:	429a      	cmp	r2, r3
 80058d6:	d904      	bls.n	80058e2 <lwrb_get_free+0x64>
        size = r - w;
 80058d8:	697a      	ldr	r2, [r7, #20]
 80058da:	69fb      	ldr	r3, [r7, #28]
 80058dc:	1ad3      	subs	r3, r2, r3
 80058de:	627b      	str	r3, [r7, #36]	; 0x24
 80058e0:	e006      	b.n	80058f0 <lwrb_get_free+0x72>
    } else {
        size = buff->size - (w - r);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	685a      	ldr	r2, [r3, #4]
 80058e6:	6979      	ldr	r1, [r7, #20]
 80058e8:	69fb      	ldr	r3, [r7, #28]
 80058ea:	1acb      	subs	r3, r1, r3
 80058ec:	4413      	add	r3, r2
 80058ee:	627b      	str	r3, [r7, #36]	; 0x24
    }

    /* Buffer free size is always 1 less than actual size */
    return size - 1;
 80058f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058f2:	3b01      	subs	r3, #1
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	372c      	adds	r7, #44	; 0x2c
 80058f8:	46bd      	mov	sp, r7
 80058fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fe:	4770      	bx	lr

08005900 <lwrb_get_full>:
 * \brief           Get number of bytes currently available in buffer
 * \param[in]       buff: Buffer handle
 * \return          Number of bytes ready to be read
 */
size_t
lwrb_get_full(const lwrb_t* buff) {
 8005900:	b480      	push	{r7}
 8005902:	b08b      	sub	sp, #44	; 0x2c
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
    size_t size, w, r;

    if (!BUF_IS_VALID(buff)) {
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d007      	beq.n	800591e <lwrb_get_full+0x1e>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d003      	beq.n	800591e <lwrb_get_full+0x1e>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d101      	bne.n	8005922 <lwrb_get_full+0x22>
        return 0;
 800591e:	2300      	movs	r3, #0
 8005920:	e027      	b.n	8005972 <lwrb_get_full+0x72>
     * - buff->r pointer will not change by another process/interrupt because we are in read mode just now
     * - buff->w pointer may change by another process. If it gets changed after buff->w has been loaded to local variable,
     *    buffer will see "full size" less than it really is. This is not a problem, application can
     *    always try again to read more data from remaining full memory that was written just during copy operation
     */
    w = LWRB_LOAD(buff->w, memory_order_relaxed);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	330c      	adds	r3, #12
 8005926:	623b      	str	r3, [r7, #32]
 8005928:	6a3b      	ldr	r3, [r7, #32]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	613b      	str	r3, [r7, #16]
 800592e:	693b      	ldr	r3, [r7, #16]
 8005930:	61fb      	str	r3, [r7, #28]
    r = LWRB_LOAD(buff->r, memory_order_relaxed);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	3308      	adds	r3, #8
 8005936:	61bb      	str	r3, [r7, #24]
 8005938:	69bb      	ldr	r3, [r7, #24]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	60fb      	str	r3, [r7, #12]
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	617b      	str	r3, [r7, #20]

    if (w == r) {
 8005942:	69fa      	ldr	r2, [r7, #28]
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	429a      	cmp	r2, r3
 8005948:	d102      	bne.n	8005950 <lwrb_get_full+0x50>
        size = 0;
 800594a:	2300      	movs	r3, #0
 800594c:	627b      	str	r3, [r7, #36]	; 0x24
 800594e:	e00f      	b.n	8005970 <lwrb_get_full+0x70>
    } else if (w > r) {
 8005950:	69fa      	ldr	r2, [r7, #28]
 8005952:	697b      	ldr	r3, [r7, #20]
 8005954:	429a      	cmp	r2, r3
 8005956:	d904      	bls.n	8005962 <lwrb_get_full+0x62>
        size = w - r;
 8005958:	69fa      	ldr	r2, [r7, #28]
 800595a:	697b      	ldr	r3, [r7, #20]
 800595c:	1ad3      	subs	r3, r2, r3
 800595e:	627b      	str	r3, [r7, #36]	; 0x24
 8005960:	e006      	b.n	8005970 <lwrb_get_full+0x70>
    } else {
        size = buff->size - (r - w);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	685a      	ldr	r2, [r3, #4]
 8005966:	69f9      	ldr	r1, [r7, #28]
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	1acb      	subs	r3, r1, r3
 800596c:	4413      	add	r3, r2
 800596e:	627b      	str	r3, [r7, #36]	; 0x24
    }
    return size;
 8005970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005972:	4618      	mov	r0, r3
 8005974:	372c      	adds	r7, #44	; 0x2c
 8005976:	46bd      	mov	sp, r7
 8005978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597c:	4770      	bx	lr

0800597e <get_1>:
#else
#define NMBS_DEBUG_PRINT(...) (void) (0)
#endif


static uint8_t get_1(nmbs_t* nmbs) {
 800597e:	b480      	push	{r7}
 8005980:	b085      	sub	sp, #20
 8005982:	af00      	add	r7, sp, #0
 8005984:	6078      	str	r0, [r7, #4]
    uint8_t result = nmbs->msg.buf[nmbs->msg.buf_idx];
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	f8b3 3104 	ldrh.w	r3, [r3, #260]	; 0x104
 800598c:	461a      	mov	r2, r3
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	5c9b      	ldrb	r3, [r3, r2]
 8005992:	73fb      	strb	r3, [r7, #15]
    nmbs->msg.buf_idx++;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	f8b3 3104 	ldrh.w	r3, [r3, #260]	; 0x104
 800599a:	3301      	adds	r3, #1
 800599c:	b29a      	uxth	r2, r3
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
    return result;
 80059a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80059a6:	4618      	mov	r0, r3
 80059a8:	3714      	adds	r7, #20
 80059aa:	46bd      	mov	sp, r7
 80059ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b0:	4770      	bx	lr

080059b2 <put_1>:


static void put_1(nmbs_t* nmbs, uint8_t data) {
 80059b2:	b480      	push	{r7}
 80059b4:	b083      	sub	sp, #12
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	6078      	str	r0, [r7, #4]
 80059ba:	460b      	mov	r3, r1
 80059bc:	70fb      	strb	r3, [r7, #3]
    nmbs->msg.buf[nmbs->msg.buf_idx] = data;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	f8b3 3104 	ldrh.w	r3, [r3, #260]	; 0x104
 80059c4:	4619      	mov	r1, r3
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	78fa      	ldrb	r2, [r7, #3]
 80059ca:	545a      	strb	r2, [r3, r1]
    nmbs->msg.buf_idx++;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	f8b3 3104 	ldrh.w	r3, [r3, #260]	; 0x104
 80059d2:	3301      	adds	r3, #1
 80059d4:	b29a      	uxth	r2, r3
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
}
 80059dc:	bf00      	nop
 80059de:	370c      	adds	r7, #12
 80059e0:	46bd      	mov	sp, r7
 80059e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e6:	4770      	bx	lr

080059e8 <discard_1>:


static void discard_1(nmbs_t* nmbs) {
 80059e8:	b480      	push	{r7}
 80059ea:	b083      	sub	sp, #12
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
    nmbs->msg.buf_idx++;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	f8b3 3104 	ldrh.w	r3, [r3, #260]	; 0x104
 80059f6:	3301      	adds	r3, #1
 80059f8:	b29a      	uxth	r2, r3
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
}
 8005a00:	bf00      	nop
 8005a02:	370c      	adds	r7, #12
 8005a04:	46bd      	mov	sp, r7
 8005a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0a:	4770      	bx	lr

08005a0c <get_2>:


static uint16_t get_2(nmbs_t* nmbs) {
 8005a0c:	b480      	push	{r7}
 8005a0e:	b085      	sub	sp, #20
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
    uint16_t result =
            ((uint16_t) nmbs->msg.buf[nmbs->msg.buf_idx]) << 8 | (uint16_t) nmbs->msg.buf[nmbs->msg.buf_idx + 1];
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	f8b3 3104 	ldrh.w	r3, [r3, #260]	; 0x104
 8005a1a:	461a      	mov	r2, r3
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	5c9b      	ldrb	r3, [r3, r2]
 8005a20:	021b      	lsls	r3, r3, #8
 8005a22:	b21a      	sxth	r2, r3
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	f8b3 3104 	ldrh.w	r3, [r3, #260]	; 0x104
 8005a2a:	3301      	adds	r3, #1
 8005a2c:	6879      	ldr	r1, [r7, #4]
 8005a2e:	5ccb      	ldrb	r3, [r1, r3]
 8005a30:	b21b      	sxth	r3, r3
 8005a32:	4313      	orrs	r3, r2
 8005a34:	b21b      	sxth	r3, r3
    uint16_t result =
 8005a36:	81fb      	strh	r3, [r7, #14]
    nmbs->msg.buf_idx += 2;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	f8b3 3104 	ldrh.w	r3, [r3, #260]	; 0x104
 8005a3e:	3302      	adds	r3, #2
 8005a40:	b29a      	uxth	r2, r3
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
    return result;
 8005a48:	89fb      	ldrh	r3, [r7, #14]
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3714      	adds	r7, #20
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a54:	4770      	bx	lr

08005a56 <put_2>:


static void put_2(nmbs_t* nmbs, uint16_t data) {
 8005a56:	b480      	push	{r7}
 8005a58:	b083      	sub	sp, #12
 8005a5a:	af00      	add	r7, sp, #0
 8005a5c:	6078      	str	r0, [r7, #4]
 8005a5e:	460b      	mov	r3, r1
 8005a60:	807b      	strh	r3, [r7, #2]
    nmbs->msg.buf[nmbs->msg.buf_idx] = (uint8_t) ((data >> 8) & 0xFFU);
 8005a62:	887b      	ldrh	r3, [r7, #2]
 8005a64:	0a1b      	lsrs	r3, r3, #8
 8005a66:	b299      	uxth	r1, r3
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	f8b3 3104 	ldrh.w	r3, [r3, #260]	; 0x104
 8005a6e:	461a      	mov	r2, r3
 8005a70:	b2c9      	uxtb	r1, r1
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	5499      	strb	r1, [r3, r2]
    nmbs->msg.buf[nmbs->msg.buf_idx + 1] = (uint8_t) data;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	f8b3 3104 	ldrh.w	r3, [r3, #260]	; 0x104
 8005a7c:	3301      	adds	r3, #1
 8005a7e:	887a      	ldrh	r2, [r7, #2]
 8005a80:	b2d1      	uxtb	r1, r2
 8005a82:	687a      	ldr	r2, [r7, #4]
 8005a84:	54d1      	strb	r1, [r2, r3]
    nmbs->msg.buf_idx += 2;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	f8b3 3104 	ldrh.w	r3, [r3, #260]	; 0x104
 8005a8c:	3302      	adds	r3, #2
 8005a8e:	b29a      	uxth	r2, r3
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
}
 8005a96:	bf00      	nop
 8005a98:	370c      	adds	r7, #12
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa0:	4770      	bx	lr

08005aa2 <msg_buf_reset>:


static void msg_buf_reset(nmbs_t* nmbs) {
 8005aa2:	b480      	push	{r7}
 8005aa4:	b083      	sub	sp, #12
 8005aa6:	af00      	add	r7, sp, #0
 8005aa8:	6078      	str	r0, [r7, #4]
    nmbs->msg.buf_idx = 0;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2200      	movs	r2, #0
 8005aae:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
}
 8005ab2:	bf00      	nop
 8005ab4:	370c      	adds	r7, #12
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abc:	4770      	bx	lr

08005abe <msg_state_reset>:


static void msg_state_reset(nmbs_t* nmbs) {
 8005abe:	b580      	push	{r7, lr}
 8005ac0:	b082      	sub	sp, #8
 8005ac2:	af00      	add	r7, sp, #0
 8005ac4:	6078      	str	r0, [r7, #4]
    msg_buf_reset(nmbs);
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	f7ff ffeb 	bl	8005aa2 <msg_buf_reset>
    nmbs->msg.unit_id = 0;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106
    nmbs->msg.fc = 0;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
    nmbs->msg.transaction_id = 0;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	f8a3 2108 	strh.w	r2, [r3, #264]	; 0x108
    nmbs->msg.broadcast = false;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
    nmbs->msg.ignored = 0;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2200      	movs	r2, #0
 8005af0:	f883 210b 	strb.w	r2, [r3, #267]	; 0x10b
}
 8005af4:	bf00      	nop
 8005af6:	3708      	adds	r7, #8
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}

08005afc <msg_state_req>:


#ifndef NMBS_CLIENT_DISABLED
static void msg_state_req(nmbs_t* nmbs, uint8_t fc) {
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b082      	sub	sp, #8
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
 8005b04:	460b      	mov	r3, r1
 8005b06:	70fb      	strb	r3, [r7, #3]
    if (nmbs->current_tid == UINT16_MAX)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	f8b3 314a 	ldrh.w	r3, [r3, #330]	; 0x14a
 8005b0e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d104      	bne.n	8005b20 <msg_state_req+0x24>
        nmbs->current_tid = 1;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2201      	movs	r2, #1
 8005b1a:	f8a3 214a 	strh.w	r2, [r3, #330]	; 0x14a
 8005b1e:	e007      	b.n	8005b30 <msg_state_req+0x34>
    else
        nmbs->current_tid++;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	f8b3 314a 	ldrh.w	r3, [r3, #330]	; 0x14a
 8005b26:	3301      	adds	r3, #1
 8005b28:	b29a      	uxth	r2, r3
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	f8a3 214a 	strh.w	r2, [r3, #330]	; 0x14a

    msg_state_reset(nmbs);
 8005b30:	6878      	ldr	r0, [r7, #4]
 8005b32:	f7ff ffc4 	bl	8005abe <msg_state_reset>
    nmbs->msg.unit_id = nmbs->dest_address_rtu;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	f893 2149 	ldrb.w	r2, [r3, #329]	; 0x149
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106
    nmbs->msg.fc = fc;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	78fa      	ldrb	r2, [r7, #3]
 8005b46:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
    nmbs->msg.transaction_id = nmbs->current_tid;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	f8b3 214a 	ldrh.w	r2, [r3, #330]	; 0x14a
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	f8a3 2108 	strh.w	r2, [r3, #264]	; 0x108
    if (nmbs->msg.unit_id == 0 && nmbs->platform.transport == NMBS_TRANSPORT_RTU)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d108      	bne.n	8005b72 <msg_state_req+0x76>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	f893 3138 	ldrb.w	r3, [r3, #312]	; 0x138
 8005b66:	2b01      	cmp	r3, #1
 8005b68:	d103      	bne.n	8005b72 <msg_state_req+0x76>
        nmbs->msg.broadcast = true;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2201      	movs	r2, #1
 8005b6e:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
}
 8005b72:	bf00      	nop
 8005b74:	3708      	adds	r7, #8
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}

08005b7a <nmbs_create>:
#endif


int nmbs_create(nmbs_t* nmbs, const nmbs_platform_conf* platform_conf) {
 8005b7a:	b590      	push	{r4, r7, lr}
 8005b7c:	b083      	sub	sp, #12
 8005b7e:	af00      	add	r7, sp, #0
 8005b80:	6078      	str	r0, [r7, #4]
 8005b82:	6039      	str	r1, [r7, #0]
    if (!nmbs)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d102      	bne.n	8005b90 <nmbs_create+0x16>
        return NMBS_ERROR_INVALID_ARGUMENT;
 8005b8a:	f04f 33ff 	mov.w	r3, #4294967295
 8005b8e:	e034      	b.n	8005bfa <nmbs_create+0x80>

    memset(nmbs, 0, sizeof(nmbs_t));
 8005b90:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 8005b94:	2100      	movs	r1, #0
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	f000 fe80 	bl	800689c <memset>

    nmbs->byte_timeout_ms = -1;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	f04f 32ff 	mov.w	r2, #4294967295
 8005ba2:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
    nmbs->read_timeout_ms = -1;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	f04f 32ff 	mov.w	r2, #4294967295
 8005bac:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134

    if (!platform_conf)
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d102      	bne.n	8005bbc <nmbs_create+0x42>
        return NMBS_ERROR_INVALID_ARGUMENT;
 8005bb6:	f04f 33ff 	mov.w	r3, #4294967295
 8005bba:	e01e      	b.n	8005bfa <nmbs_create+0x80>

    if (platform_conf->transport != NMBS_TRANSPORT_RTU && platform_conf->transport != NMBS_TRANSPORT_TCP)
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	781b      	ldrb	r3, [r3, #0]
 8005bc0:	2b01      	cmp	r3, #1
 8005bc2:	d006      	beq.n	8005bd2 <nmbs_create+0x58>
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	781b      	ldrb	r3, [r3, #0]
 8005bc8:	2b02      	cmp	r3, #2
 8005bca:	d002      	beq.n	8005bd2 <nmbs_create+0x58>
        return NMBS_ERROR_INVALID_ARGUMENT;
 8005bcc:	f04f 33ff 	mov.w	r3, #4294967295
 8005bd0:	e013      	b.n	8005bfa <nmbs_create+0x80>

    if (!platform_conf->read || !platform_conf->write)
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d003      	beq.n	8005be2 <nmbs_create+0x68>
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	689b      	ldr	r3, [r3, #8]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d102      	bne.n	8005be8 <nmbs_create+0x6e>
        return NMBS_ERROR_INVALID_ARGUMENT;
 8005be2:	f04f 33ff 	mov.w	r3, #4294967295
 8005be6:	e008      	b.n	8005bfa <nmbs_create+0x80>

    nmbs->platform = *platform_conf;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	683a      	ldr	r2, [r7, #0]
 8005bec:	f503 749c 	add.w	r4, r3, #312	; 0x138
 8005bf0:	4613      	mov	r3, r2
 8005bf2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005bf4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    return NMBS_ERROR_NONE;
 8005bf8:	2300      	movs	r3, #0
}
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	370c      	adds	r7, #12
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bd90      	pop	{r4, r7, pc}

08005c02 <nmbs_set_read_timeout>:


void nmbs_set_read_timeout(nmbs_t* nmbs, int32_t timeout_ms) {
 8005c02:	b480      	push	{r7}
 8005c04:	b083      	sub	sp, #12
 8005c06:	af00      	add	r7, sp, #0
 8005c08:	6078      	str	r0, [r7, #4]
 8005c0a:	6039      	str	r1, [r7, #0]
    nmbs->read_timeout_ms = timeout_ms;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	683a      	ldr	r2, [r7, #0]
 8005c10:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
}
 8005c14:	bf00      	nop
 8005c16:	370c      	adds	r7, #12
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1e:	4770      	bx	lr

08005c20 <nmbs_set_byte_timeout>:


void nmbs_set_byte_timeout(nmbs_t* nmbs, int32_t timeout_ms) {
 8005c20:	b480      	push	{r7}
 8005c22:	b083      	sub	sp, #12
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
 8005c28:	6039      	str	r1, [r7, #0]
    nmbs->byte_timeout_ms = timeout_ms;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	683a      	ldr	r2, [r7, #0]
 8005c2e:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
}
 8005c32:	bf00      	nop
 8005c34:	370c      	adds	r7, #12
 8005c36:	46bd      	mov	sp, r7
 8005c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3c:	4770      	bx	lr

08005c3e <nmbs_set_destination_rtu_address>:


void nmbs_set_destination_rtu_address(nmbs_t* nmbs, uint8_t address) {
 8005c3e:	b480      	push	{r7}
 8005c40:	b083      	sub	sp, #12
 8005c42:	af00      	add	r7, sp, #0
 8005c44:	6078      	str	r0, [r7, #4]
 8005c46:	460b      	mov	r3, r1
 8005c48:	70fb      	strb	r3, [r7, #3]
    nmbs->dest_address_rtu = address;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	78fa      	ldrb	r2, [r7, #3]
 8005c4e:	f883 2149 	strb.w	r2, [r3, #329]	; 0x149
}
 8005c52:	bf00      	nop
 8005c54:	370c      	adds	r7, #12
 8005c56:	46bd      	mov	sp, r7
 8005c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5c:	4770      	bx	lr

08005c5e <nmbs_crc_calc>:
void nmbs_set_platform_arg(nmbs_t* nmbs, void* arg) {
    nmbs->platform.arg = arg;
}


uint16_t nmbs_crc_calc(const uint8_t* data, uint32_t length) {
 8005c5e:	b480      	push	{r7}
 8005c60:	b087      	sub	sp, #28
 8005c62:	af00      	add	r7, sp, #0
 8005c64:	6078      	str	r0, [r7, #4]
 8005c66:	6039      	str	r1, [r7, #0]
    uint16_t crc = 0xFFFF;
 8005c68:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005c6c:	82fb      	strh	r3, [r7, #22]
    for (uint32_t i = 0; i < length; i++) {
 8005c6e:	2300      	movs	r3, #0
 8005c70:	613b      	str	r3, [r7, #16]
 8005c72:	e026      	b.n	8005cc2 <nmbs_crc_calc+0x64>
        crc ^= (uint16_t) data[i];
 8005c74:	687a      	ldr	r2, [r7, #4]
 8005c76:	693b      	ldr	r3, [r7, #16]
 8005c78:	4413      	add	r3, r2
 8005c7a:	781b      	ldrb	r3, [r3, #0]
 8005c7c:	b29a      	uxth	r2, r3
 8005c7e:	8afb      	ldrh	r3, [r7, #22]
 8005c80:	4053      	eors	r3, r2
 8005c82:	82fb      	strh	r3, [r7, #22]
        for (int j = 8; j != 0; j--) {
 8005c84:	2308      	movs	r3, #8
 8005c86:	60fb      	str	r3, [r7, #12]
 8005c88:	e015      	b.n	8005cb6 <nmbs_crc_calc+0x58>
            if ((crc & 0x0001) != 0) {
 8005c8a:	8afb      	ldrh	r3, [r7, #22]
 8005c8c:	f003 0301 	and.w	r3, r3, #1
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d00a      	beq.n	8005caa <nmbs_crc_calc+0x4c>
                crc >>= 1;
 8005c94:	8afb      	ldrh	r3, [r7, #22]
 8005c96:	085b      	lsrs	r3, r3, #1
 8005c98:	82fb      	strh	r3, [r7, #22]
                crc ^= 0xA001;
 8005c9a:	8afb      	ldrh	r3, [r7, #22]
 8005c9c:	f483 43bf 	eor.w	r3, r3, #24448	; 0x5f80
 8005ca0:	f083 037e 	eor.w	r3, r3, #126	; 0x7e
 8005ca4:	43db      	mvns	r3, r3
 8005ca6:	82fb      	strh	r3, [r7, #22]
 8005ca8:	e002      	b.n	8005cb0 <nmbs_crc_calc+0x52>
            }
            else
                crc >>= 1;
 8005caa:	8afb      	ldrh	r3, [r7, #22]
 8005cac:	085b      	lsrs	r3, r3, #1
 8005cae:	82fb      	strh	r3, [r7, #22]
        for (int j = 8; j != 0; j--) {
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	3b01      	subs	r3, #1
 8005cb4:	60fb      	str	r3, [r7, #12]
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d1e6      	bne.n	8005c8a <nmbs_crc_calc+0x2c>
    for (uint32_t i = 0; i < length; i++) {
 8005cbc:	693b      	ldr	r3, [r7, #16]
 8005cbe:	3301      	adds	r3, #1
 8005cc0:	613b      	str	r3, [r7, #16]
 8005cc2:	693a      	ldr	r2, [r7, #16]
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	429a      	cmp	r2, r3
 8005cc8:	d3d4      	bcc.n	8005c74 <nmbs_crc_calc+0x16>
        }
    }

    return (uint16_t) (crc << 8) | (uint16_t) (crc >> 8);
 8005cca:	8afb      	ldrh	r3, [r7, #22]
 8005ccc:	ba5b      	rev16	r3, r3
 8005cce:	b29b      	uxth	r3, r3
}
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	371c      	adds	r7, #28
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cda:	4770      	bx	lr

08005cdc <recv>:


static nmbs_error recv(nmbs_t* nmbs, uint16_t count) {
 8005cdc:	b590      	push	{r4, r7, lr}
 8005cde:	b085      	sub	sp, #20
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
 8005ce4:	460b      	mov	r3, r1
 8005ce6:	807b      	strh	r3, [r7, #2]
    int32_t ret =
            nmbs->platform.read(nmbs->msg.buf + nmbs->msg.buf_idx, count, nmbs->byte_timeout_ms, nmbs->platform.arg);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	f8d3 413c 	ldr.w	r4, [r3, #316]	; 0x13c
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	687a      	ldr	r2, [r7, #4]
 8005cf2:	f8b2 2104 	ldrh.w	r2, [r2, #260]	; 0x104
 8005cf6:	1898      	adds	r0, r3, r2
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 8005d04:	8879      	ldrh	r1, [r7, #2]
 8005d06:	47a0      	blx	r4
 8005d08:	60f8      	str	r0, [r7, #12]

    if (ret == count)
 8005d0a:	887b      	ldrh	r3, [r7, #2]
 8005d0c:	68fa      	ldr	r2, [r7, #12]
 8005d0e:	429a      	cmp	r2, r3
 8005d10:	d101      	bne.n	8005d16 <recv+0x3a>
        return NMBS_ERROR_NONE;
 8005d12:	2300      	movs	r3, #0
 8005d14:	e00e      	b.n	8005d34 <recv+0x58>

    if (ret < count) {
 8005d16:	887b      	ldrh	r3, [r7, #2]
 8005d18:	68fa      	ldr	r2, [r7, #12]
 8005d1a:	429a      	cmp	r2, r3
 8005d1c:	da08      	bge.n	8005d30 <recv+0x54>
        if (ret < 0)
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	da02      	bge.n	8005d2a <recv+0x4e>
            return NMBS_ERROR_TRANSPORT;
 8005d24:	f06f 0303 	mvn.w	r3, #3
 8005d28:	e004      	b.n	8005d34 <recv+0x58>

        return NMBS_ERROR_TIMEOUT;
 8005d2a:	f06f 0302 	mvn.w	r3, #2
 8005d2e:	e001      	b.n	8005d34 <recv+0x58>
    }

    return NMBS_ERROR_TRANSPORT;
 8005d30:	f06f 0303 	mvn.w	r3, #3
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	3714      	adds	r7, #20
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	bd90      	pop	{r4, r7, pc}

08005d3c <send>:


static nmbs_error send(nmbs_t* nmbs, uint16_t count) {
 8005d3c:	b590      	push	{r4, r7, lr}
 8005d3e:	b085      	sub	sp, #20
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
 8005d44:	460b      	mov	r3, r1
 8005d46:	807b      	strh	r3, [r7, #2]
    int32_t ret = nmbs->platform.write(nmbs->msg.buf, count, nmbs->byte_timeout_ms, nmbs->platform.arg);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	f8d3 4140 	ldr.w	r4, [r3, #320]	; 0x140
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 8005d5c:	8879      	ldrh	r1, [r7, #2]
 8005d5e:	47a0      	blx	r4
 8005d60:	60f8      	str	r0, [r7, #12]

    if (ret == count)
 8005d62:	887b      	ldrh	r3, [r7, #2]
 8005d64:	68fa      	ldr	r2, [r7, #12]
 8005d66:	429a      	cmp	r2, r3
 8005d68:	d101      	bne.n	8005d6e <send+0x32>
        return NMBS_ERROR_NONE;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	e00e      	b.n	8005d8c <send+0x50>

    if (ret < count) {
 8005d6e:	887b      	ldrh	r3, [r7, #2]
 8005d70:	68fa      	ldr	r2, [r7, #12]
 8005d72:	429a      	cmp	r2, r3
 8005d74:	da08      	bge.n	8005d88 <send+0x4c>
        if (ret < 0)
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	da02      	bge.n	8005d82 <send+0x46>
            return NMBS_ERROR_TRANSPORT;
 8005d7c:	f06f 0303 	mvn.w	r3, #3
 8005d80:	e004      	b.n	8005d8c <send+0x50>

        return NMBS_ERROR_TIMEOUT;
 8005d82:	f06f 0302 	mvn.w	r3, #2
 8005d86:	e001      	b.n	8005d8c <send+0x50>
    }

    return NMBS_ERROR_TRANSPORT;
 8005d88:	f06f 0303 	mvn.w	r3, #3
}
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	3714      	adds	r7, #20
 8005d90:	46bd      	mov	sp, r7
 8005d92:	bd90      	pop	{r4, r7, pc}

08005d94 <recv_msg_footer>:


static nmbs_error recv_msg_footer(nmbs_t* nmbs) {
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b084      	sub	sp, #16
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
    NMBS_DEBUG_PRINT("\n");

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	f893 3138 	ldrb.w	r3, [r3, #312]	; 0x138
 8005da2:	2b01      	cmp	r3, #1
 8005da4:	d122      	bne.n	8005dec <recv_msg_footer+0x58>
        uint16_t crc = nmbs_crc_calc(nmbs->msg.buf, nmbs->msg.buf_idx);
 8005da6:	687a      	ldr	r2, [r7, #4]
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	f8b3 3104 	ldrh.w	r3, [r3, #260]	; 0x104
 8005dae:	4619      	mov	r1, r3
 8005db0:	4610      	mov	r0, r2
 8005db2:	f7ff ff54 	bl	8005c5e <nmbs_crc_calc>
 8005db6:	4603      	mov	r3, r0
 8005db8:	81fb      	strh	r3, [r7, #14]

        nmbs_error err = recv(nmbs, 2);
 8005dba:	2102      	movs	r1, #2
 8005dbc:	6878      	ldr	r0, [r7, #4]
 8005dbe:	f7ff ff8d 	bl	8005cdc <recv>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	737b      	strb	r3, [r7, #13]
        if (err != NMBS_ERROR_NONE)
 8005dc6:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d002      	beq.n	8005dd4 <recv_msg_footer+0x40>
            return err;
 8005dce:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8005dd2:	e00c      	b.n	8005dee <recv_msg_footer+0x5a>

        uint16_t recv_crc = get_2(nmbs);
 8005dd4:	6878      	ldr	r0, [r7, #4]
 8005dd6:	f7ff fe19 	bl	8005a0c <get_2>
 8005dda:	4603      	mov	r3, r0
 8005ddc:	817b      	strh	r3, [r7, #10]

        if (recv_crc != crc)
 8005dde:	897a      	ldrh	r2, [r7, #10]
 8005de0:	89fb      	ldrh	r3, [r7, #14]
 8005de2:	429a      	cmp	r2, r3
 8005de4:	d002      	beq.n	8005dec <recv_msg_footer+0x58>
            return NMBS_ERROR_CRC;
 8005de6:	f06f 0304 	mvn.w	r3, #4
 8005dea:	e000      	b.n	8005dee <recv_msg_footer+0x5a>
    }

    return NMBS_ERROR_NONE;
 8005dec:	2300      	movs	r3, #0
}
 8005dee:	4618      	mov	r0, r3
 8005df0:	3710      	adds	r7, #16
 8005df2:	46bd      	mov	sp, r7
 8005df4:	bd80      	pop	{r7, pc}

08005df6 <recv_msg_header>:


static nmbs_error recv_msg_header(nmbs_t* nmbs, bool* first_byte_received) {
 8005df6:	b580      	push	{r7, lr}
 8005df8:	b086      	sub	sp, #24
 8005dfa:	af00      	add	r7, sp, #0
 8005dfc:	6078      	str	r0, [r7, #4]
 8005dfe:	6039      	str	r1, [r7, #0]
    // We wait for the read timeout here, just for the first message byte
    int32_t old_byte_timeout = nmbs->byte_timeout_ms;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 8005e06:	617b      	str	r3, [r7, #20]
    nmbs->byte_timeout_ms = nmbs->read_timeout_ms;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	f8d3 2134 	ldr.w	r2, [r3, #308]	; 0x134
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130

    msg_state_reset(nmbs);
 8005e14:	6878      	ldr	r0, [r7, #4]
 8005e16:	f7ff fe52 	bl	8005abe <msg_state_reset>

    *first_byte_received = false;
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	701a      	strb	r2, [r3, #0]

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	f893 3138 	ldrb.w	r3, [r3, #312]	; 0x138
 8005e26:	2b01      	cmp	r3, #1
 8005e28:	d131      	bne.n	8005e8e <recv_msg_header+0x98>
        nmbs_error err = recv(nmbs, 1);
 8005e2a:	2101      	movs	r1, #1
 8005e2c:	6878      	ldr	r0, [r7, #4]
 8005e2e:	f7ff ff55 	bl	8005cdc <recv>
 8005e32:	4603      	mov	r3, r0
 8005e34:	737b      	strb	r3, [r7, #13]

        nmbs->byte_timeout_ms = old_byte_timeout;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	697a      	ldr	r2, [r7, #20]
 8005e3a:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130

        if (err != NMBS_ERROR_NONE)
 8005e3e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d002      	beq.n	8005e4c <recv_msg_header+0x56>
            return err;
 8005e46:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8005e4a:	e07b      	b.n	8005f44 <recv_msg_header+0x14e>

        *first_byte_received = true;
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	2201      	movs	r2, #1
 8005e50:	701a      	strb	r2, [r3, #0]

        nmbs->msg.unit_id = get_1(nmbs);
 8005e52:	6878      	ldr	r0, [r7, #4]
 8005e54:	f7ff fd93 	bl	800597e <get_1>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	461a      	mov	r2, r3
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106

        err = recv(nmbs, 1);
 8005e62:	2101      	movs	r1, #1
 8005e64:	6878      	ldr	r0, [r7, #4]
 8005e66:	f7ff ff39 	bl	8005cdc <recv>
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	737b      	strb	r3, [r7, #13]
        if (err != NMBS_ERROR_NONE)
 8005e6e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d002      	beq.n	8005e7c <recv_msg_header+0x86>
            return err;
 8005e76:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8005e7a:	e063      	b.n	8005f44 <recv_msg_header+0x14e>

        nmbs->msg.fc = get_1(nmbs);
 8005e7c:	6878      	ldr	r0, [r7, #4]
 8005e7e:	f7ff fd7e 	bl	800597e <get_1>
 8005e82:	4603      	mov	r3, r0
 8005e84:	461a      	mov	r2, r3
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
 8005e8c:	e059      	b.n	8005f42 <recv_msg_header+0x14c>
    }
    else if (nmbs->platform.transport == NMBS_TRANSPORT_TCP) {
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	f893 3138 	ldrb.w	r3, [r3, #312]	; 0x138
 8005e94:	2b02      	cmp	r3, #2
 8005e96:	d154      	bne.n	8005f42 <recv_msg_header+0x14c>
        nmbs_error err = recv(nmbs, 1);
 8005e98:	2101      	movs	r1, #1
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f7ff ff1e 	bl	8005cdc <recv>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	74fb      	strb	r3, [r7, #19]

        nmbs->byte_timeout_ms = old_byte_timeout;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	697a      	ldr	r2, [r7, #20]
 8005ea8:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130

        if (err != NMBS_ERROR_NONE)
 8005eac:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d002      	beq.n	8005eba <recv_msg_header+0xc4>
            return err;
 8005eb4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8005eb8:	e044      	b.n	8005f44 <recv_msg_header+0x14e>

        *first_byte_received = true;
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	2201      	movs	r2, #1
 8005ebe:	701a      	strb	r2, [r3, #0]

        // Advance buf_idx
        discard_1(nmbs);
 8005ec0:	6878      	ldr	r0, [r7, #4]
 8005ec2:	f7ff fd91 	bl	80059e8 <discard_1>

        err = recv(nmbs, 7);
 8005ec6:	2107      	movs	r1, #7
 8005ec8:	6878      	ldr	r0, [r7, #4]
 8005eca:	f7ff ff07 	bl	8005cdc <recv>
 8005ece:	4603      	mov	r3, r0
 8005ed0:	74fb      	strb	r3, [r7, #19]
        if (err != NMBS_ERROR_NONE)
 8005ed2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d002      	beq.n	8005ee0 <recv_msg_header+0xea>
            return err;
 8005eda:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8005ede:	e031      	b.n	8005f44 <recv_msg_header+0x14e>

        // Starting over
        msg_buf_reset(nmbs);
 8005ee0:	6878      	ldr	r0, [r7, #4]
 8005ee2:	f7ff fdde 	bl	8005aa2 <msg_buf_reset>

        nmbs->msg.transaction_id = get_2(nmbs);
 8005ee6:	6878      	ldr	r0, [r7, #4]
 8005ee8:	f7ff fd90 	bl	8005a0c <get_2>
 8005eec:	4603      	mov	r3, r0
 8005eee:	461a      	mov	r2, r3
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	f8a3 2108 	strh.w	r2, [r3, #264]	; 0x108
        uint16_t protocol_id = get_2(nmbs);
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	f7ff fd88 	bl	8005a0c <get_2>
 8005efc:	4603      	mov	r3, r0
 8005efe:	823b      	strh	r3, [r7, #16]
        uint16_t length = get_2(nmbs);    // We should actually check the length of the request against this value
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	f7ff fd83 	bl	8005a0c <get_2>
 8005f06:	4603      	mov	r3, r0
 8005f08:	81fb      	strh	r3, [r7, #14]
        nmbs->msg.unit_id = get_1(nmbs);
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	f7ff fd37 	bl	800597e <get_1>
 8005f10:	4603      	mov	r3, r0
 8005f12:	461a      	mov	r2, r3
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106
        nmbs->msg.fc = get_1(nmbs);
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	f7ff fd2f 	bl	800597e <get_1>
 8005f20:	4603      	mov	r3, r0
 8005f22:	461a      	mov	r2, r3
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107

        if (protocol_id != 0)
 8005f2a:	8a3b      	ldrh	r3, [r7, #16]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d002      	beq.n	8005f36 <recv_msg_header+0x140>
            return NMBS_ERROR_INVALID_TCP_MBAP;
 8005f30:	f06f 0305 	mvn.w	r3, #5
 8005f34:	e006      	b.n	8005f44 <recv_msg_header+0x14e>

        if (length > 255)
 8005f36:	89fb      	ldrh	r3, [r7, #14]
 8005f38:	2bff      	cmp	r3, #255	; 0xff
 8005f3a:	d902      	bls.n	8005f42 <recv_msg_header+0x14c>
            return NMBS_ERROR_INVALID_TCP_MBAP;
 8005f3c:	f06f 0305 	mvn.w	r3, #5
 8005f40:	e000      	b.n	8005f44 <recv_msg_header+0x14e>
    }

    return NMBS_ERROR_NONE;
 8005f42:	2300      	movs	r3, #0
}
 8005f44:	4618      	mov	r0, r3
 8005f46:	3718      	adds	r7, #24
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	bd80      	pop	{r7, pc}

08005f4c <put_msg_header>:


static void put_msg_header(nmbs_t* nmbs, uint16_t data_length) {
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b082      	sub	sp, #8
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
 8005f54:	460b      	mov	r3, r1
 8005f56:	807b      	strh	r3, [r7, #2]
    msg_buf_reset(nmbs);
 8005f58:	6878      	ldr	r0, [r7, #4]
 8005f5a:	f7ff fda2 	bl	8005aa2 <msg_buf_reset>

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	f893 3138 	ldrb.w	r3, [r3, #312]	; 0x138
 8005f64:	2b01      	cmp	r3, #1
 8005f66:	d107      	bne.n	8005f78 <put_msg_header+0x2c>
        put_1(nmbs, nmbs->msg.unit_id);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 8005f6e:	4619      	mov	r1, r3
 8005f70:	6878      	ldr	r0, [r7, #4]
 8005f72:	f7ff fd1e 	bl	80059b2 <put_1>
 8005f76:	e01d      	b.n	8005fb4 <put_msg_header+0x68>
    }
    else if (nmbs->platform.transport == NMBS_TRANSPORT_TCP) {
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	f893 3138 	ldrb.w	r3, [r3, #312]	; 0x138
 8005f7e:	2b02      	cmp	r3, #2
 8005f80:	d118      	bne.n	8005fb4 <put_msg_header+0x68>
        put_2(nmbs, nmbs->msg.transaction_id);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	f8b3 3108 	ldrh.w	r3, [r3, #264]	; 0x108
 8005f88:	4619      	mov	r1, r3
 8005f8a:	6878      	ldr	r0, [r7, #4]
 8005f8c:	f7ff fd63 	bl	8005a56 <put_2>
        put_2(nmbs, 0);
 8005f90:	2100      	movs	r1, #0
 8005f92:	6878      	ldr	r0, [r7, #4]
 8005f94:	f7ff fd5f 	bl	8005a56 <put_2>
        put_2(nmbs, (uint16_t) (1 + 1 + data_length));
 8005f98:	887b      	ldrh	r3, [r7, #2]
 8005f9a:	3302      	adds	r3, #2
 8005f9c:	b29b      	uxth	r3, r3
 8005f9e:	4619      	mov	r1, r3
 8005fa0:	6878      	ldr	r0, [r7, #4]
 8005fa2:	f7ff fd58 	bl	8005a56 <put_2>
        put_1(nmbs, nmbs->msg.unit_id);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 8005fac:	4619      	mov	r1, r3
 8005fae:	6878      	ldr	r0, [r7, #4]
 8005fb0:	f7ff fcff 	bl	80059b2 <put_1>
    }

    put_1(nmbs, nmbs->msg.fc);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	f893 3107 	ldrb.w	r3, [r3, #263]	; 0x107
 8005fba:	4619      	mov	r1, r3
 8005fbc:	6878      	ldr	r0, [r7, #4]
 8005fbe:	f7ff fcf8 	bl	80059b2 <put_1>
}
 8005fc2:	bf00      	nop
 8005fc4:	3708      	adds	r7, #8
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bd80      	pop	{r7, pc}

08005fca <send_msg>:


static nmbs_error send_msg(nmbs_t* nmbs) {
 8005fca:	b580      	push	{r7, lr}
 8005fcc:	b084      	sub	sp, #16
 8005fce:	af00      	add	r7, sp, #0
 8005fd0:	6078      	str	r0, [r7, #4]
    NMBS_DEBUG_PRINT("\n");

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	f893 3138 	ldrb.w	r3, [r3, #312]	; 0x138
 8005fd8:	2b01      	cmp	r3, #1
 8005fda:	d10e      	bne.n	8005ffa <send_msg+0x30>
        uint16_t crc = nmbs_crc_calc(nmbs->msg.buf, nmbs->msg.buf_idx);
 8005fdc:	687a      	ldr	r2, [r7, #4]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	f8b3 3104 	ldrh.w	r3, [r3, #260]	; 0x104
 8005fe4:	4619      	mov	r1, r3
 8005fe6:	4610      	mov	r0, r2
 8005fe8:	f7ff fe39 	bl	8005c5e <nmbs_crc_calc>
 8005fec:	4603      	mov	r3, r0
 8005fee:	81fb      	strh	r3, [r7, #14]
        put_2(nmbs, crc);
 8005ff0:	89fb      	ldrh	r3, [r7, #14]
 8005ff2:	4619      	mov	r1, r3
 8005ff4:	6878      	ldr	r0, [r7, #4]
 8005ff6:	f7ff fd2e 	bl	8005a56 <put_2>
    }

    nmbs_error err = send(nmbs, nmbs->msg.buf_idx);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	f8b3 3104 	ldrh.w	r3, [r3, #260]	; 0x104
 8006000:	4619      	mov	r1, r3
 8006002:	6878      	ldr	r0, [r7, #4]
 8006004:	f7ff fe9a 	bl	8005d3c <send>
 8006008:	4603      	mov	r3, r0
 800600a:	737b      	strb	r3, [r7, #13]

    return err;
 800600c:	f997 300d 	ldrsb.w	r3, [r7, #13]
}
 8006010:	4618      	mov	r0, r3
 8006012:	3710      	adds	r7, #16
 8006014:	46bd      	mov	sp, r7
 8006016:	bd80      	pop	{r7, pc}

08006018 <recv_res_header>:
}
#endif


#ifndef NMBS_CLIENT_DISABLED
static nmbs_error recv_res_header(nmbs_t* nmbs) {
 8006018:	b580      	push	{r7, lr}
 800601a:	b084      	sub	sp, #16
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
    uint16_t req_transaction_id = nmbs->msg.transaction_id;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	f8b3 3108 	ldrh.w	r3, [r3, #264]	; 0x108
 8006026:	81fb      	strh	r3, [r7, #14]
    uint8_t req_unit_id = nmbs->msg.unit_id;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 800602e:	737b      	strb	r3, [r7, #13]
    uint8_t req_fc = nmbs->msg.fc;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	f893 3107 	ldrb.w	r3, [r3, #263]	; 0x107
 8006036:	733b      	strb	r3, [r7, #12]

    bool first_byte_received;
    nmbs_error err = recv_msg_header(nmbs, &first_byte_received);
 8006038:	f107 0309 	add.w	r3, r7, #9
 800603c:	4619      	mov	r1, r3
 800603e:	6878      	ldr	r0, [r7, #4]
 8006040:	f7ff fed9 	bl	8005df6 <recv_msg_header>
 8006044:	4603      	mov	r3, r0
 8006046:	72fb      	strb	r3, [r7, #11]
    if (err != NMBS_ERROR_NONE)
 8006048:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800604c:	2b00      	cmp	r3, #0
 800604e:	d002      	beq.n	8006056 <recv_res_header+0x3e>
        return err;
 8006050:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8006054:	e052      	b.n	80060fc <recv_res_header+0xe4>

    if (nmbs->platform.transport == NMBS_TRANSPORT_TCP) {
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	f893 3138 	ldrb.w	r3, [r3, #312]	; 0x138
 800605c:	2b02      	cmp	r3, #2
 800605e:	d108      	bne.n	8006072 <recv_res_header+0x5a>
        if (nmbs->msg.transaction_id != req_transaction_id)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	f8b3 3108 	ldrh.w	r3, [r3, #264]	; 0x108
 8006066:	89fa      	ldrh	r2, [r7, #14]
 8006068:	429a      	cmp	r2, r3
 800606a:	d002      	beq.n	8006072 <recv_res_header+0x5a>
            return NMBS_ERROR_INVALID_TCP_MBAP;
 800606c:	f06f 0305 	mvn.w	r3, #5
 8006070:	e044      	b.n	80060fc <recv_res_header+0xe4>
    }

    if (nmbs->msg.unit_id != req_unit_id)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 8006078:	7b7a      	ldrb	r2, [r7, #13]
 800607a:	429a      	cmp	r2, r3
 800607c:	d002      	beq.n	8006084 <recv_res_header+0x6c>
        return NMBS_ERROR_INVALID_UNIT_ID;
 800607e:	f06f 0306 	mvn.w	r3, #6
 8006082:	e03b      	b.n	80060fc <recv_res_header+0xe4>

    if (nmbs->msg.fc != req_fc) {
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	f893 3107 	ldrb.w	r3, [r3, #263]	; 0x107
 800608a:	7b3a      	ldrb	r2, [r7, #12]
 800608c:	429a      	cmp	r2, r3
 800608e:	d034      	beq.n	80060fa <recv_res_header+0xe2>
        if (nmbs->msg.fc - 0x80 == req_fc) {
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	f893 3107 	ldrb.w	r3, [r3, #263]	; 0x107
 8006096:	f1a3 0280 	sub.w	r2, r3, #128	; 0x80
 800609a:	7b3b      	ldrb	r3, [r7, #12]
 800609c:	429a      	cmp	r2, r3
 800609e:	d129      	bne.n	80060f4 <recv_res_header+0xdc>
            err = recv(nmbs, 1);
 80060a0:	2101      	movs	r1, #1
 80060a2:	6878      	ldr	r0, [r7, #4]
 80060a4:	f7ff fe1a 	bl	8005cdc <recv>
 80060a8:	4603      	mov	r3, r0
 80060aa:	72fb      	strb	r3, [r7, #11]
            if (err != NMBS_ERROR_NONE)
 80060ac:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d002      	beq.n	80060ba <recv_res_header+0xa2>
                return err;
 80060b4:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80060b8:	e020      	b.n	80060fc <recv_res_header+0xe4>

            uint8_t exception = get_1(nmbs);
 80060ba:	6878      	ldr	r0, [r7, #4]
 80060bc:	f7ff fc5f 	bl	800597e <get_1>
 80060c0:	4603      	mov	r3, r0
 80060c2:	72bb      	strb	r3, [r7, #10]
            err = recv_msg_footer(nmbs);
 80060c4:	6878      	ldr	r0, [r7, #4]
 80060c6:	f7ff fe65 	bl	8005d94 <recv_msg_footer>
 80060ca:	4603      	mov	r3, r0
 80060cc:	72fb      	strb	r3, [r7, #11]
            if (err != NMBS_ERROR_NONE)
 80060ce:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d002      	beq.n	80060dc <recv_res_header+0xc4>
                return err;
 80060d6:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80060da:	e00f      	b.n	80060fc <recv_res_header+0xe4>

            if (exception < 1 || exception > 4)
 80060dc:	7abb      	ldrb	r3, [r7, #10]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d002      	beq.n	80060e8 <recv_res_header+0xd0>
 80060e2:	7abb      	ldrb	r3, [r7, #10]
 80060e4:	2b04      	cmp	r3, #4
 80060e6:	d902      	bls.n	80060ee <recv_res_header+0xd6>
                return NMBS_ERROR_INVALID_RESPONSE;
 80060e8:	f06f 0301 	mvn.w	r3, #1
 80060ec:	e006      	b.n	80060fc <recv_res_header+0xe4>

            NMBS_DEBUG_PRINT("exception %d\n", exception);
            return exception;
 80060ee:	f997 300a 	ldrsb.w	r3, [r7, #10]
 80060f2:	e003      	b.n	80060fc <recv_res_header+0xe4>
        }

        return NMBS_ERROR_INVALID_RESPONSE;
 80060f4:	f06f 0301 	mvn.w	r3, #1
 80060f8:	e000      	b.n	80060fc <recv_res_header+0xe4>
    }

    NMBS_DEBUG_PRINT("NMBS res <- fc %d\t", nmbs->msg.fc);

    return NMBS_ERROR_NONE;
 80060fa:	2300      	movs	r3, #0
}
 80060fc:	4618      	mov	r0, r3
 80060fe:	3710      	adds	r7, #16
 8006100:	46bd      	mov	sp, r7
 8006102:	bd80      	pop	{r7, pc}

08006104 <put_req_header>:


static void put_req_header(nmbs_t* nmbs, uint16_t data_length) {
 8006104:	b580      	push	{r7, lr}
 8006106:	b082      	sub	sp, #8
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
 800610c:	460b      	mov	r3, r1
 800610e:	807b      	strh	r3, [r7, #2]
    put_msg_header(nmbs, data_length);
 8006110:	887b      	ldrh	r3, [r7, #2]
 8006112:	4619      	mov	r1, r3
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	f7ff ff19 	bl	8005f4c <put_msg_header>
    NMBS_DEBUG_PRINT("NMBS req -> fc %d\t", nmbs->msg.fc);
}
 800611a:	bf00      	nop
 800611c:	3708      	adds	r7, #8
 800611e:	46bd      	mov	sp, r7
 8006120:	bd80      	pop	{r7, pc}

08006122 <nmbs_client_create>:
}
#endif


#ifndef NMBS_CLIENT_DISABLED
nmbs_error nmbs_client_create(nmbs_t* nmbs, const nmbs_platform_conf* platform_conf) {
 8006122:	b580      	push	{r7, lr}
 8006124:	b082      	sub	sp, #8
 8006126:	af00      	add	r7, sp, #0
 8006128:	6078      	str	r0, [r7, #4]
 800612a:	6039      	str	r1, [r7, #0]
    return nmbs_create(nmbs, platform_conf);
 800612c:	6839      	ldr	r1, [r7, #0]
 800612e:	6878      	ldr	r0, [r7, #4]
 8006130:	f7ff fd23 	bl	8005b7a <nmbs_create>
 8006134:	4603      	mov	r3, r0
 8006136:	b25b      	sxtb	r3, r3
}
 8006138:	4618      	mov	r0, r3
 800613a:	3708      	adds	r7, #8
 800613c:	46bd      	mov	sp, r7
 800613e:	bd80      	pop	{r7, pc}

08006140 <read_discrete>:


static nmbs_error read_discrete(nmbs_t* nmbs, uint8_t fc, uint16_t address, uint16_t quantity, nmbs_bitfield values) {
 8006140:	b590      	push	{r4, r7, lr}
 8006142:	b087      	sub	sp, #28
 8006144:	af00      	add	r7, sp, #0
 8006146:	60f8      	str	r0, [r7, #12]
 8006148:	4608      	mov	r0, r1
 800614a:	4611      	mov	r1, r2
 800614c:	461a      	mov	r2, r3
 800614e:	4603      	mov	r3, r0
 8006150:	72fb      	strb	r3, [r7, #11]
 8006152:	460b      	mov	r3, r1
 8006154:	813b      	strh	r3, [r7, #8]
 8006156:	4613      	mov	r3, r2
 8006158:	80fb      	strh	r3, [r7, #6]
    if (quantity < 1 || quantity > 2000)
 800615a:	88fb      	ldrh	r3, [r7, #6]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d003      	beq.n	8006168 <read_discrete+0x28>
 8006160:	88fb      	ldrh	r3, [r7, #6]
 8006162:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8006166:	d902      	bls.n	800616e <read_discrete+0x2e>
        return NMBS_ERROR_INVALID_ARGUMENT;
 8006168:	f04f 33ff 	mov.w	r3, #4294967295
 800616c:	e073      	b.n	8006256 <read_discrete+0x116>

    if ((uint32_t) address + (uint32_t) quantity > ((uint32_t) 0xFFFF) + 1)
 800616e:	893a      	ldrh	r2, [r7, #8]
 8006170:	88fb      	ldrh	r3, [r7, #6]
 8006172:	4413      	add	r3, r2
 8006174:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006178:	d902      	bls.n	8006180 <read_discrete+0x40>
        return NMBS_ERROR_INVALID_ARGUMENT;
 800617a:	f04f 33ff 	mov.w	r3, #4294967295
 800617e:	e06a      	b.n	8006256 <read_discrete+0x116>

    msg_state_req(nmbs, fc);
 8006180:	7afb      	ldrb	r3, [r7, #11]
 8006182:	4619      	mov	r1, r3
 8006184:	68f8      	ldr	r0, [r7, #12]
 8006186:	f7ff fcb9 	bl	8005afc <msg_state_req>
    put_req_header(nmbs, 4);
 800618a:	2104      	movs	r1, #4
 800618c:	68f8      	ldr	r0, [r7, #12]
 800618e:	f7ff ffb9 	bl	8006104 <put_req_header>

    put_2(nmbs, address);
 8006192:	893b      	ldrh	r3, [r7, #8]
 8006194:	4619      	mov	r1, r3
 8006196:	68f8      	ldr	r0, [r7, #12]
 8006198:	f7ff fc5d 	bl	8005a56 <put_2>
    put_2(nmbs, quantity);
 800619c:	88fb      	ldrh	r3, [r7, #6]
 800619e:	4619      	mov	r1, r3
 80061a0:	68f8      	ldr	r0, [r7, #12]
 80061a2:	f7ff fc58 	bl	8005a56 <put_2>

    NMBS_DEBUG_PRINT("a %d\tq %d", address, quantity);

    nmbs_error err = send_msg(nmbs);
 80061a6:	68f8      	ldr	r0, [r7, #12]
 80061a8:	f7ff ff0f 	bl	8005fca <send_msg>
 80061ac:	4603      	mov	r3, r0
 80061ae:	74fb      	strb	r3, [r7, #19]
    if (err != NMBS_ERROR_NONE)
 80061b0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d002      	beq.n	80061be <read_discrete+0x7e>
        return err;
 80061b8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80061bc:	e04b      	b.n	8006256 <read_discrete+0x116>

    err = recv_res_header(nmbs);
 80061be:	68f8      	ldr	r0, [r7, #12]
 80061c0:	f7ff ff2a 	bl	8006018 <recv_res_header>
 80061c4:	4603      	mov	r3, r0
 80061c6:	74fb      	strb	r3, [r7, #19]
    if (err != NMBS_ERROR_NONE)
 80061c8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d002      	beq.n	80061d6 <read_discrete+0x96>
        return err;
 80061d0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80061d4:	e03f      	b.n	8006256 <read_discrete+0x116>

    err = recv(nmbs, 1);
 80061d6:	2101      	movs	r1, #1
 80061d8:	68f8      	ldr	r0, [r7, #12]
 80061da:	f7ff fd7f 	bl	8005cdc <recv>
 80061de:	4603      	mov	r3, r0
 80061e0:	74fb      	strb	r3, [r7, #19]
    if (err != NMBS_ERROR_NONE)
 80061e2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d002      	beq.n	80061f0 <read_discrete+0xb0>
        return err;
 80061ea:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80061ee:	e032      	b.n	8006256 <read_discrete+0x116>

    uint8_t coils_bytes = get_1(nmbs);
 80061f0:	68f8      	ldr	r0, [r7, #12]
 80061f2:	f7ff fbc4 	bl	800597e <get_1>
 80061f6:	4603      	mov	r3, r0
 80061f8:	74bb      	strb	r3, [r7, #18]
    NMBS_DEBUG_PRINT("b %d\t", coils_bytes);

    err = recv(nmbs, coils_bytes);
 80061fa:	7cbb      	ldrb	r3, [r7, #18]
 80061fc:	b29b      	uxth	r3, r3
 80061fe:	4619      	mov	r1, r3
 8006200:	68f8      	ldr	r0, [r7, #12]
 8006202:	f7ff fd6b 	bl	8005cdc <recv>
 8006206:	4603      	mov	r3, r0
 8006208:	74fb      	strb	r3, [r7, #19]
    if (err != NMBS_ERROR_NONE)
 800620a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d002      	beq.n	8006218 <read_discrete+0xd8>
        return err;
 8006212:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8006216:	e01e      	b.n	8006256 <read_discrete+0x116>

    NMBS_DEBUG_PRINT("coils ");
    for (int i = 0; i < coils_bytes; i++) {
 8006218:	2300      	movs	r3, #0
 800621a:	617b      	str	r3, [r7, #20]
 800621c:	e00a      	b.n	8006234 <read_discrete+0xf4>
        values[i] = get_1(nmbs);
 800621e:	697b      	ldr	r3, [r7, #20]
 8006220:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006222:	18d4      	adds	r4, r2, r3
 8006224:	68f8      	ldr	r0, [r7, #12]
 8006226:	f7ff fbaa 	bl	800597e <get_1>
 800622a:	4603      	mov	r3, r0
 800622c:	7023      	strb	r3, [r4, #0]
    for (int i = 0; i < coils_bytes; i++) {
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	3301      	adds	r3, #1
 8006232:	617b      	str	r3, [r7, #20]
 8006234:	7cbb      	ldrb	r3, [r7, #18]
 8006236:	697a      	ldr	r2, [r7, #20]
 8006238:	429a      	cmp	r2, r3
 800623a:	dbf0      	blt.n	800621e <read_discrete+0xde>
        NMBS_DEBUG_PRINT("%d", values[i]);
    }

    err = recv_msg_footer(nmbs);
 800623c:	68f8      	ldr	r0, [r7, #12]
 800623e:	f7ff fda9 	bl	8005d94 <recv_msg_footer>
 8006242:	4603      	mov	r3, r0
 8006244:	74fb      	strb	r3, [r7, #19]
    if (err != NMBS_ERROR_NONE)
 8006246:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d002      	beq.n	8006254 <read_discrete+0x114>
        return err;
 800624e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8006252:	e000      	b.n	8006256 <read_discrete+0x116>

    return NMBS_ERROR_NONE;
 8006254:	2300      	movs	r3, #0
}
 8006256:	4618      	mov	r0, r3
 8006258:	371c      	adds	r7, #28
 800625a:	46bd      	mov	sp, r7
 800625c:	bd90      	pop	{r4, r7, pc}

0800625e <nmbs_read_coils>:


nmbs_error nmbs_read_coils(nmbs_t* nmbs, uint16_t address, uint16_t quantity, nmbs_bitfield coils_out) {
 800625e:	b580      	push	{r7, lr}
 8006260:	b086      	sub	sp, #24
 8006262:	af02      	add	r7, sp, #8
 8006264:	60f8      	str	r0, [r7, #12]
 8006266:	607b      	str	r3, [r7, #4]
 8006268:	460b      	mov	r3, r1
 800626a:	817b      	strh	r3, [r7, #10]
 800626c:	4613      	mov	r3, r2
 800626e:	813b      	strh	r3, [r7, #8]
    return read_discrete(nmbs, 1, address, quantity, coils_out);
 8006270:	8939      	ldrh	r1, [r7, #8]
 8006272:	897a      	ldrh	r2, [r7, #10]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	9300      	str	r3, [sp, #0]
 8006278:	460b      	mov	r3, r1
 800627a:	2101      	movs	r1, #1
 800627c:	68f8      	ldr	r0, [r7, #12]
 800627e:	f7ff ff5f 	bl	8006140 <read_discrete>
 8006282:	4603      	mov	r3, r0
}
 8006284:	4618      	mov	r0, r3
 8006286:	3710      	adds	r7, #16
 8006288:	46bd      	mov	sp, r7
 800628a:	bd80      	pop	{r7, pc}

0800628c <read_registers>:
nmbs_error nmbs_read_discrete_inputs(nmbs_t* nmbs, uint16_t address, uint16_t quantity, nmbs_bitfield inputs_out) {
    return read_discrete(nmbs, 2, address, quantity, inputs_out);
}


static nmbs_error read_registers(nmbs_t* nmbs, uint8_t fc, uint16_t address, uint16_t quantity, uint16_t* registers) {
 800628c:	b590      	push	{r4, r7, lr}
 800628e:	b087      	sub	sp, #28
 8006290:	af00      	add	r7, sp, #0
 8006292:	60f8      	str	r0, [r7, #12]
 8006294:	4608      	mov	r0, r1
 8006296:	4611      	mov	r1, r2
 8006298:	461a      	mov	r2, r3
 800629a:	4603      	mov	r3, r0
 800629c:	72fb      	strb	r3, [r7, #11]
 800629e:	460b      	mov	r3, r1
 80062a0:	813b      	strh	r3, [r7, #8]
 80062a2:	4613      	mov	r3, r2
 80062a4:	80fb      	strh	r3, [r7, #6]
    if (quantity < 1 || quantity > 125)
 80062a6:	88fb      	ldrh	r3, [r7, #6]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d002      	beq.n	80062b2 <read_registers+0x26>
 80062ac:	88fb      	ldrh	r3, [r7, #6]
 80062ae:	2b7d      	cmp	r3, #125	; 0x7d
 80062b0:	d902      	bls.n	80062b8 <read_registers+0x2c>
        return NMBS_ERROR_INVALID_ARGUMENT;
 80062b2:	f04f 33ff 	mov.w	r3, #4294967295
 80062b6:	e07f      	b.n	80063b8 <read_registers+0x12c>

    if ((uint32_t) address + (uint32_t) quantity > ((uint32_t) 0xFFFF) + 1)
 80062b8:	893a      	ldrh	r2, [r7, #8]
 80062ba:	88fb      	ldrh	r3, [r7, #6]
 80062bc:	4413      	add	r3, r2
 80062be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062c2:	d902      	bls.n	80062ca <read_registers+0x3e>
        return NMBS_ERROR_INVALID_ARGUMENT;
 80062c4:	f04f 33ff 	mov.w	r3, #4294967295
 80062c8:	e076      	b.n	80063b8 <read_registers+0x12c>

    msg_state_req(nmbs, fc);
 80062ca:	7afb      	ldrb	r3, [r7, #11]
 80062cc:	4619      	mov	r1, r3
 80062ce:	68f8      	ldr	r0, [r7, #12]
 80062d0:	f7ff fc14 	bl	8005afc <msg_state_req>
    put_req_header(nmbs, 4);
 80062d4:	2104      	movs	r1, #4
 80062d6:	68f8      	ldr	r0, [r7, #12]
 80062d8:	f7ff ff14 	bl	8006104 <put_req_header>

    put_2(nmbs, address);
 80062dc:	893b      	ldrh	r3, [r7, #8]
 80062de:	4619      	mov	r1, r3
 80062e0:	68f8      	ldr	r0, [r7, #12]
 80062e2:	f7ff fbb8 	bl	8005a56 <put_2>
    put_2(nmbs, quantity);
 80062e6:	88fb      	ldrh	r3, [r7, #6]
 80062e8:	4619      	mov	r1, r3
 80062ea:	68f8      	ldr	r0, [r7, #12]
 80062ec:	f7ff fbb3 	bl	8005a56 <put_2>

    NMBS_DEBUG_PRINT("a %d\tq %d ", address, quantity);

    nmbs_error err = send_msg(nmbs);
 80062f0:	68f8      	ldr	r0, [r7, #12]
 80062f2:	f7ff fe6a 	bl	8005fca <send_msg>
 80062f6:	4603      	mov	r3, r0
 80062f8:	74fb      	strb	r3, [r7, #19]
    if (err != NMBS_ERROR_NONE)
 80062fa:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d002      	beq.n	8006308 <read_registers+0x7c>
        return err;
 8006302:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8006306:	e057      	b.n	80063b8 <read_registers+0x12c>

    err = recv_res_header(nmbs);
 8006308:	68f8      	ldr	r0, [r7, #12]
 800630a:	f7ff fe85 	bl	8006018 <recv_res_header>
 800630e:	4603      	mov	r3, r0
 8006310:	74fb      	strb	r3, [r7, #19]
    if (err != NMBS_ERROR_NONE)
 8006312:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d002      	beq.n	8006320 <read_registers+0x94>
        return err;
 800631a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800631e:	e04b      	b.n	80063b8 <read_registers+0x12c>

    err = recv(nmbs, 1);
 8006320:	2101      	movs	r1, #1
 8006322:	68f8      	ldr	r0, [r7, #12]
 8006324:	f7ff fcda 	bl	8005cdc <recv>
 8006328:	4603      	mov	r3, r0
 800632a:	74fb      	strb	r3, [r7, #19]
    if (err != NMBS_ERROR_NONE)
 800632c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d002      	beq.n	800633a <read_registers+0xae>
        return err;
 8006334:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8006338:	e03e      	b.n	80063b8 <read_registers+0x12c>

    uint8_t registers_bytes = get_1(nmbs);
 800633a:	68f8      	ldr	r0, [r7, #12]
 800633c:	f7ff fb1f 	bl	800597e <get_1>
 8006340:	4603      	mov	r3, r0
 8006342:	74bb      	strb	r3, [r7, #18]
    NMBS_DEBUG_PRINT("b %d\t", registers_bytes);

    err = recv(nmbs, registers_bytes);
 8006344:	7cbb      	ldrb	r3, [r7, #18]
 8006346:	b29b      	uxth	r3, r3
 8006348:	4619      	mov	r1, r3
 800634a:	68f8      	ldr	r0, [r7, #12]
 800634c:	f7ff fcc6 	bl	8005cdc <recv>
 8006350:	4603      	mov	r3, r0
 8006352:	74fb      	strb	r3, [r7, #19]
    if (err != NMBS_ERROR_NONE)
 8006354:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d002      	beq.n	8006362 <read_registers+0xd6>
        return err;
 800635c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8006360:	e02a      	b.n	80063b8 <read_registers+0x12c>

    NMBS_DEBUG_PRINT("regs ");
    for (int i = 0; i < registers_bytes / 2; i++) {
 8006362:	2300      	movs	r3, #0
 8006364:	617b      	str	r3, [r7, #20]
 8006366:	e00b      	b.n	8006380 <read_registers+0xf4>
        registers[i] = get_2(nmbs);
 8006368:	697b      	ldr	r3, [r7, #20]
 800636a:	005b      	lsls	r3, r3, #1
 800636c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800636e:	18d4      	adds	r4, r2, r3
 8006370:	68f8      	ldr	r0, [r7, #12]
 8006372:	f7ff fb4b 	bl	8005a0c <get_2>
 8006376:	4603      	mov	r3, r0
 8006378:	8023      	strh	r3, [r4, #0]
    for (int i = 0; i < registers_bytes / 2; i++) {
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	3301      	adds	r3, #1
 800637e:	617b      	str	r3, [r7, #20]
 8006380:	7cbb      	ldrb	r3, [r7, #18]
 8006382:	085b      	lsrs	r3, r3, #1
 8006384:	b2db      	uxtb	r3, r3
 8006386:	461a      	mov	r2, r3
 8006388:	697b      	ldr	r3, [r7, #20]
 800638a:	4293      	cmp	r3, r2
 800638c:	dbec      	blt.n	8006368 <read_registers+0xdc>
        NMBS_DEBUG_PRINT("%d", registers[i]);
    }

    err = recv_msg_footer(nmbs);
 800638e:	68f8      	ldr	r0, [r7, #12]
 8006390:	f7ff fd00 	bl	8005d94 <recv_msg_footer>
 8006394:	4603      	mov	r3, r0
 8006396:	74fb      	strb	r3, [r7, #19]
    if (err != NMBS_ERROR_NONE)
 8006398:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d002      	beq.n	80063a6 <read_registers+0x11a>
        return err;
 80063a0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80063a4:	e008      	b.n	80063b8 <read_registers+0x12c>

    if (registers_bytes != quantity * 2)
 80063a6:	7cba      	ldrb	r2, [r7, #18]
 80063a8:	88fb      	ldrh	r3, [r7, #6]
 80063aa:	005b      	lsls	r3, r3, #1
 80063ac:	429a      	cmp	r2, r3
 80063ae:	d002      	beq.n	80063b6 <read_registers+0x12a>
        return NMBS_ERROR_INVALID_RESPONSE;
 80063b0:	f06f 0301 	mvn.w	r3, #1
 80063b4:	e000      	b.n	80063b8 <read_registers+0x12c>

    return NMBS_ERROR_NONE;
 80063b6:	2300      	movs	r3, #0
}
 80063b8:	4618      	mov	r0, r3
 80063ba:	371c      	adds	r7, #28
 80063bc:	46bd      	mov	sp, r7
 80063be:	bd90      	pop	{r4, r7, pc}

080063c0 <nmbs_read_holding_registers>:


nmbs_error nmbs_read_holding_registers(nmbs_t* nmbs, uint16_t address, uint16_t quantity, uint16_t* registers_out) {
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b086      	sub	sp, #24
 80063c4:	af02      	add	r7, sp, #8
 80063c6:	60f8      	str	r0, [r7, #12]
 80063c8:	607b      	str	r3, [r7, #4]
 80063ca:	460b      	mov	r3, r1
 80063cc:	817b      	strh	r3, [r7, #10]
 80063ce:	4613      	mov	r3, r2
 80063d0:	813b      	strh	r3, [r7, #8]
    return read_registers(nmbs, 3, address, quantity, registers_out);
 80063d2:	8939      	ldrh	r1, [r7, #8]
 80063d4:	897a      	ldrh	r2, [r7, #10]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	9300      	str	r3, [sp, #0]
 80063da:	460b      	mov	r3, r1
 80063dc:	2103      	movs	r1, #3
 80063de:	68f8      	ldr	r0, [r7, #12]
 80063e0:	f7ff ff54 	bl	800628c <read_registers>
 80063e4:	4603      	mov	r3, r0
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	3710      	adds	r7, #16
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}

080063ee <nmbs_write_multiple_coils>:

    return NMBS_ERROR_NONE;
}


nmbs_error nmbs_write_multiple_coils(nmbs_t* nmbs, uint16_t address, uint16_t quantity, const nmbs_bitfield coils) {
 80063ee:	b580      	push	{r7, lr}
 80063f0:	b088      	sub	sp, #32
 80063f2:	af00      	add	r7, sp, #0
 80063f4:	60f8      	str	r0, [r7, #12]
 80063f6:	607b      	str	r3, [r7, #4]
 80063f8:	460b      	mov	r3, r1
 80063fa:	817b      	strh	r3, [r7, #10]
 80063fc:	4613      	mov	r3, r2
 80063fe:	813b      	strh	r3, [r7, #8]
    if (quantity < 1 || quantity > 0x07B0)
 8006400:	893b      	ldrh	r3, [r7, #8]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d003      	beq.n	800640e <nmbs_write_multiple_coils+0x20>
 8006406:	893b      	ldrh	r3, [r7, #8]
 8006408:	f5b3 6ff6 	cmp.w	r3, #1968	; 0x7b0
 800640c:	d902      	bls.n	8006414 <nmbs_write_multiple_coils+0x26>
        return NMBS_ERROR_INVALID_ARGUMENT;
 800640e:	f04f 33ff 	mov.w	r3, #4294967295
 8006412:	e08d      	b.n	8006530 <nmbs_write_multiple_coils+0x142>

    if ((uint32_t) address + (uint32_t) quantity > ((uint32_t) 0xFFFF) + 1)
 8006414:	897a      	ldrh	r2, [r7, #10]
 8006416:	893b      	ldrh	r3, [r7, #8]
 8006418:	4413      	add	r3, r2
 800641a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800641e:	d902      	bls.n	8006426 <nmbs_write_multiple_coils+0x38>
        return NMBS_ERROR_INVALID_ARGUMENT;
 8006420:	f04f 33ff 	mov.w	r3, #4294967295
 8006424:	e084      	b.n	8006530 <nmbs_write_multiple_coils+0x142>

    uint8_t coils_bytes = (quantity / 8) + 1;
 8006426:	893b      	ldrh	r3, [r7, #8]
 8006428:	08db      	lsrs	r3, r3, #3
 800642a:	b29b      	uxth	r3, r3
 800642c:	b2db      	uxtb	r3, r3
 800642e:	3301      	adds	r3, #1
 8006430:	76fb      	strb	r3, [r7, #27]

    msg_state_req(nmbs, 15);
 8006432:	210f      	movs	r1, #15
 8006434:	68f8      	ldr	r0, [r7, #12]
 8006436:	f7ff fb61 	bl	8005afc <msg_state_req>
    put_req_header(nmbs, 5 + coils_bytes);
 800643a:	7efb      	ldrb	r3, [r7, #27]
 800643c:	b29b      	uxth	r3, r3
 800643e:	3305      	adds	r3, #5
 8006440:	b29b      	uxth	r3, r3
 8006442:	4619      	mov	r1, r3
 8006444:	68f8      	ldr	r0, [r7, #12]
 8006446:	f7ff fe5d 	bl	8006104 <put_req_header>

    put_2(nmbs, address);
 800644a:	897b      	ldrh	r3, [r7, #10]
 800644c:	4619      	mov	r1, r3
 800644e:	68f8      	ldr	r0, [r7, #12]
 8006450:	f7ff fb01 	bl	8005a56 <put_2>
    put_2(nmbs, quantity);
 8006454:	893b      	ldrh	r3, [r7, #8]
 8006456:	4619      	mov	r1, r3
 8006458:	68f8      	ldr	r0, [r7, #12]
 800645a:	f7ff fafc 	bl	8005a56 <put_2>
    put_1(nmbs, coils_bytes);
 800645e:	7efb      	ldrb	r3, [r7, #27]
 8006460:	4619      	mov	r1, r3
 8006462:	68f8      	ldr	r0, [r7, #12]
 8006464:	f7ff faa5 	bl	80059b2 <put_1>
    NMBS_DEBUG_PRINT("a %d\tq %d\tb %d\t", address, quantity, coils_bytes);

    NMBS_DEBUG_PRINT("coils ");
    for (int i = 0; i < coils_bytes; i++) {
 8006468:	2300      	movs	r3, #0
 800646a:	61fb      	str	r3, [r7, #28]
 800646c:	e00a      	b.n	8006484 <nmbs_write_multiple_coils+0x96>
        put_1(nmbs, coils[i]);
 800646e:	69fb      	ldr	r3, [r7, #28]
 8006470:	687a      	ldr	r2, [r7, #4]
 8006472:	4413      	add	r3, r2
 8006474:	781b      	ldrb	r3, [r3, #0]
 8006476:	4619      	mov	r1, r3
 8006478:	68f8      	ldr	r0, [r7, #12]
 800647a:	f7ff fa9a 	bl	80059b2 <put_1>
    for (int i = 0; i < coils_bytes; i++) {
 800647e:	69fb      	ldr	r3, [r7, #28]
 8006480:	3301      	adds	r3, #1
 8006482:	61fb      	str	r3, [r7, #28]
 8006484:	7efb      	ldrb	r3, [r7, #27]
 8006486:	69fa      	ldr	r2, [r7, #28]
 8006488:	429a      	cmp	r2, r3
 800648a:	dbf0      	blt.n	800646e <nmbs_write_multiple_coils+0x80>
        NMBS_DEBUG_PRINT("%d ", coils[i]);
    }

    nmbs_error err = send_msg(nmbs);
 800648c:	68f8      	ldr	r0, [r7, #12]
 800648e:	f7ff fd9c 	bl	8005fca <send_msg>
 8006492:	4603      	mov	r3, r0
 8006494:	76bb      	strb	r3, [r7, #26]
    if (err != NMBS_ERROR_NONE)
 8006496:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d002      	beq.n	80064a4 <nmbs_write_multiple_coils+0xb6>
        return err;
 800649e:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80064a2:	e045      	b.n	8006530 <nmbs_write_multiple_coils+0x142>

    if (!nmbs->msg.broadcast) {
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	f893 310a 	ldrb.w	r3, [r3, #266]	; 0x10a
 80064aa:	f083 0301 	eor.w	r3, r3, #1
 80064ae:	b2db      	uxtb	r3, r3
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d03c      	beq.n	800652e <nmbs_write_multiple_coils+0x140>
        err = recv_res_header(nmbs);
 80064b4:	68f8      	ldr	r0, [r7, #12]
 80064b6:	f7ff fdaf 	bl	8006018 <recv_res_header>
 80064ba:	4603      	mov	r3, r0
 80064bc:	76bb      	strb	r3, [r7, #26]
        if (err != NMBS_ERROR_NONE)
 80064be:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d002      	beq.n	80064cc <nmbs_write_multiple_coils+0xde>
            return err;
 80064c6:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80064ca:	e031      	b.n	8006530 <nmbs_write_multiple_coils+0x142>

        err = recv(nmbs, 4);
 80064cc:	2104      	movs	r1, #4
 80064ce:	68f8      	ldr	r0, [r7, #12]
 80064d0:	f7ff fc04 	bl	8005cdc <recv>
 80064d4:	4603      	mov	r3, r0
 80064d6:	76bb      	strb	r3, [r7, #26]
        if (err != NMBS_ERROR_NONE)
 80064d8:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d002      	beq.n	80064e6 <nmbs_write_multiple_coils+0xf8>
            return err;
 80064e0:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80064e4:	e024      	b.n	8006530 <nmbs_write_multiple_coils+0x142>

        uint16_t address_res = get_2(nmbs);
 80064e6:	68f8      	ldr	r0, [r7, #12]
 80064e8:	f7ff fa90 	bl	8005a0c <get_2>
 80064ec:	4603      	mov	r3, r0
 80064ee:	833b      	strh	r3, [r7, #24]
        uint16_t quantity_res = get_2(nmbs);
 80064f0:	68f8      	ldr	r0, [r7, #12]
 80064f2:	f7ff fa8b 	bl	8005a0c <get_2>
 80064f6:	4603      	mov	r3, r0
 80064f8:	82fb      	strh	r3, [r7, #22]
        NMBS_DEBUG_PRINT("a %d\tq %d", address_res, quantity_res);

        err = recv_msg_footer(nmbs);
 80064fa:	68f8      	ldr	r0, [r7, #12]
 80064fc:	f7ff fc4a 	bl	8005d94 <recv_msg_footer>
 8006500:	4603      	mov	r3, r0
 8006502:	76bb      	strb	r3, [r7, #26]
        if (err != NMBS_ERROR_NONE)
 8006504:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d002      	beq.n	8006512 <nmbs_write_multiple_coils+0x124>
            return err;
 800650c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8006510:	e00e      	b.n	8006530 <nmbs_write_multiple_coils+0x142>

        if (address_res != address)
 8006512:	8b3a      	ldrh	r2, [r7, #24]
 8006514:	897b      	ldrh	r3, [r7, #10]
 8006516:	429a      	cmp	r2, r3
 8006518:	d002      	beq.n	8006520 <nmbs_write_multiple_coils+0x132>
            return NMBS_ERROR_INVALID_RESPONSE;
 800651a:	f06f 0301 	mvn.w	r3, #1
 800651e:	e007      	b.n	8006530 <nmbs_write_multiple_coils+0x142>

        if (quantity_res != quantity)
 8006520:	8afa      	ldrh	r2, [r7, #22]
 8006522:	893b      	ldrh	r3, [r7, #8]
 8006524:	429a      	cmp	r2, r3
 8006526:	d002      	beq.n	800652e <nmbs_write_multiple_coils+0x140>
            return NMBS_ERROR_INVALID_RESPONSE;
 8006528:	f06f 0301 	mvn.w	r3, #1
 800652c:	e000      	b.n	8006530 <nmbs_write_multiple_coils+0x142>
    }

    return NMBS_ERROR_NONE;
 800652e:	2300      	movs	r3, #0
}
 8006530:	4618      	mov	r0, r3
 8006532:	3720      	adds	r7, #32
 8006534:	46bd      	mov	sp, r7
 8006536:	bd80      	pop	{r7, pc}

08006538 <nmbs_write_multiple_registers>:


nmbs_error nmbs_write_multiple_registers(nmbs_t* nmbs, uint16_t address, uint16_t quantity, const uint16_t* registers) {
 8006538:	b580      	push	{r7, lr}
 800653a:	b088      	sub	sp, #32
 800653c:	af00      	add	r7, sp, #0
 800653e:	60f8      	str	r0, [r7, #12]
 8006540:	607b      	str	r3, [r7, #4]
 8006542:	460b      	mov	r3, r1
 8006544:	817b      	strh	r3, [r7, #10]
 8006546:	4613      	mov	r3, r2
 8006548:	813b      	strh	r3, [r7, #8]
    if (quantity < 1 || quantity > 0x007B)
 800654a:	893b      	ldrh	r3, [r7, #8]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d002      	beq.n	8006556 <nmbs_write_multiple_registers+0x1e>
 8006550:	893b      	ldrh	r3, [r7, #8]
 8006552:	2b7b      	cmp	r3, #123	; 0x7b
 8006554:	d902      	bls.n	800655c <nmbs_write_multiple_registers+0x24>
        return NMBS_ERROR_INVALID_ARGUMENT;
 8006556:	f04f 33ff 	mov.w	r3, #4294967295
 800655a:	e08c      	b.n	8006676 <nmbs_write_multiple_registers+0x13e>

    if ((uint32_t) address + (uint32_t) quantity > ((uint32_t) 0xFFFF) + 1)
 800655c:	897a      	ldrh	r2, [r7, #10]
 800655e:	893b      	ldrh	r3, [r7, #8]
 8006560:	4413      	add	r3, r2
 8006562:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006566:	d902      	bls.n	800656e <nmbs_write_multiple_registers+0x36>
        return NMBS_ERROR_INVALID_ARGUMENT;
 8006568:	f04f 33ff 	mov.w	r3, #4294967295
 800656c:	e083      	b.n	8006676 <nmbs_write_multiple_registers+0x13e>

    uint8_t registers_bytes = quantity * 2;
 800656e:	893b      	ldrh	r3, [r7, #8]
 8006570:	b2db      	uxtb	r3, r3
 8006572:	005b      	lsls	r3, r3, #1
 8006574:	76fb      	strb	r3, [r7, #27]

    msg_state_req(nmbs, 16);
 8006576:	2110      	movs	r1, #16
 8006578:	68f8      	ldr	r0, [r7, #12]
 800657a:	f7ff fabf 	bl	8005afc <msg_state_req>
    put_req_header(nmbs, 5 + registers_bytes);
 800657e:	7efb      	ldrb	r3, [r7, #27]
 8006580:	b29b      	uxth	r3, r3
 8006582:	3305      	adds	r3, #5
 8006584:	b29b      	uxth	r3, r3
 8006586:	4619      	mov	r1, r3
 8006588:	68f8      	ldr	r0, [r7, #12]
 800658a:	f7ff fdbb 	bl	8006104 <put_req_header>

    put_2(nmbs, address);
 800658e:	897b      	ldrh	r3, [r7, #10]
 8006590:	4619      	mov	r1, r3
 8006592:	68f8      	ldr	r0, [r7, #12]
 8006594:	f7ff fa5f 	bl	8005a56 <put_2>
    put_2(nmbs, quantity);
 8006598:	893b      	ldrh	r3, [r7, #8]
 800659a:	4619      	mov	r1, r3
 800659c:	68f8      	ldr	r0, [r7, #12]
 800659e:	f7ff fa5a 	bl	8005a56 <put_2>
    put_1(nmbs, registers_bytes);
 80065a2:	7efb      	ldrb	r3, [r7, #27]
 80065a4:	4619      	mov	r1, r3
 80065a6:	68f8      	ldr	r0, [r7, #12]
 80065a8:	f7ff fa03 	bl	80059b2 <put_1>
    NMBS_DEBUG_PRINT("a %d\tq %d\tb %d\t", address, quantity, registers_bytes);

    NMBS_DEBUG_PRINT("regs ");
    for (int i = 0; i < quantity; i++) {
 80065ac:	2300      	movs	r3, #0
 80065ae:	61fb      	str	r3, [r7, #28]
 80065b0:	e00b      	b.n	80065ca <nmbs_write_multiple_registers+0x92>
        put_2(nmbs, registers[i]);
 80065b2:	69fb      	ldr	r3, [r7, #28]
 80065b4:	005b      	lsls	r3, r3, #1
 80065b6:	687a      	ldr	r2, [r7, #4]
 80065b8:	4413      	add	r3, r2
 80065ba:	881b      	ldrh	r3, [r3, #0]
 80065bc:	4619      	mov	r1, r3
 80065be:	68f8      	ldr	r0, [r7, #12]
 80065c0:	f7ff fa49 	bl	8005a56 <put_2>
    for (int i = 0; i < quantity; i++) {
 80065c4:	69fb      	ldr	r3, [r7, #28]
 80065c6:	3301      	adds	r3, #1
 80065c8:	61fb      	str	r3, [r7, #28]
 80065ca:	893b      	ldrh	r3, [r7, #8]
 80065cc:	69fa      	ldr	r2, [r7, #28]
 80065ce:	429a      	cmp	r2, r3
 80065d0:	dbef      	blt.n	80065b2 <nmbs_write_multiple_registers+0x7a>
        NMBS_DEBUG_PRINT("%d ", registers[i]);
    }

    nmbs_error err = send_msg(nmbs);
 80065d2:	68f8      	ldr	r0, [r7, #12]
 80065d4:	f7ff fcf9 	bl	8005fca <send_msg>
 80065d8:	4603      	mov	r3, r0
 80065da:	76bb      	strb	r3, [r7, #26]
    if (err != NMBS_ERROR_NONE)
 80065dc:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d002      	beq.n	80065ea <nmbs_write_multiple_registers+0xb2>
        return err;
 80065e4:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80065e8:	e045      	b.n	8006676 <nmbs_write_multiple_registers+0x13e>

    if (!nmbs->msg.broadcast) {
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	f893 310a 	ldrb.w	r3, [r3, #266]	; 0x10a
 80065f0:	f083 0301 	eor.w	r3, r3, #1
 80065f4:	b2db      	uxtb	r3, r3
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d03c      	beq.n	8006674 <nmbs_write_multiple_registers+0x13c>
        err = recv_res_header(nmbs);
 80065fa:	68f8      	ldr	r0, [r7, #12]
 80065fc:	f7ff fd0c 	bl	8006018 <recv_res_header>
 8006600:	4603      	mov	r3, r0
 8006602:	76bb      	strb	r3, [r7, #26]
        if (err != NMBS_ERROR_NONE)
 8006604:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d002      	beq.n	8006612 <nmbs_write_multiple_registers+0xda>
            return err;
 800660c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8006610:	e031      	b.n	8006676 <nmbs_write_multiple_registers+0x13e>

        err = recv(nmbs, 4);
 8006612:	2104      	movs	r1, #4
 8006614:	68f8      	ldr	r0, [r7, #12]
 8006616:	f7ff fb61 	bl	8005cdc <recv>
 800661a:	4603      	mov	r3, r0
 800661c:	76bb      	strb	r3, [r7, #26]
        if (err != NMBS_ERROR_NONE)
 800661e:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d002      	beq.n	800662c <nmbs_write_multiple_registers+0xf4>
            return err;
 8006626:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800662a:	e024      	b.n	8006676 <nmbs_write_multiple_registers+0x13e>

        uint16_t address_res = get_2(nmbs);
 800662c:	68f8      	ldr	r0, [r7, #12]
 800662e:	f7ff f9ed 	bl	8005a0c <get_2>
 8006632:	4603      	mov	r3, r0
 8006634:	833b      	strh	r3, [r7, #24]
        uint16_t quantity_res = get_2(nmbs);
 8006636:	68f8      	ldr	r0, [r7, #12]
 8006638:	f7ff f9e8 	bl	8005a0c <get_2>
 800663c:	4603      	mov	r3, r0
 800663e:	82fb      	strh	r3, [r7, #22]
        NMBS_DEBUG_PRINT("a %d\tq %d", address_res, quantity_res);

        err = recv_msg_footer(nmbs);
 8006640:	68f8      	ldr	r0, [r7, #12]
 8006642:	f7ff fba7 	bl	8005d94 <recv_msg_footer>
 8006646:	4603      	mov	r3, r0
 8006648:	76bb      	strb	r3, [r7, #26]
        if (err != NMBS_ERROR_NONE)
 800664a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d002      	beq.n	8006658 <nmbs_write_multiple_registers+0x120>
            return err;
 8006652:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8006656:	e00e      	b.n	8006676 <nmbs_write_multiple_registers+0x13e>

        if (address_res != address)
 8006658:	8b3a      	ldrh	r2, [r7, #24]
 800665a:	897b      	ldrh	r3, [r7, #10]
 800665c:	429a      	cmp	r2, r3
 800665e:	d002      	beq.n	8006666 <nmbs_write_multiple_registers+0x12e>
            return NMBS_ERROR_INVALID_RESPONSE;
 8006660:	f06f 0301 	mvn.w	r3, #1
 8006664:	e007      	b.n	8006676 <nmbs_write_multiple_registers+0x13e>

        if (quantity_res != quantity)
 8006666:	8afa      	ldrh	r2, [r7, #22]
 8006668:	893b      	ldrh	r3, [r7, #8]
 800666a:	429a      	cmp	r2, r3
 800666c:	d002      	beq.n	8006674 <nmbs_write_multiple_registers+0x13c>
            return NMBS_ERROR_INVALID_RESPONSE;
 800666e:	f06f 0301 	mvn.w	r3, #1
 8006672:	e000      	b.n	8006676 <nmbs_write_multiple_registers+0x13e>
    }

    return NMBS_ERROR_NONE;
 8006674:	2300      	movs	r3, #0
}
 8006676:	4618      	mov	r0, r3
 8006678:	3720      	adds	r7, #32
 800667a:	46bd      	mov	sp, r7
 800667c:	bd80      	pop	{r7, pc}

0800667e <rbuart_init>:
 * @param bufferData: puntero para los datos del buffer circular
 * @param size: tamao maximo del puntero de datos
 * @return RBUART_Result_t
 */
#if defined(USE_HAL_DRIVER)
RBUART_Result_t rbuart_init(rbuart_t *rb, UART_HandleTypeDef *UARTx, void* buffdata, size_t size){
 800667e:	b580      	push	{r7, lr}
 8006680:	b084      	sub	sp, #16
 8006682:	af00      	add	r7, sp, #0
 8006684:	60f8      	str	r0, [r7, #12]
 8006686:	60b9      	str	r1, [r7, #8]
 8006688:	607a      	str	r2, [r7, #4]
 800668a:	603b      	str	r3, [r7, #0]
#else
RBUART_Result_t rbuart_init(rbuart_t *rb, USART_TypeDef *UARTx, void* buffdata, size_t size){
#endif

	rb->rbuart = UARTx;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	68ba      	ldr	r2, [r7, #8]
 8006690:	601a      	str	r2, [r3, #0]
	rb->size = size;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	683a      	ldr	r2, [r7, #0]
 8006696:	619a      	str	r2, [r3, #24]
	if(lwrb_init(&rb->buff, buffdata, size) == 1){
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	3304      	adds	r3, #4
 800669c:	683a      	ldr	r2, [r7, #0]
 800669e:	6879      	ldr	r1, [r7, #4]
 80066a0:	4618      	mov	r0, r3
 80066a2:	f7fe ffbb 	bl	800561c <lwrb_init>
 80066a6:	4603      	mov	r3, r0
 80066a8:	2b01      	cmp	r3, #1
 80066aa:	d101      	bne.n	80066b0 <rbuart_init+0x32>
		return RBUART_OK;
 80066ac:	2300      	movs	r3, #0
 80066ae:	e000      	b.n	80066b2 <rbuart_init+0x34>
	}
	return RBUART_ERROR;
 80066b0:	2301      	movs	r3, #1
}
 80066b2:	4618      	mov	r0, r3
 80066b4:	3710      	adds	r7, #16
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bd80      	pop	{r7, pc}

080066ba <rbuart_tx_callback>:

/**
 * @brief callback para transmitir datos del del buffer circular
 * @param rb: puntero al buffer circular
 */
RBUART_Result_t rbuart_tx_callback(rbuart_t *rb){
 80066ba:	b580      	push	{r7, lr}
 80066bc:	b084      	sub	sp, #16
 80066be:	af00      	add	r7, sp, #0
 80066c0:	6078      	str	r0, [r7, #4]
	uint8_t data;
	size_t dataSize = lwrb_get_full(&rb->buff);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	3304      	adds	r3, #4
 80066c6:	4618      	mov	r0, r3
 80066c8:	f7ff f91a 	bl	8005900 <lwrb_get_full>
 80066cc:	60f8      	str	r0, [r7, #12]
	if(dataSize == 0){
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d104      	bne.n	80066de <rbuart_tx_callback+0x24>

#if !defined(USE_HAL_DRIVER)
		rb->rbuart->CR1 &=~ (USART_CR1_TXEIE);
#endif
		rb->txState = 0;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2200      	movs	r2, #0
 80066d8:	775a      	strb	r2, [r3, #29]
		return RBUART_TXCPLT;
 80066da:	2302      	movs	r3, #2
 80066dc:	e013      	b.n	8006706 <rbuart_tx_callback+0x4c>
	}else{
#if defined(USE_HAL_DRIVER)
		lwrb_read(&rb->buff, &data, 1);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	3304      	adds	r3, #4
 80066e2:	f107 010b 	add.w	r1, r7, #11
 80066e6:	2201      	movs	r2, #1
 80066e8:	4618      	mov	r0, r3
 80066ea:	f7ff f848 	bl	800577e <lwrb_read>
		rb->txState = 1;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2201      	movs	r2, #1
 80066f2:	775a      	strb	r2, [r3, #29]
		HAL_UART_Transmit_IT(rb->rbuart, &data, 1);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f107 010b 	add.w	r1, r7, #11
 80066fc:	2201      	movs	r2, #1
 80066fe:	4618      	mov	r0, r3
 8006700:	f7fc f841 	bl	8002786 <HAL_UART_Transmit_IT>
#else
		lwrb_read(rb, &data, 1);
		rb->rbuart->DR = data;
#endif
	}
	return RBUART_OK;
 8006704:	2300      	movs	r3, #0
}
 8006706:	4618      	mov	r0, r3
 8006708:	3710      	adds	r7, #16
 800670a:	46bd      	mov	sp, r7
 800670c:	bd80      	pop	{r7, pc}

0800670e <rbuart_rx_callback>:
/**
 * @brief callback para recibir datos a un buffer circular
 * @param rb: puntero al buffer circular
 */
RBUART_Result_t rbuart_rx_callback(rbuart_t *rb, uint8_t *pData, size_t size){
 800670e:	b580      	push	{r7, lr}
 8006710:	b084      	sub	sp, #16
 8006712:	af00      	add	r7, sp, #0
 8006714:	60f8      	str	r0, [r7, #12]
 8006716:	60b9      	str	r1, [r7, #8]
 8006718:	607a      	str	r2, [r7, #4]

	if(lwrb_get_free(&rb->buff) >= size){
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	3304      	adds	r3, #4
 800671e:	4618      	mov	r0, r3
 8006720:	f7ff f8ad 	bl	800587e <lwrb_get_free>
 8006724:	4602      	mov	r2, r0
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	4293      	cmp	r3, r2
 800672a:	d810      	bhi.n	800674e <rbuart_rx_callback+0x40>
		lwrb_write(&rb->buff, pData, size);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	3304      	adds	r3, #4
 8006730:	687a      	ldr	r2, [r7, #4]
 8006732:	68b9      	ldr	r1, [r7, #8]
 8006734:	4618      	mov	r0, r3
 8006736:	f7fe ffa2 	bl	800567e <lwrb_write>
		HAL_UART_Receive_IT(rb->rbuart, &rb->rawByte, 1);
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	6818      	ldr	r0, [r3, #0]
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	331c      	adds	r3, #28
 8006742:	2201      	movs	r2, #1
 8006744:	4619      	mov	r1, r3
 8006746:	f7fc f863 	bl	8002810 <HAL_UART_Receive_IT>
		return RBUART_RXCPLT;
 800674a:	2303      	movs	r3, #3
 800674c:	e000      	b.n	8006750 <rbuart_rx_callback+0x42>
	}
	return RBUART_ERROR;
 800674e:	2301      	movs	r3, #1
}
 8006750:	4618      	mov	r0, r3
 8006752:	3710      	adds	r7, #16
 8006754:	46bd      	mov	sp, r7
 8006756:	bd80      	pop	{r7, pc}

08006758 <rbuart_send>:
 * @brief funcion para enviar datos
 * @param rb: buffer utilizado para enviar datos
 * @param pData: puntero a los datos a enviar
 * @param size: tamao de datos a enviar
 */
int32_t rbuart_send(rbuart_t *rb, uint8_t *pData, size_t size){
 8006758:	b580      	push	{r7, lr}
 800675a:	b086      	sub	sp, #24
 800675c:	af00      	add	r7, sp, #0
 800675e:	60f8      	str	r0, [r7, #12]
 8006760:	60b9      	str	r1, [r7, #8]
 8006762:	607a      	str	r2, [r7, #4]
	uint8_t firstData;
	if(lwrb_get_free(&rb->buff) >= size){
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	3304      	adds	r3, #4
 8006768:	4618      	mov	r0, r3
 800676a:	f7ff f888 	bl	800587e <lwrb_get_free>
 800676e:	4602      	mov	r2, r0
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	4293      	cmp	r3, r2
 8006774:	d82a      	bhi.n	80067cc <rbuart_send+0x74>

		lwrb_write(&rb->buff, pData, size);
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	3304      	adds	r3, #4
 800677a:	687a      	ldr	r2, [r7, #4]
 800677c:	68b9      	ldr	r1, [r7, #8]
 800677e:	4618      	mov	r0, r3
 8006780:	f7fe ff7d 	bl	800567e <lwrb_write>
		if(rb->txState == 0){
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	7f5b      	ldrb	r3, [r3, #29]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d11d      	bne.n	80067c8 <rbuart_send+0x70>
			lwrb_read(&rb->buff, &firstData, 1);
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	3304      	adds	r3, #4
 8006790:	f107 0117 	add.w	r1, r7, #23
 8006794:	2201      	movs	r2, #1
 8006796:	4618      	mov	r0, r3
 8006798:	f7fe fff1 	bl	800577e <lwrb_read>
			//se habilita la interrupcion para la transmisin
#if defined(USE_HAL_DRIVER)

			if(rb->rbuart->gState != HAL_UART_STATE_BUSY_TX || rb->rbuart->gState != HAL_UART_STATE_BUSY_TX_RX){
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067a4:	b2db      	uxtb	r3, r3
 80067a6:	2b21      	cmp	r3, #33	; 0x21
 80067a8:	d106      	bne.n	80067b8 <rbuart_send+0x60>
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067b2:	b2db      	uxtb	r3, r3
 80067b4:	2b23      	cmp	r3, #35	; 0x23
 80067b6:	d007      	beq.n	80067c8 <rbuart_send+0x70>
				HAL_UART_Transmit_IT(rb->rbuart, &firstData, 1);
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f107 0117 	add.w	r1, r7, #23
 80067c0:	2201      	movs	r2, #1
 80067c2:	4618      	mov	r0, r3
 80067c4:	f7fb ffdf 	bl	8002786 <HAL_UART_Transmit_IT>
			}
#else
			rb->rbuart->CR1 |= USART_CR1_TXEIE;
#endif
		}
		return size;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	e000      	b.n	80067ce <rbuart_send+0x76>
	}
	return 0;
 80067cc:	2300      	movs	r3, #0
}
 80067ce:	4618      	mov	r0, r3
 80067d0:	3718      	adds	r7, #24
 80067d2:	46bd      	mov	sp, r7
 80067d4:	bd80      	pop	{r7, pc}

080067d6 <rbuart_start_receive>:

/**
 * @brief funcion que inicia la recepcion de datos por interrupcion en el buffer circular
 * @param rb: puntero al buffer circular
 */
RBUART_Result_t rbuart_start_receive(rbuart_t *rb){
 80067d6:	b580      	push	{r7, lr}
 80067d8:	b082      	sub	sp, #8
 80067da:	af00      	add	r7, sp, #0
 80067dc:	6078      	str	r0, [r7, #4]
#if defined(USE_HAL_DRIVER)
	HAL_UART_Receive_IT(rb->rbuart, &rb->rawByte, 1);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6818      	ldr	r0, [r3, #0]
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	331c      	adds	r3, #28
 80067e6:	2201      	movs	r2, #1
 80067e8:	4619      	mov	r1, r3
 80067ea:	f7fc f811 	bl	8002810 <HAL_UART_Receive_IT>
#else
	rb->rbuart->CR1 |= USART_CR1_RXNEIE;
#endif
	return RBUART_OK;
 80067ee:	2300      	movs	r3, #0
}
 80067f0:	4618      	mov	r0, r3
 80067f2:	3708      	adds	r7, #8
 80067f4:	46bd      	mov	sp, r7
 80067f6:	bd80      	pop	{r7, pc}

080067f8 <rbuart_get_data>:
 * @brief obtener los datos recibidos por IT
 * @param rb: puntero al buffer circular
 * @param rxData: puntero donde se almacena los datos recibidos
 * @param size: cantidad de datos leidos
 */
size_t rbuart_get_data(rbuart_t *rb, uint8_t *rxData, size_t size){
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b084      	sub	sp, #16
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	60f8      	str	r0, [r7, #12]
 8006800:	60b9      	str	r1, [r7, #8]
 8006802:	607a      	str	r2, [r7, #4]
	return lwrb_read(&rb->buff, rxData, size);
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	3304      	adds	r3, #4
 8006808:	687a      	ldr	r2, [r7, #4]
 800680a:	68b9      	ldr	r1, [r7, #8]
 800680c:	4618      	mov	r0, r3
 800680e:	f7fe ffb6 	bl	800577e <lwrb_read>
 8006812:	4603      	mov	r3, r0
}
 8006814:	4618      	mov	r0, r3
 8006816:	3710      	adds	r7, #16
 8006818:	46bd      	mov	sp, r7
 800681a:	bd80      	pop	{r7, pc}

0800681c <rbuart_get_receiveSize>:

/**
 * @brief obtener la cantidad de datos almacenados en el buffer circular
 */
size_t rbuart_get_receiveSize(rbuart_t *rb){
 800681c:	b580      	push	{r7, lr}
 800681e:	b082      	sub	sp, #8
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
	return lwrb_get_full(&rb->buff);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	3304      	adds	r3, #4
 8006828:	4618      	mov	r0, r3
 800682a:	f7ff f869 	bl	8005900 <lwrb_get_full>
 800682e:	4603      	mov	r3, r0
}
 8006830:	4618      	mov	r0, r3
 8006832:	3708      	adds	r7, #8
 8006834:	46bd      	mov	sp, r7
 8006836:	bd80      	pop	{r7, pc}

08006838 <__libc_init_array>:
 8006838:	b570      	push	{r4, r5, r6, lr}
 800683a:	4d0d      	ldr	r5, [pc, #52]	; (8006870 <__libc_init_array+0x38>)
 800683c:	4c0d      	ldr	r4, [pc, #52]	; (8006874 <__libc_init_array+0x3c>)
 800683e:	1b64      	subs	r4, r4, r5
 8006840:	10a4      	asrs	r4, r4, #2
 8006842:	2600      	movs	r6, #0
 8006844:	42a6      	cmp	r6, r4
 8006846:	d109      	bne.n	800685c <__libc_init_array+0x24>
 8006848:	4d0b      	ldr	r5, [pc, #44]	; (8006878 <__libc_init_array+0x40>)
 800684a:	4c0c      	ldr	r4, [pc, #48]	; (800687c <__libc_init_array+0x44>)
 800684c:	f000 f842 	bl	80068d4 <_init>
 8006850:	1b64      	subs	r4, r4, r5
 8006852:	10a4      	asrs	r4, r4, #2
 8006854:	2600      	movs	r6, #0
 8006856:	42a6      	cmp	r6, r4
 8006858:	d105      	bne.n	8006866 <__libc_init_array+0x2e>
 800685a:	bd70      	pop	{r4, r5, r6, pc}
 800685c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006860:	4798      	blx	r3
 8006862:	3601      	adds	r6, #1
 8006864:	e7ee      	b.n	8006844 <__libc_init_array+0xc>
 8006866:	f855 3b04 	ldr.w	r3, [r5], #4
 800686a:	4798      	blx	r3
 800686c:	3601      	adds	r6, #1
 800686e:	e7f2      	b.n	8006856 <__libc_init_array+0x1e>
 8006870:	08006a88 	.word	0x08006a88
 8006874:	08006a88 	.word	0x08006a88
 8006878:	08006a88 	.word	0x08006a88
 800687c:	08006a8c 	.word	0x08006a8c

08006880 <memcpy>:
 8006880:	440a      	add	r2, r1
 8006882:	4291      	cmp	r1, r2
 8006884:	f100 33ff 	add.w	r3, r0, #4294967295
 8006888:	d100      	bne.n	800688c <memcpy+0xc>
 800688a:	4770      	bx	lr
 800688c:	b510      	push	{r4, lr}
 800688e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006892:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006896:	4291      	cmp	r1, r2
 8006898:	d1f9      	bne.n	800688e <memcpy+0xe>
 800689a:	bd10      	pop	{r4, pc}

0800689c <memset>:
 800689c:	4402      	add	r2, r0
 800689e:	4603      	mov	r3, r0
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d100      	bne.n	80068a6 <memset+0xa>
 80068a4:	4770      	bx	lr
 80068a6:	f803 1b01 	strb.w	r1, [r3], #1
 80068aa:	e7f9      	b.n	80068a0 <memset+0x4>

080068ac <strcpy>:
 80068ac:	4603      	mov	r3, r0
 80068ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80068b2:	f803 2b01 	strb.w	r2, [r3], #1
 80068b6:	2a00      	cmp	r2, #0
 80068b8:	d1f9      	bne.n	80068ae <strcpy+0x2>
 80068ba:	4770      	bx	lr

080068bc <strnlen>:
 80068bc:	b510      	push	{r4, lr}
 80068be:	4602      	mov	r2, r0
 80068c0:	4401      	add	r1, r0
 80068c2:	428a      	cmp	r2, r1
 80068c4:	4613      	mov	r3, r2
 80068c6:	d003      	beq.n	80068d0 <strnlen+0x14>
 80068c8:	781c      	ldrb	r4, [r3, #0]
 80068ca:	3201      	adds	r2, #1
 80068cc:	2c00      	cmp	r4, #0
 80068ce:	d1f8      	bne.n	80068c2 <strnlen+0x6>
 80068d0:	1a18      	subs	r0, r3, r0
 80068d2:	bd10      	pop	{r4, pc}

080068d4 <_init>:
 80068d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068d6:	bf00      	nop
 80068d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068da:	bc08      	pop	{r3}
 80068dc:	469e      	mov	lr, r3
 80068de:	4770      	bx	lr

080068e0 <_fini>:
 80068e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068e2:	bf00      	nop
 80068e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068e6:	bc08      	pop	{r3}
 80068e8:	469e      	mov	lr, r3
 80068ea:	4770      	bx	lr
