{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651458693693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651458693696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 21:31:33 2022 " "Processing started: Sun May 01 21:31:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651458693696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651458693696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Swap -c Swap " "Command: quartus_map --read_settings_files=on --write_settings_files=off Swap -c Swap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651458693696 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651458694028 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651458694028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swap.bdf 1 1 " "Found 1 design units, including 1 entities, in source file swap.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Swap " "Found entity 1: Swap" {  } { { "Swap.bdf" "" { Schematic "U:/CPR E 281/Final Project/FSM/Swap/Swap.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651458699135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651458699135 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Swap " "Elaborating entity \"Swap\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651458699251 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPR E 281/Final Project/FSM/Swap/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651458699489 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651458699489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst8 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst8\"" {  } { { "Swap.bdf" "inst8" { Schematic "U:/CPR E 281/Final Project/FSM/Swap/Swap.bdf" { { -136 1160 1280 40 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651458699489 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg_8b.v 1 1 " "Using design file reg_8b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8b " "Found entity 1: reg_8b" {  } { { "reg_8b.v" "" { Text "U:/CPR E 281/Final Project/FSM/Swap/reg_8b.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651458699621 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651458699621 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "reg_8b " "Found the following files while searching for definition of entity \"reg_8b\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "reg_8b.bdf " "File: reg_8b.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1651458699624 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1651458699624 "|Swap|reg_8b:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8b reg_8b:inst2 " "Elaborating entity \"reg_8b\" for hierarchy \"reg_8b:inst2\"" {  } { { "Swap.bdf" "inst2" { Schematic "U:/CPR E 281/Final Project/FSM/Swap/Swap.bdf" { { 184 568 704 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651458699624 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register.v 1 1 " "Using design file register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "register.v" "" { Text "U:/CPR E 281/Final Project/FSM/Swap/register.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651458699767 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651458699767 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "Register " "Found the following files while searching for definition of entity \"Register\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "Register.bdf " "File: Register.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1651458699767 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1651458699767 "|Swap|reg_8b:inst2|Register:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register reg_8b:inst2\|Register:b2v_inst " "Elaborating entity \"Register\" for hierarchy \"reg_8b:inst2\|Register:b2v_inst\"" {  } { { "reg_8b.v" "b2v_inst" { Text "U:/CPR E 281/Final Project/FSM/Swap/reg_8b.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651458699767 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux21.v 1 1 " "Using design file mux21.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX21 " "Found entity 1: MUX21" {  } { { "mux21.v" "" { Text "U:/CPR E 281/Final Project/FSM/Swap/mux21.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651458699898 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651458699898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX21 reg_8b:inst2\|Register:b2v_inst\|MUX21:b2v_inst1 " "Elaborating entity \"MUX21\" for hierarchy \"reg_8b:inst2\|Register:b2v_inst\|MUX21:b2v_inst1\"" {  } { { "register.v" "b2v_inst1" { Text "U:/CPR E 281/Final Project/FSM/Swap/register.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651458699898 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control_circuit.bdf 1 1 " "Using design file control_circuit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Control_circuit " "Found entity 1: Control_circuit" {  } { { "control_circuit.bdf" "" { Schematic "U:/CPR E 281/Final Project/FSM/Swap/control_circuit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651458700041 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651458700041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_circuit Control_circuit:inst " "Elaborating entity \"Control_circuit\" for hierarchy \"Control_circuit:inst\"" {  } { { "Swap.bdf" "inst" { Schematic "U:/CPR E 281/Final Project/FSM/Swap/Swap.bdf" { { 344 -72 48 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651458700041 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[7\]\" " "Converted tri-state node \"gdfx_temp0\[7\]\" into a selector" {  } { { "mux21.v" "" { Text "U:/CPR E 281/Final Project/FSM/Swap/mux21.v" 2 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1651458700420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[6\]\" " "Converted tri-state node \"gdfx_temp0\[6\]\" into a selector" {  } { { "mux21.v" "" { Text "U:/CPR E 281/Final Project/FSM/Swap/mux21.v" 2 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1651458700420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[5\]\" " "Converted tri-state node \"gdfx_temp0\[5\]\" into a selector" {  } { { "mux21.v" "" { Text "U:/CPR E 281/Final Project/FSM/Swap/mux21.v" 2 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1651458700420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[4\]\" " "Converted tri-state node \"gdfx_temp0\[4\]\" into a selector" {  } { { "mux21.v" "" { Text "U:/CPR E 281/Final Project/FSM/Swap/mux21.v" 2 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1651458700420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[3\]\" " "Converted tri-state node \"gdfx_temp0\[3\]\" into a selector" {  } { { "mux21.v" "" { Text "U:/CPR E 281/Final Project/FSM/Swap/mux21.v" 2 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1651458700420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[2\]\" " "Converted tri-state node \"gdfx_temp0\[2\]\" into a selector" {  } { { "mux21.v" "" { Text "U:/CPR E 281/Final Project/FSM/Swap/mux21.v" 2 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1651458700420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[1\]\" " "Converted tri-state node \"gdfx_temp0\[1\]\" into a selector" {  } { { "mux21.v" "" { Text "U:/CPR E 281/Final Project/FSM/Swap/mux21.v" 2 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1651458700420 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[0\]\" " "Converted tri-state node \"gdfx_temp0\[0\]\" into a selector" {  } { { "mux21.v" "" { Text "U:/CPR E 281/Final Project/FSM/Swap/mux21.v" 2 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1651458700420 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1651458700420 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651458700663 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651458701327 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651458701327 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651458701699 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651458701699 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98 " "Implemented 98 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651458701699 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651458701699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651458701797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 21:31:41 2022 " "Processing ended: Sun May 01 21:31:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651458701797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651458701797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651458701797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651458701797 ""}
