// Seed: 275657622
module module_0 (
    input wand id_0,
    input tri id_1,
    input supply0 id_2,
    input wand id_3,
    output wor id_4,
    output tri0 id_5
);
  assign id_5 = 1'h0 & -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    input wand id_2,
    input tri1 id_3,
    input tri1 id_4,
    output wire id_5,
    output wor id_6,
    output tri0 id_7
);
  wire id_9;
  and primCall (id_5, id_9, id_1, id_4, id_2);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_3,
      id_5,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
  initial
    forever
      @(posedge "") begin : LABEL_0
        wait (id_5);
      end
endmodule
module module_3 (
    output supply1 id_0,
    output tri id_1,
    output supply0 id_2
);
  logic [-1 : {  -1  {  1  }  }] id_4;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
