

================================================================
== Vitis HLS Report for 'Conv2D_HW'
================================================================
* Date:           Thu Apr  3 20:02:15 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_CacheFilterCoeffs
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                    |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Conv2D_HW_Pipeline_VITIS_LOOP_46_3_fu_1295  |Conv2D_HW_Pipeline_VITIS_LOOP_46_3  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_Conv2D_HW_Pipeline_VITIS_LOOP_67_7_fu_1565  |Conv2D_HW_Pipeline_VITIS_LOOP_67_7  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_1     |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + LOOP_Conv          |        ?|        ?|         ?|          -|          -|     ?|        no|
        |  ++ VITIS_LOOP_60_4  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    910|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   42|    6591|   7615|    -|
|Memory           |        0|    -|    8192|   1280|    0|
|Multiplexer      |        -|    -|       -|   9867|    -|
|Register         |        -|    -|    2000|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   42|   16783|  19672|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   19|      15|     36|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                    Instance                    |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |grp_Conv2D_HW_Pipeline_VITIS_LOOP_46_3_fu_1295  |Conv2D_HW_Pipeline_VITIS_LOOP_46_3  |        0|   5|  1220|  1221|    0|
    |grp_Conv2D_HW_Pipeline_VITIS_LOOP_67_7_fu_1565  |Conv2D_HW_Pipeline_VITIS_LOOP_67_7  |        0|   8|  2121|  3175|    0|
    |control_s_axi_U                                 |control_s_axi                       |        0|   0|   551|   938|    0|
    |gmem_m_axi_U                                    |gmem_m_axi                          |        0|   0|   718|  1318|    0|
    |mul_32ns_32ns_62_2_1_U545                       |mul_32ns_32ns_62_2_1                |        0|   3|   165|    50|    0|
    |mul_32ns_32ns_62_2_1_U546                       |mul_32ns_32ns_62_2_1                |        0|   3|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U543                       |mul_32ns_32ns_64_2_1                |        0|   3|   165|    50|    0|
    |mul_32ns_35s_64_2_1_U549                        |mul_32ns_35s_64_2_1                 |        0|   3|   187|    69|    0|
    |mul_32ns_64ns_96_5_1_U544                       |mul_32ns_64ns_96_5_1                |        0|   6|   441|   256|    0|
    |mul_62s_33s_62_5_1_U548                         |mul_62s_33s_62_5_1                  |        0|   5|   429|   244|    0|
    |mul_62s_62s_62_5_1_U547                         |mul_62s_62s_62_5_1                  |        0|   6|   429|   244|    0|
    +------------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                           |                                    |        0|  42|  6591|  7615|    0|
    +------------------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |           Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |coeff_cache_U      |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_1_U    |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_2_U    |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_3_U    |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_4_U    |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_5_U    |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_6_U    |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_7_U    |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_8_U    |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_9_U    |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_10_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_11_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_12_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_13_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_14_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_15_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_16_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_17_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_18_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_19_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_20_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_21_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_22_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_23_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_24_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_25_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_26_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_27_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_28_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_29_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_30_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_31_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_32_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_33_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_34_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_35_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_36_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_37_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_38_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_39_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_40_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_41_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_42_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_43_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_44_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_45_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_46_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_47_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_48_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_49_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_50_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_51_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_52_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_53_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_54_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_55_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_56_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_57_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_58_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_59_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_60_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_61_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_62_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_63_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_64_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_65_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_66_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_67_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_68_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_69_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_70_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_71_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_72_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_73_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_74_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_75_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_76_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_77_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_78_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_79_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_80_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_81_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_82_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_83_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_84_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_85_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_86_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_87_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_88_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_89_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_90_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_91_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_92_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_93_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_94_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_95_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_96_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_97_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_98_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_99_U   |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_100_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_101_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_102_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_103_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_104_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_105_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_106_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_107_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_108_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_109_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_110_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_111_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_112_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_113_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_114_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_115_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_116_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_117_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_118_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_119_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_120_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_121_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_122_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_123_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_124_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_125_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_126_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_127_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_128_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_129_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_130_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_131_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_132_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_133_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_134_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_135_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_136_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_137_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_138_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_139_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_140_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_141_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_142_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_143_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_144_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_145_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_146_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_147_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_148_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_149_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_150_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_151_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_152_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_153_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_154_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_155_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_156_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_157_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_158_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_159_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_160_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_161_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_162_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_163_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_164_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_165_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_166_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_167_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_168_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_169_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_170_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_171_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_172_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_173_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_174_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_175_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_176_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_177_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_178_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_179_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_180_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_181_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_182_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_183_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_184_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_185_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_186_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_187_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_188_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_189_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_190_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_191_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_192_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_193_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_194_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_195_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_196_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_197_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_198_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_199_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_200_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_201_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_202_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_203_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_204_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_205_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_206_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_207_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_208_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_209_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_210_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_211_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_212_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_213_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_214_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_215_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_216_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_217_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_218_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_219_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_220_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_221_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_222_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_223_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_224_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_225_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_226_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_227_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_228_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_229_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_230_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_231_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_232_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_233_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_234_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_235_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_236_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_237_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_238_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_239_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_240_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_241_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_242_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_243_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_244_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_245_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_246_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_247_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_248_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_249_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_250_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_251_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_252_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_253_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_254_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |coeff_cache_255_U  |coeff_cache_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    +-------------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                           |        0|8192|1280|    0|  2304| 8192|   256|        73728|
    +-------------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |acc_fu_2165_p2            |         +|   0|  0|  39|          32|          32|
    |add_ln1027_4_fu_2012_p2   |         +|   0|  0|  69|          62|          62|
    |add_ln1027_fu_2007_p2     |         +|   0|  0|  69|          62|          62|
    |add_ln38_1_fu_1952_p2     |         +|   0|  0|  42|          35|           5|
    |add_ln38_fu_1927_p2       |         +|   0|  0|  40|          33|           3|
    |add_ln58_fu_2091_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln60_fu_1980_p2       |         +|   0|  0|  39|          32|           3|
    |add_ln840_3_fu_2156_p2    |         +|   0|  0|  39|          32|           1|
    |add_ln840_fu_2022_p2      |         +|   0|  0|  39|          32|           1|
    |empty_48_fu_2045_p2       |         +|   0|  0|  71|          64|          64|
    |empty_50_fu_2122_p2       |         +|   0|  0|  64|          64|          64|
    |sub_i_i311_fu_1907_p2     |         +|   0|  0|  40|          33|           3|
    |tmp4_fu_2118_p2           |         +|   0|  0|  64|          64|          64|
    |and_ln79_fu_2178_p2       |       and|   0|  0|   2|           1|           1|
    |cmp_i2881201_fu_1918_p2   |      icmp|   0|  0|  18|          33|           1|
    |cmp_i5111184_fu_1913_p2   |      icmp|   0|  0|  18|          32|           1|
    |cmp_i5161186_fu_1887_p2   |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln1027_1_fu_1993_p2  |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln1027_2_fu_2086_p2  |      icmp|   0|  0|  18|          33|          33|
    |icmp_ln1027_4_fu_2151_p2  |      icmp|   0|  0|  18|          33|          33|
    |icmp_ln1027_fu_2017_p2    |      icmp|   0|  0|  18|          32|          32|
    |acc_2_fu_2183_p3          |    select|   0|  0|  32|           1|           1|
    |empty_47_fu_1985_p3       |    select|   0|  0|  32|           1|          32|
    |empty_fu_1973_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln45_fu_1965_p3    |    select|   0|  0|  32|           1|          32|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 910|         809|         565|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  151|         34|    1|         34|
    |coeff_cache_100_address0  |   14|          3|    4|         12|
    |coeff_cache_100_ce0       |   14|          3|    1|          3|
    |coeff_cache_100_we0       |    9|          2|    1|          2|
    |coeff_cache_101_address0  |   14|          3|    4|         12|
    |coeff_cache_101_ce0       |   14|          3|    1|          3|
    |coeff_cache_101_we0       |    9|          2|    1|          2|
    |coeff_cache_102_address0  |   14|          3|    4|         12|
    |coeff_cache_102_ce0       |   14|          3|    1|          3|
    |coeff_cache_102_we0       |    9|          2|    1|          2|
    |coeff_cache_103_address0  |   14|          3|    4|         12|
    |coeff_cache_103_ce0       |   14|          3|    1|          3|
    |coeff_cache_103_we0       |    9|          2|    1|          2|
    |coeff_cache_104_address0  |   14|          3|    4|         12|
    |coeff_cache_104_ce0       |   14|          3|    1|          3|
    |coeff_cache_104_we0       |    9|          2|    1|          2|
    |coeff_cache_105_address0  |   14|          3|    4|         12|
    |coeff_cache_105_ce0       |   14|          3|    1|          3|
    |coeff_cache_105_we0       |    9|          2|    1|          2|
    |coeff_cache_106_address0  |   14|          3|    4|         12|
    |coeff_cache_106_ce0       |   14|          3|    1|          3|
    |coeff_cache_106_we0       |    9|          2|    1|          2|
    |coeff_cache_107_address0  |   14|          3|    4|         12|
    |coeff_cache_107_ce0       |   14|          3|    1|          3|
    |coeff_cache_107_we0       |    9|          2|    1|          2|
    |coeff_cache_108_address0  |   14|          3|    4|         12|
    |coeff_cache_108_ce0       |   14|          3|    1|          3|
    |coeff_cache_108_we0       |    9|          2|    1|          2|
    |coeff_cache_109_address0  |   14|          3|    4|         12|
    |coeff_cache_109_ce0       |   14|          3|    1|          3|
    |coeff_cache_109_we0       |    9|          2|    1|          2|
    |coeff_cache_10_address0   |   14|          3|    4|         12|
    |coeff_cache_10_ce0        |   14|          3|    1|          3|
    |coeff_cache_10_we0        |    9|          2|    1|          2|
    |coeff_cache_110_address0  |   14|          3|    4|         12|
    |coeff_cache_110_ce0       |   14|          3|    1|          3|
    |coeff_cache_110_we0       |    9|          2|    1|          2|
    |coeff_cache_111_address0  |   14|          3|    4|         12|
    |coeff_cache_111_ce0       |   14|          3|    1|          3|
    |coeff_cache_111_we0       |    9|          2|    1|          2|
    |coeff_cache_112_address0  |   14|          3|    4|         12|
    |coeff_cache_112_ce0       |   14|          3|    1|          3|
    |coeff_cache_112_we0       |    9|          2|    1|          2|
    |coeff_cache_113_address0  |   14|          3|    4|         12|
    |coeff_cache_113_ce0       |   14|          3|    1|          3|
    |coeff_cache_113_we0       |    9|          2|    1|          2|
    |coeff_cache_114_address0  |   14|          3|    4|         12|
    |coeff_cache_114_ce0       |   14|          3|    1|          3|
    |coeff_cache_114_we0       |    9|          2|    1|          2|
    |coeff_cache_115_address0  |   14|          3|    4|         12|
    |coeff_cache_115_ce0       |   14|          3|    1|          3|
    |coeff_cache_115_we0       |    9|          2|    1|          2|
    |coeff_cache_116_address0  |   14|          3|    4|         12|
    |coeff_cache_116_ce0       |   14|          3|    1|          3|
    |coeff_cache_116_we0       |    9|          2|    1|          2|
    |coeff_cache_117_address0  |   14|          3|    4|         12|
    |coeff_cache_117_ce0       |   14|          3|    1|          3|
    |coeff_cache_117_we0       |    9|          2|    1|          2|
    |coeff_cache_118_address0  |   14|          3|    4|         12|
    |coeff_cache_118_ce0       |   14|          3|    1|          3|
    |coeff_cache_118_we0       |    9|          2|    1|          2|
    |coeff_cache_119_address0  |   14|          3|    4|         12|
    |coeff_cache_119_ce0       |   14|          3|    1|          3|
    |coeff_cache_119_we0       |    9|          2|    1|          2|
    |coeff_cache_11_address0   |   14|          3|    4|         12|
    |coeff_cache_11_ce0        |   14|          3|    1|          3|
    |coeff_cache_11_we0        |    9|          2|    1|          2|
    |coeff_cache_120_address0  |   14|          3|    4|         12|
    |coeff_cache_120_ce0       |   14|          3|    1|          3|
    |coeff_cache_120_we0       |    9|          2|    1|          2|
    |coeff_cache_121_address0  |   14|          3|    4|         12|
    |coeff_cache_121_ce0       |   14|          3|    1|          3|
    |coeff_cache_121_we0       |    9|          2|    1|          2|
    |coeff_cache_122_address0  |   14|          3|    4|         12|
    |coeff_cache_122_ce0       |   14|          3|    1|          3|
    |coeff_cache_122_we0       |    9|          2|    1|          2|
    |coeff_cache_123_address0  |   14|          3|    4|         12|
    |coeff_cache_123_ce0       |   14|          3|    1|          3|
    |coeff_cache_123_we0       |    9|          2|    1|          2|
    |coeff_cache_124_address0  |   14|          3|    4|         12|
    |coeff_cache_124_ce0       |   14|          3|    1|          3|
    |coeff_cache_124_we0       |    9|          2|    1|          2|
    |coeff_cache_125_address0  |   14|          3|    4|         12|
    |coeff_cache_125_ce0       |   14|          3|    1|          3|
    |coeff_cache_125_we0       |    9|          2|    1|          2|
    |coeff_cache_126_address0  |   14|          3|    4|         12|
    |coeff_cache_126_ce0       |   14|          3|    1|          3|
    |coeff_cache_126_we0       |    9|          2|    1|          2|
    |coeff_cache_127_address0  |   14|          3|    4|         12|
    |coeff_cache_127_ce0       |   14|          3|    1|          3|
    |coeff_cache_127_we0       |    9|          2|    1|          2|
    |coeff_cache_128_address0  |   14|          3|    4|         12|
    |coeff_cache_128_ce0       |   14|          3|    1|          3|
    |coeff_cache_128_we0       |    9|          2|    1|          2|
    |coeff_cache_129_address0  |   14|          3|    4|         12|
    |coeff_cache_129_ce0       |   14|          3|    1|          3|
    |coeff_cache_129_we0       |    9|          2|    1|          2|
    |coeff_cache_12_address0   |   14|          3|    4|         12|
    |coeff_cache_12_ce0        |   14|          3|    1|          3|
    |coeff_cache_12_we0        |    9|          2|    1|          2|
    |coeff_cache_130_address0  |   14|          3|    4|         12|
    |coeff_cache_130_ce0       |   14|          3|    1|          3|
    |coeff_cache_130_we0       |    9|          2|    1|          2|
    |coeff_cache_131_address0  |   14|          3|    4|         12|
    |coeff_cache_131_ce0       |   14|          3|    1|          3|
    |coeff_cache_131_we0       |    9|          2|    1|          2|
    |coeff_cache_132_address0  |   14|          3|    4|         12|
    |coeff_cache_132_ce0       |   14|          3|    1|          3|
    |coeff_cache_132_we0       |    9|          2|    1|          2|
    |coeff_cache_133_address0  |   14|          3|    4|         12|
    |coeff_cache_133_ce0       |   14|          3|    1|          3|
    |coeff_cache_133_we0       |    9|          2|    1|          2|
    |coeff_cache_134_address0  |   14|          3|    4|         12|
    |coeff_cache_134_ce0       |   14|          3|    1|          3|
    |coeff_cache_134_we0       |    9|          2|    1|          2|
    |coeff_cache_135_address0  |   14|          3|    4|         12|
    |coeff_cache_135_ce0       |   14|          3|    1|          3|
    |coeff_cache_135_we0       |    9|          2|    1|          2|
    |coeff_cache_136_address0  |   14|          3|    4|         12|
    |coeff_cache_136_ce0       |   14|          3|    1|          3|
    |coeff_cache_136_we0       |    9|          2|    1|          2|
    |coeff_cache_137_address0  |   14|          3|    4|         12|
    |coeff_cache_137_ce0       |   14|          3|    1|          3|
    |coeff_cache_137_we0       |    9|          2|    1|          2|
    |coeff_cache_138_address0  |   14|          3|    4|         12|
    |coeff_cache_138_ce0       |   14|          3|    1|          3|
    |coeff_cache_138_we0       |    9|          2|    1|          2|
    |coeff_cache_139_address0  |   14|          3|    4|         12|
    |coeff_cache_139_ce0       |   14|          3|    1|          3|
    |coeff_cache_139_we0       |    9|          2|    1|          2|
    |coeff_cache_13_address0   |   14|          3|    4|         12|
    |coeff_cache_13_ce0        |   14|          3|    1|          3|
    |coeff_cache_13_we0        |    9|          2|    1|          2|
    |coeff_cache_140_address0  |   14|          3|    4|         12|
    |coeff_cache_140_ce0       |   14|          3|    1|          3|
    |coeff_cache_140_we0       |    9|          2|    1|          2|
    |coeff_cache_141_address0  |   14|          3|    4|         12|
    |coeff_cache_141_ce0       |   14|          3|    1|          3|
    |coeff_cache_141_we0       |    9|          2|    1|          2|
    |coeff_cache_142_address0  |   14|          3|    4|         12|
    |coeff_cache_142_ce0       |   14|          3|    1|          3|
    |coeff_cache_142_we0       |    9|          2|    1|          2|
    |coeff_cache_143_address0  |   14|          3|    4|         12|
    |coeff_cache_143_ce0       |   14|          3|    1|          3|
    |coeff_cache_143_we0       |    9|          2|    1|          2|
    |coeff_cache_144_address0  |   14|          3|    4|         12|
    |coeff_cache_144_ce0       |   14|          3|    1|          3|
    |coeff_cache_144_we0       |    9|          2|    1|          2|
    |coeff_cache_145_address0  |   14|          3|    4|         12|
    |coeff_cache_145_ce0       |   14|          3|    1|          3|
    |coeff_cache_145_we0       |    9|          2|    1|          2|
    |coeff_cache_146_address0  |   14|          3|    4|         12|
    |coeff_cache_146_ce0       |   14|          3|    1|          3|
    |coeff_cache_146_we0       |    9|          2|    1|          2|
    |coeff_cache_147_address0  |   14|          3|    4|         12|
    |coeff_cache_147_ce0       |   14|          3|    1|          3|
    |coeff_cache_147_we0       |    9|          2|    1|          2|
    |coeff_cache_148_address0  |   14|          3|    4|         12|
    |coeff_cache_148_ce0       |   14|          3|    1|          3|
    |coeff_cache_148_we0       |    9|          2|    1|          2|
    |coeff_cache_149_address0  |   14|          3|    4|         12|
    |coeff_cache_149_ce0       |   14|          3|    1|          3|
    |coeff_cache_149_we0       |    9|          2|    1|          2|
    |coeff_cache_14_address0   |   14|          3|    4|         12|
    |coeff_cache_14_ce0        |   14|          3|    1|          3|
    |coeff_cache_14_we0        |    9|          2|    1|          2|
    |coeff_cache_150_address0  |   14|          3|    4|         12|
    |coeff_cache_150_ce0       |   14|          3|    1|          3|
    |coeff_cache_150_we0       |    9|          2|    1|          2|
    |coeff_cache_151_address0  |   14|          3|    4|         12|
    |coeff_cache_151_ce0       |   14|          3|    1|          3|
    |coeff_cache_151_we0       |    9|          2|    1|          2|
    |coeff_cache_152_address0  |   14|          3|    4|         12|
    |coeff_cache_152_ce0       |   14|          3|    1|          3|
    |coeff_cache_152_we0       |    9|          2|    1|          2|
    |coeff_cache_153_address0  |   14|          3|    4|         12|
    |coeff_cache_153_ce0       |   14|          3|    1|          3|
    |coeff_cache_153_we0       |    9|          2|    1|          2|
    |coeff_cache_154_address0  |   14|          3|    4|         12|
    |coeff_cache_154_ce0       |   14|          3|    1|          3|
    |coeff_cache_154_we0       |    9|          2|    1|          2|
    |coeff_cache_155_address0  |   14|          3|    4|         12|
    |coeff_cache_155_ce0       |   14|          3|    1|          3|
    |coeff_cache_155_we0       |    9|          2|    1|          2|
    |coeff_cache_156_address0  |   14|          3|    4|         12|
    |coeff_cache_156_ce0       |   14|          3|    1|          3|
    |coeff_cache_156_we0       |    9|          2|    1|          2|
    |coeff_cache_157_address0  |   14|          3|    4|         12|
    |coeff_cache_157_ce0       |   14|          3|    1|          3|
    |coeff_cache_157_we0       |    9|          2|    1|          2|
    |coeff_cache_158_address0  |   14|          3|    4|         12|
    |coeff_cache_158_ce0       |   14|          3|    1|          3|
    |coeff_cache_158_we0       |    9|          2|    1|          2|
    |coeff_cache_159_address0  |   14|          3|    4|         12|
    |coeff_cache_159_ce0       |   14|          3|    1|          3|
    |coeff_cache_159_we0       |    9|          2|    1|          2|
    |coeff_cache_15_address0   |   14|          3|    4|         12|
    |coeff_cache_15_ce0        |   14|          3|    1|          3|
    |coeff_cache_15_we0        |    9|          2|    1|          2|
    |coeff_cache_160_address0  |   14|          3|    4|         12|
    |coeff_cache_160_ce0       |   14|          3|    1|          3|
    |coeff_cache_160_we0       |    9|          2|    1|          2|
    |coeff_cache_161_address0  |   14|          3|    4|         12|
    |coeff_cache_161_ce0       |   14|          3|    1|          3|
    |coeff_cache_161_we0       |    9|          2|    1|          2|
    |coeff_cache_162_address0  |   14|          3|    4|         12|
    |coeff_cache_162_ce0       |   14|          3|    1|          3|
    |coeff_cache_162_we0       |    9|          2|    1|          2|
    |coeff_cache_163_address0  |   14|          3|    4|         12|
    |coeff_cache_163_ce0       |   14|          3|    1|          3|
    |coeff_cache_163_we0       |    9|          2|    1|          2|
    |coeff_cache_164_address0  |   14|          3|    4|         12|
    |coeff_cache_164_ce0       |   14|          3|    1|          3|
    |coeff_cache_164_we0       |    9|          2|    1|          2|
    |coeff_cache_165_address0  |   14|          3|    4|         12|
    |coeff_cache_165_ce0       |   14|          3|    1|          3|
    |coeff_cache_165_we0       |    9|          2|    1|          2|
    |coeff_cache_166_address0  |   14|          3|    4|         12|
    |coeff_cache_166_ce0       |   14|          3|    1|          3|
    |coeff_cache_166_we0       |    9|          2|    1|          2|
    |coeff_cache_167_address0  |   14|          3|    4|         12|
    |coeff_cache_167_ce0       |   14|          3|    1|          3|
    |coeff_cache_167_we0       |    9|          2|    1|          2|
    |coeff_cache_168_address0  |   14|          3|    4|         12|
    |coeff_cache_168_ce0       |   14|          3|    1|          3|
    |coeff_cache_168_we0       |    9|          2|    1|          2|
    |coeff_cache_169_address0  |   14|          3|    4|         12|
    |coeff_cache_169_ce0       |   14|          3|    1|          3|
    |coeff_cache_169_we0       |    9|          2|    1|          2|
    |coeff_cache_16_address0   |   14|          3|    4|         12|
    |coeff_cache_16_ce0        |   14|          3|    1|          3|
    |coeff_cache_16_we0        |    9|          2|    1|          2|
    |coeff_cache_170_address0  |   14|          3|    4|         12|
    |coeff_cache_170_ce0       |   14|          3|    1|          3|
    |coeff_cache_170_we0       |    9|          2|    1|          2|
    |coeff_cache_171_address0  |   14|          3|    4|         12|
    |coeff_cache_171_ce0       |   14|          3|    1|          3|
    |coeff_cache_171_we0       |    9|          2|    1|          2|
    |coeff_cache_172_address0  |   14|          3|    4|         12|
    |coeff_cache_172_ce0       |   14|          3|    1|          3|
    |coeff_cache_172_we0       |    9|          2|    1|          2|
    |coeff_cache_173_address0  |   14|          3|    4|         12|
    |coeff_cache_173_ce0       |   14|          3|    1|          3|
    |coeff_cache_173_we0       |    9|          2|    1|          2|
    |coeff_cache_174_address0  |   14|          3|    4|         12|
    |coeff_cache_174_ce0       |   14|          3|    1|          3|
    |coeff_cache_174_we0       |    9|          2|    1|          2|
    |coeff_cache_175_address0  |   14|          3|    4|         12|
    |coeff_cache_175_ce0       |   14|          3|    1|          3|
    |coeff_cache_175_we0       |    9|          2|    1|          2|
    |coeff_cache_176_address0  |   14|          3|    4|         12|
    |coeff_cache_176_ce0       |   14|          3|    1|          3|
    |coeff_cache_176_we0       |    9|          2|    1|          2|
    |coeff_cache_177_address0  |   14|          3|    4|         12|
    |coeff_cache_177_ce0       |   14|          3|    1|          3|
    |coeff_cache_177_we0       |    9|          2|    1|          2|
    |coeff_cache_178_address0  |   14|          3|    4|         12|
    |coeff_cache_178_ce0       |   14|          3|    1|          3|
    |coeff_cache_178_we0       |    9|          2|    1|          2|
    |coeff_cache_179_address0  |   14|          3|    4|         12|
    |coeff_cache_179_ce0       |   14|          3|    1|          3|
    |coeff_cache_179_we0       |    9|          2|    1|          2|
    |coeff_cache_17_address0   |   14|          3|    4|         12|
    |coeff_cache_17_ce0        |   14|          3|    1|          3|
    |coeff_cache_17_we0        |    9|          2|    1|          2|
    |coeff_cache_180_address0  |   14|          3|    4|         12|
    |coeff_cache_180_ce0       |   14|          3|    1|          3|
    |coeff_cache_180_we0       |    9|          2|    1|          2|
    |coeff_cache_181_address0  |   14|          3|    4|         12|
    |coeff_cache_181_ce0       |   14|          3|    1|          3|
    |coeff_cache_181_we0       |    9|          2|    1|          2|
    |coeff_cache_182_address0  |   14|          3|    4|         12|
    |coeff_cache_182_ce0       |   14|          3|    1|          3|
    |coeff_cache_182_we0       |    9|          2|    1|          2|
    |coeff_cache_183_address0  |   14|          3|    4|         12|
    |coeff_cache_183_ce0       |   14|          3|    1|          3|
    |coeff_cache_183_we0       |    9|          2|    1|          2|
    |coeff_cache_184_address0  |   14|          3|    4|         12|
    |coeff_cache_184_ce0       |   14|          3|    1|          3|
    |coeff_cache_184_we0       |    9|          2|    1|          2|
    |coeff_cache_185_address0  |   14|          3|    4|         12|
    |coeff_cache_185_ce0       |   14|          3|    1|          3|
    |coeff_cache_185_we0       |    9|          2|    1|          2|
    |coeff_cache_186_address0  |   14|          3|    4|         12|
    |coeff_cache_186_ce0       |   14|          3|    1|          3|
    |coeff_cache_186_we0       |    9|          2|    1|          2|
    |coeff_cache_187_address0  |   14|          3|    4|         12|
    |coeff_cache_187_ce0       |   14|          3|    1|          3|
    |coeff_cache_187_we0       |    9|          2|    1|          2|
    |coeff_cache_188_address0  |   14|          3|    4|         12|
    |coeff_cache_188_ce0       |   14|          3|    1|          3|
    |coeff_cache_188_we0       |    9|          2|    1|          2|
    |coeff_cache_189_address0  |   14|          3|    4|         12|
    |coeff_cache_189_ce0       |   14|          3|    1|          3|
    |coeff_cache_189_we0       |    9|          2|    1|          2|
    |coeff_cache_18_address0   |   14|          3|    4|         12|
    |coeff_cache_18_ce0        |   14|          3|    1|          3|
    |coeff_cache_18_we0        |    9|          2|    1|          2|
    |coeff_cache_190_address0  |   14|          3|    4|         12|
    |coeff_cache_190_ce0       |   14|          3|    1|          3|
    |coeff_cache_190_we0       |    9|          2|    1|          2|
    |coeff_cache_191_address0  |   14|          3|    4|         12|
    |coeff_cache_191_ce0       |   14|          3|    1|          3|
    |coeff_cache_191_we0       |    9|          2|    1|          2|
    |coeff_cache_192_address0  |   14|          3|    4|         12|
    |coeff_cache_192_ce0       |   14|          3|    1|          3|
    |coeff_cache_192_we0       |    9|          2|    1|          2|
    |coeff_cache_193_address0  |   14|          3|    4|         12|
    |coeff_cache_193_ce0       |   14|          3|    1|          3|
    |coeff_cache_193_we0       |    9|          2|    1|          2|
    |coeff_cache_194_address0  |   14|          3|    4|         12|
    |coeff_cache_194_ce0       |   14|          3|    1|          3|
    |coeff_cache_194_we0       |    9|          2|    1|          2|
    |coeff_cache_195_address0  |   14|          3|    4|         12|
    |coeff_cache_195_ce0       |   14|          3|    1|          3|
    |coeff_cache_195_we0       |    9|          2|    1|          2|
    |coeff_cache_196_address0  |   14|          3|    4|         12|
    |coeff_cache_196_ce0       |   14|          3|    1|          3|
    |coeff_cache_196_we0       |    9|          2|    1|          2|
    |coeff_cache_197_address0  |   14|          3|    4|         12|
    |coeff_cache_197_ce0       |   14|          3|    1|          3|
    |coeff_cache_197_we0       |    9|          2|    1|          2|
    |coeff_cache_198_address0  |   14|          3|    4|         12|
    |coeff_cache_198_ce0       |   14|          3|    1|          3|
    |coeff_cache_198_we0       |    9|          2|    1|          2|
    |coeff_cache_199_address0  |   14|          3|    4|         12|
    |coeff_cache_199_ce0       |   14|          3|    1|          3|
    |coeff_cache_199_we0       |    9|          2|    1|          2|
    |coeff_cache_19_address0   |   14|          3|    4|         12|
    |coeff_cache_19_ce0        |   14|          3|    1|          3|
    |coeff_cache_19_we0        |    9|          2|    1|          2|
    |coeff_cache_1_address0    |   14|          3|    4|         12|
    |coeff_cache_1_ce0         |   14|          3|    1|          3|
    |coeff_cache_1_we0         |    9|          2|    1|          2|
    |coeff_cache_200_address0  |   14|          3|    4|         12|
    |coeff_cache_200_ce0       |   14|          3|    1|          3|
    |coeff_cache_200_we0       |    9|          2|    1|          2|
    |coeff_cache_201_address0  |   14|          3|    4|         12|
    |coeff_cache_201_ce0       |   14|          3|    1|          3|
    |coeff_cache_201_we0       |    9|          2|    1|          2|
    |coeff_cache_202_address0  |   14|          3|    4|         12|
    |coeff_cache_202_ce0       |   14|          3|    1|          3|
    |coeff_cache_202_we0       |    9|          2|    1|          2|
    |coeff_cache_203_address0  |   14|          3|    4|         12|
    |coeff_cache_203_ce0       |   14|          3|    1|          3|
    |coeff_cache_203_we0       |    9|          2|    1|          2|
    |coeff_cache_204_address0  |   14|          3|    4|         12|
    |coeff_cache_204_ce0       |   14|          3|    1|          3|
    |coeff_cache_204_we0       |    9|          2|    1|          2|
    |coeff_cache_205_address0  |   14|          3|    4|         12|
    |coeff_cache_205_ce0       |   14|          3|    1|          3|
    |coeff_cache_205_we0       |    9|          2|    1|          2|
    |coeff_cache_206_address0  |   14|          3|    4|         12|
    |coeff_cache_206_ce0       |   14|          3|    1|          3|
    |coeff_cache_206_we0       |    9|          2|    1|          2|
    |coeff_cache_207_address0  |   14|          3|    4|         12|
    |coeff_cache_207_ce0       |   14|          3|    1|          3|
    |coeff_cache_207_we0       |    9|          2|    1|          2|
    |coeff_cache_208_address0  |   14|          3|    4|         12|
    |coeff_cache_208_ce0       |   14|          3|    1|          3|
    |coeff_cache_208_we0       |    9|          2|    1|          2|
    |coeff_cache_209_address0  |   14|          3|    4|         12|
    |coeff_cache_209_ce0       |   14|          3|    1|          3|
    |coeff_cache_209_we0       |    9|          2|    1|          2|
    |coeff_cache_20_address0   |   14|          3|    4|         12|
    |coeff_cache_20_ce0        |   14|          3|    1|          3|
    |coeff_cache_20_we0        |    9|          2|    1|          2|
    |coeff_cache_210_address0  |   14|          3|    4|         12|
    |coeff_cache_210_ce0       |   14|          3|    1|          3|
    |coeff_cache_210_we0       |    9|          2|    1|          2|
    |coeff_cache_211_address0  |   14|          3|    4|         12|
    |coeff_cache_211_ce0       |   14|          3|    1|          3|
    |coeff_cache_211_we0       |    9|          2|    1|          2|
    |coeff_cache_212_address0  |   14|          3|    4|         12|
    |coeff_cache_212_ce0       |   14|          3|    1|          3|
    |coeff_cache_212_we0       |    9|          2|    1|          2|
    |coeff_cache_213_address0  |   14|          3|    4|         12|
    |coeff_cache_213_ce0       |   14|          3|    1|          3|
    |coeff_cache_213_we0       |    9|          2|    1|          2|
    |coeff_cache_214_address0  |   14|          3|    4|         12|
    |coeff_cache_214_ce0       |   14|          3|    1|          3|
    |coeff_cache_214_we0       |    9|          2|    1|          2|
    |coeff_cache_215_address0  |   14|          3|    4|         12|
    |coeff_cache_215_ce0       |   14|          3|    1|          3|
    |coeff_cache_215_we0       |    9|          2|    1|          2|
    |coeff_cache_216_address0  |   14|          3|    4|         12|
    |coeff_cache_216_ce0       |   14|          3|    1|          3|
    |coeff_cache_216_we0       |    9|          2|    1|          2|
    |coeff_cache_217_address0  |   14|          3|    4|         12|
    |coeff_cache_217_ce0       |   14|          3|    1|          3|
    |coeff_cache_217_we0       |    9|          2|    1|          2|
    |coeff_cache_218_address0  |   14|          3|    4|         12|
    |coeff_cache_218_ce0       |   14|          3|    1|          3|
    |coeff_cache_218_we0       |    9|          2|    1|          2|
    |coeff_cache_219_address0  |   14|          3|    4|         12|
    |coeff_cache_219_ce0       |   14|          3|    1|          3|
    |coeff_cache_219_we0       |    9|          2|    1|          2|
    |coeff_cache_21_address0   |   14|          3|    4|         12|
    |coeff_cache_21_ce0        |   14|          3|    1|          3|
    |coeff_cache_21_we0        |    9|          2|    1|          2|
    |coeff_cache_220_address0  |   14|          3|    4|         12|
    |coeff_cache_220_ce0       |   14|          3|    1|          3|
    |coeff_cache_220_we0       |    9|          2|    1|          2|
    |coeff_cache_221_address0  |   14|          3|    4|         12|
    |coeff_cache_221_ce0       |   14|          3|    1|          3|
    |coeff_cache_221_we0       |    9|          2|    1|          2|
    |coeff_cache_222_address0  |   14|          3|    4|         12|
    |coeff_cache_222_ce0       |   14|          3|    1|          3|
    |coeff_cache_222_we0       |    9|          2|    1|          2|
    |coeff_cache_223_address0  |   14|          3|    4|         12|
    |coeff_cache_223_ce0       |   14|          3|    1|          3|
    |coeff_cache_223_we0       |    9|          2|    1|          2|
    |coeff_cache_224_address0  |   14|          3|    4|         12|
    |coeff_cache_224_ce0       |   14|          3|    1|          3|
    |coeff_cache_224_we0       |    9|          2|    1|          2|
    |coeff_cache_225_address0  |   14|          3|    4|         12|
    |coeff_cache_225_ce0       |   14|          3|    1|          3|
    |coeff_cache_225_we0       |    9|          2|    1|          2|
    |coeff_cache_226_address0  |   14|          3|    4|         12|
    |coeff_cache_226_ce0       |   14|          3|    1|          3|
    |coeff_cache_226_we0       |    9|          2|    1|          2|
    |coeff_cache_227_address0  |   14|          3|    4|         12|
    |coeff_cache_227_ce0       |   14|          3|    1|          3|
    |coeff_cache_227_we0       |    9|          2|    1|          2|
    |coeff_cache_228_address0  |   14|          3|    4|         12|
    |coeff_cache_228_ce0       |   14|          3|    1|          3|
    |coeff_cache_228_we0       |    9|          2|    1|          2|
    |coeff_cache_229_address0  |   14|          3|    4|         12|
    |coeff_cache_229_ce0       |   14|          3|    1|          3|
    |coeff_cache_229_we0       |    9|          2|    1|          2|
    |coeff_cache_22_address0   |   14|          3|    4|         12|
    |coeff_cache_22_ce0        |   14|          3|    1|          3|
    |coeff_cache_22_we0        |    9|          2|    1|          2|
    |coeff_cache_230_address0  |   14|          3|    4|         12|
    |coeff_cache_230_ce0       |   14|          3|    1|          3|
    |coeff_cache_230_we0       |    9|          2|    1|          2|
    |coeff_cache_231_address0  |   14|          3|    4|         12|
    |coeff_cache_231_ce0       |   14|          3|    1|          3|
    |coeff_cache_231_we0       |    9|          2|    1|          2|
    |coeff_cache_232_address0  |   14|          3|    4|         12|
    |coeff_cache_232_ce0       |   14|          3|    1|          3|
    |coeff_cache_232_we0       |    9|          2|    1|          2|
    |coeff_cache_233_address0  |   14|          3|    4|         12|
    |coeff_cache_233_ce0       |   14|          3|    1|          3|
    |coeff_cache_233_we0       |    9|          2|    1|          2|
    |coeff_cache_234_address0  |   14|          3|    4|         12|
    |coeff_cache_234_ce0       |   14|          3|    1|          3|
    |coeff_cache_234_we0       |    9|          2|    1|          2|
    |coeff_cache_235_address0  |   14|          3|    4|         12|
    |coeff_cache_235_ce0       |   14|          3|    1|          3|
    |coeff_cache_235_we0       |    9|          2|    1|          2|
    |coeff_cache_236_address0  |   14|          3|    4|         12|
    |coeff_cache_236_ce0       |   14|          3|    1|          3|
    |coeff_cache_236_we0       |    9|          2|    1|          2|
    |coeff_cache_237_address0  |   14|          3|    4|         12|
    |coeff_cache_237_ce0       |   14|          3|    1|          3|
    |coeff_cache_237_we0       |    9|          2|    1|          2|
    |coeff_cache_238_address0  |   14|          3|    4|         12|
    |coeff_cache_238_ce0       |   14|          3|    1|          3|
    |coeff_cache_238_we0       |    9|          2|    1|          2|
    |coeff_cache_239_address0  |   14|          3|    4|         12|
    |coeff_cache_239_ce0       |   14|          3|    1|          3|
    |coeff_cache_239_we0       |    9|          2|    1|          2|
    |coeff_cache_23_address0   |   14|          3|    4|         12|
    |coeff_cache_23_ce0        |   14|          3|    1|          3|
    |coeff_cache_23_we0        |    9|          2|    1|          2|
    |coeff_cache_240_address0  |   14|          3|    4|         12|
    |coeff_cache_240_ce0       |   14|          3|    1|          3|
    |coeff_cache_240_we0       |    9|          2|    1|          2|
    |coeff_cache_241_address0  |   14|          3|    4|         12|
    |coeff_cache_241_ce0       |   14|          3|    1|          3|
    |coeff_cache_241_we0       |    9|          2|    1|          2|
    |coeff_cache_242_address0  |   14|          3|    4|         12|
    |coeff_cache_242_ce0       |   14|          3|    1|          3|
    |coeff_cache_242_we0       |    9|          2|    1|          2|
    |coeff_cache_243_address0  |   14|          3|    4|         12|
    |coeff_cache_243_ce0       |   14|          3|    1|          3|
    |coeff_cache_243_we0       |    9|          2|    1|          2|
    |coeff_cache_244_address0  |   14|          3|    4|         12|
    |coeff_cache_244_ce0       |   14|          3|    1|          3|
    |coeff_cache_244_we0       |    9|          2|    1|          2|
    |coeff_cache_245_address0  |   14|          3|    4|         12|
    |coeff_cache_245_ce0       |   14|          3|    1|          3|
    |coeff_cache_245_we0       |    9|          2|    1|          2|
    |coeff_cache_246_address0  |   14|          3|    4|         12|
    |coeff_cache_246_ce0       |   14|          3|    1|          3|
    |coeff_cache_246_we0       |    9|          2|    1|          2|
    |coeff_cache_247_address0  |   14|          3|    4|         12|
    |coeff_cache_247_ce0       |   14|          3|    1|          3|
    |coeff_cache_247_we0       |    9|          2|    1|          2|
    |coeff_cache_248_address0  |   14|          3|    4|         12|
    |coeff_cache_248_ce0       |   14|          3|    1|          3|
    |coeff_cache_248_we0       |    9|          2|    1|          2|
    |coeff_cache_249_address0  |   14|          3|    4|         12|
    |coeff_cache_249_ce0       |   14|          3|    1|          3|
    |coeff_cache_249_we0       |    9|          2|    1|          2|
    |coeff_cache_24_address0   |   14|          3|    4|         12|
    |coeff_cache_24_ce0        |   14|          3|    1|          3|
    |coeff_cache_24_we0        |    9|          2|    1|          2|
    |coeff_cache_250_address0  |   14|          3|    4|         12|
    |coeff_cache_250_ce0       |   14|          3|    1|          3|
    |coeff_cache_250_we0       |    9|          2|    1|          2|
    |coeff_cache_251_address0  |   14|          3|    4|         12|
    |coeff_cache_251_ce0       |   14|          3|    1|          3|
    |coeff_cache_251_we0       |    9|          2|    1|          2|
    |coeff_cache_252_address0  |   14|          3|    4|         12|
    |coeff_cache_252_ce0       |   14|          3|    1|          3|
    |coeff_cache_252_we0       |    9|          2|    1|          2|
    |coeff_cache_253_address0  |   14|          3|    4|         12|
    |coeff_cache_253_ce0       |   14|          3|    1|          3|
    |coeff_cache_253_we0       |    9|          2|    1|          2|
    |coeff_cache_254_address0  |   14|          3|    4|         12|
    |coeff_cache_254_ce0       |   14|          3|    1|          3|
    |coeff_cache_254_we0       |    9|          2|    1|          2|
    |coeff_cache_255_address0  |   14|          3|    4|         12|
    |coeff_cache_255_ce0       |   14|          3|    1|          3|
    |coeff_cache_255_we0       |    9|          2|    1|          2|
    |coeff_cache_25_address0   |   14|          3|    4|         12|
    |coeff_cache_25_ce0        |   14|          3|    1|          3|
    |coeff_cache_25_we0        |    9|          2|    1|          2|
    |coeff_cache_26_address0   |   14|          3|    4|         12|
    |coeff_cache_26_ce0        |   14|          3|    1|          3|
    |coeff_cache_26_we0        |    9|          2|    1|          2|
    |coeff_cache_27_address0   |   14|          3|    4|         12|
    |coeff_cache_27_ce0        |   14|          3|    1|          3|
    |coeff_cache_27_we0        |    9|          2|    1|          2|
    |coeff_cache_28_address0   |   14|          3|    4|         12|
    |coeff_cache_28_ce0        |   14|          3|    1|          3|
    |coeff_cache_28_we0        |    9|          2|    1|          2|
    |coeff_cache_29_address0   |   14|          3|    4|         12|
    |coeff_cache_29_ce0        |   14|          3|    1|          3|
    |coeff_cache_29_we0        |    9|          2|    1|          2|
    |coeff_cache_2_address0    |   14|          3|    4|         12|
    |coeff_cache_2_ce0         |   14|          3|    1|          3|
    |coeff_cache_2_we0         |    9|          2|    1|          2|
    |coeff_cache_30_address0   |   14|          3|    4|         12|
    |coeff_cache_30_ce0        |   14|          3|    1|          3|
    |coeff_cache_30_we0        |    9|          2|    1|          2|
    |coeff_cache_31_address0   |   14|          3|    4|         12|
    |coeff_cache_31_ce0        |   14|          3|    1|          3|
    |coeff_cache_31_we0        |    9|          2|    1|          2|
    |coeff_cache_32_address0   |   14|          3|    4|         12|
    |coeff_cache_32_ce0        |   14|          3|    1|          3|
    |coeff_cache_32_we0        |    9|          2|    1|          2|
    |coeff_cache_33_address0   |   14|          3|    4|         12|
    |coeff_cache_33_ce0        |   14|          3|    1|          3|
    |coeff_cache_33_we0        |    9|          2|    1|          2|
    |coeff_cache_34_address0   |   14|          3|    4|         12|
    |coeff_cache_34_ce0        |   14|          3|    1|          3|
    |coeff_cache_34_we0        |    9|          2|    1|          2|
    |coeff_cache_35_address0   |   14|          3|    4|         12|
    |coeff_cache_35_ce0        |   14|          3|    1|          3|
    |coeff_cache_35_we0        |    9|          2|    1|          2|
    |coeff_cache_36_address0   |   14|          3|    4|         12|
    |coeff_cache_36_ce0        |   14|          3|    1|          3|
    |coeff_cache_36_we0        |    9|          2|    1|          2|
    |coeff_cache_37_address0   |   14|          3|    4|         12|
    |coeff_cache_37_ce0        |   14|          3|    1|          3|
    |coeff_cache_37_we0        |    9|          2|    1|          2|
    |coeff_cache_38_address0   |   14|          3|    4|         12|
    |coeff_cache_38_ce0        |   14|          3|    1|          3|
    |coeff_cache_38_we0        |    9|          2|    1|          2|
    |coeff_cache_39_address0   |   14|          3|    4|         12|
    |coeff_cache_39_ce0        |   14|          3|    1|          3|
    |coeff_cache_39_we0        |    9|          2|    1|          2|
    |coeff_cache_3_address0    |   14|          3|    4|         12|
    |coeff_cache_3_ce0         |   14|          3|    1|          3|
    |coeff_cache_3_we0         |    9|          2|    1|          2|
    |coeff_cache_40_address0   |   14|          3|    4|         12|
    |coeff_cache_40_ce0        |   14|          3|    1|          3|
    |coeff_cache_40_we0        |    9|          2|    1|          2|
    |coeff_cache_41_address0   |   14|          3|    4|         12|
    |coeff_cache_41_ce0        |   14|          3|    1|          3|
    |coeff_cache_41_we0        |    9|          2|    1|          2|
    |coeff_cache_42_address0   |   14|          3|    4|         12|
    |coeff_cache_42_ce0        |   14|          3|    1|          3|
    |coeff_cache_42_we0        |    9|          2|    1|          2|
    |coeff_cache_43_address0   |   14|          3|    4|         12|
    |coeff_cache_43_ce0        |   14|          3|    1|          3|
    |coeff_cache_43_we0        |    9|          2|    1|          2|
    |coeff_cache_44_address0   |   14|          3|    4|         12|
    |coeff_cache_44_ce0        |   14|          3|    1|          3|
    |coeff_cache_44_we0        |    9|          2|    1|          2|
    |coeff_cache_45_address0   |   14|          3|    4|         12|
    |coeff_cache_45_ce0        |   14|          3|    1|          3|
    |coeff_cache_45_we0        |    9|          2|    1|          2|
    |coeff_cache_46_address0   |   14|          3|    4|         12|
    |coeff_cache_46_ce0        |   14|          3|    1|          3|
    |coeff_cache_46_we0        |    9|          2|    1|          2|
    |coeff_cache_47_address0   |   14|          3|    4|         12|
    |coeff_cache_47_ce0        |   14|          3|    1|          3|
    |coeff_cache_47_we0        |    9|          2|    1|          2|
    |coeff_cache_48_address0   |   14|          3|    4|         12|
    |coeff_cache_48_ce0        |   14|          3|    1|          3|
    |coeff_cache_48_we0        |    9|          2|    1|          2|
    |coeff_cache_49_address0   |   14|          3|    4|         12|
    |coeff_cache_49_ce0        |   14|          3|    1|          3|
    |coeff_cache_49_we0        |    9|          2|    1|          2|
    |coeff_cache_4_address0    |   14|          3|    4|         12|
    |coeff_cache_4_ce0         |   14|          3|    1|          3|
    |coeff_cache_4_we0         |    9|          2|    1|          2|
    |coeff_cache_50_address0   |   14|          3|    4|         12|
    |coeff_cache_50_ce0        |   14|          3|    1|          3|
    |coeff_cache_50_we0        |    9|          2|    1|          2|
    |coeff_cache_51_address0   |   14|          3|    4|         12|
    |coeff_cache_51_ce0        |   14|          3|    1|          3|
    |coeff_cache_51_we0        |    9|          2|    1|          2|
    |coeff_cache_52_address0   |   14|          3|    4|         12|
    |coeff_cache_52_ce0        |   14|          3|    1|          3|
    |coeff_cache_52_we0        |    9|          2|    1|          2|
    |coeff_cache_53_address0   |   14|          3|    4|         12|
    |coeff_cache_53_ce0        |   14|          3|    1|          3|
    |coeff_cache_53_we0        |    9|          2|    1|          2|
    |coeff_cache_54_address0   |   14|          3|    4|         12|
    |coeff_cache_54_ce0        |   14|          3|    1|          3|
    |coeff_cache_54_we0        |    9|          2|    1|          2|
    |coeff_cache_55_address0   |   14|          3|    4|         12|
    |coeff_cache_55_ce0        |   14|          3|    1|          3|
    |coeff_cache_55_we0        |    9|          2|    1|          2|
    |coeff_cache_56_address0   |   14|          3|    4|         12|
    |coeff_cache_56_ce0        |   14|          3|    1|          3|
    |coeff_cache_56_we0        |    9|          2|    1|          2|
    |coeff_cache_57_address0   |   14|          3|    4|         12|
    |coeff_cache_57_ce0        |   14|          3|    1|          3|
    |coeff_cache_57_we0        |    9|          2|    1|          2|
    |coeff_cache_58_address0   |   14|          3|    4|         12|
    |coeff_cache_58_ce0        |   14|          3|    1|          3|
    |coeff_cache_58_we0        |    9|          2|    1|          2|
    |coeff_cache_59_address0   |   14|          3|    4|         12|
    |coeff_cache_59_ce0        |   14|          3|    1|          3|
    |coeff_cache_59_we0        |    9|          2|    1|          2|
    |coeff_cache_5_address0    |   14|          3|    4|         12|
    |coeff_cache_5_ce0         |   14|          3|    1|          3|
    |coeff_cache_5_we0         |    9|          2|    1|          2|
    |coeff_cache_60_address0   |   14|          3|    4|         12|
    |coeff_cache_60_ce0        |   14|          3|    1|          3|
    |coeff_cache_60_we0        |    9|          2|    1|          2|
    |coeff_cache_61_address0   |   14|          3|    4|         12|
    |coeff_cache_61_ce0        |   14|          3|    1|          3|
    |coeff_cache_61_we0        |    9|          2|    1|          2|
    |coeff_cache_62_address0   |   14|          3|    4|         12|
    |coeff_cache_62_ce0        |   14|          3|    1|          3|
    |coeff_cache_62_we0        |    9|          2|    1|          2|
    |coeff_cache_63_address0   |   14|          3|    4|         12|
    |coeff_cache_63_ce0        |   14|          3|    1|          3|
    |coeff_cache_63_we0        |    9|          2|    1|          2|
    |coeff_cache_64_address0   |   14|          3|    4|         12|
    |coeff_cache_64_ce0        |   14|          3|    1|          3|
    |coeff_cache_64_we0        |    9|          2|    1|          2|
    |coeff_cache_65_address0   |   14|          3|    4|         12|
    |coeff_cache_65_ce0        |   14|          3|    1|          3|
    |coeff_cache_65_we0        |    9|          2|    1|          2|
    |coeff_cache_66_address0   |   14|          3|    4|         12|
    |coeff_cache_66_ce0        |   14|          3|    1|          3|
    |coeff_cache_66_we0        |    9|          2|    1|          2|
    |coeff_cache_67_address0   |   14|          3|    4|         12|
    |coeff_cache_67_ce0        |   14|          3|    1|          3|
    |coeff_cache_67_we0        |    9|          2|    1|          2|
    |coeff_cache_68_address0   |   14|          3|    4|         12|
    |coeff_cache_68_ce0        |   14|          3|    1|          3|
    |coeff_cache_68_we0        |    9|          2|    1|          2|
    |coeff_cache_69_address0   |   14|          3|    4|         12|
    |coeff_cache_69_ce0        |   14|          3|    1|          3|
    |coeff_cache_69_we0        |    9|          2|    1|          2|
    |coeff_cache_6_address0    |   14|          3|    4|         12|
    |coeff_cache_6_ce0         |   14|          3|    1|          3|
    |coeff_cache_6_we0         |    9|          2|    1|          2|
    |coeff_cache_70_address0   |   14|          3|    4|         12|
    |coeff_cache_70_ce0        |   14|          3|    1|          3|
    |coeff_cache_70_we0        |    9|          2|    1|          2|
    |coeff_cache_71_address0   |   14|          3|    4|         12|
    |coeff_cache_71_ce0        |   14|          3|    1|          3|
    |coeff_cache_71_we0        |    9|          2|    1|          2|
    |coeff_cache_72_address0   |   14|          3|    4|         12|
    |coeff_cache_72_ce0        |   14|          3|    1|          3|
    |coeff_cache_72_we0        |    9|          2|    1|          2|
    |coeff_cache_73_address0   |   14|          3|    4|         12|
    |coeff_cache_73_ce0        |   14|          3|    1|          3|
    |coeff_cache_73_we0        |    9|          2|    1|          2|
    |coeff_cache_74_address0   |   14|          3|    4|         12|
    |coeff_cache_74_ce0        |   14|          3|    1|          3|
    |coeff_cache_74_we0        |    9|          2|    1|          2|
    |coeff_cache_75_address0   |   14|          3|    4|         12|
    |coeff_cache_75_ce0        |   14|          3|    1|          3|
    |coeff_cache_75_we0        |    9|          2|    1|          2|
    |coeff_cache_76_address0   |   14|          3|    4|         12|
    |coeff_cache_76_ce0        |   14|          3|    1|          3|
    |coeff_cache_76_we0        |    9|          2|    1|          2|
    |coeff_cache_77_address0   |   14|          3|    4|         12|
    |coeff_cache_77_ce0        |   14|          3|    1|          3|
    |coeff_cache_77_we0        |    9|          2|    1|          2|
    |coeff_cache_78_address0   |   14|          3|    4|         12|
    |coeff_cache_78_ce0        |   14|          3|    1|          3|
    |coeff_cache_78_we0        |    9|          2|    1|          2|
    |coeff_cache_79_address0   |   14|          3|    4|         12|
    |coeff_cache_79_ce0        |   14|          3|    1|          3|
    |coeff_cache_79_we0        |    9|          2|    1|          2|
    |coeff_cache_7_address0    |   14|          3|    4|         12|
    |coeff_cache_7_ce0         |   14|          3|    1|          3|
    |coeff_cache_7_we0         |    9|          2|    1|          2|
    |coeff_cache_80_address0   |   14|          3|    4|         12|
    |coeff_cache_80_ce0        |   14|          3|    1|          3|
    |coeff_cache_80_we0        |    9|          2|    1|          2|
    |coeff_cache_81_address0   |   14|          3|    4|         12|
    |coeff_cache_81_ce0        |   14|          3|    1|          3|
    |coeff_cache_81_we0        |    9|          2|    1|          2|
    |coeff_cache_82_address0   |   14|          3|    4|         12|
    |coeff_cache_82_ce0        |   14|          3|    1|          3|
    |coeff_cache_82_we0        |    9|          2|    1|          2|
    |coeff_cache_83_address0   |   14|          3|    4|         12|
    |coeff_cache_83_ce0        |   14|          3|    1|          3|
    |coeff_cache_83_we0        |    9|          2|    1|          2|
    |coeff_cache_84_address0   |   14|          3|    4|         12|
    |coeff_cache_84_ce0        |   14|          3|    1|          3|
    |coeff_cache_84_we0        |    9|          2|    1|          2|
    |coeff_cache_85_address0   |   14|          3|    4|         12|
    |coeff_cache_85_ce0        |   14|          3|    1|          3|
    |coeff_cache_85_we0        |    9|          2|    1|          2|
    |coeff_cache_86_address0   |   14|          3|    4|         12|
    |coeff_cache_86_ce0        |   14|          3|    1|          3|
    |coeff_cache_86_we0        |    9|          2|    1|          2|
    |coeff_cache_87_address0   |   14|          3|    4|         12|
    |coeff_cache_87_ce0        |   14|          3|    1|          3|
    |coeff_cache_87_we0        |    9|          2|    1|          2|
    |coeff_cache_88_address0   |   14|          3|    4|         12|
    |coeff_cache_88_ce0        |   14|          3|    1|          3|
    |coeff_cache_88_we0        |    9|          2|    1|          2|
    |coeff_cache_89_address0   |   14|          3|    4|         12|
    |coeff_cache_89_ce0        |   14|          3|    1|          3|
    |coeff_cache_89_we0        |    9|          2|    1|          2|
    |coeff_cache_8_address0    |   14|          3|    4|         12|
    |coeff_cache_8_ce0         |   14|          3|    1|          3|
    |coeff_cache_8_we0         |    9|          2|    1|          2|
    |coeff_cache_90_address0   |   14|          3|    4|         12|
    |coeff_cache_90_ce0        |   14|          3|    1|          3|
    |coeff_cache_90_we0        |    9|          2|    1|          2|
    |coeff_cache_91_address0   |   14|          3|    4|         12|
    |coeff_cache_91_ce0        |   14|          3|    1|          3|
    |coeff_cache_91_we0        |    9|          2|    1|          2|
    |coeff_cache_92_address0   |   14|          3|    4|         12|
    |coeff_cache_92_ce0        |   14|          3|    1|          3|
    |coeff_cache_92_we0        |    9|          2|    1|          2|
    |coeff_cache_93_address0   |   14|          3|    4|         12|
    |coeff_cache_93_ce0        |   14|          3|    1|          3|
    |coeff_cache_93_we0        |    9|          2|    1|          2|
    |coeff_cache_94_address0   |   14|          3|    4|         12|
    |coeff_cache_94_ce0        |   14|          3|    1|          3|
    |coeff_cache_94_we0        |    9|          2|    1|          2|
    |coeff_cache_95_address0   |   14|          3|    4|         12|
    |coeff_cache_95_ce0        |   14|          3|    1|          3|
    |coeff_cache_95_we0        |    9|          2|    1|          2|
    |coeff_cache_96_address0   |   14|          3|    4|         12|
    |coeff_cache_96_ce0        |   14|          3|    1|          3|
    |coeff_cache_96_we0        |    9|          2|    1|          2|
    |coeff_cache_97_address0   |   14|          3|    4|         12|
    |coeff_cache_97_ce0        |   14|          3|    1|          3|
    |coeff_cache_97_we0        |    9|          2|    1|          2|
    |coeff_cache_98_address0   |   14|          3|    4|         12|
    |coeff_cache_98_ce0        |   14|          3|    1|          3|
    |coeff_cache_98_we0        |    9|          2|    1|          2|
    |coeff_cache_99_address0   |   14|          3|    4|         12|
    |coeff_cache_99_ce0        |   14|          3|    1|          3|
    |coeff_cache_99_we0        |    9|          2|    1|          2|
    |coeff_cache_9_address0    |   14|          3|    4|         12|
    |coeff_cache_9_ce0         |   14|          3|    1|          3|
    |coeff_cache_9_we0         |    9|          2|    1|          2|
    |coeff_cache_address0      |   14|          3|    4|         12|
    |coeff_cache_ce0           |   14|          3|    1|          3|
    |coeff_cache_we0           |    9|          2|    1|          2|
    |gmem_ARADDR               |   20|          4|   64|        256|
    |gmem_ARLEN                |   20|          4|   32|        128|
    |gmem_ARVALID              |   20|          4|    1|          4|
    |gmem_RREADY               |   20|          4|    1|          4|
    |gmem_blk_n_AR             |    9|          2|    1|          2|
    |gmem_blk_n_AW             |    9|          2|    1|          2|
    |gmem_blk_n_B              |    9|          2|    1|          2|
    |gmem_blk_n_R              |    9|          2|    1|          2|
    |gmem_blk_n_W              |    9|          2|    1|          2|
    |grp_fu_1892_ce            |    9|          2|    1|          2|
    |grp_fu_1892_p0            |   14|          3|   32|         96|
    |grp_fu_1892_p1            |   14|          3|   32|         96|
    |grp_fu_1898_ce            |    9|          2|    1|          2|
    |grp_fu_1898_p0            |   14|          3|   32|         96|
    |grp_fu_1898_p1            |   14|          3|   32|         96|
    |iFilter_V_fu_146          |    9|          2|   32|         64|
    |indvar_reg_1271           |    9|          2|   32|         64|
    |phi_mul118_fu_138         |    9|          2|   62|        124|
    |phi_mul_fu_142            |    9|          2|   62|        124|
    |x_V_reg_1283              |    9|          2|   32|         64|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     | 9867|       2134| 1990|       5616|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |acc_2_reg_2474                                               |  32|   0|   32|          0|
    |add_ln1027_4_reg_2403                                        |  62|   0|   62|          0|
    |add_ln1027_reg_2398                                          |  62|   0|   62|          0|
    |add_ln38_reg_2350                                            |  33|   0|   33|          0|
    |add_ln58_reg_2440                                            |  32|   0|   32|          0|
    |add_ln840_3_reg_2469                                         |  32|   0|   32|          0|
    |add_ln840_reg_2411                                           |  32|   0|   32|          0|
    |ap_CS_fsm                                                    |  33|   0|   33|          0|
    |apply_relu_read_reg_2212                                     |   1|   0|    1|          0|
    |biases_read_reg_2259                                         |  64|   0|   64|          0|
    |cmp_i5161186_reg_2329                                        |   1|   0|    1|          0|
    |coeffs_read_reg_2264                                         |  64|   0|   64|          0|
    |convHeight_read_reg_2217                                     |  32|   0|   32|          0|
    |convWidth_cast_reg_2323                                      |  32|   0|   62|         30|
    |convWidth_read_reg_2224                                      |  32|   0|   32|          0|
    |empty_47_reg_2375                                            |  32|   0|   32|          0|
    |empty_49_reg_2450                                            |  64|   0|   64|          0|
    |empty_reg_2370                                               |  32|   0|   32|          0|
    |gmem_addr_1_reg_2455                                         |  64|   0|   64|          0|
    |gmem_addr_read_reg_2461                                      |  32|   0|   32|          0|
    |gmem_addr_reg_2416                                           |  64|   0|   64|          0|
    |grp_Conv2D_HW_Pipeline_VITIS_LOOP_46_3_fu_1295_ap_start_reg  |   1|   0|    1|          0|
    |grp_Conv2D_HW_Pipeline_VITIS_LOOP_67_7_fu_1565_ap_start_reg  |   1|   0|    1|          0|
    |iFilter_V_fu_146                                             |  32|   0|   32|          0|
    |icmp_ln1027_1_reg_2386                                       |   1|   0|    1|          0|
    |indvar_reg_1271                                              |  32|   0|   32|          0|
    |inputHeight_read_reg_2234                                    |  32|   0|   32|          0|
    |inputWidth_read_reg_2240                                     |  32|   0|   32|          0|
    |input_r_read_reg_2274                                        |  64|   0|   64|          0|
    |mul_ln17_1_reg_2380                                          |  96|   0|   96|          0|
    |mul_ln17_reg_2295                                            |  64|   0|   64|          0|
    |mul_ln38_reg_2334                                            |  62|   0|   62|          0|
    |mul_ln39_1_reg_2422                                          |  62|   0|   62|          0|
    |mul_ln39_reg_2340                                            |  62|   0|   62|          0|
    |mul_ln58_reg_2427                                            |  62|   0|   62|          0|
    |numChannels_read_reg_2253                                    |  32|   0|   32|          0|
    |numFilters_read_reg_2248                                     |  32|   0|   32|          0|
    |output_r_read_reg_2269                                       |  64|   0|   64|          0|
    |phi_mul118_fu_138                                            |  62|   0|   62|          0|
    |phi_mul_fu_142                                               |  62|   0|   62|          0|
    |sext_ln38_1_reg_2360                                         |  62|   0|   62|          0|
    |sext_ln38_reg_2355                                           |  62|   0|   62|          0|
    |sext_ln45_reg_2365                                           |  62|   0|   64|          2|
    |shl_ln1_reg_2432                                             |  62|   0|   64|          2|
    |sub_i_i311_reg_2345                                          |  33|   0|   33|          0|
    |x_V_reg_1283                                                 |  32|   0|   32|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        |2000|   0| 2034|         34|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|     Conv2D_HW|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|     Conv2D_HW|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|     Conv2D_HW|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

