{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667583615502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667583615502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 04 14:40:15 2022 " "Processing started: Fri Nov 04 14:40:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667583615502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667583615502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula_9 -c Aula_9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula_9 -c Aula_9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667583615502 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667583615977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626716 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667583626716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626720 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667583626720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicdesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicdesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicDesvio-comportamento " "Found design unit 1: logicDesvio-comportamento" {  } { { "logicDesvio.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/logicDesvio.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626728 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicDesvio " "Found entity 1: logicDesvio" {  } { { "logicDesvio.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/logicDesvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667583626728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626732 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667583626732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/ULASomaSub.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626736 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667583626736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop-comportamento " "Found design unit 1: flipFlop-comportamento" {  } { { "flipFlop.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/flipFlop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626740 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop " "Found entity 1: flipFlop" {  } { { "flipFlop.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/flipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667583626740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_8portas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_8portas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_8portas-comportamento " "Found design unit 1: buffer_3_state_8portas-comportamento" {  } { { "buffer_3_state_8portas.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/buffer_3_state_8portas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626744 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_8portas " "Found entity 1: buffer_3_state_8portas" {  } { { "buffer_3_state_8portas.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/buffer_3_state_8portas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667583626744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626746 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667583626746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626750 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626750 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667583626750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626750 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667583626750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula_9-arquitetura " "Found design unit 1: Aula_9-arquitetura" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626756 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula_9 " "Found entity 1: Aula_9" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667583626756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderinstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderinstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/decoderInstru.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626756 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667583626756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state-comportamento " "Found design unit 1: buffer_3_state-comportamento" {  } { { "buffer_3_state.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/buffer_3_state.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626760 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state " "Found entity 1: buffer_3_state" {  } { { "buffer_3_state.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/buffer_3_state.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667583626760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-comportamento " "Found design unit 1: decoder3x8-comportamento" {  } { { "decoder3x8.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/decoder3x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626760 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/decoder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667583626760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxjmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxjmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxJmp-comportamento " "Found design unit 1: muxJmp-comportamento" {  } { { "muxJmp.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/muxJmp.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626764 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxJmp " "Found entity 1: muxJmp" {  } { { "muxJmp.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/muxJmp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667583626764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626766 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667583626766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626770 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667583626770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-arquitetura " "Found design unit 1: processador-arquitetura" {  } { { "processador.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/processador.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626770 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/processador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667583626770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradoresarqregmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradoresarqregmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/bancoRegistradoresArqRegMem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626770 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667583626770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626774 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667583626774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667583626774 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula_9 " "Elaborating entity \"Aula_9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667583626833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM1 " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM1\"" {  } { { "Aula_9.vhd" "ROM1" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667583626889 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "tmp memoriaROM.vhd(37) " "VHDL Variable Declaration warning at memoriaROM.vhd(37): used initial value expression for variable \"tmp\" because variable was never assigned a value" {  } { { "memoriaROM.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/memoriaROM.vhd" 37 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667583626889 "|Aula_9|memoriaROM:ROM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:memoriaRAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:memoriaRAM\"" {  } { { "Aula_9.vhd" "memoriaRAM" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667583626893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador processador:processador " "Elaborating entity \"processador\" for hierarchy \"processador:processador\"" {  } { { "Aula_9.vhd" "processador" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667583626893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 processador:processador\|muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"processador:processador\|muxGenerico2x1:MUX1\"" {  } { { "processador.vhd" "MUX1" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/processador.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667583626903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 processador:processador\|muxGenerico4x1:MUXJMP " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"processador:processador\|muxGenerico4x1:MUXJMP\"" {  } { { "processador.vhd" "MUXJMP" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/processador.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667583626907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegMem processador:processador\|bancoRegistradoresArqRegMem:bancoReg " "Elaborating entity \"bancoRegistradoresArqRegMem\" for hierarchy \"processador:processador\|bancoRegistradoresArqRegMem:bancoReg\"" {  } { { "processador.vhd" "bancoReg" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/processador.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667583626911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico processador:processador\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"processador:processador\|registradorGenerico:PC\"" {  } { { "processador.vhd" "PC" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/processador.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667583626911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante processador:processador\|somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"processador:processador\|somaConstante:incrementaPC\"" {  } { { "processador.vhd" "incrementaPC" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/processador.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667583626915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlop processador:processador\|flipFlop:flipFlop " "Elaborating entity \"flipFlop\" for hierarchy \"processador:processador\|flipFlop:flipFlop\"" {  } { { "processador.vhd" "flipFlop" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/processador.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667583626915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub processador:processador\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"processador:processador\|ULASomaSub:ULA1\"" {  } { { "processador.vhd" "ULA1" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/processador.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667583626919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru processador:processador\|decoderInstru:decoderInstru " "Elaborating entity \"decoderInstru\" for hierarchy \"processador:processador\|decoderInstru:decoderInstru\"" {  } { { "processador.vhd" "decoderInstru" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/processador.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667583626923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicDesvio processador:processador\|logicDesvio:logicDesvio " "Elaborating entity \"logicDesvio\" for hierarchy \"processador:processador\|logicDesvio:logicDesvio\"" {  } { { "processador.vhd" "logicDesvio" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/processador.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667583626927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 decoder3x8:decoderBloco " "Elaborating entity \"decoder3x8\" for hierarchy \"decoder3x8:decoderBloco\"" {  } { { "Aula_9.vhd" "decoderBloco" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667583626943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:RegLed7 " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:RegLed7\"" {  } { { "Aula_9.vhd" "RegLed7" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667583626946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:RegHex0 " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:RegHex0\"" {  } { { "Aula_9.vhd" "RegHex0" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667583626949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:ConHex0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:ConHex0\"" {  } { { "Aula_9.vhd" "ConHex0" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667583626951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state_8portas buffer_3_state_8portas:BufferSW7 " "Elaborating entity \"buffer_3_state_8portas\" for hierarchy \"buffer_3_state_8portas:BufferSW7\"" {  } { { "Aula_9.vhd" "BufferSW7" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667583626955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state buffer_3_state:BufferSW8 " "Elaborating entity \"buffer_3_state\" for hierarchy \"buffer_3_state:BufferSW8\"" {  } { { "Aula_9.vhd" "BufferSW8" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667583626955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico:divisorN " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico:divisorN\"" {  } { { "Aula_9.vhd" "divisorN" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667583626959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico:divisorA " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico:divisorA\"" {  } { { "Aula_9.vhd" "divisorA" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667583626970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:muxClock " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:muxClock\"" {  } { { "Aula_9.vhd" "muxClock" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667583626978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:detectorSub1 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:detectorSub1\"" {  } { { "Aula_9.vhd" "detectorSub1" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 267 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667583626982 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "muxGenerico2x1:muxClock\|saida_MUX\[0\] " "Found clock multiplexer muxGenerico2x1:muxClock\|saida_MUX\[0\]" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1667583627286 "|Aula_9|muxGenerico2x1:muxClock|saida_MUX[0]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1667583627286 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "processador:processador\|bancoRegistradoresArqRegMem:bancoReg\|registrador " "RAM logic \"processador:processador\|bancoRegistradoresArqRegMem:bancoReg\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradoresArqRegMem.vhd" "registrador" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/bancoRegistradoresArqRegMem.vhd" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1667583627462 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:memoriaRAM\|ram " "RAM logic \"memoriaRAM:memoriaRAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1667583627462 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1667583627462 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dLeituraRAM\[7\]\" " "Converted tri-state node \"dLeituraRAM\[7\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1667583627478 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dLeituraRAM\[6\]\" " "Converted tri-state node \"dLeituraRAM\[6\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1667583627478 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dLeituraRAM\[5\]\" " "Converted tri-state node \"dLeituraRAM\[5\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1667583627478 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dLeituraRAM\[4\]\" " "Converted tri-state node \"dLeituraRAM\[4\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1667583627478 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dLeituraRAM\[3\]\" " "Converted tri-state node \"dLeituraRAM\[3\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1667583627478 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dLeituraRAM\[2\]\" " "Converted tri-state node \"dLeituraRAM\[2\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1667583627478 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dLeituraRAM\[1\]\" " "Converted tri-state node \"dLeituraRAM\[1\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1667583627478 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dLeituraRAM\[0\]\" " "Converted tri-state node \"dLeituraRAM\[0\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1667583627478 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1667583627478 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667583627700 "|Aula_9|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1667583627700 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "59 " "59 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667583627740 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667583628053 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667583628053 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667583628182 "|Aula_9|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667583628182 "|Aula_9|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667583628182 "|Aula_9|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667583628182 "|Aula_9|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667583628182 "|Aula_9|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667583628182 "|Aula_9|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667583628182 "|Aula_9|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667583628182 "|Aula_9|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667583628182 "|Aula_9|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667583628182 "|Aula_9|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667583628182 "|Aula_9|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667583628182 "|Aula_9|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667583628182 "|Aula_9|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667583628182 "|Aula_9|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667583628182 "|Aula_9|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_RESET_N " "No output dependent on input pin \"FPGA_RESET_N\"" {  } { { "Aula_9.vhd" "" { Text "D:/insper/6semestre/desComp/projeto/Relogio_Descomp/Relógio/Aula_9.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667583628182 "|Aula_9|FPGA_RESET_N"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1667583628182 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667583628186 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667583628186 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667583628186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667583628225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 04 14:40:28 2022 " "Processing ended: Fri Nov 04 14:40:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667583628225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667583628225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667583628225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667583628225 ""}
