{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744923433647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744923433647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 17 16:57:13 2025 " "Processing started: Thu Apr 17 16:57:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744923433647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923433647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Stopwatch -c stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off Stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923433647 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744923434119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744923434119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neros/documents/github/ece441_final/stopwatch/compile/stopwatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /neros/documents/github/ece441_final/stopwatch/compile/stopwatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stopwatch-stopwatch " "Found design unit 1: stopwatch-stopwatch" {  } { { "../compile/stopwatch.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/stopwatch.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923442641 ""} { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "../compile/stopwatch.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/stopwatch.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923442641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923442641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neros/documents/github/ece441_final/stopwatch/src/sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /neros/documents/github/ece441_final/stopwatch/src/sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg-behavioral " "Found design unit 1: sevenseg-behavioral" {  } { { "../src/sevenseg.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/sevenseg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923442643 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "../src/sevenseg.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/sevenseg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923442643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923442643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neros/documents/github/ece441_final/stopwatch/src/bcd_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /neros/documents/github/ece441_final/stopwatch/src/bcd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_counter-behavioral " "Found design unit 1: BCD_counter-behavioral" {  } { { "../src/BCD_counter.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923442644 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_counter " "Found entity 1: BCD_counter" {  } { { "../src/BCD_counter.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923442644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923442644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neros/documents/github/ece441_final/stopwatch/compile/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /neros/documents/github/ece441_final/stopwatch/compile/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-Controller_arch " "Found design unit 1: Controller-Controller_arch" {  } { { "../compile/Controller.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/Controller.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923442645 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../compile/Controller.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/Controller.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923442645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923442645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neros/documents/github/ece441_final/stopwatch/compile/clock_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /neros/documents/github/ece441_final/stopwatch/compile/clock_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Gen-Clock_Gen " "Found design unit 1: Clock_Gen-Clock_Gen" {  } { { "../compile/Clock_Gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/Clock_Gen.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923442647 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Gen " "Found entity 1: Clock_Gen" {  } { { "../compile/Clock_Gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/Clock_Gen.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923442647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923442647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neros/documents/github/ece441_final/stopwatch/src/clk_div_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /neros/documents/github/ece441_final/stopwatch/src/clk_div_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div_gen-behavior " "Found design unit 1: clk_div_gen-behavior" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923442648 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div_gen " "Found entity 1: clk_div_gen" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744923442648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923442648 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stopwatch " "Elaborating entity \"stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744923442685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:U1 " "Elaborating entity \"Controller\" for hierarchy \"Controller:U1\"" {  } { { "../compile/stopwatch.vhd" "U1" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/stopwatch.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744923442687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:U2 " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:U2\"" {  } { { "../compile/stopwatch.vhd" "U2" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/stopwatch.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744923442689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_counter BCD_counter:U6 " "Elaborating entity \"BCD_counter\" for hierarchy \"BCD_counter:U6\"" {  } { { "../compile/stopwatch.vhd" "U6" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/stopwatch.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744923442691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Gen Clock_Gen:U7 " "Elaborating entity \"Clock_Gen\" for hierarchy \"Clock_Gen:U7\"" {  } { { "../compile/stopwatch.vhd" "U7" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/stopwatch.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744923442692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_gen Clock_Gen:U7\|clk_div_gen:U1 " "Elaborating entity \"clk_div_gen\" for hierarchy \"Clock_Gen:U7\|clk_div_gen:U1\"" {  } { { "../compile/Clock_Gen.vhd" "U1" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/Clock_Gen.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744923442693 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count clk_div_gen.vhd(55) " "VHDL Process Statement warning at clk_div_gen.vhd(55): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744923442694 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count clk_div_gen.vhd(56) " "VHDL Process Statement warning at clk_div_gen.vhd(56): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744923442694 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_clk clk_div_gen.vhd(59) " "VHDL Process Statement warning at clk_div_gen.vhd(59): signal \"out_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744923442694 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_clk clk_div_gen.vhd(51) " "VHDL Process Statement warning at clk_div_gen.vhd(51): inferring latch(es) for signal or variable \"out_clk\", which holds its previous value in one or more paths through the process" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1744923442694 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count clk_div_gen.vhd(51) " "VHDL Process Statement warning at clk_div_gen.vhd(51): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1744923442694 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[0\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923442694 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[1\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923442694 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[2\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923442694 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[3\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923442694 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[4\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923442694 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[5\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923442694 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[6\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923442694 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[7\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923442694 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[8\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923442694 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[9\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923442694 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[10\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923442694 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[11\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923442694 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[12\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923442695 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[13\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923442695 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[14\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923442695 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[15\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923442695 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[16\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923442695 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[17\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923442695 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_clk clk_div_gen.vhd(51) " "Inferred latch for \"out_clk\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923442695 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk_100 Clock_Gen:U7\|clock " "Net \"clk_100\", which fans out to \"Clock_Gen:U7\|clock\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Clock_Gen:U7\|clk_100 " "Net is fed by \"Clock_Gen:U7\|clk_100\"" {  } { { "../compile/Clock_Gen.vhd" "clk_100" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/Clock_Gen.vhd" 28 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744923442747 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Clock_50 " "Net is fed by \"Clock_50\"" {  } { { "../compile/stopwatch.vhd" "Clock_50" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/stopwatch.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744923442747 ""}  } { { "../compile/stopwatch.vhd" "clk_100" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/stopwatch.vhd" 76 -1 0 } } { "../compile/Clock_Gen.vhd" "clock" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/Clock_Gen.vhd" 27 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744923442747 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744923442885 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 17 16:57:22 2025 " "Processing ended: Thu Apr 17 16:57:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744923442885 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744923442885 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744923442885 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744923442885 ""}
