.model mux_4bit
.inputs A[0] A[1] A[2] A[3] S[0] S[1] S[2]
.outputs O
.names A[0] A[1] A[2] A[3] S[0] S[1] S[2] O
0000001 1
0000011 1
0000101 1
0000111 1
0001001 1
0001011 1
0001101 1
0001111 1
0010010 1
0010011 1
0010110 1
0010111 1
0011010 1
0011011 1
0011110 1
0011111 1
0100100 1
0100101 1
0100110 1
0100111 1
0101100 1
0101101 1
0101110 1
0101111 1
0111000 1
0111001 1
0111010 1
0111011 1
0111100 1
0111101 1
0111110 1
0111111 1
.end
