;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* I2C */
I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_I2C_FF__D EQU CYREG_I2C_D
I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_I2C_IRQ__INTC_NUMBER EQU 15
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* RTC */
RTC__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
RTC__0__MASK EQU 0x08
RTC__0__PC EQU CYREG_PRT3_PC3
RTC__0__PORT EQU 3
RTC__0__SHIFT EQU 3
RTC__1__INTTYPE EQU CYREG_PICU3_INTTYPE4
RTC__1__MASK EQU 0x10
RTC__1__PC EQU CYREG_PRT3_PC4
RTC__1__PORT EQU 3
RTC__1__SHIFT EQU 4
RTC__2__INTTYPE EQU CYREG_PICU3_INTTYPE5
RTC__2__MASK EQU 0x20
RTC__2__PC EQU CYREG_PRT3_PC5
RTC__2__PORT EQU 3
RTC__2__SHIFT EQU 5
RTC__AG EQU CYREG_PRT3_AG
RTC__AMUX EQU CYREG_PRT3_AMUX
RTC__BIE EQU CYREG_PRT3_BIE
RTC__BIT_MASK EQU CYREG_PRT3_BIT_MASK
RTC__BYP EQU CYREG_PRT3_BYP
RTC__CTL EQU CYREG_PRT3_CTL
RTC__DM0 EQU CYREG_PRT3_DM0
RTC__DM1 EQU CYREG_PRT3_DM1
RTC__DM2 EQU CYREG_PRT3_DM2
RTC__DR EQU CYREG_PRT3_DR
RTC__f32kHz__INTTYPE EQU CYREG_PICU3_INTTYPE3
RTC__f32kHz__MASK EQU 0x08
RTC__f32kHz__PC EQU CYREG_PRT3_PC3
RTC__f32kHz__PORT EQU 3
RTC__f32kHz__SHIFT EQU 3
RTC__INP_DIS EQU CYREG_PRT3_INP_DIS
RTC__INT__INTTYPE EQU CYREG_PICU3_INTTYPE5
RTC__INT__MASK EQU 0x20
RTC__INT__PC EQU CYREG_PRT3_PC5
RTC__INT__PORT EQU 3
RTC__INT__SHIFT EQU 5
RTC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
RTC__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
RTC__LCD_EN EQU CYREG_PRT3_LCD_EN
RTC__MASK EQU 0x38
RTC__PORT EQU 3
RTC__PRT EQU CYREG_PRT3_PRT
RTC__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
RTC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
RTC__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
RTC__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
RTC__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
RTC__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
RTC__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
RTC__PS EQU CYREG_PRT3_PS
RTC__RST__INTTYPE EQU CYREG_PICU3_INTTYPE4
RTC__RST__MASK EQU 0x10
RTC__RST__PC EQU CYREG_PRT3_PC4
RTC__RST__PORT EQU 3
RTC__RST__SHIFT EQU 4
RTC__SHIFT EQU 3
RTC__SLW EQU CYREG_PRT3_SLW
RTC_SEC_COUNTER_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
RTC_SEC_COUNTER_TimerUDB_rstSts_stsreg__0__POS EQU 0
RTC_SEC_COUNTER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
RTC_SEC_COUNTER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
RTC_SEC_COUNTER_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
RTC_SEC_COUNTER_TimerUDB_rstSts_stsreg__2__POS EQU 2
RTC_SEC_COUNTER_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
RTC_SEC_COUNTER_TimerUDB_rstSts_stsreg__3__POS EQU 3
RTC_SEC_COUNTER_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
RTC_SEC_COUNTER_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
RTC_SEC_COUNTER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
RTC_SEC_COUNTER_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
RTC_SEC_COUNTER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
RTC_SEC_COUNTER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
RTC_SEC_COUNTER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
RTC_SEC_COUNTER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
RTC_SEC_COUNTER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
RTC_SEC_COUNTER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
RTC_SEC_COUNTER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
RTC_SEC_COUNTER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
RTC_SEC_COUNTER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
RTC_SEC_COUNTER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
RTC_SEC_COUNTER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
RTC_SEC_COUNTER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
RTC_SEC_COUNTER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
RTC_SEC_COUNTER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
RTC_SEC_COUNTER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
RTC_SEC_COUNTER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
RTC_SEC_COUNTER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
RTC_SEC_COUNTER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
RTC_SEC_COUNTER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
RTC_SEC_COUNTER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB05_A0
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB05_A1
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB05_D0
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB05_D1
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB05_F0
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB05_F1
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB06_A0
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB06_A1
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB06_D0
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB06_D1
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB06_F0
RTC_SEC_COUNTER_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB06_F1

/* Button */
Button__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Button__0__MASK EQU 0x10
Button__0__PC EQU CYREG_PRT0_PC4
Button__0__PORT EQU 0
Button__0__SHIFT EQU 4
Button__1__INTTYPE EQU CYREG_PICU0_INTTYPE5
Button__1__MASK EQU 0x20
Button__1__PC EQU CYREG_PRT0_PC5
Button__1__PORT EQU 0
Button__1__SHIFT EQU 5
Button__2__INTTYPE EQU CYREG_PICU0_INTTYPE6
Button__2__MASK EQU 0x40
Button__2__PC EQU CYREG_PRT0_PC6
Button__2__PORT EQU 0
Button__2__SHIFT EQU 6
Button__3__INTTYPE EQU CYREG_PICU0_INTTYPE7
Button__3__MASK EQU 0x80
Button__3__PC EQU CYREG_PRT0_PC7
Button__3__PORT EQU 0
Button__3__SHIFT EQU 7
Button__AG EQU CYREG_PRT0_AG
Button__AMUX EQU CYREG_PRT0_AMUX
Button__BACK__INTTYPE EQU CYREG_PICU0_INTTYPE6
Button__BACK__MASK EQU 0x40
Button__BACK__PC EQU CYREG_PRT0_PC6
Button__BACK__PORT EQU 0
Button__BACK__SHIFT EQU 6
Button__BIE EQU CYREG_PRT0_BIE
Button__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Button__BYP EQU CYREG_PRT0_BYP
Button__CTL EQU CYREG_PRT0_CTL
Button__DM0 EQU CYREG_PRT0_DM0
Button__DM1 EQU CYREG_PRT0_DM1
Button__DM2 EQU CYREG_PRT0_DM2
Button__DOWN__INTTYPE EQU CYREG_PICU0_INTTYPE5
Button__DOWN__MASK EQU 0x20
Button__DOWN__PC EQU CYREG_PRT0_PC5
Button__DOWN__PORT EQU 0
Button__DOWN__SHIFT EQU 5
Button__DR EQU CYREG_PRT0_DR
Button__INP_DIS EQU CYREG_PRT0_INP_DIS
Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Button__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Button__LCD_EN EQU CYREG_PRT0_LCD_EN
Button__MASK EQU 0xF0
Button__OK__INTTYPE EQU CYREG_PICU0_INTTYPE7
Button__OK__MASK EQU 0x80
Button__OK__PC EQU CYREG_PRT0_PC7
Button__OK__PORT EQU 0
Button__OK__SHIFT EQU 7
Button__PORT EQU 0
Button__PRT EQU CYREG_PRT0_PRT
Button__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Button__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Button__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Button__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Button__PS EQU CYREG_PRT0_PS
Button__SHIFT EQU 4
Button__SLW EQU CYREG_PRT0_SLW
Button__UP__INTTYPE EQU CYREG_PICU0_INTTYPE4
Button__UP__MASK EQU 0x10
Button__UP__PC EQU CYREG_PRT0_PC4
Button__UP__PORT EQU 0
Button__UP__SHIFT EQU 4

/* USBUART */
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x04
USBUART_ep_1__INTC_NUMBER EQU 2
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x08
USBUART_ep_2__INTC_NUMBER EQU 3
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x10
USBUART_ep_3__INTC_NUMBER EQU 4
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* i2c_scl */
i2c_scl__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
i2c_scl__0__MASK EQU 0x80
i2c_scl__0__PC EQU CYREG_PRT3_PC7
i2c_scl__0__PORT EQU 3
i2c_scl__0__SHIFT EQU 7
i2c_scl__AG EQU CYREG_PRT3_AG
i2c_scl__AMUX EQU CYREG_PRT3_AMUX
i2c_scl__BIE EQU CYREG_PRT3_BIE
i2c_scl__BIT_MASK EQU CYREG_PRT3_BIT_MASK
i2c_scl__BYP EQU CYREG_PRT3_BYP
i2c_scl__CTL EQU CYREG_PRT3_CTL
i2c_scl__DM0 EQU CYREG_PRT3_DM0
i2c_scl__DM1 EQU CYREG_PRT3_DM1
i2c_scl__DM2 EQU CYREG_PRT3_DM2
i2c_scl__DR EQU CYREG_PRT3_DR
i2c_scl__INP_DIS EQU CYREG_PRT3_INP_DIS
i2c_scl__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
i2c_scl__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
i2c_scl__LCD_EN EQU CYREG_PRT3_LCD_EN
i2c_scl__MASK EQU 0x80
i2c_scl__PORT EQU 3
i2c_scl__PRT EQU CYREG_PRT3_PRT
i2c_scl__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
i2c_scl__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
i2c_scl__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
i2c_scl__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
i2c_scl__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
i2c_scl__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
i2c_scl__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
i2c_scl__PS EQU CYREG_PRT3_PS
i2c_scl__SHIFT EQU 7
i2c_scl__SLW EQU CYREG_PRT3_SLW

/* i2c_sda */
i2c_sda__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
i2c_sda__0__MASK EQU 0x40
i2c_sda__0__PC EQU CYREG_PRT3_PC6
i2c_sda__0__PORT EQU 3
i2c_sda__0__SHIFT EQU 6
i2c_sda__AG EQU CYREG_PRT3_AG
i2c_sda__AMUX EQU CYREG_PRT3_AMUX
i2c_sda__BIE EQU CYREG_PRT3_BIE
i2c_sda__BIT_MASK EQU CYREG_PRT3_BIT_MASK
i2c_sda__BYP EQU CYREG_PRT3_BYP
i2c_sda__CTL EQU CYREG_PRT3_CTL
i2c_sda__DM0 EQU CYREG_PRT3_DM0
i2c_sda__DM1 EQU CYREG_PRT3_DM1
i2c_sda__DM2 EQU CYREG_PRT3_DM2
i2c_sda__DR EQU CYREG_PRT3_DR
i2c_sda__INP_DIS EQU CYREG_PRT3_INP_DIS
i2c_sda__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
i2c_sda__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
i2c_sda__LCD_EN EQU CYREG_PRT3_LCD_EN
i2c_sda__MASK EQU 0x40
i2c_sda__PORT EQU 3
i2c_sda__PRT EQU CYREG_PRT3_PRT
i2c_sda__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
i2c_sda__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
i2c_sda__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
i2c_sda__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
i2c_sda__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
i2c_sda__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
i2c_sda__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
i2c_sda__PS EQU CYREG_PRT3_PS
i2c_sda__SHIFT EQU 6
i2c_sda__SLW EQU CYREG_PRT3_SLW

/* DebugLED */
DebugLED__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
DebugLED__0__MASK EQU 0x01
DebugLED__0__PC EQU CYREG_PRT0_PC0
DebugLED__0__PORT EQU 0
DebugLED__0__SHIFT EQU 0
DebugLED__1__INTTYPE EQU CYREG_PICU0_INTTYPE1
DebugLED__1__MASK EQU 0x02
DebugLED__1__PC EQU CYREG_PRT0_PC1
DebugLED__1__PORT EQU 0
DebugLED__1__SHIFT EQU 1
DebugLED__2__INTTYPE EQU CYREG_PICU0_INTTYPE2
DebugLED__2__MASK EQU 0x04
DebugLED__2__PC EQU CYREG_PRT0_PC2
DebugLED__2__PORT EQU 0
DebugLED__2__SHIFT EQU 2
DebugLED__AG EQU CYREG_PRT0_AG
DebugLED__AMUX EQU CYREG_PRT0_AMUX
DebugLED__BIE EQU CYREG_PRT0_BIE
DebugLED__BIT_MASK EQU CYREG_PRT0_BIT_MASK
DebugLED__Blu__INTTYPE EQU CYREG_PICU0_INTTYPE1
DebugLED__Blu__MASK EQU 0x02
DebugLED__Blu__PC EQU CYREG_PRT0_PC1
DebugLED__Blu__PORT EQU 0
DebugLED__Blu__SHIFT EQU 1
DebugLED__BYP EQU CYREG_PRT0_BYP
DebugLED__CTL EQU CYREG_PRT0_CTL
DebugLED__DM0 EQU CYREG_PRT0_DM0
DebugLED__DM1 EQU CYREG_PRT0_DM1
DebugLED__DM2 EQU CYREG_PRT0_DM2
DebugLED__DR EQU CYREG_PRT0_DR
DebugLED__Grn__INTTYPE EQU CYREG_PICU0_INTTYPE0
DebugLED__Grn__MASK EQU 0x01
DebugLED__Grn__PC EQU CYREG_PRT0_PC0
DebugLED__Grn__PORT EQU 0
DebugLED__Grn__SHIFT EQU 0
DebugLED__INP_DIS EQU CYREG_PRT0_INP_DIS
DebugLED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
DebugLED__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
DebugLED__LCD_EN EQU CYREG_PRT0_LCD_EN
DebugLED__MASK EQU 0x07
DebugLED__PORT EQU 0
DebugLED__PRT EQU CYREG_PRT0_PRT
DebugLED__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
DebugLED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
DebugLED__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
DebugLED__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
DebugLED__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
DebugLED__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
DebugLED__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
DebugLED__PS EQU CYREG_PRT0_PS
DebugLED__Red__INTTYPE EQU CYREG_PICU0_INTTYPE2
DebugLED__Red__MASK EQU 0x04
DebugLED__Red__PC EQU CYREG_PRT0_PC2
DebugLED__Red__PORT EQU 0
DebugLED__Red__SHIFT EQU 2
DebugLED__SHIFT EQU 0
DebugLED__SLW EQU CYREG_PRT0_SLW

/* DebugPin_1 */
DebugPin_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
DebugPin_1__0__MASK EQU 0x20
DebugPin_1__0__PC EQU CYREG_PRT2_PC5
DebugPin_1__0__PORT EQU 2
DebugPin_1__0__SHIFT EQU 5
DebugPin_1__AG EQU CYREG_PRT2_AG
DebugPin_1__AMUX EQU CYREG_PRT2_AMUX
DebugPin_1__BIE EQU CYREG_PRT2_BIE
DebugPin_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DebugPin_1__BYP EQU CYREG_PRT2_BYP
DebugPin_1__CTL EQU CYREG_PRT2_CTL
DebugPin_1__DM0 EQU CYREG_PRT2_DM0
DebugPin_1__DM1 EQU CYREG_PRT2_DM1
DebugPin_1__DM2 EQU CYREG_PRT2_DM2
DebugPin_1__DR EQU CYREG_PRT2_DR
DebugPin_1__INP_DIS EQU CYREG_PRT2_INP_DIS
DebugPin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DebugPin_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DebugPin_1__LCD_EN EQU CYREG_PRT2_LCD_EN
DebugPin_1__MASK EQU 0x20
DebugPin_1__PORT EQU 2
DebugPin_1__PRT EQU CYREG_PRT2_PRT
DebugPin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DebugPin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DebugPin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DebugPin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DebugPin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DebugPin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DebugPin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DebugPin_1__PS EQU CYREG_PRT2_PS
DebugPin_1__SHIFT EQU 5
DebugPin_1__SLW EQU CYREG_PRT2_SLW

/* CTR_SYNC_EN */
CTR_SYNC_EN_Sync_ctrl_reg__0__MASK EQU 0x01
CTR_SYNC_EN_Sync_ctrl_reg__0__POS EQU 0
CTR_SYNC_EN_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
CTR_SYNC_EN_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
CTR_SYNC_EN_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
CTR_SYNC_EN_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
CTR_SYNC_EN_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
CTR_SYNC_EN_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
CTR_SYNC_EN_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
CTR_SYNC_EN_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
CTR_SYNC_EN_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
CTR_SYNC_EN_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
CTR_SYNC_EN_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
CTR_SYNC_EN_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
CTR_SYNC_EN_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
CTR_SYNC_EN_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
CTR_SYNC_EN_Sync_ctrl_reg__MASK EQU 0x01
CTR_SYNC_EN_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
CTR_SYNC_EN_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
CTR_SYNC_EN_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

/* SEC_COUNTER */
SEC_COUNTER_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
SEC_COUNTER_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
SEC_COUNTER_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
SEC_COUNTER_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
SEC_COUNTER_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SEC_COUNTER_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
SEC_COUNTER_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
SEC_COUNTER_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
SEC_COUNTER_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B1_UDB07_A0
SEC_COUNTER_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B1_UDB07_A1
SEC_COUNTER_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
SEC_COUNTER_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B1_UDB07_D0
SEC_COUNTER_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B1_UDB07_D1
SEC_COUNTER_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SEC_COUNTER_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
SEC_COUNTER_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B1_UDB07_F0
SEC_COUNTER_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B1_UDB07_F1
SEC_COUNTER_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SEC_COUNTER_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SEC_COUNTER_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SEC_COUNTER_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SEC_COUNTER_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SEC_COUNTER_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SEC_COUNTER_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SEC_COUNTER_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SEC_COUNTER_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SEC_COUNTER_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SEC_COUNTER_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SEC_COUNTER_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
SEC_COUNTER_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
SEC_COUNTER_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SEC_COUNTER_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
SEC_COUNTER_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SEC_COUNTER_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
SEC_COUNTER_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SEC_COUNTER_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
SEC_COUNTER_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SEC_COUNTER_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SEC_COUNTER_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
SEC_COUNTER_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
SEC_COUNTER_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
SEC_COUNTER_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
SEC_COUNTER_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
SEC_COUNTER_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SEC_COUNTER_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
SEC_COUNTER_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
SEC_COUNTER_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
SEC_COUNTER_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
SEC_COUNTER_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
SEC_COUNTER_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
SEC_COUNTER_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
SEC_COUNTER_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
SEC_COUNTER_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
SEC_COUNTER_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SEC_COUNTER_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SEC_COUNTER_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SEC_COUNTER_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
SEC_COUNTER_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
SEC_COUNTER_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST

/* mSec_clock_1 */
mSec_clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
mSec_clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
mSec_clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
mSec_clock_1__CFG2_SRC_SEL_MASK EQU 0x07
mSec_clock_1__INDEX EQU 0x00
mSec_clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
mSec_clock_1__PM_ACT_MSK EQU 0x01
mSec_clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
mSec_clock_1__PM_STBY_MSK EQU 0x01

/* MILLIS_COUNTER */
MILLIS_COUNTER_CAPT_INT__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
MILLIS_COUNTER_CAPT_INT__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
MILLIS_COUNTER_CAPT_INT__INTC_MASK EQU 0x01
MILLIS_COUNTER_CAPT_INT__INTC_NUMBER EQU 0
MILLIS_COUNTER_CAPT_INT__INTC_PRIOR_NUM EQU 7
MILLIS_COUNTER_CAPT_INT__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
MILLIS_COUNTER_CAPT_INT__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
MILLIS_COUNTER_CAPT_INT__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u2__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u2__A0_REG EQU CYREG_B0_UDB06_A0
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u2__A1_REG EQU CYREG_B0_UDB06_A1
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u2__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u2__D0_REG EQU CYREG_B0_UDB06_D0
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u2__D1_REG EQU CYREG_B0_UDB06_D1
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u2__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u2__F0_REG EQU CYREG_B0_UDB06_F0
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u2__F1_REG EQU CYREG_B0_UDB06_F1
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
MILLIS_COUNTER_CounterUDB_sC24_counterdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
MILLIS_COUNTER_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
MILLIS_COUNTER_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
MILLIS_COUNTER_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
MILLIS_COUNTER_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
MILLIS_COUNTER_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
MILLIS_COUNTER_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
MILLIS_COUNTER_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
MILLIS_COUNTER_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
MILLIS_COUNTER_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
MILLIS_COUNTER_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
MILLIS_COUNTER_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
MILLIS_COUNTER_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
MILLIS_COUNTER_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
MILLIS_COUNTER_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
MILLIS_COUNTER_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
MILLIS_COUNTER_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
MILLIS_COUNTER_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
MILLIS_COUNTER_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
MILLIS_COUNTER_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
MILLIS_COUNTER_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
MILLIS_COUNTER_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
MILLIS_COUNTER_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
MILLIS_COUNTER_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
MILLIS_COUNTER_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
MILLIS_COUNTER_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
MILLIS_COUNTER_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
MILLIS_COUNTER_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
MILLIS_COUNTER_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
MILLIS_COUNTER_CounterUDB_sSTSReg_stsreg__4__MASK EQU 0x10
MILLIS_COUNTER_CounterUDB_sSTSReg_stsreg__4__POS EQU 4
MILLIS_COUNTER_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
MILLIS_COUNTER_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
MILLIS_COUNTER_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
MILLIS_COUNTER_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
MILLIS_COUNTER_CounterUDB_sSTSReg_stsreg__MASK EQU 0x7B
MILLIS_COUNTER_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
MILLIS_COUNTER_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
MILLIS_COUNTER_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
MILLIS_COUNTER_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
MILLIS_COUNTER_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
MILLIS_COUNTER_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
MILLIS_COUNTER_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST

/* SEC_CTR_TC_INT */
SEC_CTR_TC_INT__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SEC_CTR_TC_INT__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SEC_CTR_TC_INT__INTC_MASK EQU 0x02
SEC_CTR_TC_INT__INTC_NUMBER EQU 1
SEC_CTR_TC_INT__INTC_PRIOR_NUM EQU 7
SEC_CTR_TC_INT__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
SEC_CTR_TC_INT__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SEC_CTR_TC_INT__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* BUTTONPRESS_REG */
BUTTONPRESS_REG_sts_sts_reg__0__MASK EQU 0x01
BUTTONPRESS_REG_sts_sts_reg__0__POS EQU 0
BUTTONPRESS_REG_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
BUTTONPRESS_REG_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
BUTTONPRESS_REG_sts_sts_reg__MASK EQU 0x01
BUTTONPRESS_REG_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB05_MSK
BUTTONPRESS_REG_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
BUTTONPRESS_REG_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB05_ST

/* MILLIS_CTR_CAPTSEL */
MILLIS_CTR_CAPTSEL_Sync_ctrl_reg__0__MASK EQU 0x01
MILLIS_CTR_CAPTSEL_Sync_ctrl_reg__0__POS EQU 0
MILLIS_CTR_CAPTSEL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
MILLIS_CTR_CAPTSEL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
MILLIS_CTR_CAPTSEL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
MILLIS_CTR_CAPTSEL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
MILLIS_CTR_CAPTSEL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
MILLIS_CTR_CAPTSEL_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
MILLIS_CTR_CAPTSEL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
MILLIS_CTR_CAPTSEL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
MILLIS_CTR_CAPTSEL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
MILLIS_CTR_CAPTSEL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
MILLIS_CTR_CAPTSEL_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
MILLIS_CTR_CAPTSEL_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
MILLIS_CTR_CAPTSEL_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB07_CTL
MILLIS_CTR_CAPTSEL_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
MILLIS_CTR_CAPTSEL_Sync_ctrl_reg__MASK EQU 0x01
MILLIS_CTR_CAPTSEL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
MILLIS_CTR_CAPTSEL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
MILLIS_CTR_CAPTSEL_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB07_MSK

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
