armv8_pmuv3_0/br_mis_pred/
armv8_pmuv3_0/br_mis_pred_retired/
armv8_pmuv3_0/br_pred/
armv8_pmuv3_0/br_retired/
armv8_pmuv3_0/br_return_retired/
armv8_pmuv3_0/bus_access/
armv8_pmuv3_0/bus_cycles/
armv8_pmuv3_0/cid_write_retired/
armv8_pmuv3_0/cpu_cycles/
armv8_pmuv3_0/dtlb_walk/
armv8_pmuv3_0/exc_return/
armv8_pmuv3_0/exc_taken/
armv8_pmuv3_0/inst_retired/
armv8_pmuv3_0/inst_spec/
armv8_pmuv3_0/itlb_walk/
armv8_pmuv3_0/l1d_cache/
armv8_pmuv3_0/l1d_cache_refill/
armv8_pmuv3_0/l1d_cache_wb/
armv8_pmuv3_0/l1d_tlb/
armv8_pmuv3_0/l1d_tlb_refill/
armv8_pmuv3_0/l1i_cache/
armv8_pmuv3_0/l1i_cache_refill/
armv8_pmuv3_0/l1i_tlb/
armv8_pmuv3_0/l1i_tlb_refill/
armv8_pmuv3_0/l2d_cache/
armv8_pmuv3_0/l2d_cache_refill/
armv8_pmuv3_0/l2d_cache_wb/
armv8_pmuv3_0/l2d_tlb/
armv8_pmuv3_0/l2d_tlb_refill/
armv8_pmuv3_0/l2i_cache/
armv8_pmuv3_0/l2i_cache_refill/
armv8_pmuv3_0/l2i_tlb/
armv8_pmuv3_0/l2i_tlb_refill/
armv8_pmuv3_0/ll_cache/
armv8_pmuv3_0/ll_cache_miss/
armv8_pmuv3_0/ll_cache_miss_rd/
armv8_pmuv3_0/ll_cache_rd/
armv8_pmuv3_0/mem_access/
armv8_pmuv3_0/memory_error/
armv8_pmuv3_0/remote_access/
armv8_pmuv3_0/remote_access_rd/
armv8_pmuv3_0/sample_collision/
armv8_pmuv3_0/sample_feed/
armv8_pmuv3_0/sample_filtrate/
armv8_pmuv3_0/sample_pop/
armv8_pmuv3_0/stall_backend/
armv8_pmuv3_0/stall_frontend/
armv8_pmuv3_0/sw_incr/
armv8_pmuv3_0/ttbr_write_retired/
