/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_vec_cfg.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/17/12 5:35p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Jan 17 13:26:48 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b2/bchp_vec_cfg.h $
 * 
 * Hydra_Software_Devel/1   1/17/12 5:35p vanessah
 * SW7425-2202: add B2 headers
 *
 ***************************************************************************/

#ifndef BCHP_VEC_CFG_H__
#define BCHP_VEC_CFG_H__

/***************************************************************************
 *VEC_CFG - Top-Level Controls
 ***************************************************************************/
#define BCHP_VEC_CFG_REVISION_ID                 0x00696000 /* Revision ID Register for Video Encoder */
#define BCHP_VEC_CFG_TP_CTRL                     0x00696004 /* Test port control Register for Video Encoder */
#define BCHP_VEC_CFG_ITU656_TEST_SEL_0           0x00696008 /* ITU656 test control register for path 0 */
#define BCHP_VEC_CFG_ITU656_TEST_SEL_1           0x0069600c /* ITU656 test control register for path 1 */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR          0x00696010 /* RAM test control for CBAR RAM */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0          0x00696014 /* RAM test control for IT_0 RAM */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1          0x00696018 /* RAM test control for IT_1 RAM */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0       0x0069601c /* RAM test control for DTRAM_0 RAM */
#define BCHP_VEC_CFG_TRIGGER_DEBUG               0x00696020 /* trigger debug register */
#define BCHP_VEC_CFG_CLK_CTRL_0                  0x00696024 /* clock control register  for clock gating */
#define BCHP_VEC_CFG_DSCL_CTRL_0                 0x00696028 /* DSCL control register 0 */
#define BCHP_VEC_CFG_VF_0_SOURCE                 0x0069602c /* Source Select Register for VF_0 */
#define BCHP_VEC_CFG_VF_1_SOURCE                 0x00696030 /* Source Select Register for VF_1 */
#define BCHP_VEC_CFG_SECAM_0_SOURCE              0x00696034 /* Source Select Register for SECAM_0 */
#define BCHP_VEC_CFG_SECAM_1_SOURCE              0x00696038 /* Source Select Register for SECAM_1 */
#define BCHP_VEC_CFG_SECAM_2_SOURCE              0x0069603c /* Source Select Register for SECAM_2 */
#define BCHP_VEC_CFG_SDSRC_0_SOURCE              0x00696040 /* Source Select Register for SDSRC_0 */
#define BCHP_VEC_CFG_HDSRC_0_SOURCE              0x00696044 /* Source Select Register for HDSRC_0 */
#define BCHP_VEC_CFG_IT_0_SOURCE                 0x00696048 /* Source Select Register for IT_0 */
#define BCHP_VEC_CFG_IT_1_SOURCE                 0x0069604c /* Source Select Register for IT_1 */
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE            0x00696050 /* Source Select Register for DVI_DTG_0 */
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE         0x00696054 /* Source Select Register for ITU656_DTG_0 */
#define BCHP_VEC_CFG_ITU656_DTG_1_SOURCE         0x00696058 /* Source Select Register for ITU656_DTG_1 */
#define BCHP_VEC_CFG_STG_0_SOURCE                0x0069605c /* Source Select Register for STG_0 */
#define BCHP_VEC_CFG_STG_1_SOURCE                0x00696060 /* Source Select Register for STG_1 */
#define BCHP_VEC_CFG_DECIM_0_SOURCE              0x00696064 /* Source Select Register for DECIM_0 */
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE            0x00696068 /* Source Select Register for DVI_DVF_0 */
#define BCHP_VEC_CFG_TRIGGER_SEL_0               0x0069606c /* Trigger Select Register for source S_0 */
#define BCHP_VEC_CFG_TRIGGER_SEL_1               0x00696070 /* Trigger Select Register for source S_1 */
#define BCHP_VEC_CFG_TRIGGER_SEL_2               0x00696074 /* Trigger Select Register for source S_2 */
#define BCHP_VEC_CFG_TRIGGER_SEL_3               0x00696078 /* Trigger Select Register for source S_3 */
#define BCHP_VEC_CFG_SW_INIT_IT_0                0x0069607c /* Software Init register for IT_0 */
#define BCHP_VEC_CFG_SW_INIT_IT_1                0x00696080 /* Software Init register for IT_1 */
#define BCHP_VEC_CFG_SW_INIT_VF_0                0x00696084 /* Software Init register for VF_0 */
#define BCHP_VEC_CFG_SW_INIT_VF_1                0x00696088 /* Software Init register for VF_1 */
#define BCHP_VEC_CFG_SW_INIT_SECAM_0             0x0069608c /* Software Init register for SECAM_0 */
#define BCHP_VEC_CFG_SW_INIT_SECAM_1             0x00696090 /* Software Init register for SECAM_1 */
#define BCHP_VEC_CFG_SW_INIT_SECAM_2             0x00696094 /* Software Init register for SECAM_2 */
#define BCHP_VEC_CFG_SW_INIT_SDSRC_0             0x00696098 /* Software Init register for SDSRC_0 */
#define BCHP_VEC_CFG_SW_INIT_HDSRC_0             0x0069609c /* Software Init register for HDSRC_0 */
#define BCHP_VEC_CFG_SW_INIT_ANA_MISC            0x006960a0 /* Software Init register for ANA_MISC */
#define BCHP_VEC_CFG_SW_INIT_DTRAM_0             0x006960a4 /* Software Init register for DTRAM_0 */
#define BCHP_VEC_CFG_SW_INIT_VEC_MISC            0x006960a8 /* Software Init register for VEC MISC */
#define BCHP_VEC_CFG_SW_INIT_TPG_0               0x006960ac /* Software Init register for TPG_0 */
#define BCHP_VEC_CFG_SW_INIT_STG_0               0x006960b0 /* Software Init register for STG_0 */
#define BCHP_VEC_CFG_SW_INIT_STG_1               0x006960b4 /* Software Init register for STG_1 */
#define BCHP_VEC_CFG_SW_INIT_DSCL_0              0x006960b8 /* Software Init register for DSCL_0 */
#define BCHP_VEC_CFG_SW_INIT_MISC                0x006960bc /* Software Init register for MISC */
#define BCHP_VEC_CFG_SW_INIT_CABLE_DETECT_0      0x006960c0 /* Software Init register for CABLE_DETECT_0 */
#define BCHP_VEC_CFG_SW_INIT_DECIM_0             0x006960c4 /* Software Init register for DECIM_0 */
#define BCHP_VEC_CFG_SW_INIT_DVI_DTG_0           0x006960c8 /* Software Init register for DVI DTG_0 */
#define BCHP_VEC_CFG_SW_INIT_DVI_CSC_0           0x006960cc /* Software Init register for DVI CSC_0 */
#define BCHP_VEC_CFG_SW_INIT_DVI_DVF_0           0x006960d0 /* Software Init register for DVI DVF_0 */
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_0          0x006960d4 /* Software Init register for DVI MISC_0 */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_0        0x006960d8 /* Software Init register for ITU656 DTG_0 */
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_0        0x006960dc /* Software Init register for 656 CSC_0 */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_0        0x006960e0 /* Software Init register for 656 DVF_0 */
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_0  0x006960e4 /* Software Init register for 656 Formatter 0 */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_1        0x006960e8 /* Software Init register for ITU656 DTG_1 */
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_1        0x006960ec /* Software Init register for 656 CSC_1 */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_1        0x006960f0 /* Software Init register for 656 DVF_1 */
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_1  0x006960f4 /* Software Init register for 656 Formatter 1 */
#define BCHP_VEC_CFG_SW_INIT_CCE_0               0x006960f8 /* Software Init register for CCE_0 */
#define BCHP_VEC_CFG_SW_INIT_CCE_1               0x006960fc /* Software Init register for CCE_1 */
#define BCHP_VEC_CFG_SW_INIT_WSE_0               0x00696100 /* Software Init register for WSE_0 */
#define BCHP_VEC_CFG_SW_INIT_WSE_1               0x00696104 /* Software Init register for WSE_1 */
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_0            0x00696108 /* Software Init register for CGMSAE_0 */
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_1            0x0069610c /* Software Init register for CGMSAE_1 */
#define BCHP_VEC_CFG_SW_INIT_TTE_0               0x00696110 /* Software Init register for TTE_0 */
#define BCHP_VEC_CFG_SW_INIT_TTE_1               0x00696114 /* Software Init register for TTE_1 */
#define BCHP_VEC_CFG_SW_INIT_GSE_0               0x00696118 /* Software Init register for GSE_0 */
#define BCHP_VEC_CFG_SW_INIT_GSE_1               0x0069611c /* Software Init register for GSE_1 */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_0             0x00696120 /* Software Init register for AMOLE_0 */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_1             0x00696124 /* Software Init register for AMOLE_1 */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_0          0x00696128 /* Software Init register for PASSTHRU_0 */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_1          0x0069612c /* Software Init register for PASSTHRU_1 */
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_0         0x00696130 /* Software Init register for CCE_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_1         0x00696134 /* Software Init register for CCE_ANCIL_1 */
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_0         0x00696138 /* Software Init register for WSE_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_1         0x0069613c /* Software Init register for WSE_ANCIL_1 */
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_0         0x00696140 /* Software Init register for TTE_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_1         0x00696144 /* Software Init register for TTE_ANCIL_1 */
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_0         0x00696148 /* Software Init register for GSE_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_1         0x0069614c /* Software Init register for GSE_ANCIL_1 */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_0       0x00696150 /* Software Init register for AMOLE_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_1       0x00696154 /* Software Init register for AMOLE_ANCIL_1 */
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_0     0x00696158 /* Software Init register for ANCI656_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_1     0x0069615c /* Software Init register for ANCI656_ANCIL_1 */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_0    0x00696160 /* Software Init register for PASSTHRU_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_1    0x00696164 /* Software Init register for PASSTHRU_ANCIL_1 */
#define BCHP_VEC_CFG_SW_INIT_VBI_MISC            0x00696168 /* Software Init register for VBI_MISC */

/***************************************************************************
 *REVISION_ID - Revision ID Register for Video Encoder
 ***************************************************************************/
/* VEC_CFG :: REVISION_ID :: reserved0 [31:16] */
#define BCHP_VEC_CFG_REVISION_ID_reserved0_MASK                    0xffff0000
#define BCHP_VEC_CFG_REVISION_ID_reserved0_SHIFT                   16

/* VEC_CFG :: REVISION_ID :: REVISION_ID [15:00] */
#define BCHP_VEC_CFG_REVISION_ID_REVISION_ID_MASK                  0x0000ffff
#define BCHP_VEC_CFG_REVISION_ID_REVISION_ID_SHIFT                 0
#define BCHP_VEC_CFG_REVISION_ID_REVISION_ID_DEFAULT               0x00005400

/***************************************************************************
 *TP_CTRL - Test port control Register for Video Encoder
 ***************************************************************************/
/* VEC_CFG :: TP_CTRL :: reserved0 [31:03] */
#define BCHP_VEC_CFG_TP_CTRL_reserved0_MASK                        0xfffffff8
#define BCHP_VEC_CFG_TP_CTRL_reserved0_SHIFT                       3

/* VEC_CFG :: TP_CTRL :: TP_SELECT [02:00] */
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_MASK                        0x00000007
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_SHIFT                       0
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_DEFAULT                     0x00000000
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_0                        0
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_1                        1
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_2                        2
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_3                        3
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_4                        4
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_5                        5
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_6                        6
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_7                        7

/***************************************************************************
 *ITU656_TEST_SEL_0 - ITU656 test control register for path 0
 ***************************************************************************/
/* VEC_CFG :: ITU656_TEST_SEL_0 :: reserved0 [31:05] */
#define BCHP_VEC_CFG_ITU656_TEST_SEL_0_reserved0_MASK              0xffffffe0
#define BCHP_VEC_CFG_ITU656_TEST_SEL_0_reserved0_SHIFT             5

/* VEC_CFG :: ITU656_TEST_SEL_0 :: SEL [04:00] */
#define BCHP_VEC_CFG_ITU656_TEST_SEL_0_SEL_MASK                    0x0000001f
#define BCHP_VEC_CFG_ITU656_TEST_SEL_0_SEL_SHIFT                   0
#define BCHP_VEC_CFG_ITU656_TEST_SEL_0_SEL_DEFAULT                 0x00000000

/***************************************************************************
 *ITU656_TEST_SEL_1 - ITU656 test control register for path 1
 ***************************************************************************/
/* VEC_CFG :: ITU656_TEST_SEL_1 :: reserved0 [31:05] */
#define BCHP_VEC_CFG_ITU656_TEST_SEL_1_reserved0_MASK              0xffffffe0
#define BCHP_VEC_CFG_ITU656_TEST_SEL_1_reserved0_SHIFT             5

/* VEC_CFG :: ITU656_TEST_SEL_1 :: SEL [04:00] */
#define BCHP_VEC_CFG_ITU656_TEST_SEL_1_SEL_MASK                    0x0000001f
#define BCHP_VEC_CFG_ITU656_TEST_SEL_1_SEL_SHIFT                   0
#define BCHP_VEC_CFG_ITU656_TEST_SEL_1_SEL_DEFAULT                 0x00000000

/***************************************************************************
 *RAM_TEST_CTRL_CBAR - RAM test control for CBAR RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_CBAR :: reserved0 [31:18] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_reserved0_MASK             0xfffc0000
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_reserved0_SHIFT            18

/* VEC_CFG :: RAM_TEST_CTRL_CBAR :: TM [17:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_TM_MASK                    0x0003ffff
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_TM_SHIFT                   0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_TM_DEFAULT                 0x00000000

/***************************************************************************
 *RAM_TEST_CTRL_IT_0 - RAM test control for IT_0 RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_IT_0 :: reserved0 [31:04] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_reserved0_MASK             0xfffffff0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_reserved0_SHIFT            4

/* VEC_CFG :: RAM_TEST_CTRL_IT_0 :: TM [03:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_TM_MASK                    0x0000000f
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_TM_SHIFT                   0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_TM_DEFAULT                 0x00000000

/***************************************************************************
 *RAM_TEST_CTRL_IT_1 - RAM test control for IT_1 RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_IT_1 :: reserved0 [31:04] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_reserved0_MASK             0xfffffff0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_reserved0_SHIFT            4

/* VEC_CFG :: RAM_TEST_CTRL_IT_1 :: TM [03:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_TM_MASK                    0x0000000f
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_TM_SHIFT                   0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_TM_DEFAULT                 0x00000000

/***************************************************************************
 *RAM_TEST_CTRL_DTRAM_0 - RAM test control for DTRAM_0 RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_DTRAM_0 :: reserved0 [31:04] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_reserved0_MASK          0xfffffff0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_reserved0_SHIFT         4

/* VEC_CFG :: RAM_TEST_CTRL_DTRAM_0 :: TM [03:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_TM_MASK                 0x0000000f
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_TM_SHIFT                0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_TM_DEFAULT              0x00000000

/***************************************************************************
 *TRIGGER_DEBUG - trigger debug register
 ***************************************************************************/
/* VEC_CFG :: TRIGGER_DEBUG :: MASTER_SEL [31:16] */
#define BCHP_VEC_CFG_TRIGGER_DEBUG_MASTER_SEL_MASK                 0xffff0000
#define BCHP_VEC_CFG_TRIGGER_DEBUG_MASTER_SEL_SHIFT                16
#define BCHP_VEC_CFG_TRIGGER_DEBUG_MASTER_SEL_DEFAULT              0x00000000

/* VEC_CFG :: TRIGGER_DEBUG :: TRIGGER_SEL [15:00] */
#define BCHP_VEC_CFG_TRIGGER_DEBUG_TRIGGER_SEL_MASK                0x0000ffff
#define BCHP_VEC_CFG_TRIGGER_DEBUG_TRIGGER_SEL_SHIFT               0
#define BCHP_VEC_CFG_TRIGGER_DEBUG_TRIGGER_SEL_DEFAULT             0x00000000

/***************************************************************************
 *CLK_CTRL_0 - clock control register  for clock gating
 ***************************************************************************/
/* VEC_CFG :: CLK_CTRL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_CLK_CTRL_0_reserved0_MASK                     0xfffffffe
#define BCHP_VEC_CFG_CLK_CTRL_0_reserved0_SHIFT                    1

/* VEC_CFG :: CLK_CTRL_0 :: DSCL_FREERUN [00:00] */
#define BCHP_VEC_CFG_CLK_CTRL_0_DSCL_FREERUN_MASK                  0x00000001
#define BCHP_VEC_CFG_CLK_CTRL_0_DSCL_FREERUN_SHIFT                 0
#define BCHP_VEC_CFG_CLK_CTRL_0_DSCL_FREERUN_DEFAULT               0x00000000

/***************************************************************************
 *DSCL_CTRL_0 - DSCL control register 0
 ***************************************************************************/
/* VEC_CFG :: DSCL_CTRL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_DSCL_CTRL_0_reserved0_MASK                    0xfffffffe
#define BCHP_VEC_CFG_DSCL_CTRL_0_reserved0_SHIFT                   1

/* VEC_CFG :: DSCL_CTRL_0 :: OUTPUT_SEL [00:00] */
#define BCHP_VEC_CFG_DSCL_CTRL_0_OUTPUT_SEL_MASK                   0x00000001
#define BCHP_VEC_CFG_DSCL_CTRL_0_OUTPUT_SEL_SHIFT                  0
#define BCHP_VEC_CFG_DSCL_CTRL_0_OUTPUT_SEL_DEFAULT                0x00000001
#define BCHP_VEC_CFG_DSCL_CTRL_0_OUTPUT_SEL_BYPASS                 1
#define BCHP_VEC_CFG_DSCL_CTRL_0_OUTPUT_SEL_DSCL                   0

/***************************************************************************
 *VF_0_SOURCE - Source Select Register for VF_0
 ***************************************************************************/
/* VEC_CFG :: VF_0_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_VF_0_SOURCE_reserved0_MASK                    0xfffffffc
#define BCHP_VEC_CFG_VF_0_SOURCE_reserved0_SHIFT                   2

/* VEC_CFG :: VF_0_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_MASK                       0x00000003
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_SHIFT                      0
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_DEFAULT                    0x00000002
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_IT_0                       0
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_IT_1                       1
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_DISABLE                    2

/***************************************************************************
 *VF_1_SOURCE - Source Select Register for VF_1
 ***************************************************************************/
/* VEC_CFG :: VF_1_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_VF_1_SOURCE_reserved0_MASK                    0xfffffffc
#define BCHP_VEC_CFG_VF_1_SOURCE_reserved0_SHIFT                   2

/* VEC_CFG :: VF_1_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_VF_1_SOURCE_SOURCE_MASK                       0x00000003
#define BCHP_VEC_CFG_VF_1_SOURCE_SOURCE_SHIFT                      0
#define BCHP_VEC_CFG_VF_1_SOURCE_SOURCE_DEFAULT                    0x00000002
#define BCHP_VEC_CFG_VF_1_SOURCE_SOURCE_IT_0                       0
#define BCHP_VEC_CFG_VF_1_SOURCE_SOURCE_IT_1                       1
#define BCHP_VEC_CFG_VF_1_SOURCE_SOURCE_DISABLE                    2

/***************************************************************************
 *SECAM_0_SOURCE - Source Select Register for SECAM_0
 ***************************************************************************/
/* VEC_CFG :: SECAM_0_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_SECAM_0_SOURCE_reserved0_MASK                 0xfffffffc
#define BCHP_VEC_CFG_SECAM_0_SOURCE_reserved0_SHIFT                2

/* VEC_CFG :: SECAM_0_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_MASK                    0x00000003
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_DEFAULT                 0x00000002
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_VF_0                    0
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_VF_1                    1
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_DISABLE                 2

/***************************************************************************
 *SECAM_1_SOURCE - Source Select Register for SECAM_1
 ***************************************************************************/
/* VEC_CFG :: SECAM_1_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_SECAM_1_SOURCE_reserved0_MASK                 0xfffffffc
#define BCHP_VEC_CFG_SECAM_1_SOURCE_reserved0_SHIFT                2

/* VEC_CFG :: SECAM_1_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_SECAM_1_SOURCE_SOURCE_MASK                    0x00000003
#define BCHP_VEC_CFG_SECAM_1_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_SECAM_1_SOURCE_SOURCE_DEFAULT                 0x00000002
#define BCHP_VEC_CFG_SECAM_1_SOURCE_SOURCE_VF_0                    0
#define BCHP_VEC_CFG_SECAM_1_SOURCE_SOURCE_VF_1                    1
#define BCHP_VEC_CFG_SECAM_1_SOURCE_SOURCE_DISABLE                 2

/***************************************************************************
 *SECAM_2_SOURCE - Source Select Register for SECAM_2
 ***************************************************************************/
/* VEC_CFG :: SECAM_2_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_SECAM_2_SOURCE_reserved0_MASK                 0xfffffffc
#define BCHP_VEC_CFG_SECAM_2_SOURCE_reserved0_SHIFT                2

/* VEC_CFG :: SECAM_2_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_SECAM_2_SOURCE_SOURCE_MASK                    0x00000003
#define BCHP_VEC_CFG_SECAM_2_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_SECAM_2_SOURCE_SOURCE_DEFAULT                 0x00000002
#define BCHP_VEC_CFG_SECAM_2_SOURCE_SOURCE_VF_0                    0
#define BCHP_VEC_CFG_SECAM_2_SOURCE_SOURCE_VF_1                    1
#define BCHP_VEC_CFG_SECAM_2_SOURCE_SOURCE_DISABLE                 2

/***************************************************************************
 *SDSRC_0_SOURCE - Source Select Register for SDSRC_0
 ***************************************************************************/
/* VEC_CFG :: SDSRC_0_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_reserved0_MASK                 0xfffffffc
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_reserved0_SHIFT                2

/* VEC_CFG :: SDSRC_0_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_MASK                    0x00000003
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_DEFAULT                 0x00000003
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_SSP_0                   0
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_SSP_1                   1
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_SSP_2                   2
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_DISABLE                 3

/***************************************************************************
 *HDSRC_0_SOURCE - Source Select Register for HDSRC_0
 ***************************************************************************/
/* VEC_CFG :: HDSRC_0_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_reserved0_MASK                 0xfffffffc
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_reserved0_SHIFT                2

/* VEC_CFG :: HDSRC_0_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_MASK                    0x00000003
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_DEFAULT                 0x00000003
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_SSP_0                   0
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_SSP_1                   1
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_SSP_2                   2
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_DISABLE                 3

/***************************************************************************
 *IT_0_SOURCE - Source Select Register for IT_0
 ***************************************************************************/
/* VEC_CFG :: IT_0_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_IT_0_SOURCE_reserved0_MASK                    0xfffffff8
#define BCHP_VEC_CFG_IT_0_SOURCE_reserved0_SHIFT                   3

/* VEC_CFG :: IT_0_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_MASK                       0x00000007
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_SHIFT                      0
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_DEFAULT                    0x00000006
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_S_0                        0
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_S_1                        1
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_S_2                        2
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_S_3                        3
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_DECIM_0                    4
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_TPG_0                      5
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_DISABLE                    6

/***************************************************************************
 *IT_1_SOURCE - Source Select Register for IT_1
 ***************************************************************************/
/* VEC_CFG :: IT_1_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_IT_1_SOURCE_reserved0_MASK                    0xfffffff8
#define BCHP_VEC_CFG_IT_1_SOURCE_reserved0_SHIFT                   3

/* VEC_CFG :: IT_1_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_MASK                       0x00000007
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_SHIFT                      0
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_DEFAULT                    0x00000006
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_S_0                        0
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_S_1                        1
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_S_2                        2
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_S_3                        3
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_DECIM_0                    4
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_TPG_0                      5
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_DISABLE                    6

/***************************************************************************
 *DVI_DTG_0_SOURCE - Source Select Register for DVI_DTG_0
 ***************************************************************************/
/* VEC_CFG :: DVI_DTG_0_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_reserved0_MASK               0xfffffff8
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_reserved0_SHIFT              3

/* VEC_CFG :: DVI_DTG_0_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_MASK                  0x00000007
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_SHIFT                 0
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_DEFAULT               0x00000006
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_S_0                   0
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_S_1                   1
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_S_2                   2
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_S_3                   3
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_DECIM_0               4
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_TPG_0                 5
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_DISABLE               6

/***************************************************************************
 *ITU656_DTG_0_SOURCE - Source Select Register for ITU656_DTG_0
 ***************************************************************************/
/* VEC_CFG :: ITU656_DTG_0_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_reserved0_MASK            0xfffffff8
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_reserved0_SHIFT           3

/* VEC_CFG :: ITU656_DTG_0_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_MASK               0x00000007
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_SHIFT              0
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_DEFAULT            0x00000006
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_S_0                0
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_S_1                1
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_S_2                2
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_S_3                3
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_DECIM_0            4
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_TPG_0              5
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_DISABLE            6

/***************************************************************************
 *ITU656_DTG_1_SOURCE - Source Select Register for ITU656_DTG_1
 ***************************************************************************/
/* VEC_CFG :: ITU656_DTG_1_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_ITU656_DTG_1_SOURCE_reserved0_MASK            0xfffffff8
#define BCHP_VEC_CFG_ITU656_DTG_1_SOURCE_reserved0_SHIFT           3

/* VEC_CFG :: ITU656_DTG_1_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_ITU656_DTG_1_SOURCE_SOURCE_MASK               0x00000007
#define BCHP_VEC_CFG_ITU656_DTG_1_SOURCE_SOURCE_SHIFT              0
#define BCHP_VEC_CFG_ITU656_DTG_1_SOURCE_SOURCE_DEFAULT            0x00000006
#define BCHP_VEC_CFG_ITU656_DTG_1_SOURCE_SOURCE_S_0                0
#define BCHP_VEC_CFG_ITU656_DTG_1_SOURCE_SOURCE_S_1                1
#define BCHP_VEC_CFG_ITU656_DTG_1_SOURCE_SOURCE_S_2                2
#define BCHP_VEC_CFG_ITU656_DTG_1_SOURCE_SOURCE_S_3                3
#define BCHP_VEC_CFG_ITU656_DTG_1_SOURCE_SOURCE_DECIM_0            4
#define BCHP_VEC_CFG_ITU656_DTG_1_SOURCE_SOURCE_TPG_0              5
#define BCHP_VEC_CFG_ITU656_DTG_1_SOURCE_SOURCE_DISABLE            6

/***************************************************************************
 *STG_0_SOURCE - Source Select Register for STG_0
 ***************************************************************************/
/* VEC_CFG :: STG_0_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_STG_0_SOURCE_reserved0_MASK                   0xfffffff8
#define BCHP_VEC_CFG_STG_0_SOURCE_reserved0_SHIFT                  3

/* VEC_CFG :: STG_0_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_MASK                      0x00000007
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_SHIFT                     0
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_DEFAULT                   0x00000006
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_S_0                       0
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_S_1                       1
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_S_2                       2
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_S_3                       3
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_DECIM_0                   4
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_TPG_0                     5
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_DISABLE                   6

/***************************************************************************
 *STG_1_SOURCE - Source Select Register for STG_1
 ***************************************************************************/
/* VEC_CFG :: STG_1_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_STG_1_SOURCE_reserved0_MASK                   0xfffffff8
#define BCHP_VEC_CFG_STG_1_SOURCE_reserved0_SHIFT                  3

/* VEC_CFG :: STG_1_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_STG_1_SOURCE_SOURCE_MASK                      0x00000007
#define BCHP_VEC_CFG_STG_1_SOURCE_SOURCE_SHIFT                     0
#define BCHP_VEC_CFG_STG_1_SOURCE_SOURCE_DEFAULT                   0x00000006
#define BCHP_VEC_CFG_STG_1_SOURCE_SOURCE_S_0                       0
#define BCHP_VEC_CFG_STG_1_SOURCE_SOURCE_S_1                       1
#define BCHP_VEC_CFG_STG_1_SOURCE_SOURCE_S_2                       2
#define BCHP_VEC_CFG_STG_1_SOURCE_SOURCE_S_3                       3
#define BCHP_VEC_CFG_STG_1_SOURCE_SOURCE_DECIM_0                   4
#define BCHP_VEC_CFG_STG_1_SOURCE_SOURCE_TPG_0                     5
#define BCHP_VEC_CFG_STG_1_SOURCE_SOURCE_DISABLE                   6

/***************************************************************************
 *DECIM_0_SOURCE - Source Select Register for DECIM_0
 ***************************************************************************/
/* VEC_CFG :: DECIM_0_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_DECIM_0_SOURCE_reserved0_MASK                 0xfffffff8
#define BCHP_VEC_CFG_DECIM_0_SOURCE_reserved0_SHIFT                3

/* VEC_CFG :: DECIM_0_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_MASK                    0x00000007
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_DEFAULT                 0x00000006
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_S_0                     0
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_S_1                     1
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_S_2                     2
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_S_3                     3
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_DISABLE                 6

/***************************************************************************
 *DVI_DVF_0_SOURCE - Source Select Register for DVI_DVF_0
 ***************************************************************************/
/* VEC_CFG :: DVI_DVF_0_SOURCE :: reserved0 [31:01] */
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_reserved0_SHIFT              1

/* VEC_CFG :: DVI_DVF_0_SOURCE :: SOURCE [00:00] */
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_SOURCE_MASK                  0x00000001
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_SOURCE_SHIFT                 0
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_SOURCE_DEFAULT               0x00000000
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_SOURCE_DVI_DTG_0             0
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_SOURCE_DISABLE               1

/***************************************************************************
 *TRIGGER_SEL_0 - Trigger Select Register for source S_0
 ***************************************************************************/
/* VEC_CFG :: TRIGGER_SEL_0 :: reserved0 [31:04] */
#define BCHP_VEC_CFG_TRIGGER_SEL_0_reserved0_MASK                  0xfffffff0
#define BCHP_VEC_CFG_TRIGGER_SEL_0_reserved0_SHIFT                 4

/* VEC_CFG :: TRIGGER_SEL_0 :: OVERRIDE [03:03] */
#define BCHP_VEC_CFG_TRIGGER_SEL_0_OVERRIDE_MASK                   0x00000008
#define BCHP_VEC_CFG_TRIGGER_SEL_0_OVERRIDE_SHIFT                  3
#define BCHP_VEC_CFG_TRIGGER_SEL_0_OVERRIDE_DEFAULT                0x00000000

/* VEC_CFG :: TRIGGER_SEL_0 :: SRC [02:00] */
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_MASK                        0x00000007
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_SHIFT                       0
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_DEFAULT                     0x00000007
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_IT_0                        0
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_IT_1                        1
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_DVI_DTG_0                   2
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_ITU656_DTG_0                3
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_ITU656_DTG_1                4
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_STG_0                       5
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_STG_1                       6
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_DISABLE                     7

/***************************************************************************
 *TRIGGER_SEL_1 - Trigger Select Register for source S_1
 ***************************************************************************/
/* VEC_CFG :: TRIGGER_SEL_1 :: reserved0 [31:04] */
#define BCHP_VEC_CFG_TRIGGER_SEL_1_reserved0_MASK                  0xfffffff0
#define BCHP_VEC_CFG_TRIGGER_SEL_1_reserved0_SHIFT                 4

/* VEC_CFG :: TRIGGER_SEL_1 :: OVERRIDE [03:03] */
#define BCHP_VEC_CFG_TRIGGER_SEL_1_OVERRIDE_MASK                   0x00000008
#define BCHP_VEC_CFG_TRIGGER_SEL_1_OVERRIDE_SHIFT                  3
#define BCHP_VEC_CFG_TRIGGER_SEL_1_OVERRIDE_DEFAULT                0x00000000

/* VEC_CFG :: TRIGGER_SEL_1 :: SRC [02:00] */
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_MASK                        0x00000007
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_SHIFT                       0
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_DEFAULT                     0x00000007
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_IT_0                        0
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_IT_1                        1
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_DVI_DTG_0                   2
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_ITU656_DTG_0                3
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_ITU656_DTG_1                4
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_STG_0                       5
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_STG_1                       6
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_DISABLE                     7

/***************************************************************************
 *TRIGGER_SEL_2 - Trigger Select Register for source S_2
 ***************************************************************************/
/* VEC_CFG :: TRIGGER_SEL_2 :: reserved0 [31:04] */
#define BCHP_VEC_CFG_TRIGGER_SEL_2_reserved0_MASK                  0xfffffff0
#define BCHP_VEC_CFG_TRIGGER_SEL_2_reserved0_SHIFT                 4

/* VEC_CFG :: TRIGGER_SEL_2 :: OVERRIDE [03:03] */
#define BCHP_VEC_CFG_TRIGGER_SEL_2_OVERRIDE_MASK                   0x00000008
#define BCHP_VEC_CFG_TRIGGER_SEL_2_OVERRIDE_SHIFT                  3
#define BCHP_VEC_CFG_TRIGGER_SEL_2_OVERRIDE_DEFAULT                0x00000000

/* VEC_CFG :: TRIGGER_SEL_2 :: SRC [02:00] */
#define BCHP_VEC_CFG_TRIGGER_SEL_2_SRC_MASK                        0x00000007
#define BCHP_VEC_CFG_TRIGGER_SEL_2_SRC_SHIFT                       0
#define BCHP_VEC_CFG_TRIGGER_SEL_2_SRC_DEFAULT                     0x00000007
#define BCHP_VEC_CFG_TRIGGER_SEL_2_SRC_IT_0                        0
#define BCHP_VEC_CFG_TRIGGER_SEL_2_SRC_IT_1                        1
#define BCHP_VEC_CFG_TRIGGER_SEL_2_SRC_DVI_DTG_0                   2
#define BCHP_VEC_CFG_TRIGGER_SEL_2_SRC_ITU656_DTG_0                3
#define BCHP_VEC_CFG_TRIGGER_SEL_2_SRC_ITU656_DTG_1                4
#define BCHP_VEC_CFG_TRIGGER_SEL_2_SRC_STG_0                       5
#define BCHP_VEC_CFG_TRIGGER_SEL_2_SRC_STG_1                       6
#define BCHP_VEC_CFG_TRIGGER_SEL_2_SRC_DISABLE                     7

/***************************************************************************
 *TRIGGER_SEL_3 - Trigger Select Register for source S_3
 ***************************************************************************/
/* VEC_CFG :: TRIGGER_SEL_3 :: reserved0 [31:04] */
#define BCHP_VEC_CFG_TRIGGER_SEL_3_reserved0_MASK                  0xfffffff0
#define BCHP_VEC_CFG_TRIGGER_SEL_3_reserved0_SHIFT                 4

/* VEC_CFG :: TRIGGER_SEL_3 :: OVERRIDE [03:03] */
#define BCHP_VEC_CFG_TRIGGER_SEL_3_OVERRIDE_MASK                   0x00000008
#define BCHP_VEC_CFG_TRIGGER_SEL_3_OVERRIDE_SHIFT                  3
#define BCHP_VEC_CFG_TRIGGER_SEL_3_OVERRIDE_DEFAULT                0x00000000

/* VEC_CFG :: TRIGGER_SEL_3 :: SRC [02:00] */
#define BCHP_VEC_CFG_TRIGGER_SEL_3_SRC_MASK                        0x00000007
#define BCHP_VEC_CFG_TRIGGER_SEL_3_SRC_SHIFT                       0
#define BCHP_VEC_CFG_TRIGGER_SEL_3_SRC_DEFAULT                     0x00000007
#define BCHP_VEC_CFG_TRIGGER_SEL_3_SRC_IT_0                        0
#define BCHP_VEC_CFG_TRIGGER_SEL_3_SRC_IT_1                        1
#define BCHP_VEC_CFG_TRIGGER_SEL_3_SRC_DVI_DTG_0                   2
#define BCHP_VEC_CFG_TRIGGER_SEL_3_SRC_ITU656_DTG_0                3
#define BCHP_VEC_CFG_TRIGGER_SEL_3_SRC_ITU656_DTG_1                4
#define BCHP_VEC_CFG_TRIGGER_SEL_3_SRC_STG_0                       5
#define BCHP_VEC_CFG_TRIGGER_SEL_3_SRC_STG_1                       6
#define BCHP_VEC_CFG_TRIGGER_SEL_3_SRC_DISABLE                     7

/***************************************************************************
 *SW_INIT_IT_0 - Software Init register for IT_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_IT_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_IT_0_reserved0_MASK                   0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_IT_0_reserved0_SHIFT                  1

/* VEC_CFG :: SW_INIT_IT_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_IT_0_INIT_MASK                        0x00000001
#define BCHP_VEC_CFG_SW_INIT_IT_0_INIT_SHIFT                       0
#define BCHP_VEC_CFG_SW_INIT_IT_0_INIT_DEFAULT                     0x00000000

/***************************************************************************
 *SW_INIT_IT_1 - Software Init register for IT_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_IT_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_IT_1_reserved0_MASK                   0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_IT_1_reserved0_SHIFT                  1

/* VEC_CFG :: SW_INIT_IT_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_IT_1_INIT_MASK                        0x00000001
#define BCHP_VEC_CFG_SW_INIT_IT_1_INIT_SHIFT                       0
#define BCHP_VEC_CFG_SW_INIT_IT_1_INIT_DEFAULT                     0x00000000

/***************************************************************************
 *SW_INIT_VF_0 - Software Init register for VF_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_VF_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_VF_0_reserved0_MASK                   0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_VF_0_reserved0_SHIFT                  1

/* VEC_CFG :: SW_INIT_VF_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_VF_0_INIT_MASK                        0x00000001
#define BCHP_VEC_CFG_SW_INIT_VF_0_INIT_SHIFT                       0
#define BCHP_VEC_CFG_SW_INIT_VF_0_INIT_DEFAULT                     0x00000000

/***************************************************************************
 *SW_INIT_VF_1 - Software Init register for VF_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_VF_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_VF_1_reserved0_MASK                   0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_VF_1_reserved0_SHIFT                  1

/* VEC_CFG :: SW_INIT_VF_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_VF_1_INIT_MASK                        0x00000001
#define BCHP_VEC_CFG_SW_INIT_VF_1_INIT_SHIFT                       0
#define BCHP_VEC_CFG_SW_INIT_VF_1_INIT_DEFAULT                     0x00000000

/***************************************************************************
 *SW_INIT_SECAM_0 - Software Init register for SECAM_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_SECAM_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_SECAM_0_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_SECAM_0_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_SECAM_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_SECAM_0_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_SECAM_0_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_SECAM_0_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_SECAM_1 - Software Init register for SECAM_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_SECAM_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_SECAM_1_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_SECAM_1_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_SECAM_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_SECAM_1_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_SECAM_1_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_SECAM_1_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_SECAM_2 - Software Init register for SECAM_2
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_SECAM_2 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_SECAM_2_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_SECAM_2_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_SECAM_2 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_SECAM_2_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_SECAM_2_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_SECAM_2_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_SDSRC_0 - Software Init register for SDSRC_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_SDSRC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_SDSRC_0_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_SDSRC_0_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_SDSRC_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_SDSRC_0_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_SDSRC_0_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_SDSRC_0_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_HDSRC_0 - Software Init register for HDSRC_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_HDSRC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_HDSRC_0_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_HDSRC_0_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_HDSRC_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_HDSRC_0_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_HDSRC_0_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_HDSRC_0_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_ANA_MISC - Software Init register for ANA_MISC
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ANA_MISC :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ANA_MISC_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ANA_MISC_reserved0_SHIFT              1

/* VEC_CFG :: SW_INIT_ANA_MISC :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ANA_MISC_INIT_MASK                    0x00000001
#define BCHP_VEC_CFG_SW_INIT_ANA_MISC_INIT_SHIFT                   0
#define BCHP_VEC_CFG_SW_INIT_ANA_MISC_INIT_DEFAULT                 0x00000000

/***************************************************************************
 *SW_INIT_DTRAM_0 - Software Init register for DTRAM_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DTRAM_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DTRAM_0_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DTRAM_0_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_DTRAM_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DTRAM_0_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_DTRAM_0_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_DTRAM_0_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_VEC_MISC - Software Init register for VEC MISC
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_VEC_MISC :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_VEC_MISC_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_VEC_MISC_reserved0_SHIFT              1

/* VEC_CFG :: SW_INIT_VEC_MISC :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_VEC_MISC_INIT_MASK                    0x00000001
#define BCHP_VEC_CFG_SW_INIT_VEC_MISC_INIT_SHIFT                   0
#define BCHP_VEC_CFG_SW_INIT_VEC_MISC_INIT_DEFAULT                 0x00000000

/***************************************************************************
 *SW_INIT_TPG_0 - Software Init register for TPG_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_TPG_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_TPG_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_TPG_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_TPG_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_TPG_0_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_TPG_0_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_TPG_0_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_STG_0 - Software Init register for STG_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_STG_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_STG_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_STG_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_STG_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_STG_0_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_STG_0_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_STG_0_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_STG_1 - Software Init register for STG_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_STG_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_STG_1_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_STG_1_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_STG_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_STG_1_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_STG_1_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_STG_1_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_DSCL_0 - Software Init register for DSCL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DSCL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DSCL_0_reserved0_MASK                 0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DSCL_0_reserved0_SHIFT                1

/* VEC_CFG :: SW_INIT_DSCL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DSCL_0_INIT_MASK                      0x00000001
#define BCHP_VEC_CFG_SW_INIT_DSCL_0_INIT_SHIFT                     0
#define BCHP_VEC_CFG_SW_INIT_DSCL_0_INIT_DEFAULT                   0x00000000

/***************************************************************************
 *SW_INIT_MISC - Software Init register for MISC
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_MISC :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_MISC_reserved0_MASK                   0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_MISC_reserved0_SHIFT                  1

/* VEC_CFG :: SW_INIT_MISC :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_MISC_INIT_MASK                        0x00000001
#define BCHP_VEC_CFG_SW_INIT_MISC_INIT_SHIFT                       0
#define BCHP_VEC_CFG_SW_INIT_MISC_INIT_DEFAULT                     0x00000000

/***************************************************************************
 *SW_INIT_CABLE_DETECT_0 - Software Init register for CABLE_DETECT_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_CABLE_DETECT_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_CABLE_DETECT_0_reserved0_MASK         0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_CABLE_DETECT_0_reserved0_SHIFT        1

/* VEC_CFG :: SW_INIT_CABLE_DETECT_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_CABLE_DETECT_0_INIT_MASK              0x00000001
#define BCHP_VEC_CFG_SW_INIT_CABLE_DETECT_0_INIT_SHIFT             0
#define BCHP_VEC_CFG_SW_INIT_CABLE_DETECT_0_INIT_DEFAULT           0x00000000

/***************************************************************************
 *SW_INIT_DECIM_0 - Software Init register for DECIM_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DECIM_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DECIM_0_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DECIM_0_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_DECIM_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DECIM_0_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_DECIM_0_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_DECIM_0_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_DVI_DTG_0 - Software Init register for DVI DTG_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DVI_DTG_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DVI_DTG_0_reserved0_MASK              0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DVI_DTG_0_reserved0_SHIFT             1

/* VEC_CFG :: SW_INIT_DVI_DTG_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DVI_DTG_0_INIT_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_INIT_DVI_DTG_0_INIT_SHIFT                  0
#define BCHP_VEC_CFG_SW_INIT_DVI_DTG_0_INIT_DEFAULT                0x00000000

/***************************************************************************
 *SW_INIT_DVI_CSC_0 - Software Init register for DVI CSC_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DVI_CSC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DVI_CSC_0_reserved0_MASK              0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DVI_CSC_0_reserved0_SHIFT             1

/* VEC_CFG :: SW_INIT_DVI_CSC_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DVI_CSC_0_INIT_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_INIT_DVI_CSC_0_INIT_SHIFT                  0
#define BCHP_VEC_CFG_SW_INIT_DVI_CSC_0_INIT_DEFAULT                0x00000000

/***************************************************************************
 *SW_INIT_DVI_DVF_0 - Software Init register for DVI DVF_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DVI_DVF_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DVI_DVF_0_reserved0_MASK              0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DVI_DVF_0_reserved0_SHIFT             1

/* VEC_CFG :: SW_INIT_DVI_DVF_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DVI_DVF_0_INIT_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_INIT_DVI_DVF_0_INIT_SHIFT                  0
#define BCHP_VEC_CFG_SW_INIT_DVI_DVF_0_INIT_DEFAULT                0x00000000

/***************************************************************************
 *SW_INIT_DVI_MISC_0 - Software Init register for DVI MISC_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DVI_MISC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_0_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_0_reserved0_SHIFT            1

/* VEC_CFG :: SW_INIT_DVI_MISC_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_0_INIT_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_0_INIT_SHIFT                 0
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_0_INIT_DEFAULT               0x00000000

/***************************************************************************
 *SW_INIT_ITU656_DTG_0 - Software Init register for ITU656 DTG_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ITU656_DTG_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_0_reserved0_MASK           0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_0_reserved0_SHIFT          1

/* VEC_CFG :: SW_INIT_ITU656_DTG_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_0_INIT_MASK                0x00000001
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_0_INIT_SHIFT               0
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_0_INIT_DEFAULT             0x00000000

/***************************************************************************
 *SW_INIT_ITU656_CSC_0 - Software Init register for 656 CSC_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ITU656_CSC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_0_reserved0_MASK           0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_0_reserved0_SHIFT          1

/* VEC_CFG :: SW_INIT_ITU656_CSC_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_0_INIT_MASK                0x00000001
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_0_INIT_SHIFT               0
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_0_INIT_DEFAULT             0x00000000

/***************************************************************************
 *SW_INIT_ITU656_DVF_0 - Software Init register for 656 DVF_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ITU656_DVF_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_0_reserved0_MASK           0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_0_reserved0_SHIFT          1

/* VEC_CFG :: SW_INIT_ITU656_DVF_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_0_INIT_MASK                0x00000001
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_0_INIT_SHIFT               0
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_0_INIT_DEFAULT             0x00000000

/***************************************************************************
 *SW_INIT_ITU656_FORMATTER_0 - Software Init register for 656 Formatter 0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ITU656_FORMATTER_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_0_reserved0_MASK     0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_0_reserved0_SHIFT    1

/* VEC_CFG :: SW_INIT_ITU656_FORMATTER_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_0_INIT_MASK          0x00000001
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_0_INIT_SHIFT         0
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_0_INIT_DEFAULT       0x00000000

/***************************************************************************
 *SW_INIT_ITU656_DTG_1 - Software Init register for ITU656 DTG_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ITU656_DTG_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_1_reserved0_MASK           0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_1_reserved0_SHIFT          1

/* VEC_CFG :: SW_INIT_ITU656_DTG_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_1_INIT_MASK                0x00000001
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_1_INIT_SHIFT               0
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_1_INIT_DEFAULT             0x00000000

/***************************************************************************
 *SW_INIT_ITU656_CSC_1 - Software Init register for 656 CSC_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ITU656_CSC_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_1_reserved0_MASK           0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_1_reserved0_SHIFT          1

/* VEC_CFG :: SW_INIT_ITU656_CSC_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_1_INIT_MASK                0x00000001
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_1_INIT_SHIFT               0
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_1_INIT_DEFAULT             0x00000000

/***************************************************************************
 *SW_INIT_ITU656_DVF_1 - Software Init register for 656 DVF_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ITU656_DVF_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_1_reserved0_MASK           0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_1_reserved0_SHIFT          1

/* VEC_CFG :: SW_INIT_ITU656_DVF_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_1_INIT_MASK                0x00000001
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_1_INIT_SHIFT               0
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_1_INIT_DEFAULT             0x00000000

/***************************************************************************
 *SW_INIT_ITU656_FORMATTER_1 - Software Init register for 656 Formatter 1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ITU656_FORMATTER_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_1_reserved0_MASK     0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_1_reserved0_SHIFT    1

/* VEC_CFG :: SW_INIT_ITU656_FORMATTER_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_1_INIT_MASK          0x00000001
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_1_INIT_SHIFT         0
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_1_INIT_DEFAULT       0x00000000

/***************************************************************************
 *SW_INIT_CCE_0 - Software Init register for CCE_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_CCE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_CCE_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_CCE_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_CCE_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_CCE_0_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_CCE_0_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_CCE_0_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_CCE_1 - Software Init register for CCE_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_CCE_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_CCE_1_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_CCE_1_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_CCE_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_CCE_1_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_CCE_1_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_CCE_1_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_WSE_0 - Software Init register for WSE_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_WSE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_WSE_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_WSE_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_WSE_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_WSE_0_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_WSE_0_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_WSE_0_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_WSE_1 - Software Init register for WSE_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_WSE_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_WSE_1_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_WSE_1_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_WSE_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_WSE_1_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_WSE_1_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_WSE_1_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_CGMSAE_0 - Software Init register for CGMSAE_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_CGMSAE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_0_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_0_reserved0_SHIFT              1

/* VEC_CFG :: SW_INIT_CGMSAE_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_0_INIT_MASK                    0x00000001
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_0_INIT_SHIFT                   0
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_0_INIT_DEFAULT                 0x00000000

/***************************************************************************
 *SW_INIT_CGMSAE_1 - Software Init register for CGMSAE_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_CGMSAE_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_1_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_1_reserved0_SHIFT              1

/* VEC_CFG :: SW_INIT_CGMSAE_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_1_INIT_MASK                    0x00000001
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_1_INIT_SHIFT                   0
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_1_INIT_DEFAULT                 0x00000000

/***************************************************************************
 *SW_INIT_TTE_0 - Software Init register for TTE_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_TTE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_TTE_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_TTE_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_TTE_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_TTE_0_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_TTE_0_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_TTE_0_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_TTE_1 - Software Init register for TTE_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_TTE_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_TTE_1_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_TTE_1_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_TTE_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_TTE_1_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_TTE_1_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_TTE_1_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_GSE_0 - Software Init register for GSE_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_GSE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_GSE_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_GSE_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_GSE_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_GSE_0_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_GSE_0_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_GSE_0_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_GSE_1 - Software Init register for GSE_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_GSE_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_GSE_1_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_GSE_1_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_GSE_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_GSE_1_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_GSE_1_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_GSE_1_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_AMOLE_0 - Software Init register for AMOLE_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_AMOLE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_0_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_AMOLE_0_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_AMOLE_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_0_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_AMOLE_0_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_AMOLE_0_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_AMOLE_1 - Software Init register for AMOLE_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_AMOLE_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_1_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_AMOLE_1_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_AMOLE_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_1_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_AMOLE_1_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_AMOLE_1_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_PASSTHRU_0 - Software Init register for PASSTHRU_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_PASSTHRU_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_0_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_0_reserved0_SHIFT            1

/* VEC_CFG :: SW_INIT_PASSTHRU_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_0_INIT_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_0_INIT_SHIFT                 0
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_0_INIT_DEFAULT               0x00000000

/***************************************************************************
 *SW_INIT_PASSTHRU_1 - Software Init register for PASSTHRU_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_PASSTHRU_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_1_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_1_reserved0_SHIFT            1

/* VEC_CFG :: SW_INIT_PASSTHRU_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_1_INIT_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_1_INIT_SHIFT                 0
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_1_INIT_DEFAULT               0x00000000

/***************************************************************************
 *SW_INIT_CCE_ANCIL_0 - Software Init register for CCE_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_CCE_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_0_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_0_reserved0_SHIFT           1

/* VEC_CFG :: SW_INIT_CCE_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_0_INIT_MASK                 0x00000001
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_0_INIT_SHIFT                0
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_0_INIT_DEFAULT              0x00000000

/***************************************************************************
 *SW_INIT_CCE_ANCIL_1 - Software Init register for CCE_ANCIL_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_CCE_ANCIL_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_1_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_1_reserved0_SHIFT           1

/* VEC_CFG :: SW_INIT_CCE_ANCIL_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_1_INIT_MASK                 0x00000001
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_1_INIT_SHIFT                0
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_1_INIT_DEFAULT              0x00000000

/***************************************************************************
 *SW_INIT_WSE_ANCIL_0 - Software Init register for WSE_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_WSE_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_0_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_0_reserved0_SHIFT           1

/* VEC_CFG :: SW_INIT_WSE_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_0_INIT_MASK                 0x00000001
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_0_INIT_SHIFT                0
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_0_INIT_DEFAULT              0x00000000

/***************************************************************************
 *SW_INIT_WSE_ANCIL_1 - Software Init register for WSE_ANCIL_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_WSE_ANCIL_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_1_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_1_reserved0_SHIFT           1

/* VEC_CFG :: SW_INIT_WSE_ANCIL_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_1_INIT_MASK                 0x00000001
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_1_INIT_SHIFT                0
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_1_INIT_DEFAULT              0x00000000

/***************************************************************************
 *SW_INIT_TTE_ANCIL_0 - Software Init register for TTE_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_TTE_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_0_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_0_reserved0_SHIFT           1

/* VEC_CFG :: SW_INIT_TTE_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_0_INIT_MASK                 0x00000001
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_0_INIT_SHIFT                0
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_0_INIT_DEFAULT              0x00000000

/***************************************************************************
 *SW_INIT_TTE_ANCIL_1 - Software Init register for TTE_ANCIL_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_TTE_ANCIL_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_1_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_1_reserved0_SHIFT           1

/* VEC_CFG :: SW_INIT_TTE_ANCIL_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_1_INIT_MASK                 0x00000001
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_1_INIT_SHIFT                0
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_1_INIT_DEFAULT              0x00000000

/***************************************************************************
 *SW_INIT_GSE_ANCIL_0 - Software Init register for GSE_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_GSE_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_0_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_0_reserved0_SHIFT           1

/* VEC_CFG :: SW_INIT_GSE_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_0_INIT_MASK                 0x00000001
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_0_INIT_SHIFT                0
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_0_INIT_DEFAULT              0x00000000

/***************************************************************************
 *SW_INIT_GSE_ANCIL_1 - Software Init register for GSE_ANCIL_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_GSE_ANCIL_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_1_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_1_reserved0_SHIFT           1

/* VEC_CFG :: SW_INIT_GSE_ANCIL_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_1_INIT_MASK                 0x00000001
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_1_INIT_SHIFT                0
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_1_INIT_DEFAULT              0x00000000

/***************************************************************************
 *SW_INIT_AMOLE_ANCIL_0 - Software Init register for AMOLE_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_AMOLE_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_0_reserved0_MASK          0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_0_reserved0_SHIFT         1

/* VEC_CFG :: SW_INIT_AMOLE_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_0_INIT_MASK               0x00000001
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_0_INIT_SHIFT              0
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_0_INIT_DEFAULT            0x00000000

/***************************************************************************
 *SW_INIT_AMOLE_ANCIL_1 - Software Init register for AMOLE_ANCIL_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_AMOLE_ANCIL_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_1_reserved0_MASK          0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_1_reserved0_SHIFT         1

/* VEC_CFG :: SW_INIT_AMOLE_ANCIL_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_1_INIT_MASK               0x00000001
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_1_INIT_SHIFT              0
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_1_INIT_DEFAULT            0x00000000

/***************************************************************************
 *SW_INIT_ANCI656_ANCIL_0 - Software Init register for ANCI656_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ANCI656_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_0_reserved0_MASK        0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_0_reserved0_SHIFT       1

/* VEC_CFG :: SW_INIT_ANCI656_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_0_INIT_MASK             0x00000001
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_0_INIT_SHIFT            0
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_0_INIT_DEFAULT          0x00000000

/***************************************************************************
 *SW_INIT_ANCI656_ANCIL_1 - Software Init register for ANCI656_ANCIL_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ANCI656_ANCIL_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_1_reserved0_MASK        0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_1_reserved0_SHIFT       1

/* VEC_CFG :: SW_INIT_ANCI656_ANCIL_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_1_INIT_MASK             0x00000001
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_1_INIT_SHIFT            0
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_1_INIT_DEFAULT          0x00000000

/***************************************************************************
 *SW_INIT_PASSTHRU_ANCIL_0 - Software Init register for PASSTHRU_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_PASSTHRU_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_0_reserved0_MASK       0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_0_reserved0_SHIFT      1

/* VEC_CFG :: SW_INIT_PASSTHRU_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_0_INIT_MASK            0x00000001
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_0_INIT_SHIFT           0
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_0_INIT_DEFAULT         0x00000000

/***************************************************************************
 *SW_INIT_PASSTHRU_ANCIL_1 - Software Init register for PASSTHRU_ANCIL_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_PASSTHRU_ANCIL_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_1_reserved0_MASK       0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_1_reserved0_SHIFT      1

/* VEC_CFG :: SW_INIT_PASSTHRU_ANCIL_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_1_INIT_MASK            0x00000001
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_1_INIT_SHIFT           0
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_1_INIT_DEFAULT         0x00000000

/***************************************************************************
 *SW_INIT_VBI_MISC - Software Init register for VBI_MISC
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_VBI_MISC :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_VBI_MISC_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_VBI_MISC_reserved0_SHIFT              1

/* VEC_CFG :: SW_INIT_VBI_MISC :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_VBI_MISC_INIT_MASK                    0x00000001
#define BCHP_VEC_CFG_SW_INIT_VBI_MISC_INIT_SHIFT                   0
#define BCHP_VEC_CFG_SW_INIT_VBI_MISC_INIT_DEFAULT                 0x00000000

#endif /* #ifndef BCHP_VEC_CFG_H__ */

/* End of File */
