I 000045 55 609           1620759279274 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1620759279275 2021.05.11 21:54:39)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 41154243151611524314501b454745424347404714)
	(_ent
		(_time 1620759279260)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1620759279307 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1620759279308 2021.05.11 21:54:39)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 61353560623337773735733e326737666362636737)
	(_ent
		(_time 1620759279296)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1620759279339 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1620759279340 2021.05.11 21:54:39)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 80d58a8ed6d6d69382d498da8787828382878886d6)
	(_ent
		(_time 1620759279325)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1620759279386 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1620759279387 2021.05.11 21:54:39)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code affbfbf8acf8febaf8afbdf5f7a8abaaf9a9aea9ab)
	(_ent
		(_time 1620759279368)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1620759279430 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1620759279431 2021.05.11 21:54:39)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code de8a898fdd8988c8d68fca87d9d8dfd8dad8dad8db)
	(_ent
		(_time 1620759279411)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1620759279457 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1620759279458 2021.05.11 21:54:39)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code edb9bbbfbcbbb1feeee9f5b2bdebb9eae8eae5eeef)
	(_ent
		(_time 1620759279447)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000056 55 1218          1620759279563 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 313))
	(_version ve4)
	(_time 1620759279564 2021.05.11 21:54:39)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 5b0e5a580c0d0c4c5f5b18000e5e0d5d5a5d0e5d5a)
	(_ent
		(_time 1620759279556)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__315(_arch 0 0 315(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1620759279599 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 348))
	(_version ve4)
	(_time 1620759279600 2021.05.11 21:54:39)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 7a2f7d7b2e2c2d6d7c7c3c202c7c7f7c2f7c7f7d78)
	(_ent
		(_time 1620759279583)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__350(_arch 0 0 350(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1697          1620759279642 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 377))
	(_version ve4)
	(_time 1620759279643 2021.05.11 21:54:39)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code a9fcaefea5fffebeacfeeff3faafacaffcafaaafa1)
	(_ent
		(_time 1620759279621)
	)
	(_inst TG 0 385(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 390(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 394(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 378(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 379(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 379(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 380(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 380(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 381(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 381(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 381(_arch(_uni))))
		(_prcs
			(line__396(_arch 0 0 396(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1736          1620759279668 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 401))
	(_version ve4)
	(_time 1620759279669 2021.05.11 21:54:39)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code c89dcf9dc59e9fdfcdc48e929bcecdce9dcecbcec0)
	(_ent
		(_time 1620759279621)
	)
	(_inst TG 0 409(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 412(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 416(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 402(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 403(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 403(_arch(_uni))))
		(_sig(_int T 0 0 403(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 404(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 404(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 405(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 405(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 405(_arch(_uni))))
		(_prcs
			(line__418(_arch 0 0 418(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1620759386267 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1620759386268 2021.05.11 21:56:26)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 2a292f2e2e7d7a39287f3b702e2c2e29282c2b2c7f)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1620759386291 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1620759386292 2021.05.11 21:56:26)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 494a1b4a421b1f5f1f1d5b161a4f1f4e4b4a4b4f1f)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1620759386319 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1620759386320 2021.05.11 21:56:26)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 686a6468363e3e7b6a3c70326f6f6a6b6a6f606e3e)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1620759386355 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1620759386356 2021.05.11 21:56:26)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 8784d589d5d0d692d08795dddf808382d181868183)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1620759386390 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1620759386391 2021.05.11 21:56:26)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code a7a4f6f3f6f0f1b1aff6b3fea0a1a6a1a3a1a3a1a2)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1620759386413 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1620759386414 2021.05.11 21:56:26)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code c6c59692c5909ad5c5c2de9996c092c1c3c1cec5c4)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1327          1620759386444 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1620759386445 2021.05.11 21:56:26)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code e5e7e2b7e0b2b4f3e7e5fcbfb5e3b6e0b3e2e7e3ec)
	(_ent
		(_time 1620759386429)
	)
	(_generate generateForLoop 0 180(_for 2 )
		(_object
			(_cnst(_int i 2 0 180(_arch)))
			(_prcs
				(line__182(_arch 1 0 182(_assignment(_trgt(2(_object 1)))(_sens(1(_index 2)))(_read(1(_index 3))))))
			)
		)
		(_part (1(_index 4))
		)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 5 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 6 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~K-2~13 0 180(_scalar (_to i 0 c 7))))
		(_prcs
			(line__177(_arch 0 0 177(_assignment(_trgt(2(_index 8)))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 9 -1)
)
I 000085 55 4233          1620759386495 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1620759386496 2021.05.11 21:56:26)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 14171613154315021247064e4c1217114212401311)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen10 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int j 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 0 235(_for 8 )
		(_generate gen12 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~k-1~134 0 238(_scalar (_to i 0 c 16))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__246(_arch 2 0 246(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_J_Is_1 0 249(_if 29)
		(_object
			(_prcs
				(line__252(_arch 3 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_J_Is_Not_1 0 254(_if 30)
		(_object
			(_prcs
				(line__257(_arch 4 0 257(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32))(6(_index 33)))(_read(3(_index 34))(6(_index 35))))))
			)
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 36 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 37 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 38 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 218(_array -2((_dto c 39 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 40)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 41)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~132 0 223(_array -2((_dto c 42 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 228(_scalar (_to i 0 c 43))))
		(_type(_int ~INTEGER~range~1~to~j-1~13 0 235(_scalar (_to i 1 c 44))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 45 -1)
)
I 000085 55 5414          1620759386534 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1620759386535 2021.05.11 21:56:26)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 3330313635643225323c21696b3530366535673436)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__327(_arch 8 0 327(_assignment(_trgt(2))(_sens(3(_index 40))(6(_index 41)))(_read(3(_index 42))(6(_index 43))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 44 -1)
)
I 000056 55 1218          1620759386583 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1620759386584 2021.05.11 21:56:26)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 727075737524256576723129277724747374277473)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1620759386612 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1620759386613 2021.05.11 21:56:26)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 8183808f85d7d6968787c7dbd7878487d487848683)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1697          1620759386644 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1620759386645 2021.05.11 21:56:26)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code a1a3a0f6a5f7f6b6a4f6e7fbf2a7a4a7f4a7a2a7a9)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 410(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 411(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1736          1620759386675 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1620759386676 2021.05.11 21:56:26)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code d0d2d182d58687c7d5dc968a83d6d5d685d6d3d6d8)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 434(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_sig(_int T 0 0 434(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 435(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 436(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1620759440874 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1620759440875 2021.05.11 21:57:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 7b7f737a7c2c2b68792e6a217f7d7f78797d7a7d2e)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1620759440880 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1620759440881 2021.05.11 21:57:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 8b8fd484dbd9dd9ddddf99d4d88ddd8c8988898ddd)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1620759440890 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1620759440891 2021.05.11 21:57:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 8b8e8a858fdddd9889df93d18c8c8988898c838ddd)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1620759440901 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1620759440902 2021.05.11 21:57:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 9a9ec5959ecdcb8fcd9a88c0c29d9e9fcc9c9b9c9e)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1620759440909 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1620759440910 2021.05.11 21:57:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 9a9ec6969dcdcc8c92cb8ec39d9c9b9c9e9c9e9c9f)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1620759440922 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1620759440923 2021.05.11 21:57:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code aaaef7fcfefcf6b9a9aeb2f5faacfeadafada2a9a8)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1327          1620759440935 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1620759440936 2021.05.11 21:57:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code babfb0efebedebacb8baa3e0eabce9bfecbdb8bcb3)
	(_ent
		(_time 1620759386428)
	)
	(_generate generateForLoop 0 180(_for 2 )
		(_object
			(_cnst(_int i 2 0 180(_arch)))
			(_prcs
				(line__182(_arch 1 0 182(_assignment(_trgt(2(_object 1)))(_sens(1(_index 2)))(_read(1(_index 3))))))
			)
		)
		(_part (1(_index 4))
		)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 5 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 6 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~K-2~13 0 180(_scalar (_to i 0 c 7))))
		(_prcs
			(line__177(_arch 0 0 177(_assignment(_trgt(2(_index 8)))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 9 -1)
)
I 000085 55 4233          1620759440955 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1620759440956 2021.05.11 21:57:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code c9cdc79cc59ec8dfcf9adb9391cfcacc9fcf9dcecc)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen10 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int j 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 0 235(_for 8 )
		(_generate gen12 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~k-1~134 0 238(_scalar (_to i 0 c 16))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__246(_arch 2 0 246(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_J_Is_1 0 249(_if 29)
		(_object
			(_prcs
				(line__252(_arch 3 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_J_Is_Not_1 0 254(_if 30)
		(_object
			(_prcs
				(line__257(_arch 4 0 257(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32))(6(_index 33)))(_read(3(_index 34))(6(_index 35))))))
			)
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 36 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 37 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 38 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 218(_array -2((_dto c 39 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 40)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 41)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~132 0 223(_array -2((_dto c 42 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 228(_scalar (_to i 0 c 43))))
		(_type(_int ~INTEGER~range~1~to~j-1~13 0 235(_scalar (_to i 1 c 44))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 45 -1)
)
I 000085 55 5414          1620759440969 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1620759440970 2021.05.11 21:57:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code d9ddd78bd58ed8cfd8d6cb8381dfdadc8fdf8ddedc)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__326(_arch 8 0 326(_assignment(_trgt(2))(_sens(3(_object 0))(6(_object 0)))(_read(3(_object 0))(6(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 40 -1)
)
I 000056 55 1218          1620759440983 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1620759440984 2021.05.11 21:57:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code e8ede3bbe5bebfffece8abb3bdedbeeee9eebdeee9)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1620759440989 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1620759440990 2021.05.11 21:57:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code f8fdf5a8f5aeafeffefebea2aefefdfeadfefdfffa)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1697          1620759441002 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1620759441003 2021.05.11 21:57:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code f8fdf5a8f5aeafeffdafbea2abfefdfeadfefbfef0)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 410(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 411(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1736          1620759441011 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1620759441012 2021.05.11 21:57:21)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 080d5d0e055e5f1f0d044e525b0e0d0e5d0e0b0e00)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 434(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_sig(_int T 0 0 434(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 435(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 436(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1620759517136 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1620759517137 2021.05.11 21:58:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 65666765353235766730743f616361666763646330)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1620759517142 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1620759517143 2021.05.11 21:58:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 74772174722622622220662b277222737677767222)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1620759517153 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1620759517154 2021.05.11 21:58:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 74767f752622226776206c2e7373767776737c7222)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1620759517163 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1620759517164 2021.05.11 21:58:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 8487d18ad5d3d591d38496dedc838081d282858280)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1620759517173 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1620759517174 2021.05.11 21:58:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 9497c298c6c3c2829cc580cd939295929092909291)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1620759517185 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1620759517186 2021.05.11 21:58:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 9497c39a95c2c88797908ccbc492c09391939c9796)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1327          1620759517197 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1620759517198 2021.05.11 21:58:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code a3a1a3f5a0f4f2b5a1a3baf9f3a5f0a6f5a4a1a5aa)
	(_ent
		(_time 1620759386428)
	)
	(_generate generateForLoop 0 180(_for 2 )
		(_object
			(_cnst(_int i 2 0 180(_arch)))
			(_prcs
				(line__182(_arch 1 0 182(_assignment(_trgt(2(_object 1)))(_sens(1(_index 2)))(_read(1(_index 3))))))
			)
		)
		(_part (1(_index 4))
		)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 5 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 6 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~K-2~13 0 180(_scalar (_to i 0 c 7))))
		(_prcs
			(line__177(_arch 0 0 177(_assignment(_trgt(2(_index 8)))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 9 -1)
)
I 000085 55 4233          1620759517220 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1620759517221 2021.05.11 21:58:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code c2c1c697c595c3d4c491d0989ac4c1c794c496c5c7)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen10 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int j 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 0 235(_for 8 )
		(_generate gen12 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~k-1~134 0 238(_scalar (_to i 0 c 16))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__246(_arch 2 0 246(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_J_Is_1 0 249(_if 29)
		(_object
			(_prcs
				(line__252(_arch 3 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_J_Is_Not_1 0 254(_if 30)
		(_object
			(_prcs
				(line__257(_arch 4 0 257(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32))(6(_index 33)))(_read(3(_index 34))(6(_index 35))))))
			)
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 36 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 37 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 38 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 218(_array -2((_dto c 39 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 40)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 41)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~132 0 223(_array -2((_dto c 42 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 228(_scalar (_to i 0 c 43))))
		(_type(_int ~INTEGER~range~1~to~j-1~13 0 235(_scalar (_to i 1 c 44))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 45 -1)
)
I 000085 55 5414          1620759517235 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1620759517236 2021.05.11 21:58:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code d2d1d680d585d3c4d3ddc0888ad4d1d784d486d5d7)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__326(_arch 8 0 326(_assignment(_trgt(2))(_sens(3(_object 0))(6(_object 0)))(_read(3(_object 0))(6(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 40 -1)
)
I 000056 55 1218          1620759517253 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1620759517254 2021.05.11 21:58:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code e2e0e3b1e5b4b5f5e6e2a1b9b7e7b4e4e3e4b7e4e3)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1620759517268 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1620759517269 2021.05.11 21:58:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code f1f3f6a1f5a7a6e6f7f7b7aba7f7f4f7a4f7f4f6f3)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1697          1620759517282 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1620759517283 2021.05.11 21:58:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 01030107055756160456475b520704075407020709)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 410(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 411(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1736          1620759517292 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1620759517293 2021.05.11 21:58:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 0103010705575616040d475b520704075407020709)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 434(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_sig(_int T 0 0 434(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 435(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 436(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1620759600827 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1620759600828 2021.05.11 22:00:00)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 4c431c4e4a1b1c5f4e195d16484a484f4e4a4d4a19)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1620759600853 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1620759600854 2021.05.11 22:00:00)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 5c535b5e0d0e0a4a0a084e030f5a0a5b5e5f5e5a0a)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1620759600876 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1620759600877 2021.05.11 22:00:00)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 7b75227a7f2d2d68792f63217c7c7978797c737d2d)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1620759600910 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1620759600911 2021.05.11 22:00:00)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 9a959d959ecdcb8fcd9a88c0c29d9e9fcc9c9b9c9e)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1620759600945 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1620759600946 2021.05.11 22:00:00)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code bab5beedbdedecacb2ebaee3bdbcbbbcbebcbebcbf)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1620759600972 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1620759600973 2021.05.11 22:00:00)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code d9d6dc8ad58f85cadaddc18689df8ddedcded1dadb)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1327          1620759601005 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1620759601006 2021.05.11 22:00:00)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code f8f6aaa9f0afa9eefaf8e1a2a8feabfdaefffafef1)
	(_ent
		(_time 1620759386428)
	)
	(_generate generateForLoop 0 180(_for 2 )
		(_object
			(_cnst(_int i 2 0 180(_arch)))
			(_prcs
				(line__182(_arch 1 0 182(_assignment(_trgt(2(_object 1)))(_sens(1(_index 2)))(_read(1(_index 3))))))
			)
		)
		(_part (1(_index 4))
		)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 5 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 6 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~K-2~13 0 180(_scalar (_to i 0 c 7))))
		(_prcs
			(line__177(_arch 0 0 177(_assignment(_trgt(2(_index 8)))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 9 -1)
)
I 000085 55 4233          1620759601057 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1620759601058 2021.05.11 22:00:01)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 37386232356036213164256d6f3134326131633032)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen10 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int j 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 0 235(_for 8 )
		(_generate gen12 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~k-1~134 0 238(_scalar (_to i 0 c 16))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__246(_arch 2 0 246(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_J_Is_1 0 249(_if 29)
		(_object
			(_prcs
				(line__252(_arch 3 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_J_Is_Not_1 0 254(_if 30)
		(_object
			(_prcs
				(line__257(_arch 4 0 257(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32))(6(_index 33)))(_read(3(_index 34))(6(_index 35))))))
			)
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 36 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 37 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 38 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 218(_array -2((_dto c 39 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 40)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 41)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~132 0 223(_array -2((_dto c 42 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 228(_scalar (_to i 0 c 43))))
		(_type(_int ~INTEGER~range~1~to~j-1~13 0 235(_scalar (_to i 1 c 44))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 45 -1)
)
I 000085 55 5414          1620759601100 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1620759601101 2021.05.11 22:00:01)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 56590355550157405759440c0e5055530050025153)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__326(_arch 8 0 326(_assignment(_trgt(2))(_sens(3(_object 0))(6(_object 0)))(_read(3(_object 0))(6(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 40 -1)
)
I 000056 55 1218          1620759601140 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1620759601141 2021.05.11 22:00:01)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 858bd58b85d3d2928185c6ded080d3838483d08384)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1620759601174 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1620759601175 2021.05.11 22:00:01)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code a4aaf2f3a5f2f3b3a2a2e2fef2a2a1a2f1a2a1a3a6)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1697          1620759601206 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1620759601207 2021.05.11 22:00:01)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code c3cd9596c59594d4c694859990c5c6c596c5c0c5cb)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 410(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 411(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1697          1620759601232 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1620759601233 2021.05.11 22:00:01)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code e2ecb4b1e5b4b5f5e7eea4b8b1e4e7e4b7e4e1e4ea)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 434(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 435(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 436(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1620759605648 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1620759605649 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 194e4c1e454e490a1b4c08431d1f1d1a1b1f181f4c)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1620759605657 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1620759605658 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 287f2a2d227a7e3e7e7c3a777b2e7e2f2a2b2a2e7e)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1620759605671 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1620759605672 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 386e643d666e6e2b3a6c20623f3f3a3b3a3f303e6e)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1620759605690 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1620759605691 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 481f4a4a151f195d1f485a12104f4c4d1e4e494e4c)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1620759605702 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1620759605703 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 57005657060001415f06430e505156515351535152)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1620759605711 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1620759605712 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 5700575555010b4454534f080751035052505f5455)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1327          1620759605730 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1620759605731 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 762021767021276074766f2c26702573207174707f)
	(_ent
		(_time 1620759386428)
	)
	(_generate generateForLoop 0 180(_for 2 )
		(_object
			(_cnst(_int i 2 0 180(_arch)))
			(_prcs
				(line__182(_arch 1 0 182(_assignment(_trgt(2(_object 1)))(_sens(1(_index 2)))(_read(1(_index 3))))))
			)
		)
		(_part (1(_index 4))
		)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 5 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 6 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~K-2~13 0 180(_scalar (_to i 0 c 7))))
		(_prcs
			(line__177(_arch 0 0 177(_assignment(_trgt(2(_index 8)))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 9 -1)
)
I 000085 55 4233          1620759605741 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1620759605742 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 76212577752177607025642c2e7075732070227173)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen10 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int j 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 0 235(_for 8 )
		(_generate gen12 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~k-1~134 0 238(_scalar (_to i 0 c 16))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__246(_arch 2 0 246(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_J_Is_1 0 249(_if 29)
		(_object
			(_prcs
				(line__252(_arch 3 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_J_Is_Not_1 0 254(_if 30)
		(_object
			(_prcs
				(line__257(_arch 4 0 257(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32))(6(_index 33)))(_read(3(_index 34))(6(_index 35))))))
			)
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 36 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 37 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 38 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 218(_array -2((_dto c 39 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 40)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 41)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~132 0 223(_array -2((_dto c 42 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 228(_scalar (_to i 0 c 43))))
		(_type(_int ~INTEGER~range~1~to~j-1~13 0 235(_scalar (_to i 1 c 44))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 45 -1)
)
I 000085 55 5414          1620759605765 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1620759605766 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 96c1c59995c19780979984ccce909593c090c29193)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__326(_arch 8 0 326(_assignment(_trgt(2))(_sens(3(_object 0))(6(_object 0)))(_read(3(_object 0))(6(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 40 -1)
)
I 000056 55 1218          1620759605781 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1620759605782 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code a5f3f3f2a5f3f2b2a1a5e6fef0a0f3a3a4a3f0a3a4)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1620759605797 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1620759605798 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code b5e3e5e1b5e3e2a2b3b3f3efe3b3b0b3e0b3b0b2b7)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1697          1620759605804 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1620759605805 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code b5e3e5e1b5e3e2a2b0e2f3efe6b3b0b3e0b3b6b3bd)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 410(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 411(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1697          1620759605817 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1620759605818 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code c5939590c59392d2c0c9839f96c3c0c390c3c6c3cd)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 434(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 435(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 436(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1620759605893 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1620759605894 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 134447144544430011460249171517101115121546)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1620759605916 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1620759605917 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 32653136326064246466206d613464353031303464)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1620759605947 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1620759605948 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 51070c52060707425305490b565653525356595707)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1620759605982 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1620759605983 2021.05.11 22:00:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 70277371252721652770622a287774752676717674)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1620759606016 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1620759606017 2021.05.11 22:00:06)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 90c7909cc6c7c68698c184c9979691969496949695)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1620759606041 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1620759606042 2021.05.11 22:00:06)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code aff8aef9fcf9f3bcacabb7f0ffa9fba8aaa8a7acad)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1327          1620759606081 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1620759606082 2021.05.11 22:00:06)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code ce98989a9b999fd8ccced7949ec89dcb98c9ccc8c7)
	(_ent
		(_time 1620759386428)
	)
	(_generate generateForLoop 0 180(_for 2 )
		(_object
			(_cnst(_int i 2 0 180(_arch)))
			(_prcs
				(line__182(_arch 1 0 182(_assignment(_trgt(2(_object 1)))(_sens(1(_index 2)))(_read(1(_index 3))))))
			)
		)
		(_part (1(_index 4))
		)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 5 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 6 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~K-2~13 0 180(_scalar (_to i 0 c 7))))
		(_prcs
			(line__177(_arch 0 0 177(_assignment(_trgt(2(_index 8)))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 9 -1)
)
I 000085 55 4233          1620759606145 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1620759606146 2021.05.11 22:00:06)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 0d5a5c0b5c5a0c1b0b5e1f57550b0e085b0b590a08)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen10 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int j 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 0 235(_for 8 )
		(_generate gen12 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~k-1~134 0 238(_scalar (_to i 0 c 16))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__246(_arch 2 0 246(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_J_Is_1 0 249(_if 29)
		(_object
			(_prcs
				(line__252(_arch 3 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_J_Is_Not_1 0 254(_if 30)
		(_object
			(_prcs
				(line__257(_arch 4 0 257(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32))(6(_index 33)))(_read(3(_index 34))(6(_index 35))))))
			)
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 36 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 37 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 38 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 218(_array -2((_dto c 39 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 40)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 41)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~132 0 223(_array -2((_dto c 42 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 228(_scalar (_to i 0 c 43))))
		(_type(_int ~INTEGER~range~1~to~j-1~13 0 235(_scalar (_to i 1 c 44))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 45 -1)
)
I 000085 55 5414          1620759606195 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1620759606196 2021.05.11 22:00:06)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 3c6b6d396a6b3d2a3d332e66643a3f396a3a683b39)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__326(_arch 8 0 326(_assignment(_trgt(2))(_sens(3(_object 0))(6(_object 0)))(_read(3(_object 0))(6(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 40 -1)
)
I 000056 55 1218          1620759606231 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1620759606232 2021.05.11 22:00:06)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 6a3c3e6a3e3c3d7d6e6a29313f6f3c6c6b6c3f6c6b)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1620759606261 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1620759606262 2021.05.11 22:00:06)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 8adcd884dedcdd9d8c8cccd0dc8c8f8cdf8c8f8d88)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1697          1620759606298 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1620759606299 2021.05.11 22:00:06)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code a9fffbfea5fffebeacfeeff3faafacaffcafaaafa1)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 410(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 411(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1697          1620759606322 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1620759606323 2021.05.11 22:00:06)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code c89e9a9dc59e9fdfcdc48e929bcecdce9dcecbcec0)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 434(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 435(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 436(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1620759817801 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1620759817802 2021.05.11 22:03:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code e5b6edb6b5b2b5f6e7b0f4bfe1e3e1e6e7e3e4e3b0)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1620759817811 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1620759817812 2021.05.11 22:03:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code e5b6bab7e2b7b3f3b3b1f7bab6e3b3e2e7e6e7e3b3)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1620759817822 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1620759817823 2021.05.11 22:03:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code f4a6f5a4a6a2a2e7f6a0ecaef3f3f6f7f6f3fcf2a2)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1620759817839 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1620759817840 2021.05.11 22:03:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 04570302555355115304165e5c0300015202050200)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1620759817851 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1620759817852 2021.05.11 22:03:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 13401717464445051b42074a141512151715171516)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1620759817859 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1620759817860 2021.05.11 22:03:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 1340161515454f0010170b4c4315471416141b1011)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1327          1620759817872 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1620759817873 2021.05.11 22:03:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 237171262074723521233a7973257026752421252a)
	(_ent
		(_time 1620759386428)
	)
	(_generate generateForLoop 0 180(_for 2 )
		(_object
			(_cnst(_int i 2 0 180(_arch)))
			(_prcs
				(line__182(_arch 1 0 182(_assignment(_trgt(2(_object 1)))(_sens(1(_index 2)))(_read(1(_index 3))))))
			)
		)
		(_part (1(_index 4))
		)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 5 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 6 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~K-2~13 0 180(_scalar (_to i 0 c 7))))
		(_prcs
			(line__177(_arch 0 0 177(_assignment(_trgt(2(_index 8)))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 9 -1)
)
I 000085 55 4342          1620759817886 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1620759817887 2021.05.11 22:03:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 3360653635643225356021696b3530366535673436)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen10 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int j 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 6))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 0 235(_for 8 )
		(_generate gen12 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 7(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 8))
			)
			(_port
				((X)(temp_in_1(_index 9)))
				((Y)(temp_in_2(_index 10)))
				((Cin)(_code 11))
				((Sum)(temp_out(_index 12)))
				((Cout)(Cout(_index 13)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(Cout(_index 15)))
				((Input)(temp_out(_index 16)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~k-1~134 0 238(_scalar (_to i 0 c 17))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 18(_index 19))))(_read(3(_index 20(_index 21)))))))
				(line__246(_arch 2 0 246(_assignment(_trgt(4(_object 3)))(_sens(3(_index 22(_range 23)))(6(_index 24)))(_read(3(_index 25(_range 26)))(6(_index 27))))))
			)
		)
		(_part (3(_index 28(_index 29)))
		)
	)
	(_generate if_J_Is_1 0 249(_if 30)
		(_object
			(_prcs
				(line__252(_arch 3 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_J_Is_Not_1 0 254(_if 31)
		(_object
			(_prcs
				(line__257(_arch 4 0 257(_assignment(_trgt(2(_range 32)))(_sens(3(_index 33))(6(_index 34)))(_read(3(_index 35))(6(_index 36))))))
				(line__258(_arch 5 0 258(_assignment(_trgt(2(_range 37)))(_sens(3(_index 38)))(_read(3(_index 39))))))
			)
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 40 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 41 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 42 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 218(_array -2((_dto c 43 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 44)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 45)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~132 0 223(_array -2((_dto c 46 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 228(_scalar (_to i 0 c 47))))
		(_type(_int ~INTEGER~range~1~to~j-1~13 0 235(_scalar (_to i 1 c 48))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 49 -1)
)
I 000085 55 5414          1620759817908 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1620759817909 2021.05.11 22:03:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 5201045155055344535d40080a5451570454065557)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__327(_arch 8 0 327(_assignment(_trgt(2))(_sens(3(_index 40))(6(_index 41)))(_read(3(_index 42))(6(_index 43))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 44 -1)
)
I 000056 55 1218          1620759817928 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1620759817929 2021.05.11 22:03:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 623031626534357566622139376734646364376463)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1620759817941 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1620759817942 2021.05.11 22:03:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 71232470752726667777372b277774772477747673)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1697          1620759817951 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1620759817952 2021.05.11 22:03:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 71232470752726667426372b227774772477727779)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 410(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 411(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1697          1620759817963 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1620759817964 2021.05.11 22:03:37)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 81d3d48f85d7d696848dc7dbd2878487d487828789)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 434(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 435(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 436(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1620762319737 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1620762319738 2021.05.11 22:45:19)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 06010000555156150453175c020002050400070053)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1620762319749 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1620762319750 2021.05.11 22:45:19)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 161147101244400040420449451040111415141040)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1620762319760 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1620762319761 2021.05.11 22:45:19)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 161019114640400514420e4c1111141514111e1040)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1620762319775 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1620762319776 2021.05.11 22:45:19)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 26217722757177337126347c7e2122237020272022)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1620762319787 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1620762319788 2021.05.11 22:45:19)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 35326733666263233d64216c323334333133313330)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1620762319797 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1620762319798 2021.05.11 22:45:19)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 454216464513195646415d1a1543114240424d4647)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1025          1620762319805 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1620762319806 2021.05.11 22:45:19)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 454341464012145347455c1f15431640134247434c)
	(_ent
		(_time 1620759386428)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 1 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_prcs
			(line__184(_arch 0 0 184(_assignment(_trgt(2))(_sens(0)(1(_range 3)))(_read(1(_range 4))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 5 -1)
)
I 000085 55 4233          1620762319858 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1620762319859 2021.05.11 22:45:19)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 8384838d85d4829585d091d9db858086d585d78486)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen10 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int j 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 0 235(_for 8 )
		(_generate gen12 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~k-1~134 0 238(_scalar (_to i 0 c 16))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__246(_arch 2 0 246(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_J_Is_1 0 249(_if 29)
		(_object
			(_prcs
				(line__252(_arch 3 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_J_Is_Not_1 0 254(_if 30)
		(_object
			(_prcs
				(line__257(_arch 4 0 257(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32))(6(_index 33)))(_read(3(_index 34))(6(_index 35))))))
			)
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 36 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 37 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 38 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 218(_array -2((_dto c 39 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 40)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 41)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~132 0 223(_array -2((_dto c 42 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 228(_scalar (_to i 0 c 43))))
		(_type(_int ~INTEGER~range~1~to~j-1~13 0 235(_scalar (_to i 1 c 44))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 45 -1)
)
I 000085 55 5414          1620762319896 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1620762319897 2021.05.11 22:45:19)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code a3a4a3f4a5f4a2b5a2acb1f9fba5a0a6f5a5f7a4a6)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__326(_arch 8 0 326(_assignment(_trgt(2))(_sens(3(_object 0))(6(_object 0)))(_read(3(_object 0))(6(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 40 -1)
)
I 000056 55 1218          1620762319934 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1620762319935 2021.05.11 22:45:19)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code d2d4d780d58485c5d6d2918987d784d4d3d487d4d3)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1620762319961 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1620762319962 2021.05.11 22:45:19)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code e1e7e2b2e5b7b6f6e7e7a7bbb7e7e4e7b4e7e4e6e3)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1697          1620762319990 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1620762319991 2021.05.11 22:45:19)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 00060c06055657170557465a530605065506030608)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 410(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 411(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1697          1620762320013 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1620762320014 2021.05.11 22:45:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 20262c2425767737252c667a732625267526232628)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 434(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 435(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 436(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 628           1620764077796 And2
(_unit VHDL(and2 0 9(and2 1 15))
	(_version ve4)
	(_time 1620764077797 2021.05.11 23:14:37)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/And2.vhd\)))
	(_parameters tan)
	(_code 85d6d58bd5d2d59687d094df8183818687838483d0)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000085 55 4228          1621506565230 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_1 1 27))
	(_version ve4)
	(_time 1621506565231 2021.05.20 13:29:25)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/Generic_Multiplier.vhd\)))
	(_parameters tan)
	(_code d1848483d586d0c7d782c38b89d7d2d487d785d6d4)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen10 1 39(_for 7 )
		(_inst andJ101 1 41(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int j 7 1 39(_arch)))
		)
	)
	(_inst ShifterI1 1 44(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 1 46(_for 8 )
		(_generate gen12 1 49(_for 9 )
			(_inst andJ121 1 51(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 1 49(_arch)))
			)
		)
		(_inst AdderI 1 54(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 1 58(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 1 46(_arch)))
			(_type(_int ~INTEGER~range~0~to~k-1~134 1 49(_scalar (_to i 0 c 16))))
			(_prcs
				(line__56(_arch 1 1 56(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__57(_arch 2 1 57(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_J_Is_1 1 60(_if 29)
		(_object
			(_prcs
				(line__63(_arch 3 1 63(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_J_Is_Not_1 1 65(_if 30)
		(_object
			(_prcs
				(line__68(_arch 4 1 68(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32))(6(_index 33)))(_read(3(_index 34))(6(_index 35))))))
			)
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 36 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 37 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 38 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 1 29(_array -2((_dto c 39 i 0)))))
		(_type(_int array_1 1 29(_array 3((_to i 0 c 40)))))
		(_type(_int array_2 1 30(_array -2((_to i 0 c 41)))))
		(_sig(_int temp_out 4 1 32(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 1 32(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 1 32(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 1 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~132 1 34(_array -2((_dto c 42 i 0)))))
		(_sig(_int temp1 6 1 34(_arch(_uni))))
		(_sig(_int temp2 6 1 34(_arch(_uni))))
		(_sig(_int zeroBit -2 1 35(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 1 39(_scalar (_to i 0 c 43))))
		(_type(_int ~INTEGER~range~1~to~j-1~13 1 46(_scalar (_to i 1 c 44))))
		(_prcs
			(line__43(_arch 0 1 43(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 45 -1)
)
I 000085 55 5432          1621506565261 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_2 1 84))
	(_version ve4)
	(_time 1621506565262 2021.05.20 13:29:25)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/Generic_Multiplier.vhd\)))
	(_parameters tan)
	(_code f0a5a5a0f5a7f1e6f1ffe2aaa8f6f3f5a6f6a4f7f5)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen1 1 114(_for 10 )
		(_inst ShifterI1 1 118(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 1 119(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 1 122(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 1 125(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 1 126(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 1 131(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 1 114(_arch)))
			(_prcs
				(line__117(_arch 1 1 117(_assignment(_trgt(11(_object 2))))))
				(line__124(_arch 2 1 124(_assignment(_trgt(13(_object 2))))))
				(line__129(_arch 3 1 129(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__130(_arch 4 1 130(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__133(_arch 5 1 133(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__134(_arch 6 1 134(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__135(_arch 7 1 135(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 1 86(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 1 86(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 1 87(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 1 87(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 1 88(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k~downto~0}~13 1 89(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 1 89(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 1 91(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 1 91(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 1 91(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 1 96(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 1 96(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 1 96(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 1 96(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 1 102(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 1 102(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 1 102(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 1 102(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 1 108(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 1 108(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 1 108(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 1 114(_scalar (_to i 0 c 39))))
		(_prcs
			(line__113(_arch 0 1 113(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__137(_arch 8 1 137(_assignment(_trgt(2))(_sens(3(_object 0))(6(_object 0)))(_read(3(_object 0))(6(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 40 -1)
)
I 000056 55 1251          1621506565299 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 1 155))
	(_version ve4)
	(_time 1621506565300 2021.05.20 13:29:25)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/Generic_Multiplier.vhd\)))
	(_parameters tan)
	(_code 10444117154647071410534b451546161116451611)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__157(_arch 0 1 157(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1300          1621506565327 test_generator
(_unit VHDL(test_generator 0 334(test_generator 1 190))
	(_version ve4)
	(_time 1621506565328 2021.05.20 13:29:25)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/Generic_Multiplier.vhd\)))
	(_parameters tan)
	(_code 2f7b782b7c7978382929697579292a297a292a282d)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__192(_arch 0 1 192(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1730          1621506565358 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 1 219))
	(_version ve4)
	(_time 1621506565359 2021.05.20 13:29:25)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/Generic_Multiplier.vhd\)))
	(_parameters tan)
	(_code 4e1a194c1e1819594b1908141d484b481b484d4846)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 1 227(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 1 232(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 1 236(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 1 220(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 221(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 1 221(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 222(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 1 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 1 223(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 1 223(_arch(_uni))))
		(_sig(_int ActuallResult 2 1 223(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 1 238(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1730          1621506565375 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 1 243))
	(_version ve4)
	(_time 1621506565376 2021.05.20 13:29:25)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/Generic_Multiplier.vhd\)))
	(_parameters tan)
	(_code 5e0a095d0e0809495b5218040d585b580b585d5856)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 1 251(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 1 254(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 1 258(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 1 244(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 245(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 1 245(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 246(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 1 246(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 1 247(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 1 247(_arch(_uni))))
		(_sig(_int ActuallResult 2 1 247(_arch(_uni))))
		(_prcs
			(line__260(_arch 0 1 260(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000085 55 4228          1621506623935 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_1 1 27))
	(_version ve4)
	(_time 1621506623936 2021.05.20 13:30:23)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/Generic_Multiplier.vhd\)))
	(_parameters tan)
	(_code 20742624257721362673327a782623257626742725)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen10 1 39(_for 7 )
		(_inst andJ101 1 41(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int j 7 1 39(_arch)))
		)
	)
	(_inst ShifterI1 1 44(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 1 46(_for 8 )
		(_generate gen12 1 49(_for 9 )
			(_inst andJ121 1 51(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 1 49(_arch)))
			)
		)
		(_inst AdderI 1 54(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 1 58(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 1 46(_arch)))
			(_type(_int ~INTEGER~range~0~to~k-1~134 1 49(_scalar (_to i 0 c 16))))
			(_prcs
				(line__56(_arch 1 1 56(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__57(_arch 2 1 57(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_J_Is_1 1 60(_if 29)
		(_object
			(_prcs
				(line__63(_arch 3 1 63(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_J_Is_Not_1 1 65(_if 30)
		(_object
			(_prcs
				(line__68(_arch 4 1 68(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32))(6(_index 33)))(_read(3(_index 34))(6(_index 35))))))
			)
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 36 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 37 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 38 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 1 29(_array -2((_dto c 39 i 0)))))
		(_type(_int array_1 1 29(_array 3((_to i 0 c 40)))))
		(_type(_int array_2 1 30(_array -2((_to i 0 c 41)))))
		(_sig(_int temp_out 4 1 32(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 1 32(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 1 32(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 1 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~132 1 34(_array -2((_dto c 42 i 0)))))
		(_sig(_int temp1 6 1 34(_arch(_uni))))
		(_sig(_int temp2 6 1 34(_arch(_uni))))
		(_sig(_int zeroBit -2 1 35(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 1 39(_scalar (_to i 0 c 43))))
		(_type(_int ~INTEGER~range~1~to~j-1~13 1 46(_scalar (_to i 1 c 44))))
		(_prcs
			(line__43(_arch 0 1 43(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 45 -1)
)
I 000085 55 5432          1621506623968 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_2 1 84))
	(_version ve4)
	(_time 1621506623969 2021.05.20 13:30:23)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/Generic_Multiplier.vhd\)))
	(_parameters tan)
	(_code 3f6b393a6c683e293e302d6567393c3a69396b383a)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen1 1 114(_for 10 )
		(_inst ShifterI1 1 118(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 1 119(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 1 122(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 1 125(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 1 126(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 1 131(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 1 114(_arch)))
			(_prcs
				(line__117(_arch 1 1 117(_assignment(_trgt(11(_object 2))))))
				(line__124(_arch 2 1 124(_assignment(_trgt(13(_object 2))))))
				(line__129(_arch 3 1 129(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__130(_arch 4 1 130(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__133(_arch 5 1 133(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__134(_arch 6 1 134(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__135(_arch 7 1 135(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 1 86(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 1 86(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 1 87(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 1 87(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 1 88(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k~downto~0}~13 1 89(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 1 89(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 1 91(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 1 91(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 1 91(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 1 96(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 1 96(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 1 96(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 1 96(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 1 102(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 1 102(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 1 102(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 1 102(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 1 108(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 1 108(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 1 108(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 1 114(_scalar (_to i 0 c 39))))
		(_prcs
			(line__113(_arch 0 1 113(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__137(_arch 8 1 137(_assignment(_trgt(2))(_sens(3(_object 0))(6(_object 0)))(_read(3(_object 0))(6(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 40 -1)
)
I 000056 55 1251          1621506624005 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 1 155))
	(_version ve4)
	(_time 1621506624006 2021.05.20 13:30:24)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/Generic_Multiplier.vhd\)))
	(_parameters tan)
	(_code 5f0a5c5c0c0908485b5f1c040a5a09595e590a595e)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__157(_arch 0 1 157(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1300          1621506624014 test_generator
(_unit VHDL(test_generator 0 334(test_generator 1 190))
	(_version ve4)
	(_time 1621506624015 2021.05.20 13:30:24)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/Generic_Multiplier.vhd\)))
	(_parameters tan)
	(_code 6e3b6b6e3e3839796868283438686b683b686b696c)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__192(_arch 0 1 192(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1730          1621506624023 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 1 219))
	(_version ve4)
	(_time 1621506624024 2021.05.20 13:30:24)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/Generic_Multiplier.vhd\)))
	(_parameters tan)
	(_code 6e3b6b6e3e3839796b3928343d686b683b686d6866)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 1 227(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 1 232(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 1 236(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 1 220(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 221(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 1 221(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 222(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 1 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 1 223(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 1 223(_arch(_uni))))
		(_sig(_int ActuallResult 2 1 223(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 1 238(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1730          1621506624042 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 1 243))
	(_version ve4)
	(_time 1621506624043 2021.05.20 13:30:24)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/Generic_Multiplier.vhd\)))
	(_parameters tan)
	(_code 8edb8b80ded8d9998b82c8d4dd888b88db888d8886)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 1 251(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 1 254(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 1 258(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 1 244(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 245(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 1 245(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 246(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 1 246(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 1 247(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 1 247(_arch(_uni))))
		(_sig(_int ActuallResult 2 1 247(_arch(_uni))))
		(_prcs
			(line__260(_arch 0 1 260(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000085 55 4228          1621506915992 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_1 1 27))
	(_version ve4)
	(_time 1621506915993 2021.05.20 13:35:15)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/Generic_Multiplier.vhd\)))
	(_parameters tan)
	(_code efebedbcbcb8eef9e9bcfdb5b7e9eceab9e9bbe8ea)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen10 1 39(_for 7 )
		(_inst andJ101 1 41(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int j 7 1 39(_arch)))
		)
	)
	(_inst ShifterI1 1 44(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 1 46(_for 8 )
		(_generate gen12 1 49(_for 9 )
			(_inst andJ121 1 51(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 1 49(_arch)))
			)
		)
		(_inst AdderI 1 54(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 1 58(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 1 46(_arch)))
			(_type(_int ~INTEGER~range~0~to~k-1~134 1 49(_scalar (_to i 0 c 16))))
			(_prcs
				(line__56(_arch 1 1 56(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__57(_arch 2 1 57(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_J_Is_1 1 60(_if 29)
		(_object
			(_prcs
				(line__63(_arch 3 1 63(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_J_Is_Not_1 1 65(_if 30)
		(_object
			(_prcs
				(line__68(_arch 4 1 68(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32))(6(_index 33)))(_read(3(_index 34))(6(_index 35))))))
			)
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 36 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 37 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 38 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 1 29(_array -2((_dto c 39 i 0)))))
		(_type(_int array_1 1 29(_array 3((_to i 0 c 40)))))
		(_type(_int array_2 1 30(_array -2((_to i 0 c 41)))))
		(_sig(_int temp_out 4 1 32(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 1 32(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 1 32(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 1 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~132 1 34(_array -2((_dto c 42 i 0)))))
		(_sig(_int temp1 6 1 34(_arch(_uni))))
		(_sig(_int temp2 6 1 34(_arch(_uni))))
		(_sig(_int zeroBit -2 1 35(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 1 39(_scalar (_to i 0 c 43))))
		(_type(_int ~INTEGER~range~1~to~j-1~13 1 46(_scalar (_to i 1 c 44))))
		(_prcs
			(line__43(_arch 0 1 43(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 45 -1)
)
I 000085 55 5432          1621506916035 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_2 1 84))
	(_version ve4)
	(_time 1621506916036 2021.05.20 13:35:16)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/Generic_Multiplier.vhd\)))
	(_parameters tan)
	(_code 1e1a1f194e491f081f110c4446181d1b48184a191b)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen1 1 114(_for 10 )
		(_inst ShifterI1 1 118(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 1 119(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 1 122(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 1 125(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 1 126(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 1 131(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 1 114(_arch)))
			(_prcs
				(line__117(_arch 1 1 117(_assignment(_trgt(11(_object 2))))))
				(line__124(_arch 2 1 124(_assignment(_trgt(13(_object 2))))))
				(line__129(_arch 3 1 129(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__130(_arch 4 1 130(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__133(_arch 5 1 133(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__134(_arch 6 1 134(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__135(_arch 7 1 135(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 1 86(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 1 86(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 1 87(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 1 87(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 1 88(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k~downto~0}~13 1 89(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 1 89(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 1 91(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 1 91(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 1 91(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 1 96(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 1 96(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 1 96(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 1 96(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 1 102(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 1 102(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 1 102(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 1 102(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 1 108(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 1 108(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 1 108(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 1 114(_scalar (_to i 0 c 39))))
		(_prcs
			(line__113(_arch 0 1 113(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__137(_arch 8 1 137(_assignment(_trgt(2))(_sens(3(_object 0))(6(_object 0)))(_read(3(_object 0))(6(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 40 -1)
)
I 000056 55 1251          1621506916077 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 1 155))
	(_version ve4)
	(_time 1621506916078 2021.05.20 13:35:16)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/Generic_Multiplier.vhd\)))
	(_parameters tan)
	(_code 4d48494f1c1b1a5a494d0e1618481b4b4c4b184b4c)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__157(_arch 0 1 157(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1300          1621506916086 test_generator
(_unit VHDL(test_generator 0 334(test_generator 1 190))
	(_version ve4)
	(_time 1621506916087 2021.05.20 13:35:16)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/Generic_Multiplier.vhd\)))
	(_parameters tan)
	(_code 4d484f4f1c1b1a5a4b4b0b171b4b484b184b484a4f)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__192(_arch 0 1 192(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1730          1621506916096 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 1 219))
	(_version ve4)
	(_time 1621506916097 2021.05.20 13:35:16)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/Generic_Multiplier.vhd\)))
	(_parameters tan)
	(_code 5c595e5f0a0a0b4b590b1a060f5a595a095a5f5a54)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 1 227(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 1 232(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 1 236(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 1 220(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 221(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 1 221(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 222(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 1 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 1 223(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 1 223(_arch(_uni))))
		(_sig(_int ActuallResult 2 1 223(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 1 238(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1730          1621506916104 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 1 243))
	(_version ve4)
	(_time 1621506916105 2021.05.20 13:35:16)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/Generic_Multiplier.vhd\)))
	(_parameters tan)
	(_code 6c696e6c3a3a3b7b69602a363f6a696a396a6f6a64)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 1 251(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 1 254(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 1 258(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 1 244(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 245(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 1 245(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 246(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 1 246(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 1 247(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 1 247(_arch(_uni))))
		(_sig(_int ActuallResult 2 1 247(_arch(_uni))))
		(_prcs
			(line__260(_arch 0 1 260(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000085 55 4228          1621965361915 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_1 1 27))
	(_version ve4)
	(_time 1621965361916 2021.05.25 20:56:01)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/Generic_Multiplier.vhd\)))
	(_parameters tan)
	(_code 8e8f8c80ded98f9888dd9cd4d6888d8bd888da898b)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen10 1 39(_for 7 )
		(_inst andJ101 1 41(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int j 7 1 39(_arch)))
		)
	)
	(_inst ShifterI1 1 44(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 1 46(_for 8 )
		(_generate gen12 1 49(_for 9 )
			(_inst andJ121 1 51(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 1 49(_arch)))
			)
		)
		(_inst AdderI 1 54(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 1 58(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 1 46(_arch)))
			(_type(_int ~INTEGER~range~0~to~k-1~134 1 49(_scalar (_to i 0 c 16))))
			(_prcs
				(line__56(_arch 1 1 56(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__57(_arch 2 1 57(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_J_Is_1 1 60(_if 29)
		(_object
			(_prcs
				(line__63(_arch 3 1 63(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_J_Is_Not_1 1 65(_if 30)
		(_object
			(_prcs
				(line__68(_arch 4 1 68(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32))(6(_index 33)))(_read(3(_index 34))(6(_index 35))))))
			)
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 36 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 37 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 38 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 1 29(_array -2((_dto c 39 i 0)))))
		(_type(_int array_1 1 29(_array 3((_to i 0 c 40)))))
		(_type(_int array_2 1 30(_array -2((_to i 0 c 41)))))
		(_sig(_int temp_out 4 1 32(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 1 32(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 1 32(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 1 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~132 1 34(_array -2((_dto c 42 i 0)))))
		(_sig(_int temp1 6 1 34(_arch(_uni))))
		(_sig(_int temp2 6 1 34(_arch(_uni))))
		(_sig(_int zeroBit -2 1 35(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 1 39(_scalar (_to i 0 c 43))))
		(_type(_int ~INTEGER~range~1~to~j-1~13 1 46(_scalar (_to i 1 c 44))))
		(_prcs
			(line__43(_arch 0 1 43(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 45 -1)
)
I 000085 55 5432          1621965361926 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_2 1 84))
	(_version ve4)
	(_time 1621965361927 2021.05.25 20:56:01)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/Generic_Multiplier.vhd\)))
	(_parameters tan)
	(_code 9e9f9c91cec99f889f918cc4c6989d9bc898ca999b)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen1 1 114(_for 10 )
		(_inst ShifterI1 1 118(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 1 119(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 1 122(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 1 125(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 1 126(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 1 131(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 1 114(_arch)))
			(_prcs
				(line__117(_arch 1 1 117(_assignment(_trgt(11(_object 2))))))
				(line__124(_arch 2 1 124(_assignment(_trgt(13(_object 2))))))
				(line__129(_arch 3 1 129(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__130(_arch 4 1 130(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__133(_arch 5 1 133(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__134(_arch 6 1 134(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__135(_arch 7 1 135(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 1 86(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 1 86(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 1 87(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 1 87(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 1 88(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k~downto~0}~13 1 89(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 1 89(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 1 91(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 1 91(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 1 91(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 1 96(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 1 96(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 1 96(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 1 96(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 1 102(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 1 102(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 1 102(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 1 102(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 1 108(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 1 108(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 1 108(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 1 114(_scalar (_to i 0 c 39))))
		(_prcs
			(line__113(_arch 0 1 113(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__137(_arch 8 1 137(_assignment(_trgt(2))(_sens(3(_object 0))(6(_object 0)))(_read(3(_object 0))(6(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 40 -1)
)
I 000056 55 1251          1621965361940 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 1 155))
	(_version ve4)
	(_time 1621965361941 2021.05.25 20:56:01)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/Generic_Multiplier.vhd\)))
	(_parameters tan)
	(_code adadaafafcfbfabaa9adeef6f8a8fbabacabf8abac)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__157(_arch 0 1 157(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1300          1621965361951 test_generator
(_unit VHDL(test_generator 0 334(test_generator 1 190))
	(_version ve4)
	(_time 1621965361952 2021.05.25 20:56:01)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/Generic_Multiplier.vhd\)))
	(_parameters tan)
	(_code bdbdbce9ecebeaaabbbbfbe7ebbbb8bbe8bbb8babf)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__192(_arch 0 1 192(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1730          1621965361960 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 1 219))
	(_version ve4)
	(_time 1621965361961 2021.05.25 20:56:01)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/Generic_Multiplier.vhd\)))
	(_parameters tan)
	(_code bdbdbce9ecebeaaab8eafbe7eebbb8bbe8bbbebbb5)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 1 227(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 1 232(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 1 236(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 1 220(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 221(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 1 221(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 222(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 1 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 1 223(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 1 223(_arch(_uni))))
		(_sig(_int ActuallResult 2 1 223(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 1 238(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1730          1621965361966 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 1 243))
	(_version ve4)
	(_time 1621965361967 2021.05.25 20:56:01)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/Generic_Multiplier.vhd\)))
	(_parameters tan)
	(_code cdcdcc989c9b9adac8c18b979ecbc8cb98cbcecbc5)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 1 251(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 1 254(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 1 258(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 1 244(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 245(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 1 245(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 246(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 1 246(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 1 247(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 1 247(_arch(_uni))))
		(_sig(_int ActuallResult 2 1 247(_arch(_uni))))
		(_prcs
			(line__260(_arch 0 1 260(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1621966116084 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1621966116085 2021.05.25 21:08:36)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 8ada8c848eddda9988df9bd08e8c8e89888c8b8cdf)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1621966116107 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1621966116108 2021.05.25 21:08:36)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code a9f9f8ffa2fbffbffffdbbf6faafffaeabaaabafff)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1621966116133 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1621966116134 2021.05.25 21:08:36)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code b9e8b6ede6efefaabbeda1e3bebebbbabbbeb1bfef)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1621966116166 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1621966116167 2021.05.25 21:08:36)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code d888898a858f89cd8fd8ca8280dfdcdd8eded9dedc)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1621966116198 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1621966116199 2021.05.25 21:08:36)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code f7a7a5a4a6a0a1e1ffa6e3aef0f1f6f1f3f1f3f1f2)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1621966116224 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1621966116225 2021.05.25 21:08:36)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 17474b1115414b0414130f484711431012101f1415)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1025          1621966116255 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1621966116256 2021.05.25 21:08:36)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 36673d323061672034362f6c66306533603134303f)
	(_ent
		(_time 1620759386428)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 1 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_prcs
			(line__184(_arch 0 0 184(_assignment(_trgt(2))(_sens(0)(1(_range 3)))(_read(1(_range 4))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 5 -1)
)
I 000085 55 4233          1621966116313 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1621966116314 2021.05.25 21:08:36)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 74247b75752375627227662e2c7277712272207371)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen10 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int j 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 0 235(_for 8 )
		(_generate gen12 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~k-1~134 0 238(_scalar (_to i 0 c 16))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__246(_arch 2 0 246(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_J_Is_1 0 249(_if 29)
		(_object
			(_prcs
				(line__252(_arch 3 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_J_Is_Not_1 0 254(_if 30)
		(_object
			(_prcs
				(line__257(_arch 4 0 257(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32))(6(_index 33)))(_read(3(_index 34))(6(_index 35))))))
			)
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 36 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 37 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 38 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 218(_array -2((_dto c 39 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 40)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 41)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~132 0 223(_array -2((_dto c 42 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 228(_scalar (_to i 0 c 43))))
		(_type(_int ~INTEGER~range~1~to~j-1~13 0 235(_scalar (_to i 1 c 44))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 45 -1)
)
I 000085 55 5414          1621966116355 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 169(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1621966116356 2021.05.25 21:08:36)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code a3f3acf4a5f4a2b5a2acb1f9fba5a0a6f5a5f7a4a6)
	(_ent
		(_time 1620759279476)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int k -1 0 171(_ent gms)))
		(_gen(_int j -1 0 171(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 172(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 172(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 173(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 173(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 174(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 174(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__326(_arch 8 0 326(_assignment(_trgt(2))(_sens(3(_object 0))(6(_object 0)))(_read(3(_object 0))(6(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 40 -1)
)
I 000056 55 1218          1621966116389 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1621966116390 2021.05.25 21:08:36)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code c392c996c59594d4c7c3809896c695c5c2c596c5c2)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1621966116420 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1621966116421 2021.05.25 21:08:36)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code e2b3eeb1e5b4b5f5e4e4a4b8b4e4e7e4b7e4e7e5e0)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1697          1621966116455 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1621966116456 2021.05.25 21:08:36)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 01500c07055756160456475b520704075407020709)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 410(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 411(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1697          1621966116480 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1621966116481 2021.05.25 21:08:36)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 20712d2425767737252c667a732625267526232628)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 434(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 435(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 436(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1621966709089 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1621966709090 2021.05.25 21:18:29)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 020407045555521100571358060406010004030457)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1621966709101 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1621966709102 2021.05.25 21:18:29)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 11174317124347074745034e421747161312131747)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1621966709109 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1621966709110 2021.05.25 21:18:29)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 11161d16464747021345094b161613121316191747)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1621966709117 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1621966709118 2021.05.25 21:18:29)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 21277325757670347621337b792625247727202725)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1621966709129 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1621966709130 2021.05.25 21:18:29)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 212770267676773729703578262720272527252724)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1621966709141 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1621966709142 2021.05.25 21:18:29)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 3137613535676d223235296e613765363436393233)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1025          1621966709152 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1621966709153 2021.05.25 21:18:29)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 40474743401711564240591a104613451647424649)
	(_ent
		(_time 1620759386428)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 1 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_prcs
			(line__184(_arch 0 0 184(_assignment(_trgt(2))(_sens(0)(1(_range 3)))(_read(1(_range 4))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 5 -1)
)
I 000045 55 609           1621966715788 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1621966715789 2021.05.25 21:18:35)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 21267525757671322374307b252725222327202774)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1621966715794 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1621966715795 2021.05.25 21:18:35)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 21262224227377377775337e722777262322232777)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1621966715801 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1621966715802 2021.05.25 21:18:35)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 31376c34666767223365296b363633323336393767)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1621966715809 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1621966715810 2021.05.25 21:18:35)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 31363234656660246631236b693635346737303735)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1621966715815 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1621966715816 2021.05.25 21:18:35)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 404740411617165648115419474641464446444645)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1621966715826 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1621966715827 2021.05.25 21:18:35)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 4047414345161c534344581f104614474547484342)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1025          1621966715832 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1621966715833 2021.05.25 21:18:35)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 50560652500701465250490a005603550657525659)
	(_ent
		(_time 1620759386428)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 1 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_prcs
			(line__184(_arch 0 0 184(_assignment(_trgt(2))(_sens(0)(1(_range 3)))(_read(1(_range 4))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 5 -1)
)
I 000056 55 1218          1621966715902 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1621966715903 2021.05.25 21:18:35)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 8f89d881dcd9d8988b8fccd4da8ad9898e89da898e)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1621966715929 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1621966715930 2021.05.25 21:18:35)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code aea8fff9fef8f9b9a8a8e8f4f8a8aba8fba8aba9ac)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1698          1621966715962 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1621966715963 2021.05.25 21:18:35)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code cdcb9c989c9b9adac89a8b979ecbc8cb98cbcecbc5)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((kk)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 410(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 411(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1698          1621966715984 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1621966715985 2021.05.25 21:18:35)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code eceabdbfbababbfbe9e0aab6bfeae9eab9eaefeae4)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((kk)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 434(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 435(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 436(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1621966723177 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1621966723178 2021.05.25 21:18:43)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 00055306555750130255115a040604030206010655)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1621966723183 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1621966723184 2021.05.25 21:18:43)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 00050407025256165654125f530656070203020656)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1621966723190 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1621966723191 2021.05.25 21:18:43)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 0f0b55090f59591c0d5b175508080d0c0d08070959)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1621966723198 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1621966723199 2021.05.25 21:18:43)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 1f1a1b181c484e0a481f0d4547181b1a49191e191b)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1621966723204 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1621966723205 2021.05.25 21:18:43)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 1f1a181b1f484909174e0b4618191e191b191b191a)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1621966723212 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1621966723213 2021.05.25 21:18:43)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 1f1a19194c49430c1c1b07404f194b181a18171c1d)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1025          1621966723218 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1621966723219 2021.05.25 21:18:43)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 2f2b7e2a79787e392d2f36757f297c2a79282d2926)
	(_ent
		(_time 1620759386428)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 1 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_prcs
			(line__184(_arch 0 0 184(_assignment(_trgt(2))(_sens(0)(1(_range 3)))(_read(1(_range 4))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 5 -1)
)
I 000085 55 4240          1621966723229 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1621966723230 2021.05.25 21:18:43)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 3e3b6b3b6e693f28386d2c6466383d3b68386a393b)
	(_ent
		(_time 1621966715837)
	)
	(_generate gen10 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int j 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 0 235(_for 8 )
		(_generate gen12 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~kk-1~134 0 238(_scalar (_to i 0 c 16))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__246(_arch 2 0 246(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_J_Is_1 0 249(_if 29)
		(_object
			(_prcs
				(line__252(_arch 3 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_J_Is_Not_1 0 254(_if 30)
		(_object
			(_prcs
				(line__257(_arch 4 0 257(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32))(6(_index 33)))(_read(3(_index 34))(6(_index 35))))))
			)
		)
	)
	(_object
		(_gen(_int kk -1 0 202(_ent gms)))
		(_gen(_int j -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{kk-1~downto~0}~12 0 203(_array -2((_dto c 36 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 204(_array -2((_dto c 37 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+kk-1}~downto~0}~12 0 205(_array -2((_dto c 38 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{kk-1~downto~0}~13 0 218(_array -2((_dto c 39 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 40)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 41)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{kk-1~downto~0}~132 0 223(_array -2((_dto c 42 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~kk-1~13 0 228(_scalar (_to i 0 c 43))))
		(_type(_int ~INTEGER~range~1~to~j-1~13 0 235(_scalar (_to i 1 c 44))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 45 -1)
)
I 000056 55 1218          1621966723274 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1621966723275 2021.05.25 21:18:43)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 5e5a0e5d0e0809495a5e1d050b5b08585f580b585f)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1621966723300 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1621966723301 2021.05.25 21:18:43)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 7d792b7c2c2b2a6a7b7b3b272b7b787b287b787a7f)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1698          1621966723331 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1621966723332 2021.05.25 21:18:43)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 9c98ca93cacacb8b99cbdac6cf9a999ac99a9f9a94)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((kk)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 410(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 411(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1698          1621966723356 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1621966723357 2021.05.25 21:18:43)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code bbbfedefecedecacbeb7fde1e8bdbebdeebdb8bdb3)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((kk)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 434(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 435(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 436(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1621966731715 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1621966731716 2021.05.25 21:18:51)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 636031633534337061367239676567606165626536)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1621966731721 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1621966731722 2021.05.25 21:18:51)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 63606662623135753537713c306535646160616535)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1621966731727 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1621966731728 2021.05.25 21:18:51)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 727029732624246170266a287575707170757a7424)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1621966731735 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1621966731736 2021.05.25 21:18:51)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 7271777325252367257260282a7576772474737476)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1621966731741 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1621966731742 2021.05.25 21:18:51)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 8281848fd6d5d4948ad396db858483848684868487)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1621966731749 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1621966731750 2021.05.25 21:18:51)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 8281858d85d4de9181869addd284d68587858a8180)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1025          1621966731755 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1621966731756 2021.05.25 21:18:51)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 8280d28d80d5d39480829bd8d284d187d48580848b)
	(_ent
		(_time 1620759386428)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 1 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_prcs
			(line__184(_arch 0 0 184(_assignment(_trgt(2))(_sens(0)(1(_range 3)))(_read(1(_range 4))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 5 -1)
)
I 000085 55 4240          1621966731765 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1621966731766 2021.05.25 21:18:51)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 9291c69d95c5938494c180c8ca949197c494c69597)
	(_ent
		(_time 1621966715837)
	)
	(_generate gen10 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int j 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 0 235(_for 8 )
		(_generate gen12 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~kk-1~134 0 238(_scalar (_to i 0 c 16))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__246(_arch 2 0 246(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_J_Is_1 0 249(_if 29)
		(_object
			(_prcs
				(line__252(_arch 3 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_J_Is_Not_1 0 254(_if 30)
		(_object
			(_prcs
				(line__257(_arch 4 0 257(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32))(6(_index 33)))(_read(3(_index 34))(6(_index 35))))))
			)
		)
	)
	(_object
		(_gen(_int kk -1 0 202(_ent gms)))
		(_gen(_int j -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{kk-1~downto~0}~12 0 203(_array -2((_dto c 36 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 204(_array -2((_dto c 37 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+kk-1}~downto~0}~12 0 205(_array -2((_dto c 38 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{kk-1~downto~0}~13 0 218(_array -2((_dto c 39 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 40)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 41)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{kk-1~downto~0}~132 0 223(_array -2((_dto c 42 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~kk-1~13 0 228(_scalar (_to i 0 c 43))))
		(_type(_int ~INTEGER~range~1~to~j-1~13 0 235(_scalar (_to i 1 c 44))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 45 -1)
)
I 000085 55 5420          1621966731784 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1621966731785 2021.05.25 21:18:51)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code a1a2f5f6a5f6a0b7a0aeb3fbf9a7a2a4f7a7f5a6a4)
	(_ent
		(_time 1621966715837)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int kk -1 0 202(_ent gms)))
		(_gen(_int j -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{kk-1~downto~0}~12 0 203(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 204(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+kk-1}~downto~0}~12 0 205(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{kk-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{j+kk~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~kk-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__326(_arch 8 0 326(_assignment(_trgt(2))(_sens(3(_object 0))(6(_object 0)))(_read(3(_object 0))(6(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 40 -1)
)
I 000056 55 1218          1621966731799 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1621966731800 2021.05.25 21:18:51)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code b1b3e0e5b5e7e6a6b5b1f2eae4b4e7b7b0b7e4b7b0)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1621966731808 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1621966731809 2021.05.25 21:18:51)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code c0c29795c59697d7c6c6869a96c6c5c695c6c5c7c2)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1698          1621966731821 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1621966731822 2021.05.25 21:18:51)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code d0d28782d58687c7d587968a83d6d5d685d6d3d6d8)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((kk)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 410(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 411(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1698          1621966731828 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1621966731829 2021.05.25 21:18:51)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code d0d28782d58687c7d5dc968a83d6d5d685d6d3d6d8)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((kk)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 434(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 435(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 436(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1621966978785 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1621966978786 2021.05.25 21:22:58)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 898d8987d5ded99a8bdc98d38d8f8d8a8b8f888fdc)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1621966978791 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1621966978792 2021.05.25 21:22:58)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 898dde8682dbdf9fdfdd9bd6da8fdf8e8b8a8b8fdf)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1621966978798 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1621966978799 2021.05.25 21:22:58)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 898c8087d6dfdf9a8bdd91d38e8e8b8a8b8e818fdf)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1621966978806 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1621966978807 2021.05.25 21:22:58)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 989ccf97c5cfc98dcf988ac2c09f9c9dce9e999e9c)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1621966978818 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1621966978819 2021.05.25 21:22:58)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code a8acfcfcf6fffebea0f9bcf1afaea9aeacaeacaead)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1621966978829 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1621966978830 2021.05.25 21:22:58)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code a8acfdfea5fef4bbabacb0f7f8aefcafadafa0abaa)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1025          1621966978835 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1621966978836 2021.05.25 21:22:58)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code b8bdbaedb0efe9aebab8a1e2e8beebbdeebfbabeb1)
	(_ent
		(_time 1620759386428)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 1 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_prcs
			(line__184(_arch 0 0 184(_assignment(_trgt(2))(_sens(0)(1(_range 3)))(_read(1(_range 4))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 5 -1)
)
I 000085 55 5420          1621966978883 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1621966978884 2021.05.25 21:22:58)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code e7e3e1b4e5b0e6f1e6e8f5bdbfe1e4e2b1e1b3e0e2)
	(_ent
		(_time 1621966978847)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int kk -1 0 202(_ent gms)))
		(_gen(_int k -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{kk-1~downto~0}~12 0 203(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 204(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k+kk-1}~downto~0}~12 0 205(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{kk-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{k+kk~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~kk-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__326(_arch 8 0 326(_assignment(_trgt(2))(_sens(3(_object 0))(6(_object 0)))(_read(3(_object 0))(6(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 40 -1)
)
I 000056 55 1218          1621966978913 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1621966978914 2021.05.25 21:22:58)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 06030600055051110206455d530350000700530007)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1621966978938 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1621966978939 2021.05.25 21:22:58)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 15101312154342021313534f431310134013101217)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1698          1621966978975 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1621966978976 2021.05.25 21:22:58)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 44414246451213534113021e17424142114247424c)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((kk)(_code 3))
			((k)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 410(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 411(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1698          1621966979000 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1621966979001 2021.05.25 21:22:58)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 54515257550203435158120e07525152015257525c)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((kk)(_code 3))
			((k)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 434(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 435(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 436(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1621966985409 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1621966985410 2021.05.25 21:23:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 5a5f09595e0d0a49580f4b005e5c5e59585c5b5c0f)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1621966985419 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1621966985420 2021.05.25 21:23:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 6a6f6e6b39383c7c3c3e7835396c3c6d6869686c3c)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1621966985428 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1621966985429 2021.05.25 21:23:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 6a6e306a6d3c3c79683e72306d6d6869686d626c3c)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1621966985438 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1621966985439 2021.05.25 21:23:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 797c7d78252e286c2e796b23217e7d7c2f7f787f7d)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1621966985444 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1621966985445 2021.05.25 21:23:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 797c7e7b262e2f6f71286d207e7f787f7d7f7d7f7c)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1621966985453 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1621966985454 2021.05.25 21:23:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 898c8f8685dfd59a8a8d91d6d98fdd8e8c8e818a8b)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1025          1621966985459 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1621966985460 2021.05.25 21:23:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 898dd88680ded89f8b8990d3d98fda8cdf8e8b8f80)
	(_ent
		(_time 1620759386428)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 1 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_prcs
			(line__184(_arch 0 0 184(_assignment(_trgt(2))(_sens(0)(1(_range 3)))(_read(1(_range 4))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 5 -1)
)
I 000085 55 4240          1621966985476 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1621966985477 2021.05.25 21:23:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 999ccc9695ce988f9fca8bc3c19f9a9ccf9fcd9e9c)
	(_ent
		(_time 1621966978846)
	)
	(_generate gen10 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 0 235(_for 8 )
		(_generate gen12 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~kk-1~134 0 238(_scalar (_to i 0 c 16))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__246(_arch 2 0 246(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_K_Is_1 0 249(_if 29)
		(_object
			(_prcs
				(line__252(_arch 3 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_K_Is_Not_1 0 254(_if 30)
		(_object
			(_prcs
				(line__257(_arch 4 0 257(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32))(6(_index 33)))(_read(3(_index 34))(6(_index 35))))))
			)
		)
	)
	(_object
		(_gen(_int kk -1 0 202(_ent gms)))
		(_gen(_int k -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{kk-1~downto~0}~12 0 203(_array -2((_dto c 36 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 204(_array -2((_dto c 37 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k+kk-1}~downto~0}~12 0 205(_array -2((_dto c 38 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{kk-1~downto~0}~13 0 218(_array -2((_dto c 39 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 40)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 41)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{kk-1~downto~0}~132 0 223(_array -2((_dto c 42 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~kk-1~13 0 228(_scalar (_to i 0 c 43))))
		(_type(_int ~INTEGER~range~1~to~k-1~13 0 235(_scalar (_to i 1 c 44))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 45 -1)
)
I 000085 55 5420          1621966985500 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1621966985501 2021.05.25 21:23:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code b8bdedecb5efb9aeb9b7aae2e0bebbbdeebeecbfbd)
	(_ent
		(_time 1621966978846)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int kk -1 0 202(_ent gms)))
		(_gen(_int k -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{kk-1~downto~0}~12 0 203(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 204(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k+kk-1}~downto~0}~12 0 205(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{kk-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{k+kk~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~kk-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__326(_arch 8 0 326(_assignment(_trgt(2))(_sens(3(_object 0))(6(_object 0)))(_read(3(_object 0))(6(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 40 -1)
)
I 000056 55 1218          1621966985523 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1621966985524 2021.05.25 21:23:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code c8cc989dc59e9fdfccc88b939dcd9ecec9ce9dcec9)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1621966985533 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1621966985534 2021.05.25 21:23:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code d7d38185d58180c0d1d1918d81d1d2d182d1d2d0d5)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1698          1621966985541 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1621966985542 2021.05.25 21:23:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code d7d38185d58180c0d280918d84d1d2d182d1d4d1df)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((kk)(_code 3))
			((k)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 410(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 411(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1698          1621966985551 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1621966985552 2021.05.25 21:23:05)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code e7e3b1b4e5b1b0f0e2eba1bdb4e1e2e1b2e1e4e1ef)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((kk)(_code 3))
			((k)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 434(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 435(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 436(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1621967169199 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1621967169200 2021.05.25 21:26:09)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 3f39373a3c686f2c3d6a2e653b393b3c3d393e396a)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1621967169205 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1621967169206 2021.05.25 21:26:09)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 4f49104c1b1d1959191b5d101c4919484d4c4d4919)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1621967169214 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1621967169215 2021.05.25 21:26:09)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 4f484e4d4f19195c4d1b571548484d4c4d48474919)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1621967169223 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1621967169224 2021.05.25 21:26:09)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 5f59005c5c080e4a085f4d0507585b5a09595e595b)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1621967169235 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1621967169236 2021.05.25 21:26:09)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 6e68326d6d393878663f7a3769686f686a686a686b)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1621967169247 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1621967169248 2021.05.25 21:26:09)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 7e78237e2e28226d7d7a66212e782a797b79767d7c)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1025          1621967169253 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1621967169254 2021.05.25 21:26:09)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 7e79747e2b292f687c7e67242e782d7b28797c7877)
	(_ent
		(_time 1620759386428)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 1 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_prcs
			(line__184(_arch 0 0 184(_assignment(_trgt(2))(_sens(0)(1(_range 3)))(_read(1(_range 4))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 5 -1)
)
I 000085 55 4233          1621967169269 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1621967169270 2021.05.25 21:26:09)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 8e888080ded98f9888dd9cd4d6888d8bd888da898b)
	(_ent
		(_time 1621967169265)
	)
	(_generate gen10 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 0 235(_for 8 )
		(_generate gen12 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~j-1~134 0 238(_scalar (_to i 0 c 16))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__246(_arch 2 0 246(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_K_Is_1 0 249(_if 29)
		(_object
			(_prcs
				(line__252(_arch 3 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_K_Is_Not_1 0 254(_if 30)
		(_object
			(_prcs
				(line__257(_arch 4 0 257(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32))(6(_index 33)))(_read(3(_index 34))(6(_index 35))))))
			)
		)
	)
	(_object
		(_gen(_int J -1 0 202(_ent gms)))
		(_gen(_int k -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 203(_array -2((_dto c 36 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 204(_array -2((_dto c 37 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k+j-1}~downto~0}~12 0 205(_array -2((_dto c 38 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 218(_array -2((_dto c 39 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 40)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 41)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~132 0 223(_array -2((_dto c 42 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~j-1~13 0 228(_scalar (_to i 0 c 43))))
		(_type(_int ~INTEGER~range~1~to~k-1~13 0 235(_scalar (_to i 1 c 44))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 45 -1)
)
I 000085 55 5414          1621967169289 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1621967169290 2021.05.25 21:26:09)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 9d9b9392ccca9c8b9c928fc7c59b9e98cb9bc99a98)
	(_ent
		(_time 1621967169265)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int J -1 0 202(_ent gms)))
		(_gen(_int k -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 203(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 204(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k+j-1}~downto~0}~12 0 205(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~j-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__326(_arch 8 0 326(_assignment(_trgt(2))(_sens(3(_object 0))(6(_object 0)))(_read(3(_object 0))(6(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 40 -1)
)
I 000056 55 1218          1621967169304 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1621967169305 2021.05.25 21:26:09)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code adaaa6fafcfbfabaa9adeef6f8a8fbabacabf8abac)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1621967169313 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1621967169314 2021.05.25 21:26:09)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code bcbbb1e8eaeaebabbabafae6eabab9bae9bab9bbbe)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1697          1621967169322 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1621967169323 2021.05.25 21:26:09)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code bcbbb1e8eaeaebabb9ebfae6efbab9bae9babfbab4)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((J)(_code 3))
			((k)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 410(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 411(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1697          1621967169327 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1621967169328 2021.05.25 21:26:09)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code cccbc1999a9a9bdbc9c08a969fcac9ca99cacfcac4)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((J)(_code 3))
			((k)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 434(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 435(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 436(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1621968207789 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1621968207790 2021.05.25 21:43:27)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 51025252050601425304400b555755525357505704)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1621968207795 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1621968207796 2021.05.25 21:43:27)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 51020553520307470705430e025707565352535707)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1621968207804 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1621968207805 2021.05.25 21:43:27)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 60326a60363636736234783a676762636267686636)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1621968207813 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1621968207814 2021.05.25 21:43:27)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 60333460353731753760723a386764653666616664)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1621968207825 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1621968207826 2021.05.25 21:43:27)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 702327722627266678216429777671767476747675)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1621968207837 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1621968207838 2021.05.25 21:43:27)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 80d3d68f85d6dc93838498dfd086d4878587888382)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1025          1621968207843 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1621968207844 2021.05.25 21:43:27)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 80d2818f80d7d196828099dad086d385d687828689)
	(_ent
		(_time 1620759386428)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 1 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_prcs
			(line__184(_arch 0 0 184(_assignment(_trgt(2))(_sens(0)(1(_range 3)))(_read(1(_range 4))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 5 -1)
)
I 000085 55 4233          1621968207861 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1621968207862 2021.05.25 21:43:27)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 9fcc9a90ccc89e8999cc8dc5c7999c9ac999cb989a)
	(_ent
		(_time 1621967169264)
	)
	(_generate gen10 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 0 235(_for 8 )
		(_generate gen12 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~j-1~134 0 238(_scalar (_to i 0 c 16))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__246(_arch 2 0 246(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_K_Is_1 0 249(_if 29)
		(_object
			(_prcs
				(line__252(_arch 3 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_K_Is_Not_1 0 254(_if 30)
		(_object
			(_prcs
				(line__257(_arch 4 0 257(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32))(6(_index 33)))(_read(3(_index 34))(6(_index 35))))))
			)
		)
	)
	(_object
		(_gen(_int J -1 0 202(_ent gms)))
		(_gen(_int k -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 203(_array -2((_dto c 36 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 204(_array -2((_dto c 37 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k+j-1}~downto~0}~12 0 205(_array -2((_dto c 38 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 218(_array -2((_dto c 39 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 40)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 41)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~132 0 223(_array -2((_dto c 42 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~j-1~13 0 228(_scalar (_to i 0 c 43))))
		(_type(_int ~INTEGER~range~1~to~k-1~13 0 235(_scalar (_to i 1 c 44))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 45 -1)
)
I 000085 55 5414          1621968207882 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1621968207883 2021.05.25 21:43:27)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code affcaaf8fcf8aeb9aea0bdf5f7a9acaaf9a9fba8aa)
	(_ent
		(_time 1621967169264)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int J -1 0 202(_ent gms)))
		(_gen(_int k -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 203(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 204(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k+j-1}~downto~0}~12 0 205(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~j-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__326(_arch 8 0 326(_assignment(_trgt(2))(_sens(3(_object 0))(6(_object 0)))(_read(3(_object 0))(6(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 40 -1)
)
I 000056 55 1218          1621968207898 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1621968207899 2021.05.25 21:43:27)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code beecbeeaeee8e9a9babefde5ebbbe8b8bfb8ebb8bf)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1621968207907 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1621968207908 2021.05.25 21:43:27)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code ce9cc89b9e9899d9c8c8889498c8cbc89bc8cbc9cc)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1697          1621968207917 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1621968207918 2021.05.25 21:43:27)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code ce9cc89b9e9899d9cb9988949dc8cbc89bc8cdc8c6)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((J)(_code 3))
			((k)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 410(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 411(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1697          1621968207925 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1621968207926 2021.05.25 21:43:27)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code dd8fdb8f8c8b8acad8d19b878edbd8db88dbdedbd5)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((J)(_code 3))
			((k)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 434(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 435(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn2 1 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 436(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1621968360737 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1621968360738 2021.05.25 21:46:00)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code babfbceebeedeaa9b8efabe0bebcbeb9b8bcbbbcef)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1621968360743 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1621968360744 2021.05.25 21:46:00)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code babfebefe9e8ecaceceea8e5e9bcecbdb8b9b8bcec)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1621968360751 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1621968360752 2021.05.25 21:46:00)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code cacec59fcd9c9cd9c89ed290cdcdc8c9c8cdc2cc9c)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1621968360759 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1621968360760 2021.05.25 21:46:00)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code cacf9b9fce9d9bdf9dcad89092cdcecf9ccccbccce)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1621968360773 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1621968360774 2021.05.25 21:46:00)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code dadf888bdd8d8cccd28bce83dddcdbdcdedcdedcdf)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1621968360786 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1621968360787 2021.05.25 21:46:00)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code e9ecbabbe5bfb5faeaedf1b6b9efbdeeeceee1eaeb)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1025          1621968360792 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1621968360793 2021.05.25 21:46:00)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code e9ededbbe0beb8ffebe9f0b3b9efbaecbfeeebefe0)
	(_ent
		(_time 1620759386428)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 1 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_prcs
			(line__184(_arch 0 0 184(_assignment(_trgt(2))(_sens(0)(1(_range 3)))(_read(1(_range 4))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 5 -1)
)
I 000085 55 4233          1621968360808 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1621968360809 2021.05.25 21:46:00)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code f9fcf9a9f5aef8efffaaeba3a1fffafcafffadfefc)
	(_ent
		(_time 1621967169264)
	)
	(_generate gen10 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 0 235(_for 8 )
		(_generate gen12 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~j-1~134 0 238(_scalar (_to i 0 c 16))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__246(_arch 2 0 246(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_K_Is_1 0 249(_if 29)
		(_object
			(_prcs
				(line__252(_arch 3 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_K_Is_Not_1 0 254(_if 30)
		(_object
			(_prcs
				(line__257(_arch 4 0 257(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32))(6(_index 33)))(_read(3(_index 34))(6(_index 35))))))
			)
		)
	)
	(_object
		(_gen(_int J -1 0 202(_ent gms)))
		(_gen(_int k -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 203(_array -2((_dto c 36 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 204(_array -2((_dto c 37 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k+j-1}~downto~0}~12 0 205(_array -2((_dto c 38 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 218(_array -2((_dto c 39 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 40)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 41)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~132 0 223(_array -2((_dto c 42 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~j-1~13 0 228(_scalar (_to i 0 c 43))))
		(_type(_int ~INTEGER~range~1~to~k-1~13 0 235(_scalar (_to i 1 c 44))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 45 -1)
)
I 000085 55 5414          1621968360828 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1621968360829 2021.05.25 21:46:00)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 181d171f154f190e19170a42401e1b1d4e1e4c1f1d)
	(_ent
		(_time 1621967169264)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int J -1 0 202(_ent gms)))
		(_gen(_int k -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 203(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 204(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k+j-1}~downto~0}~12 0 205(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~j-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__326(_arch 8 0 326(_assignment(_trgt(2))(_sens(3(_object 0))(6(_object 0)))(_read(3(_object 0))(6(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 40 -1)
)
I 000056 55 1218          1621968360844 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1621968360845 2021.05.25 21:46:00)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 282c222c257e7f3f2c286b737d2d7e2e292e7d2e29)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1621968360855 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1621968360856 2021.05.25 21:46:00)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 282c242c257e7f3f2e2e6e727e2e2d2e7d2e2d2f2a)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1697          1621968360865 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1621968360866 2021.05.25 21:46:00)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 37333b32356160203260716d64313231623134313f)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((J)(_code 3))
			((k)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 410(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 411(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1697          1621968360872 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1621968360873 2021.05.25 21:46:00)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 37333b3235616020323b716d64313231623134313f)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((J)(_code 3))
			((k)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 434(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 435(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn2 1 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 436(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1621968606359 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1621968606360 2021.05.25 21:50:06)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 336335366564632031662269373537303135323566)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1621968606365 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1621968606366 2021.05.25 21:50:06)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 33636237326165256567216c603565343130313565)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1621968606371 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1621968606372 2021.05.25 21:50:06)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 43124c411615155041175b194444414041444b4515)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1621968606384 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1621968606385 2021.05.25 21:50:06)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 5303025005040246045341090b5457560555525557)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1621968606397 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1621968606398 2021.05.25 21:50:06)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 62323061363534746a33763b656463646664666467)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1621968606408 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1621968606409 2021.05.25 21:50:06)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 6232316365343e7161667a3d3264366567656a6160)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1025          1621968606414 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1621968606415 2021.05.25 21:50:06)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 623366636035337460627b3832643167346560646b)
	(_ent
		(_time 1620759386428)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 1 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_prcs
			(line__184(_arch 0 0 184(_assignment(_trgt(2))(_sens(0)(1(_range 3)))(_read(1(_range 4))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 5 -1)
)
I 000085 55 4205          1621968606429 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1621968606430 2021.05.25 21:50:06)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 81d1818f85d6809787d293dbd9878284d787d58684)
	(_ent
		(_time 1621967169264)
	)
	(_generate gen10 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 0 235(_for 8 )
		(_generate gen12 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~j-1~134 0 238(_scalar (_to i 0 c 16))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__246(_arch 2 0 246(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_K_Is_1 0 249(_if 29)
		(_object
			(_prcs
				(line__252(_arch 3 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_K_Is_Not_1 0 254(_if 30)
		(_object
			(_prcs
				(line__258(_arch 4 0 258(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32)))(_read(3(_index 33))))))
			)
		)
	)
	(_object
		(_gen(_int J -1 0 202(_ent gms)))
		(_gen(_int k -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 203(_array -2((_dto c 34 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 204(_array -2((_dto c 35 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k+j-1}~downto~0}~12 0 205(_array -2((_dto c 36 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 218(_array -2((_dto c 37 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 38)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 39)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~132 0 223(_array -2((_dto c 40 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~j-1~13 0 228(_scalar (_to i 0 c 41))))
		(_type(_int ~INTEGER~range~1~to~k-1~13 0 235(_scalar (_to i 1 c 42))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 43 -1)
)
I 000085 55 5414          1621968606449 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1621968606450 2021.05.25 21:50:06)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 81d1818f85d68097808e93dbd9878284d787d58684)
	(_ent
		(_time 1621967169264)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int J -1 0 202(_ent gms)))
		(_gen(_int k -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 203(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 204(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k+j-1}~downto~0}~12 0 205(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~j-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__327(_arch 8 0 327(_assignment(_trgt(2))(_sens(3(_index 40))(6(_index 41)))(_read(3(_index 42))(6(_index 43))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 44 -1)
)
I 000056 55 1218          1621968606466 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1621968606467 2021.05.25 21:50:06)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 91c0949e95c7c6869591d2cac494c7979097c49790)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1621968606475 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1621968606476 2021.05.25 21:50:06)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code a1f0a2f6a5f7f6b6a7a7e7fbf7a7a4a7f4a7a4a6a3)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1697          1621968606484 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1621968606485 2021.05.25 21:50:06)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code b0e1b3e4b5e6e7a7b5e7f6eae3b6b5b6e5b6b3b6b8)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((J)(_code 3))
			((k)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 410(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 411(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1697          1621968606494 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1621968606495 2021.05.25 21:50:06)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code b0e1b3e4b5e6e7a7b5bcf6eae3b6b5b6e5b6b3b6b8)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((J)(_code 3))
			((k)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 434(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 435(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn2 1 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 436(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1621969400949 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1621969400950 2021.05.25 22:03:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 15121312454245061740044f111311161713141340)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1621969400962 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1621969400963 2021.05.25 22:03:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 25227420227773337371377a762373222726272373)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1621969400970 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1621969400971 2021.05.25 22:03:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 25232a217673733627713d7f2222272627222d2373)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1621969400978 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1621969400979 2021.05.25 22:03:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 34336531656365216334266e6c3330316232353230)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1621969400989 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1621969400990 2021.05.25 22:03:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 34336632666362223c65206d333235323032303231)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1621969401005 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1621969401006 2021.05.25 22:03:20)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 444317474512185747405c1b1442104341434c4746)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1025          1621969401011 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1621969401012 2021.05.25 22:03:21)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 545250565003054256544d0e04520751025356525d)
	(_ent
		(_time 1620759386428)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 1 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_prcs
			(line__184(_arch 0 0 184(_assignment(_trgt(2))(_sens(0)(1(_range 3)))(_read(1(_range 4))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 5 -1)
)
I 000085 55 4205          1621969401031 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1621969401032 2021.05.25 22:03:21)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 6364636365346275653071393b6560663565376466)
	(_ent
		(_time 1621967169264)
	)
	(_generate gen10 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 0 235(_for 8 )
		(_generate gen12 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~j-1~134 0 238(_scalar (_to i 0 c 16))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__246(_arch 2 0 246(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_K_Is_1 0 249(_if 29)
		(_object
			(_prcs
				(line__252(_arch 3 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_K_Is_Not_1 0 254(_if 30)
		(_object
			(_prcs
				(line__258(_arch 4 0 258(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32)))(_read(3(_index 33))))))
			)
		)
	)
	(_object
		(_gen(_int J -1 0 202(_ent gms)))
		(_gen(_int k -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 203(_array -2((_dto c 34 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 204(_array -2((_dto c 35 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k+j-1}~downto~0}~12 0 205(_array -2((_dto c 36 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 218(_array -2((_dto c 37 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 38)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 39)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~132 0 223(_array -2((_dto c 40 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~j-1~13 0 228(_scalar (_to i 0 c 41))))
		(_type(_int ~INTEGER~range~1~to~k-1~13 0 235(_scalar (_to i 1 c 42))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 43 -1)
)
I 000085 55 5414          1621969401050 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1621969401051 2021.05.25 22:03:21)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 7374737275247265727c61292b7570762575277476)
	(_ent
		(_time 1621967169264)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int J -1 0 202(_ent gms)))
		(_gen(_int k -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 203(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 204(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k+j-1}~downto~0}~12 0 205(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~j-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__327(_arch 8 0 327(_assignment(_trgt(2))(_sens(3(_index 40))(6(_index 41)))(_read(3(_index 42))(6(_index 43))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 44 -1)
)
I 000056 55 1218          1621969401066 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1621969401067 2021.05.25 22:03:21)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 8284878c85d4d5958682c1d9d787d4848384d78483)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1621969401074 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1621969401075 2021.05.25 22:03:21)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 9294919d95c4c5859494d4c8c4949794c794979590)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1697          1621969401087 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1621969401088 2021.05.25 22:03:21)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code a2a4a1f5a5f4f5b5a7f5e4f8f1a4a7a4f7a4a1a4aa)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((J)(_code 3))
			((k)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 410(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 411(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1697          1621969401093 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1621969401094 2021.05.25 22:03:21)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code a2a4a1f5a5f4f5b5a7aee4f8f1a4a7a4f7a4a1a4aa)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((J)(_code 3))
			((k)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 434(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 435(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn2 1 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 436(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1621969448938 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1621969448939 2021.05.25 22:04:08)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 85d7868bd5d2d59687d094df8183818687838483d0)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1621969448949 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1621969448950 2021.05.25 22:04:08)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 85d7d18a82d7d393d3d197dad683d38287868783d3)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1621969448957 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1621969448958 2021.05.25 22:04:08)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 95c69f9ac6c3c38697c18dcf9292979697929d93c3)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1621969448966 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1621969448967 2021.05.25 22:04:08)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 95c7c19ac5c2c480c29587cfcd929190c393949391)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1621969448977 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1621969448978 2021.05.25 22:04:08)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code a5f7f2f1f6f2f3b3adf4b1fca2a3a4a3a1a3a1a3a0)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1621969448989 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1621969448990 2021.05.25 22:04:08)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code b4e6e2e1b5e2e8a7b7b0acebe4b2e0b3b1b3bcb7b6)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1025          1621969448995 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1621969448996 2021.05.25 22:04:08)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code b4e7b5e1b0e3e5a2b6b4adeee4b2e7b1e2b3b6b2bd)
	(_ent
		(_time 1620759386428)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 1 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_prcs
			(line__184(_arch 0 0 184(_assignment(_trgt(2))(_sens(0)(1(_range 3)))(_read(1(_range 4))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 5 -1)
)
I 000085 55 4205          1621969449011 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1621969449012 2021.05.25 22:04:08)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code c496c191c593c5d2c297d69e9cc2c7c192c290c3c1)
	(_ent
		(_time 1621967169264)
	)
	(_generate gen10 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 0 235(_for 8 )
		(_generate gen12 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~j-1~134 0 238(_scalar (_to i 0 c 16))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__246(_arch 2 0 246(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_K_Is_1 0 249(_if 29)
		(_object
			(_prcs
				(line__252(_arch 3 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_K_Is_Not_1 0 254(_if 30)
		(_object
			(_prcs
				(line__258(_arch 4 0 258(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32)))(_read(3(_index 33))))))
			)
		)
	)
	(_object
		(_gen(_int J -1 0 202(_ent gms)))
		(_gen(_int k -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 203(_array -2((_dto c 34 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 204(_array -2((_dto c 35 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k+j-1}~downto~0}~12 0 205(_array -2((_dto c 36 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 218(_array -2((_dto c 37 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 38)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 39)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~132 0 223(_array -2((_dto c 40 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~j-1~13 0 228(_scalar (_to i 0 c 41))))
		(_type(_int ~INTEGER~range~1~to~k-1~13 0 235(_scalar (_to i 1 c 42))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 43 -1)
)
I 000085 55 5414          1621969449032 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1621969449033 2021.05.25 22:04:09)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code e3b1e6b0e5b4e2f5e2ecf1b9bbe5e0e6b5e5b7e4e6)
	(_ent
		(_time 1621967169264)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int J -1 0 202(_ent gms)))
		(_gen(_int k -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 203(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 204(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k+j-1}~downto~0}~12 0 205(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~j-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__327(_arch 8 0 327(_assignment(_trgt(2))(_sens(3(_index 40))(6(_index 41)))(_read(3(_index 42))(6(_index 43))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 44 -1)
)
I 000056 55 1218          1621969449051 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1621969449052 2021.05.25 22:04:09)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code f3a0f3a3f5a5a4e4f7f3b0a8a6f6a5f5f2f5a6f5f2)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1621969449060 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1621969449061 2021.05.25 22:04:09)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code f3a0f5a3f5a5a4e4f5f5b5a9a5f5f6f5a6f5f6f4f1)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1697          1621969449070 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1621969449071 2021.05.25 22:04:09)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 02510504055455150755445851040704570401040a)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((J)(_code 3))
			((k)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 410(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 411(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1697          1621969449080 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1621969449081 2021.05.25 22:04:09)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 1241151515444505171e544841141714471411141a)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((J)(_code 3))
			((k)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 434(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 435(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn2 1 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 436(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1621970238817 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1621970238818 2021.05.25 22:17:18)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code f8aaafa8a5afa8ebfaade9a2fcfefcfbfafef9fead)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1621970238831 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1621970238832 2021.05.25 22:17:18)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 085b5e0f025a5e1e5e5c1a575b0e5e0f0a0b0a0e5e)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1621970238840 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1621970238841 2021.05.25 22:17:18)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 184a101f464e4e0b1a4c00421f1f1a1b1a1f101e4e)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1621970238850 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1621970238851 2021.05.25 22:17:18)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 184b4e1f454f490d4f180a42401f1c1d4e1e191e1c)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1621970238869 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1621970238870 2021.05.25 22:17:18)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 27747220767071312f76337e202126212321232122)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1621970238883 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1621970238884 2021.05.25 22:17:18)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 3764633335616b2434332f686731633032303f3435)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1025          1621970238889 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1621970238890 2021.05.25 22:17:18)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 471544444010165145475e1d17411442114045414e)
	(_ent
		(_time 1620759386428)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 1 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_prcs
			(line__184(_arch 0 0 184(_assignment(_trgt(2))(_sens(0)(1(_range 3)))(_read(1(_range 4))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 5 -1)
)
I 000085 55 4205          1621970238921 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1621970238922 2021.05.25 22:17:18)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 66356166653167706035743c3e6065633060326163)
	(_ent
		(_time 1621967169264)
	)
	(_generate gen10 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 0 235(_for 8 )
		(_generate gen12 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~j-1~134 0 238(_scalar (_to i 0 c 16))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__246(_arch 2 0 246(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_K_Is_1 0 249(_if 29)
		(_object
			(_prcs
				(line__252(_arch 3 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_K_Is_Not_1 0 254(_if 30)
		(_object
			(_prcs
				(line__258(_arch 4 0 258(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32)))(_read(3(_index 33))))))
			)
		)
	)
	(_object
		(_gen(_int J -1 0 202(_ent gms)))
		(_gen(_int k -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 203(_array -2((_dto c 34 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 204(_array -2((_dto c 35 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k+j-1}~downto~0}~12 0 205(_array -2((_dto c 36 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 218(_array -2((_dto c 37 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 38)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 39)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~132 0 223(_array -2((_dto c 40 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~j-1~13 0 228(_scalar (_to i 0 c 41))))
		(_type(_int ~INTEGER~range~1~to~k-1~13 0 235(_scalar (_to i 1 c 42))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 43 -1)
)
I 000085 55 5414          1621970238948 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1621970238949 2021.05.25 22:17:18)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 85d6828b85d28493848a97dfdd838680d383d18280)
	(_ent
		(_time 1621967169264)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int J -1 0 202(_ent gms)))
		(_gen(_int k -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 203(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 204(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k+j-1}~downto~0}~12 0 205(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~j-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__327(_arch 8 0 327(_assignment(_trgt(2))(_sens(3(_index 40))(6(_index 41)))(_read(3(_index 42))(6(_index 43))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 44 -1)
)
I 000056 55 1218          1621970238969 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1621970238970 2021.05.25 22:17:18)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 95c7979a95c3c2829195d6cec090c3939493c09394)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1621970238983 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1621970238984 2021.05.25 22:17:18)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code a4f6a0f3a5f2f3b3a2a2e2fef2a2a1a2f1a2a1a3a6)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1697          1621970238993 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1621970238994 2021.05.25 22:17:18)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code a4f6a0f3a5f2f3b3a1f3e2fef7a2a1a2f1a2a7a2ac)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((J)(_code 3))
			((k)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 410(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 411(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1612          1621970239002 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1621970239003 2021.05.25 22:17:18)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code b4e6b0e0b5e2e3a3b1b8f2eee7b2b1b2e1b2b7b2bc)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((J)(_code 3))
			((k)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 434(_array -1((_dto i 0 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_sig(_int TestIn2 0 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 436(_array -1((_dto i 1 i 0)))))
		(_sig(_int ExpectedResult 1 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 1 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1621970550542 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1621970550543 2021.05.25 22:22:30)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code aff8aff8acf8ffbcadfabef5aba9abacada9aea9fa)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1621970550550 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1621970550551 2021.05.25 22:22:30)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code aff8f8f9fbfdf9b9f9fbbdf0fca9f9a8adacada9f9)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1621970550558 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1621970550559 2021.05.25 22:22:30)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code bee8b7eabde8e8adbceaa6e4b9b9bcbdbcb9b6b8e8)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1621970550567 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1621970550568 2021.05.25 22:22:30)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code bee9e9eabee9efabe9beace4e6b9babbe8b8bfb8ba)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1621970550578 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1621970550579 2021.05.25 22:22:30)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code ce999a98cd9998d8c69fda97c9c8cfc8cac8cac8cb)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1621970550589 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1621970550590 2021.05.25 22:22:30)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code de898b8d8e8882cddddac6818ed88ad9dbd9d6dddc)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1025          1621970550595 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1621970550596 2021.05.25 22:22:30)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code de88dc8d8b898fc8dcdec7848ed88ddb88d9dcd8d7)
	(_ent
		(_time 1620759386428)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 1 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_prcs
			(line__184(_arch 0 0 184(_assignment(_trgt(2))(_sens(0)(1(_range 3)))(_read(1(_range 4))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 5 -1)
)
I 000085 55 4205          1621970550612 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1621970550613 2021.05.25 22:22:30)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code edbaebbebcbaecfbebbeffb7b5ebeee8bbebb9eae8)
	(_ent
		(_time 1621967169264)
	)
	(_generate gen10 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int n 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 0 235(_for 8 )
		(_generate gen12 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~j-1~134 0 238(_scalar (_to i 0 c 16))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__246(_arch 2 0 246(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_K_Is_1 0 249(_if 29)
		(_object
			(_prcs
				(line__252(_arch 3 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_K_Is_Not_1 0 254(_if 30)
		(_object
			(_prcs
				(line__258(_arch 4 0 258(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32)))(_read(3(_index 33))))))
			)
		)
	)
	(_object
		(_gen(_int J -1 0 202(_ent gms)))
		(_gen(_int k -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 203(_array -2((_dto c 34 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 204(_array -2((_dto c 35 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k+j-1}~downto~0}~12 0 205(_array -2((_dto c 36 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 218(_array -2((_dto c 37 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 38)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 39)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~132 0 223(_array -2((_dto c 40 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~j-1~13 0 228(_scalar (_to i 0 c 41))))
		(_type(_int ~INTEGER~range~1~to~k-1~13 0 235(_scalar (_to i 1 c 42))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 43 -1)
)
I 000085 55 5414          1621970550631 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1621970550632 2021.05.25 22:22:30)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 0d5a080b5c5a0c1b0c021f57550b0e085b0b590a08)
	(_ent
		(_time 1621967169264)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int J -1 0 202(_ent gms)))
		(_gen(_int k -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 203(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 204(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k+j-1}~downto~0}~12 0 205(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~j-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__327(_arch 8 0 327(_assignment(_trgt(2))(_sens(3(_index 40))(6(_index 41)))(_read(3(_index 42))(6(_index 43))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 44 -1)
)
I 000056 55 1218          1621970550649 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1621970550650 2021.05.25 22:22:30)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 1c4a1c1b4a4a4b0b181c5f4749194a1a1d1a491a1d)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1621970550657 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1621970550658 2021.05.25 22:22:30)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 1c4a1a1b4a4a4b0b1a1a5a464a1a191a491a191b1e)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1697          1621970550666 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1621970550667 2021.05.25 22:22:30)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 2c7a2a287a7a7b3b297b6a767f2a292a792a2f2a24)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((J)(_code 3))
			((k)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 410(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 411(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1612          1621970550673 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1621970550674 2021.05.25 22:22:30)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 2c7a2a287a7a7b3b29206a767f2a292a792a2f2a24)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((J)(_code 3))
			((k)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 434(_array -1((_dto i 0 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_sig(_int TestIn2 0 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 436(_array -1((_dto i 1 i 0)))))
		(_sig(_int ExpectedResult 1 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 1 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 628           1621970550731 And2
(_unit VHDL(and2 0 9(and2 1 15))
	(_version ve4)
	(_time 1621970550732 2021.05.25 22:22:30)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/And2.vhd\)))
	(_parameters tan)
	(_code 6a3d696a6e3d3a79683f7b306e6c6e69686c6b6c3f)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 625           1621970550757 Or2
(_unit VHDL(or2 0 28(or2 1 15))
	(_version ve4)
	(_time 1621970550758 2021.05.25 22:22:30)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/Or2.vhd\)))
	(_parameters tan)
	(_code 8addde85d9d8dc9cdcde98d5d98cdc8d8889888cdc)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 629           1621970550778 Xor2
(_unit VHDL(xor2 0 48(xor2 1 15))
	(_version ve4)
	(_time 1621970550779 2021.05.25 22:22:30)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/XOR2.vhd\)))
	(_parameters tan)
	(_code 99cf9396c6cfcf8a9bcd81c39e9e9b9a9b9e919fcf)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1321          1621970550797 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 1 19))
	(_version ve4)
	(_time 1621970550798 2021.05.25 22:22:30)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/1_Bit_Adder.vhd\)))
	(_parameters tan)
	(_code a9fefdfef5fef8bcfea9bbf3f1aeadacffafa8afad)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 1 23(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 1 24(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 1 25(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 1 26(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 1 27(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 1 20(_arch(_uni))))
		(_sig(_int s1 -1 1 20(_arch(_uni))))
		(_sig(_int s2 -1 1 20(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1848          1621970550814 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 1 21))
	(_version ve4)
	(_time 1621970550815 2021.05.25 22:22:30)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/n_Bit_Adder.vhd\)))
	(_parameters tan)
	(_code b8efefefe6efeeaeb0e9ace1bfbeb9bebcbebcbebd)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 1 31(_for 4 )
		(_inst One_Bit_Adder_GateI 1 32(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 1 31(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 1 22(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 1 22(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 1 31(_scalar (_to i 0 c 7))))
		(_prcs
			(line__25(_arch 0 1 25(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__27(_arch 1 1 27(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1302          1621970550837 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 1 20))
	(_version ve4)
	(_time 1621970550838 2021.05.25 22:22:30)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/2X1MUX.vhd\)))
	(_parameters tan)
	(_code d88f8e8bd58e84cbdbdcc08788de8cdfdddfd0dbda)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 1 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 1 21(_arch(_uni))))
		(_sig(_int out2 3 1 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 1 23(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1056          1621970550861 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 1 19))
	(_version ve4)
	(_time 1621970550862 2021.05.25 22:22:30)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/Special_Right_Shift.vhd\)))
	(_parameters tan)
	(_code e7b1e6b5e0b0b6f1e5e7febdb7e1b4e2b1e0e5e1ee)
	(_ent
		(_time 1620759386428)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 1 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_trgt(2))(_sens(0)(1(_range 3)))(_read(1(_range 4))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 5 -1)
)
I 000085 55 4179          1621970550890 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 11(structural_generic_multiplier_algorithm_no_1 0 27))
	(_version ve4)
	(_time 1621970550891 2021.05.25 22:22:30)
	(_source(\../src/Generic_Multiplier.vhd\))
	(_parameters tan)
	(_code 07500301055006110154155d5f0104025101530002)
	(_ent
		(_time 1621970550882)
	)
	(_generate gen10 0 39(_for 7 )
		(_inst andJ101 0 41(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int j 7 0 39(_arch)))
		)
	)
	(_inst ShifterI1 0 44(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 0 46(_for 8 )
		(_generate gen12 0 49(_for 9 )
			(_inst andJ121 0 51(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 49(_arch)))
			)
		)
		(_inst AdderI 0 54(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 0 58(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 46(_arch)))
			(_type(_int ~INTEGER~range~0~to~k-1~134 0 49(_scalar (_to i 0 c 16))))
			(_prcs
				(line__56(_arch 1 0 56(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__57(_arch 2 0 57(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_J_Is_1 0 60(_if 29)
		(_object
			(_prcs
				(line__63(_arch 3 0 63(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_J_Is_Not_1 0 65(_if 30)
		(_object
			(_prcs
				(line__68(_arch 4 0 68(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32))(6(_index 33)))(_read(3(_index 34))(6(_index 35))))))
			)
		)
	)
	(_object
		(_gen(_int k -1 0 13(_ent gms)))
		(_gen(_int j -1 0 13(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 14(_array -2((_dto c 36 i 0)))))
		(_port(_int X 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 15(_array -2((_dto c 37 i 0)))))
		(_port(_int Y 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 16(_array -2((_dto c 38 i 0)))))
		(_port(_int res 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 29(_array -2((_dto c 39 i 0)))))
		(_type(_int array_1 0 29(_array 3((_to i 0 c 40)))))
		(_type(_int array_2 0 30(_array -2((_to i 0 c 41)))))
		(_sig(_int temp_out 4 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~132 0 34(_array -2((_dto c 42 i 0)))))
		(_sig(_int temp1 6 0 34(_arch(_uni))))
		(_sig(_int temp2 6 0 34(_arch(_uni))))
		(_sig(_int zeroBit -2 0 35(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 39(_scalar (_to i 0 c 43))))
		(_type(_int ~INTEGER~range~1~to~j-1~13 0 46(_scalar (_to i 1 c 44))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 45 -1)
)
I 000085 55 5383          1621970550902 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 11(structural_generic_multiplier_algorithm_no_2 0 84))
	(_version ve4)
	(_time 1621970550903 2021.05.25 22:22:30)
	(_source(\../src/Generic_Multiplier.vhd\))
	(_parameters tan)
	(_code 16411211154117001719044c4e1015134010421113)
	(_ent
		(_time 1621970550882)
	)
	(_generate gen1 0 114(_for 10 )
		(_inst ShifterI1 0 118(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 119(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 122(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 125(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 126(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 131(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 114(_arch)))
			(_prcs
				(line__117(_arch 1 0 117(_assignment(_trgt(11(_object 2))))))
				(line__124(_arch 2 0 124(_assignment(_trgt(13(_object 2))))))
				(line__129(_arch 3 0 129(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__130(_arch 4 0 130(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__133(_arch 5 0 133(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__134(_arch 6 0 134(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__135(_arch 7 0 135(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int k -1 0 13(_ent gms)))
		(_gen(_int j -1 0 13(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 14(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 15(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 16(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 86(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 86(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 87(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 87(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 88(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k~downto~0}~13 0 89(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 89(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 91(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 91(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 91(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 96(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 96(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 96(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 96(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 102(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 102(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 102(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 102(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 108(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 108(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 108(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~k-1~13 0 114(_scalar (_to i 0 c 39))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__137(_arch 8 0 137(_assignment(_trgt(2))(_sens(3(_object 0))(6(_object 0)))(_read(3(_object 0))(6(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 40 -1)
)
I 000056 55 1251          1621970550931 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 1 155))
	(_version ve4)
	(_time 1621970550932 2021.05.25 22:22:30)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/Generic_Multiplier.vhd\)))
	(_parameters tan)
	(_code 35633430356362223135766e603063333433603334)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__157(_arch 0 1 157(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1300          1621970550944 test_generator
(_unit VHDL(test_generator 0 334(test_generator 1 190))
	(_version ve4)
	(_time 1621970550945 2021.05.25 22:22:30)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/Generic_Multiplier.vhd\)))
	(_parameters tan)
	(_code 45134247451312524343031f134340431043404247)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__192(_arch 0 1 192(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1730          1621970550957 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 1 219))
	(_version ve4)
	(_time 1621970550958 2021.05.25 22:22:30)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/Generic_Multiplier.vhd\)))
	(_parameters tan)
	(_code 45134247451312524012031f16434043104346434d)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 1 227(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 1 232(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 1 236(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 1 220(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 221(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 1 221(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 222(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 1 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 1 223(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 1 223(_arch(_uni))))
		(_sig(_int ActuallResult 2 1 223(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 1 238(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1730          1621970550967 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 1 243))
	(_version ve4)
	(_time 1621970550968 2021.05.25 22:22:30)
	(_source(\../src/Generic_Multiplier_System.vhd\(\../src/Generic_Multiplier.vhd\)))
	(_parameters tan)
	(_code 55035256550302425059130f06535053005356535d)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 1 251(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 1 254(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((k)(_code 3))
			((j)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 1 258(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 1 244(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 245(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn1 0 1 245(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 246(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn2 1 1 246(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 1 247(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 1 247(_arch(_uni))))
		(_sig(_int ActuallResult 2 1 247(_arch(_uni))))
		(_prcs
			(line__260(_arch 0 1 260(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1621970554405 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1621970554406 2021.05.25 22:22:34)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code c296c397959592d1c097d398c6c4c6c1c0c4c3c497)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1621970554411 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1621970554412 2021.05.25 22:22:34)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code c2969496c29094d49496d09d91c494c5c0c1c0c494)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1621970554420 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1621970554421 2021.05.25 22:22:34)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code d287da80868484c1d086ca88d5d5d0d1d0d5dad484)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1621970554433 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1621970554434 2021.05.25 22:22:34)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code e1b5b7b2b5b6b0f4b6e1f3bbb9e6e5e4b7e7e0e7e5)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1621970554447 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1621970554448 2021.05.25 22:22:34)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code f1a5a4a2a6a6a7e7f9a0e5a8f6f7f0f7f5f7f5f7f4)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1621970554458 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1621970554459 2021.05.25 22:22:34)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code f1a5a5a0f5a7ade2f2f5e9aea1f7a5f6f4f6f9f2f3)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1025          1621970554464 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1621970554465 2021.05.25 22:22:34)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 01540306005650170301185b510752045706030708)
	(_ent
		(_time 1620759386428)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 1 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_prcs
			(line__184(_arch 0 0 184(_assignment(_trgt(2))(_sens(0)(1(_range 3)))(_read(1(_range 4))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 5 -1)
)
I 000085 55 4205          1621970554483 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1621970554484 2021.05.25 22:22:34)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 10441617154711061643024a481613154616441715)
	(_ent
		(_time 1621970554479)
	)
	(_generate gen10 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int n 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 5))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 0 235(_for 8 )
		(_generate gen12 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 6(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 7))
			)
			(_port
				((X)(temp_in_1(_index 8)))
				((Y)(temp_in_2(_index 9)))
				((Cin)(_code 10))
				((Sum)(temp_out(_index 11)))
				((Cout)(Cout(_index 12)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(Cout(_index 14)))
				((Input)(temp_out(_index 15)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~j-1~134 0 238(_scalar (_to i 0 c 16))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 17(_index 18))))(_read(3(_index 19(_index 20)))))))
				(line__246(_arch 2 0 246(_assignment(_trgt(4(_object 3)))(_sens(3(_index 21(_range 22)))(6(_index 23)))(_read(3(_index 24(_range 25)))(6(_index 26))))))
			)
		)
		(_part (3(_index 27(_index 28)))
		)
	)
	(_generate if_K_Is_1 0 249(_if 29)
		(_object
			(_prcs
				(line__252(_arch 3 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_K_Is_Not_1 0 254(_if 30)
		(_object
			(_prcs
				(line__258(_arch 4 0 258(_assignment(_trgt(2(_range 31)))(_sens(3(_index 32)))(_read(3(_index 33))))))
			)
		)
	)
	(_object
		(_gen(_int J -1 0 202(_ent gms)))
		(_gen(_int k -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 203(_array -2((_dto c 34 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 204(_array -2((_dto c 35 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k+j-1}~downto~0}~12 0 205(_array -2((_dto c 36 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 218(_array -2((_dto c 37 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 38)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 39)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~132 0 223(_array -2((_dto c 40 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~j-1~13 0 228(_scalar (_to i 0 c 41))))
		(_type(_int ~INTEGER~range~1~to~k-1~13 0 235(_scalar (_to i 1 c 42))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 43 -1)
)
I 000085 55 5414          1621970554505 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1621970554506 2021.05.25 22:22:34)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 2074262425772136212f327a782623257626742725)
	(_ent
		(_time 1621970554479)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int J -1 0 202(_ent gms)))
		(_gen(_int k -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 203(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 204(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k+j-1}~downto~0}~12 0 205(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~j-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__327(_arch 8 0 327(_assignment(_trgt(2))(_sens(3(_index 40))(6(_index 41)))(_read(3(_index 42))(6(_index 43))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 44 -1)
)
I 000056 55 1218          1621970554521 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1621970554522 2021.05.25 22:22:34)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 30653335356667273430736b653566363136653631)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1621970554529 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1621970554530 2021.05.25 22:22:34)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 3f6a3a3a6c6968283939796569393a396a393a383d)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1697          1621970554537 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1621970554538 2021.05.25 22:22:34)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 3f6a3a3a6c6968283a6879656c393a396a393c3937)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((J)(_code 3))
			((k)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 410(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 411(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1612          1621970554544 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1621970554545 2021.05.25 22:22:34)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 4f1a4a4d1c1918584a4309151c494a491a494c4947)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((J)(_code 3))
			((k)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 434(_array -1((_dto i 0 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_sig(_int TestIn2 0 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 436(_array -1((_dto i 1 i 0)))))
		(_sig(_int ExpectedResult 1 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 1 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1621970730824 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1621970730825 2021.05.25 22:25:30)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code e8e8e8bbb5bfb8fbeabdf9b2eceeecebeaeee9eebd)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1621970730830 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1621970730831 2021.05.25 22:25:30)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code e8e8bfbae2babefebebcfab7bbeebeefeaebeaeebe)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1621970730838 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1621970730839 2021.05.25 22:25:30)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code e8e9e1bbb6bebefbeabcf0b2efefeaebeaefe0eebe)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1621970730847 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1621970730848 2021.05.25 22:25:30)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code f8f8afa8a5afa9edaff8eaa2a0fffcfdaefef9fefc)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1621970730858 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1621970730859 2021.05.25 22:25:30)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 07075002565051110f56135e000106010301030102)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1621970730871 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1621970730872 2021.05.25 22:25:30)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 1717411115414b0414130f484711431012101f1415)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1025          1621970730877 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1621970730878 2021.05.25 22:25:30)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 171616111040460115170e4d47114412411015111e)
	(_ent
		(_time 1620759386428)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 1 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_prcs
			(line__184(_arch 0 0 184(_assignment(_trgt(2))(_sens(0)(1(_range 3)))(_read(1(_range 4))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 5 -1)
)
I 000085 55 4342          1621970730894 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1621970730895 2021.05.25 22:25:30)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 36363333356137203065246c6e3035336030623133)
	(_ent
		(_time 1621970554478)
	)
	(_generate gen10 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int n 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 6))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen1 0 235(_for 8 )
		(_generate gen12 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 7(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 8))
			)
			(_port
				((X)(temp_in_1(_index 9)))
				((Y)(temp_in_2(_index 10)))
				((Cin)(_code 11))
				((Sum)(temp_out(_index 12)))
				((Cout)(Cout(_index 13)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(Cout(_index 15)))
				((Input)(temp_out(_index 16)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~j-1~134 0 238(_scalar (_to i 0 c 17))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 18(_index 19))))(_read(3(_index 20(_index 21)))))))
				(line__246(_arch 2 0 246(_assignment(_trgt(4(_object 3)))(_sens(3(_index 22(_range 23)))(6(_index 24)))(_read(3(_index 25(_range 26)))(6(_index 27))))))
			)
		)
		(_part (3(_index 28(_index 29)))
		)
	)
	(_generate if_K_Is_1 0 249(_if 30)
		(_object
			(_prcs
				(line__252(_arch 3 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_K_Is_Not_1 0 254(_if 31)
		(_object
			(_prcs
				(line__257(_arch 4 0 257(_assignment(_trgt(2(_range 32)))(_sens(3(_index 33))(6(_index 34)))(_read(3(_index 35))(6(_index 36))))))
				(line__258(_arch 5 0 258(_assignment(_trgt(2(_range 37)))(_sens(3(_index 38)))(_read(3(_index 39))))))
			)
		)
	)
	(_object
		(_gen(_int J -1 0 202(_ent gms)))
		(_gen(_int k -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 203(_array -2((_dto c 40 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 204(_array -2((_dto c 41 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k+j-1}~downto~0}~12 0 205(_array -2((_dto c 42 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 218(_array -2((_dto c 43 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 44)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 45)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~132 0 223(_array -2((_dto c 46 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~j-1~13 0 228(_scalar (_to i 0 c 47))))
		(_type(_int ~INTEGER~range~1~to~k-1~13 0 235(_scalar (_to i 1 c 48))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 49 -1)
)
I 000085 55 5414          1621970730913 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1621970730914 2021.05.25 22:25:30)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 46464344451147504749541c1e4045431040124143)
	(_ent
		(_time 1621970554478)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int J -1 0 202(_ent gms)))
		(_gen(_int k -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 203(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 204(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k+j-1}~downto~0}~12 0 205(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~j-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__326(_arch 8 0 326(_assignment(_trgt(2))(_sens(3(_object 0))(6(_object 0)))(_read(3(_object 0))(6(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 40 -1)
)
I 000056 55 1218          1621970730929 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1621970730930 2021.05.25 22:25:30)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 55545556550302425155160e005003535453005354)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1621970730937 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1621970730938 2021.05.25 22:25:30)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 55545356550302425353130f035350530053505257)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1697          1621970730947 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1621970730948 2021.05.25 22:25:30)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 65646365653332726032233f36636063306366636d)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((J)(_code 3))
			((k)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 410(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 411(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1612          1621970730954 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1621970730955 2021.05.25 22:25:30)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 75747374752322627079332f26737073207376737d)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((J)(_code 3))
			((k)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 434(_array -1((_dto i 0 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_sig(_int TestIn2 0 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 436(_array -1((_dto i 1 i 0)))))
		(_sig(_int ExpectedResult 1 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 1 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1622148702439 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1622148702440 2021.05.27 23:51:42)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 19494c1e454e490a1b4c08431d1f1d1a1b1f181f4c)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1622148702466 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1622148702467 2021.05.27 23:51:42)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 38683a3c326a6e2e6e6c2a676b3e6e3f3a3b3a3e6e)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1622148702488 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1622148702489 2021.05.27 23:51:42)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 57060b540601014455034f0d5050555455505f5101)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1622148702518 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1622148702519 2021.05.27 23:51:42)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 67376567353036723067753d3f6063623161666163)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1622148702553 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1622148702554 2021.05.27 23:51:42)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 96c6979ac6c1c0809ec782cf919097909290929093)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1622148702582 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1622148702583 2021.05.27 23:51:42)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code b5e5b5e0b5e3e9a6b6b1adeae5b3e1b2b0b2bdb6b7)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1025          1622148702604 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1622148702605 2021.05.27 23:51:42)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code c5949291c09294d3c7c5dc9f95c396c093c2c7c3cc)
	(_ent
		(_time 1620759386428)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 1 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_prcs
			(line__184(_arch 0 0 184(_assignment(_trgt(2))(_sens(0)(1(_range 3)))(_read(1(_range 4))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 5 -1)
)
I 000085 55 4073          1622148702657 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1622148702658 2021.05.27 23:51:42)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code f4a4a7a4f5a3f5e2f2a7e6aeacf2f7f1a2f2a0f3f1)
	(_ent
		(_time 1621970554478)
	)
	(_generate gen1 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int n 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 4))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen2 0 235(_for 8 )
		(_generate gen2I 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 5(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 6))
			)
			(_port
				((X)(temp_in_1(_index 7)))
				((Y)(temp_in_2(_index 8)))
				((Cin)(_code 9))
				((Sum)(temp_out(_index 10)))
				((Cout)(Cout(_index 11)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 12))
			)
			(_port
				((new_left_most_bit)(Cout(_index 13)))
				((Input)(temp_out(_index 14)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~j-1~134 0 238(_scalar (_to i 0 c 15))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 16(_index 17))))(_read(3(_index 18(_index 19)))))))
			)
		)
		(_part (3(_index 20(_index 21)))
		)
	)
	(_generate if_K_Is_1 0 249(_if 22)
		(_object
			(_prcs
				(line__252(_arch 2 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_K_Is_Not_1 0 254(_if 23)
		(_object
			(_prcs
				(line__257(_arch 3 0 257(_assignment(_trgt(2(_range 24)))(_sens(3(_index 25))(6(_index 26)))(_read(3(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int J -1 0 202(_ent gms)))
		(_gen(_int k -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 203(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 204(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k+j-1}~downto~0}~12 0 205(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 218(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 33)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 34)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~132 0 223(_array -2((_dto c 35 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~j-1~13 0 228(_scalar (_to i 0 c 36))))
		(_type(_int ~INTEGER~range~1~to~k-1~13 0 235(_scalar (_to i 1 c 37))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 38 -1)
)
I 000085 55 5414          1622148702693 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1622148702694 2021.05.27 23:51:42)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 2272702625752334232d30787a2421277424762527)
	(_ent
		(_time 1621970554478)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int J -1 0 202(_ent gms)))
		(_gen(_int k -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 203(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 204(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k+j-1}~downto~0}~12 0 205(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~j-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__326(_arch 8 0 326(_assignment(_trgt(2))(_sens(3(_object 0))(6(_object 0)))(_read(3(_object 0))(6(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 40 -1)
)
I 000056 55 1218          1622148702736 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1622148702737 2021.05.27 23:51:42)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 421315404514155546420119174714444344174443)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1622148702777 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1622148702778 2021.05.27 23:51:42)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 71202070752726667777372b277774772477747673)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1697          1622148702814 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1622148702815 2021.05.27 23:51:42)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 90c1c19f95c6c78795c7d6cac3969596c596939698)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((J)(_code 3))
			((k)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 410(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 411(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1612          1622148702840 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1622148702841 2021.05.27 23:51:42)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code affefef8fcf9f8b8aaa3e9f5fca9aaa9faa9aca9a7)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((J)(_code 3))
			((k)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 434(_array -1((_dto i 0 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_sig(_int TestIn2 0 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 436(_array -1((_dto i 1 i 0)))))
		(_sig(_int ExpectedResult 1 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 1 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
I 000045 55 609           1622148793935 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1622148793936 2021.05.27 23:53:13)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 9494979bc5c3c48796c185ce9092909796929592c1)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
I 000044 55 607           1622148793944 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1622148793945 2021.05.27 23:53:13)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 9494c09a92c6c282c2c086cbc792c29396979692c2)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
I 000045 55 610           1622148793950 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1622148793951 2021.05.27 23:53:13)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code a4a5aef3f6f2f2b7a6f0bcfea3a3a6a7a6a3aca2f2)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
I 000065 55 1295          1622148793958 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1622148793959 2021.05.27 23:53:13)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code a4a4f0f3f5f3f5b1f3a4b6fefca3a0a1f2a2a5a2a0)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1833          1622148793971 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1622148793972 2021.05.27 23:53:13)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code b4b4e3e3e6e3e2a2bce5a0edb3b2b5b2b0b2b0b2b1)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
I 000047 55 1287          1622148793983 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1622148793984 2021.05.27 23:53:13)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code b4b4e2e1b5e2e8a7b7b0acebe4b2e0b3b1b3bcb7b6)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
I 000060 55 1025          1622148793989 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1622148793990 2021.05.27 23:53:13)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code c3c2c297c09492d5c1c3da9993c590c695c4c1c5ca)
	(_ent
		(_time 1620759386428)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 1 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_prcs
			(line__184(_arch 0 0 184(_assignment(_trgt(2))(_sens(0)(1(_range 3)))(_read(1(_range 4))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 5 -1)
)
I 000085 55 4073          1622148794002 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1622148794003 2021.05.27 23:53:13)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code d3d3d681d584d2c5d580c1898bd5d0d685d587d4d6)
	(_ent
		(_time 1621970554478)
	)
	(_generate gen1 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int n 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 4))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen2 0 235(_for 8 )
		(_generate gen2I 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 5(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 6))
			)
			(_port
				((X)(temp_in_1(_index 7)))
				((Y)(temp_in_2(_index 8)))
				((Cin)(_code 9))
				((Sum)(temp_out(_index 10)))
				((Cout)(Cout(_index 11)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 12))
			)
			(_port
				((new_left_most_bit)(Cout(_index 13)))
				((Input)(temp_out(_index 14)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~j-1~134 0 238(_scalar (_to i 0 c 15))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 16(_index 17))))(_read(3(_index 18(_index 19)))))))
			)
		)
		(_part (3(_index 20(_index 21)))
		)
	)
	(_generate if_K_Is_1 0 249(_if 22)
		(_object
			(_prcs
				(line__252(_arch 2 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_K_Is_Not_1 0 254(_if 23)
		(_object
			(_prcs
				(line__257(_arch 3 0 257(_assignment(_trgt(2(_range 24)))(_sens(3(_index 25))(6(_index 26)))(_read(3(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int J -1 0 202(_ent gms)))
		(_gen(_int k -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 203(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 204(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k+j-1}~downto~0}~12 0 205(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 218(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 33)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 34)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~132 0 223(_array -2((_dto c 35 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~j-1~13 0 228(_scalar (_to i 0 c 36))))
		(_type(_int ~INTEGER~range~1~to~k-1~13 0 235(_scalar (_to i 1 c 37))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 38 -1)
)
I 000085 55 5414          1622148794017 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1622148794018 2021.05.27 23:53:14)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code e3e3e6b0e5b4e2f5e2ecf1b9bbe5e0e6b5e5b7e4e6)
	(_ent
		(_time 1621970554478)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int J -1 0 202(_ent gms)))
		(_gen(_int k -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 203(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 204(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k+j-1}~downto~0}~12 0 205(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~j-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__326(_arch 8 0 326(_assignment(_trgt(2))(_sens(3(_object 0))(6(_object 0)))(_read(3(_object 0))(6(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 40 -1)
)
I 000056 55 1218          1622148794031 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1622148794032 2021.05.27 23:53:14)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code f2f3f2a2f5a4a5e5f6f2b1a9a7f7a4f4f3f4a7f4f3)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
I 000055 55 1267          1622148794043 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1622148794044 2021.05.27 23:53:14)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code f2f3f4a2f5a4a5e5f4f4b4a8a4f4f7f4a7f4f7f5f0)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
I 000053 55 1697          1622148794053 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1622148794054 2021.05.27 23:53:14)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 02030504055455150755445851040704570401040a)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((J)(_code 3))
			((k)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 410(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 411(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
I 000053 55 1697          1622148794058 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1622148794059 2021.05.27 23:53:14)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 0203050405545515070e445851040704570401040a)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((J)(_code 3))
			((k)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 434(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 435(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn2 1 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 436(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
V 000045 55 609           1622148821880 And2
(_unit VHDL(and2 0 9(and2 0 15))
	(_version ve4)
	(_time 1622148821881 2021.05.27 23:53:41)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code c6939193959196d5c493d79cc2c0c2c5c4c0c7c093)
	(_ent
		(_time 1620759279259)
	)
	(_object
		(_port(_int In0 -1 0 10(_ent(_in))))
		(_port(_int In1 -1 0 10(_ent(_in))))
		(_port(_int res -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . And2 1 -1)
)
V 000044 55 607           1622148821889 Or2
(_unit VHDL(or2 0 28(or2 0 34))
	(_version ve4)
	(_time 1622148821890 2021.05.27 23:53:41)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code c693c692c29490d09092d49995c090c1c4c5c4c090)
	(_ent
		(_time 1620759279295)
	)
	(_object
		(_port(_int In0 -1 0 29(_ent(_in))))
		(_port(_int In1 -1 0 29(_ent(_in))))
		(_port(_int res -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Or2 1 -1)
)
V 000045 55 610           1622148821895 Xor2
(_unit VHDL(xor2 0 48(xor2 0 54))
	(_version ve4)
	(_time 1622148821896 2021.05.27 23:53:41)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code c6929893969090d5c492de9cc1c1c4c5c4c1cec090)
	(_ent
		(_time 1620759279324)
	)
	(_object
		(_port(_int In0 -1 0 49(_ent(_in))))
		(_port(_int In1 -1 0 49(_ent(_in))))
		(_port(_int res -1 0 50(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Xor2 1 -1)
)
V 000065 55 1295          1622148821904 structural_One_Bit_Adder
(_unit VHDL(one_bit_adder 0 68(structural_one_bit_adder 0 77))
	(_version ve4)
	(_time 1622148821905 2021.05.27 23:53:41)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code c693c693959197d391c6d49c9ec1c2c390c0c7c0c2)
	(_ent
		(_time 1620759279367)
	)
	(_inst Xor_In0_In1 0 81(_ent . Xor2 Xor2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s0))
		)
	)
	(_inst Xor_S0_Cin 0 82(_ent . Xor2 Xor2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(Sum))
		)
	)
	(_inst And_In0_In1 0 83(_ent . And2 And2)
		(_port
			((In0)(In0))
			((In1)(In1))
			((res)(s1))
		)
	)
	(_inst And_S0_Cin 0 84(_ent . And2 And2)
		(_port
			((In0)(s0))
			((In1)(Cin))
			((res)(s2))
		)
	)
	(_inst Or_S1_S2 0 85(_ent . Or2 Or2)
		(_port
			((In0)(S1))
			((In1)(S2))
			((res)(Cout))
		)
	)
	(_object
		(_port(_int In0 -1 0 69(_ent(_in))))
		(_port(_int In1 -1 0 69(_ent(_in))))
		(_port(_int Cin -1 0 69(_ent(_in))))
		(_port(_int Sum -1 0 70(_ent(_out))))
		(_port(_int Cout -1 0 70(_ent(_out))))
		(_sig(_int s0 -1 0 78(_arch(_uni))))
		(_sig(_int s1 -1 0 78(_arch(_uni))))
		(_sig(_int s2 -1 0 78(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000063 55 1833          1622148821917 structural_N_Bit_Adder
(_unit VHDL(n_bit_adder 0 98(structural_n_bit_adder 0 111))
	(_version ve4)
	(_time 1622148821918 2021.05.27 23:53:41)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code e5b0e6b5b6b2b3f3edb4f1bce2e3e4e3e1e3e1e3e0)
	(_ent
		(_time 1620759279410)
	)
	(_generate generateLoop1 0 121(_for 4 )
		(_inst One_Bit_Adder_GateI 0 122(_ent . One_Bit_Adder structural_One_Bit_Adder)
			(_port
				((In0)(X(_object 1)))
				((In1)(Y(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 121(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 99(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 100(_array -2((_dto c 3 i 0)))))
		(_port(_int X 0 0 100(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 100(_array -2((_dto c 4 i 0)))))
		(_port(_int Y 1 0 100(_ent(_in))))
		(_port(_int Cin -2 0 101(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 102(_array -2((_dto c 5 i 0)))))
		(_port(_int Sum 2 0 102(_ent(_out))))
		(_port(_int Cout -2 0 103(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 112(_array -2((_dto c 6 i 0)))))
		(_sig(_int Carry 3 0 112(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 121(_scalar (_to i 0 c 7))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_N_Bit_Adder 8 -1)
)
V 000047 55 1287          1622148821926 MUX2X1
(_unit VHDL(mux2x1 0 138(mux2x1 0 149))
	(_version ve4)
	(_time 1622148821927 2021.05.27 23:53:41)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code f4a1f6a5f5a2a8e7f7f0ecaba4f2a0f3f1f3fcf7f6)
	(_ent
		(_time 1620759279446)
	)
	(_object
		(_gen(_int n -1 0 139(_ent gms)))
		(_gen(_int m -1 0 139(_ent gms)))
		(_port(_int selection -2 0 140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~12 0 141(_array -2((_dto c 1 i 0)))))
		(_port(_int Input0 0 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~122 0 141(_array -2((_dto c 2 i 0)))))
		(_port(_int Input1 1 0 141(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~124 0 142(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 142(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+m~downto~0}~13 0 150(_array -2((_dto c 4 i 0)))))
		(_sig(_int out1 3 0 150(_arch(_uni))))
		(_sig(_int out2 3 0 150(_arch(_uni))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . MUX2X1 5 -1)
)
V 000060 55 1025          1622148821932 special_right_shift
(_unit VHDL(special_right_shift 0 167(special_right_shift 0 175))
	(_version ve4)
	(_time 1622148821933 2021.05.27 23:53:41)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code f4a0a1a5f0a3a5e2f6f4edaea4f2a7f1a2f3f6f2fd)
	(_ent
		(_time 1620759386428)
	)
	(_object
		(_gen(_int K -1 0 168(_ent gms)))
		(_port(_int new_left_most_bit -2 0 169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~12 0 170(_array -2((_dto c 1 i 0)))))
		(_port(_int Input 0 0 170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{K-1~downto~0}~122 0 171(_array -2((_dto c 2 i 0)))))
		(_port(_int output 1 0 171(_ent(_out))))
		(_prcs
			(line__184(_arch 0 0 184(_assignment(_trgt(2))(_sens(0)(1(_range 3)))(_read(1(_range 4))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . special_right_shift 5 -1)
)
V 000085 55 4073          1622148821945 Structural_Generic_Multiplier_Algorithm_NO_1
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_1 0 216))
	(_version ve4)
	(_time 1622148821946 2021.05.27 23:53:41)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code f4a1a5a4f5a3f5e2f2a7e6aeacf2f7f1a2f2a0f3f1)
	(_ent
		(_time 1621970554478)
	)
	(_generate gen1 0 228(_for 7 )
		(_inst andJ101 0 230(_ent . And2 And2)
			(_port
				((In0)(X(_object 2)))
				((In1)(Y(0)))
				((res)(temp1(_object 2)))
			)
		)
		(_object
			(_cnst(_int n 7 0 228(_arch)))
		)
	)
	(_inst ShifterI1 0 233(_ent . special_right_shift special_right_shift)
		(_gen
			((K)(_code 4))
		)
		(_port
			((new_left_most_bit)(zeroBit))
			((Input)(temp1))
			((output)(temp_in_1(0)))
		)
	)
	(_generate gen2 0 235(_for 8 )
		(_generate gen2I 0 238(_for 9 )
			(_inst andJ121 0 240(_ent . And2 And2)
				(_port
					((In0)(X(_object 4)))
					((In1)(Y(_object 3)))
					((res)(temp_in_2(_index 5(_object 4))))
				)
			)
			(_object
				(_cnst(_int L 9 0 238(_arch)))
			)
		)
		(_inst AdderI 0 243(_ent . n_bit_adder structural_N_Bit_Adder)
			(_gen
				((n)(_code 6))
			)
			(_port
				((X)(temp_in_1(_index 7)))
				((Y)(temp_in_2(_index 8)))
				((Cin)(_code 9))
				((Sum)(temp_out(_index 10)))
				((Cout)(Cout(_index 11)))
			)
		)
		(_inst ShifterI1 0 247(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 12))
			)
			(_port
				((new_left_most_bit)(Cout(_index 13)))
				((Input)(temp_out(_index 14)))
				((output)(temp_in_1(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 8 0 235(_arch)))
			(_type(_int ~INTEGER~range~0~to~j-1~134 0 238(_scalar (_to i 0 c 15))))
			(_prcs
				(line__245(_arch 1 0 245(_assignment(_trgt(2(_object 3)))(_sens(3(_index 16(_index 17))))(_read(3(_index 18(_index 19)))))))
			)
		)
		(_part (3(_index 20(_index 21)))
		)
	)
	(_generate if_K_Is_1 0 249(_if 22)
		(_object
			(_prcs
				(line__252(_arch 2 0 252(_assignment(_trgt(2))(_sens(7)))))
			)
		)
	)
	(_generate if_K_Is_Not_1 0 254(_if 23)
		(_object
			(_prcs
				(line__257(_arch 3 0 257(_assignment(_trgt(2(_range 24)))(_sens(3(_index 25))(6(_index 26)))(_read(3(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int J -1 0 202(_ent gms)))
		(_gen(_int k -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 203(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 204(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k+j-1}~downto~0}~12 0 205(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 218(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 218(_array 3((_to i 0 c 33)))))
		(_type(_int array_2 0 219(_array -2((_to i 0 c 34)))))
		(_sig(_int temp_out 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_1 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 4 0 221(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Cout 5 0 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~132 0 223(_array -2((_dto c 35 i 0)))))
		(_sig(_int temp1 6 0 223(_arch(_uni))))
		(_sig(_int temp2 6 0 223(_arch(_uni))))
		(_sig(_int zeroBit -2 0 224(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~j-1~13 0 228(_scalar (_to i 0 c 36))))
		(_type(_int ~INTEGER~range~1~to~k-1~13 0 235(_scalar (_to i 1 c 37))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_alias((res(0))(temp1(0))))(_trgt(2(0)))(_sens(7(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (7(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_1 38 -1)
)
V 000085 55 5414          1622148821960 Structural_Generic_Multiplier_Algorithm_NO_2
(_unit VHDL(generic_multiplier 0 200(structural_generic_multiplier_algorithm_no_2 0 273))
	(_version ve4)
	(_time 1622148821961 2021.05.27 23:53:41)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 0456030205530512050b165e5c0207015202500301)
	(_ent
		(_time 1621970554478)
	)
	(_generate gen1 0 303(_for 10 )
		(_inst ShifterI1 0 307(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 9))
			)
			(_port
				((new_left_most_bit)(C(_object 2)))
				((Input)(A(_object 2)))
				((output)(A_Shift(_object 2)))
			)
		)
		(_inst ShifterI2 0 308(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 10))
			)
			(_port
				((new_left_most_bit)(A(_object 2(_index 11))))
				((Input)(Q(_object 2)))
				((output)(Q_Shift(_object 2)))
			)
		)
		(_inst AdderI 0 311(_ent . n_bit_adder Structural_N_Bit_Adder)
			(_gen
				((n)(_code 12))
			)
			(_port
				((X)(A(_object 2)))
				((Y)(Y))
				((Cin)(C(_object 2)))
				((Sum)(A_Add(_object 2)))
				((Cout)(C_Add(_object 2)))
			)
		)
		(_inst ShifterI3 0 314(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 13))
			)
			(_port
				((new_left_most_bit)(C_Add(_object 2)))
				((Input)(A_Add(_object 2)))
				((output)(A_Addition_Shift(_object 2)))
			)
		)
		(_inst ShifterI4 0 315(_ent . special_right_shift special_right_shift)
			(_gen
				((K)(_code 14))
			)
			(_port
				((new_left_most_bit)(A_Add(_object 2(_index 15))))
				((Input)(Q(_object 2)))
				((output)(Q_Addition_Shift(_object 2)))
			)
		)
		(_inst Mux2X1 0 320(_ent . MUX2X1 MUX2X1)
			(_gen
				((n)(_code 16))
				((m)(_code 17))
			)
			(_port
				((selection)(Q(_object 2(_index 18))))
				((Input0)(temp_in_1(_object 2)))
				((Input1)(temp_in_2(_object 2)))
				((output)(temp_out(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 10 0 303(_arch)))
			(_prcs
				(line__306(_arch 1 0 306(_assignment(_trgt(11(_object 2))))))
				(line__313(_arch 2 0 313(_assignment(_trgt(13(_object 2))))))
				(line__318(_arch 3 0 318(_assignment(_trgt(14(_object 2)))(_sens(4(_object 2))(7(_object 2))(11(_object 2)))(_read(4(_object 2))(7(_object 2))(11(_object 2))))))
				(line__319(_arch 4 0 319(_assignment(_trgt(15(_object 2)))(_sens(5(_object 2))(9(_object 2))(13(_object 2)))(_read(5(_object 2))(9(_object 2))(13(_object 2))))))
				(line__322(_arch 5 0 322(_assignment(_trgt(10(_index 19)))(_sens(16(_object 2(_index 20))))(_read(16(_object 2(_index 21)))))))
				(line__323(_arch 6 0 323(_assignment(_trgt(6(_index 22)))(_sens(16(_object 2(_range 23))))(_read(16(_object 2(_range 24)))))))
				(line__324(_arch 7 0 324(_assignment(_trgt(3(_index 25)))(_sens(16(_object 2(_range 26))))(_read(16(_object 2(_range 27)))))))
			)
		)
		(_part (16(_object 2(_index 28)))
		)
	)
	(_object
		(_gen(_int J -1 0 202(_ent gms)))
		(_gen(_int k -1 0 202(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 203(_array -2((_dto c 29 i 0)))))
		(_port(_int X 0 0 203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 204(_array -2((_dto c 30 i 0)))))
		(_port(_int Y 1 0 204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k+j-1}~downto~0}~12 0 205(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 275(_array -2((_dto c 32 i 0)))))
		(_type(_int array_1 0 275(_array 3((_to i 0 c 33)))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 276(_array -2((_dto c 34 i 0)))))
		(_type(_int array_2 0 276(_array 5((_to i 0 c 35)))))
		(_type(_int array_3 0 277(_array -2((_to i 0 c 36)))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j~downto~0}~13 0 278(_array -2((_dto c 37 i 0)))))
		(_type(_int array_4 0 278(_array 8((_to i 0 c 38)))))
		(_sig(_int Q 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int Q_Addition_Shift 4 0 280(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Add 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int A_Addition_Shift 6 0 285(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int C 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Add 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int C_Addition_Shift 7 0 291(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_in_1 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_in_2 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int temp_out 9 0 297(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~INTEGER~range~0~to~j-1~13 0 303(_scalar (_to i 0 c 39))))
		(_prcs
			(line__302(_arch 0 0 302(_assignment(_alias((Q(0))(X)))(_trgt(3(0)))(_sens(0)))))
			(line__326(_arch 8 0 326(_assignment(_trgt(2))(_sens(3(_object 0))(6(_object 0)))(_read(3(_object 0))(6(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Structural_Generic_Multiplier_Algorithm_NO_2 40 -1)
)
V 000056 55 1218          1622148821974 result_analyzer
(_unit VHDL(result_analyzer 0 306(result_analyzer 0 344))
	(_version ve4)
	(_time 1622148821975 2021.05.27 23:53:41)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 14471613154243031014574f411142121512411215)
	(_ent
		(_time 1620759279555)
	)
	(_object
		(_gen(_int k -1 0 307(_ent gms)))
		(_gen(_int j -1 0 307(_ent gms)))
		(_port(_int clock -2 0 308(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~12 0 309(_array -2((_dto c 1 i 0)))))
		(_port(_int ExpectedResult 0 0 309(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{k+j-1~downto~0}~122 0 309(_array -2((_dto c 2 i 0)))))
		(_port(_int ActuallResult 1 0 309(_ent(_in))))
		(_prcs
			(line__346(_arch 0 0 346(_prcs(_sens(0)(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953264973 1768714345 1864397413 1970304117 1936269428 1668180256 1701999215 29795)
	)
	(_model . result_analyzer 3 -1)
)
V 000055 55 1267          1622148821986 test_generator
(_unit VHDL(test_generator 0 334(test_generator 0 379))
	(_version ve4)
	(_time 1622148821987 2021.05.27 23:53:41)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 237027272575743425256579752526257625262421)
	(_ent
		(_time 1620759279582)
	)
	(_object
		(_gen(_int k -1 0 335(_ent gms)))
		(_gen(_int j -1 0 335(_ent gms)))
		(_port(_int clock -2 0 336(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~12 0 337(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 337(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~12 0 338(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 338(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{j+k-1~downto~0}~12 0 339(_array -2((_dto c 3 i 0)))))
		(_port(_int ExpectedResult 2 0 339(_ent(_out))))
		(_prcs
			(line__381(_arch 0 0 381(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . test_generator 4 -1)
)
V 000053 55 1697          1622148821996 test_bench_1
(_unit VHDL(test_bench 0 373(test_bench_1 0 408))
	(_version ve4)
	(_time 1622148821997 2021.05.27 23:53:41)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 33603736356564243664756960353635663530353b)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 416(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 421(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_1)
		(_gen
			((J)(_code 3))
			((k)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 425(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 409(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 410(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn1 0 0 410(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 411(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn2 1 0 411(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 412(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 412(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 412(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_1 7 -1)
)
V 000053 55 1697          1622148822001 test_bench_2
(_unit VHDL(test_bench 0 373(test_bench_2 0 432))
	(_version ve4)
	(_time 1622148822002 2021.05.27 23:53:41)
	(_source(\../src/Generic_Multiplier_System.vhd\))
	(_parameters tan)
	(_code 3360373635656424363f756960353635663530353b)
	(_ent
		(_time 1620759279620)
	)
	(_inst TG 0 440(_ent . test_generator test_generator)
		(_gen
			((k)(_code 1))
			((j)(_code 2))
		)
		(_port
			((clock)(clock))
			((TestIn1)(TestIn1))
			((TestIn2)(TestIn2))
			((ExpectedResult)(ExpectedResult))
		)
	)
	(_inst UUT 0 443(_ent . Generic_Multiplier Structural_Generic_Multiplier_Algorithm_NO_2)
		(_gen
			((J)(_code 3))
			((k)(_code 4))
		)
		(_port
			((X)(TestIn1))
			((Y)(TestIn2))
			((res)(ActuallResult))
		)
	)
	(_inst RA 0 447(_ent . result_analyzer result_analyzer)
		(_gen
			((k)(_code 5))
			((j)(_code 6))
		)
		(_port
			((clock)(clock))
			((ExpectedResult)(ExpectedResult))
			((ActuallResult)(ActuallResult))
		)
	)
	(_object
		(_sig(_int clock -1 0 433(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 434(_array -1((_dto i 6 i 0)))))
		(_sig(_int TestIn1 0 0 434(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 435(_array -1((_dto i 3 i 0)))))
		(_sig(_int TestIn2 1 0 435(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 436(_array -1((_dto i 10 i 0)))))
		(_sig(_int ExpectedResult 2 0 436(_arch(_uni))))
		(_sig(_int ActuallResult 2 0 436(_arch(_uni))))
		(_prcs
			(line__449(_arch 0 0 449(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . test_bench_2 7 -1)
)
