-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRx/full_rx_ip_src_Upcast_Wordlength_block1.vhd
-- Created: 2024-10-04 16:56:24
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_rx_ip_src_Upcast_Wordlength_block1
-- Source Path: HDLRx/full_rx/rx_demodulator_full/ofdm_symbol_sync/m_cox/Real Divide HDL Optimized/ForEach - Real 
-- Divide/Upcast Wordlengt
-- Hierarchy Level: 6
-- Model version: 1.104
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_rx_ip_src_Upcast_Wordlength_block1 IS
  PORT( x                                 :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16_En10
        y                                 :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16_En10
        u                                 :   OUT   std_logic_vector(16 DOWNTO 0);  -- sfix17_En10
        v                                 :   OUT   std_logic_vector(16 DOWNTO 0)  -- sfix17_En10
        );
END full_rx_ip_src_Upcast_Wordlength_block1;


ARCHITECTURE rtl OF full_rx_ip_src_Upcast_Wordlength_block1 IS

  -- Signals
  SIGNAL x_unsigned                       : unsigned(15 DOWNTO 0);  -- ufix16_En10
  SIGNAL y_unsigned                       : unsigned(15 DOWNTO 0);  -- ufix16_En10
  SIGNAL u_tmp                            : signed(16 DOWNTO 0);  -- sfix17_En10
  SIGNAL v_tmp                            : signed(16 DOWNTO 0);  -- sfix17_En10

BEGIN
  x_unsigned <= unsigned(x);

  y_unsigned <= unsigned(y);

  -- Copyright 2019 The MathWorks, Inc.
  u_tmp <= signed(resize(x_unsigned, 17));
  v_tmp <= signed(resize(y_unsigned, 17));

  u <= std_logic_vector(u_tmp);

  v <= std_logic_vector(v_tmp);

END rtl;

