module module_0 (
    output id_1,
    output id_2,
    input id_3,
    output logic [1 'b0 : id_2] id_4,
    output [id_2 : id_3] id_5,
    input id_6,
    input logic id_7
);
  logic id_8;
endmodule
