{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543268499347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543268499347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 16:41:39 2018 " "Processing started: Mon Nov 26 16:41:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543268499347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543268499347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Principal -c Principal " "Command: quartus_map --read_settings_files=on --write_settings_files=off Principal -c Principal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543268499347 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543268500128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-UC_arc " "Found design unit 1: UC-UC_arc" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500694 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268500694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumPC-sumPC_arc " "Found design unit 1: sumPC-sumPC_arc" {  } { { "sumPC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sumPC.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500710 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumPC " "Found entity 1: sumPC" {  } { { "sumPC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sumPC.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268500710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sietes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sietes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sieteS-sieteS_arq " "Found design unit 1: sieteS-sieteS_arq" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500710 ""} { "Info" "ISGN_ENTITY_NAME" "1 sieteS " "Found entity 1: sieteS" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268500710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg-sevenseg_arch " "Found design unit 1: sevenseg-sevenseg_arch" {  } { { "sevenseg.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sevenseg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500710 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sevenseg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268500710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selss.vhd 0 0 " "Found 0 design units, including 0 entities, in source file selss.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268500710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registro-Registro_arc " "Found design unit 1: Registro-Registro_arc" {  } { { "Registro.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Registro.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500725 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registro " "Found entity 1: Registro" {  } { { "Registro.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Registro.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268500725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registefile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registefile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registefile-arch_RegisterFile " "Found design unit 1: registefile-arch_RegisterFile" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500725 ""} { "Info" "ISGN_ENTITY_NAME" "1 registefile " "Found entity 1: registefile" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268500725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomsegmento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file randomsegmento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 randomSegmento-random_arq " "Found design unit 1: randomSegmento-random_arq" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500725 ""} { "Info" "ISGN_ENTITY_NAME" "1 randomSegmento " "Found entity 1: randomSegmento" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268500725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCounter-PCounter_arc " "Found design unit 1: PCounter-PCounter_arc" {  } { { "PCounter.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/PCounter.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500741 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCounter " "Found entity 1: PCounter" {  } { { "PCounter.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/PCounter.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268500741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxSS-MuxSS_arc " "Found design unit 1: MuxSS-MuxSS_arc" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500741 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxSS " "Found entity 1: MuxSS" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268500741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux14-Mux14_arc " "Found design unit 1: Mux14-Mux14_arc" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500741 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux14 " "Found entity 1: Mux14" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268500741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux12-Mux12_arc " "Found design unit 1: Mux12-Mux12_arc" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux12.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500757 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux12 " "Found entity 1: Mux12" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux12.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268500757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mostrar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mostrar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mostrar-Behavioral " "Found design unit 1: mostrar-Behavioral" {  } { { "mostrar.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500757 ""} { "Info" "ISGN_ENTITY_NAME" "1 mostrar " "Found entity 1: mostrar" {  } { { "mostrar.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268500757 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style memoriaram.vhd(21) " "Unrecognized synthesis attribute \"ram_style\" at memoriaram.vhd(21)" {  } { { "memoriaram.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/memoriaram.vhd" 21 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268500757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaram-mem_arc " "Found design unit 1: memoriaram-mem_arc" {  } { { "memoriaram.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/memoriaram.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500757 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaram " "Found entity 1: memoriaram" {  } { { "memoriaram.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/memoriaram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268500757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-mem_arc " "Found design unit 1: memoria-mem_arc" {  } { { "memoria.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/memoria.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500772 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/memoria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268500772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-IR_arc " "Found design unit 1: IR-IR_arc" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500772 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268500772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfrecl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divfrecl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divFrec-divFrec_arc " "Found design unit 1: divFrec-divFrec_arc" {  } { { "divFrecl.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/divFrecl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500772 ""} { "Info" "ISGN_ENTITY_NAME" "1 divFrec " "Found entity 1: divFrec" {  } { { "divFrecl.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/divFrecl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268500772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_arq " "Found design unit 1: ALU-ALU_arq" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500788 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268500788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file principal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 principal-Principal_arch " "Found design unit 1: principal-Principal_arch" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500788 ""} { "Info" "ISGN_ENTITY_NAME" "1 Principal " "Found entity 1: Principal" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268500788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268500788 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Principal " "Elaborating entity \"Principal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543268501227 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "nclk Principal.vhd(16) " "VHDL Signal Declaration warning at Principal.vhd(16): used implicit default value for signal \"nclk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1543268501227 "|Principal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jump Principal.vhd(213) " "Verilog HDL or VHDL warning at Principal.vhd(213): object \"Jump\" assigned a value but never read" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543268501227 "|Principal"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "addressIns Principal.vhd(220) " "VHDL Signal Declaration warning at Principal.vhd(220): used implicit default value for signal \"addressIns\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 220 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1543268501227 "|Principal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divFrec divFrec:newclock " "Elaborating entity \"divFrec\" for hierarchy \"divFrec:newclock\"" {  } { { "Principal.vhd" "newclock" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268501227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:memoriaIns " "Elaborating entity \"memoria\" for hierarchy \"memoria:memoriaIns\"" {  } { { "Principal.vhd" "memoriaIns" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268501227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:irP " "Elaborating entity \"IR\" for hierarchy \"IR:irP\"" {  } { { "Principal.vhd" "irP" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268501258 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const\[0\] IR.vhd(40) " "Inferred latch for \"const\[0\]\" at IR.vhd(40)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501258 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const\[1\] IR.vhd(40) " "Inferred latch for \"const\[1\]\" at IR.vhd(40)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501258 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const\[2\] IR.vhd(40) " "Inferred latch for \"const\[2\]\" at IR.vhd(40)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501258 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const\[3\] IR.vhd(40) " "Inferred latch for \"const\[3\]\" at IR.vhd(40)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501258 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const\[4\] IR.vhd(40) " "Inferred latch for \"const\[4\]\" at IR.vhd(40)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501258 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const\[5\] IR.vhd(40) " "Inferred latch for \"const\[5\]\" at IR.vhd(40)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501258 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const\[6\] IR.vhd(40) " "Inferred latch for \"const\[6\]\" at IR.vhd(40)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501258 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const\[7\] IR.vhd(40) " "Inferred latch for \"const\[7\]\" at IR.vhd(40)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501258 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const\[8\] IR.vhd(40) " "Inferred latch for \"const\[8\]\" at IR.vhd(40)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501258 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const\[9\] IR.vhd(40) " "Inferred latch for \"const\[9\]\" at IR.vhd(40)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501258 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const\[10\] IR.vhd(40) " "Inferred latch for \"const\[10\]\" at IR.vhd(40)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501258 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const\[11\] IR.vhd(40) " "Inferred latch for \"const\[11\]\" at IR.vhd(40)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501258 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const\[12\] IR.vhd(40) " "Inferred latch for \"const\[12\]\" at IR.vhd(40)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501258 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const\[13\] IR.vhd(40) " "Inferred latch for \"const\[13\]\" at IR.vhd(40)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501258 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt\[0\] IR.vhd(39) " "Inferred latch for \"rt\[0\]\" at IR.vhd(39)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501258 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt\[1\] IR.vhd(39) " "Inferred latch for \"rt\[1\]\" at IR.vhd(39)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501258 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt\[2\] IR.vhd(39) " "Inferred latch for \"rt\[2\]\" at IR.vhd(39)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501258 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt\[3\] IR.vhd(39) " "Inferred latch for \"rt\[3\]\" at IR.vhd(39)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501258 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs\[0\] IR.vhd(38) " "Inferred latch for \"rs\[0\]\" at IR.vhd(38)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501258 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs\[1\] IR.vhd(38) " "Inferred latch for \"rs\[1\]\" at IR.vhd(38)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501258 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs\[2\] IR.vhd(38) " "Inferred latch for \"rs\[2\]\" at IR.vhd(38)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501258 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs\[3\] IR.vhd(38) " "Inferred latch for \"rs\[3\]\" at IR.vhd(38)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501258 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[0\] IR.vhd(37) " "Inferred latch for \"opcode\[0\]\" at IR.vhd(37)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501258 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[1\] IR.vhd(37) " "Inferred latch for \"opcode\[1\]\" at IR.vhd(37)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501258 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[2\] IR.vhd(37) " "Inferred latch for \"opcode\[2\]\" at IR.vhd(37)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501258 "|Principal|IR:irP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[3\] IR.vhd(37) " "Inferred latch for \"opcode\[3\]\" at IR.vhd(37)" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501258 "|Principal|IR:irP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registefile registefile:RegisterF " "Elaborating entity \"registefile\" for hierarchy \"registefile:RegisterF\"" {  } { { "Principal.vhd" "RegisterF" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268501274 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addrR1 registefile.vhd(80) " "VHDL Process Statement warning at registefile.vhd(80): signal \"addrR1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_0 registefile.vhd(82) " "VHDL Process Statement warning at registefile.vhd(82): signal \"REGISTER_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_1 registefile.vhd(84) " "VHDL Process Statement warning at registefile.vhd(84): signal \"REGISTER_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_2 registefile.vhd(86) " "VHDL Process Statement warning at registefile.vhd(86): signal \"REGISTER_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_3 registefile.vhd(88) " "VHDL Process Statement warning at registefile.vhd(88): signal \"REGISTER_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_4 registefile.vhd(90) " "VHDL Process Statement warning at registefile.vhd(90): signal \"REGISTER_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_5 registefile.vhd(92) " "VHDL Process Statement warning at registefile.vhd(92): signal \"REGISTER_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_6 registefile.vhd(94) " "VHDL Process Statement warning at registefile.vhd(94): signal \"REGISTER_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_7 registefile.vhd(96) " "VHDL Process Statement warning at registefile.vhd(96): signal \"REGISTER_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_8 registefile.vhd(98) " "VHDL Process Statement warning at registefile.vhd(98): signal \"REGISTER_8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_9 registefile.vhd(100) " "VHDL Process Statement warning at registefile.vhd(100): signal \"REGISTER_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_10 registefile.vhd(102) " "VHDL Process Statement warning at registefile.vhd(102): signal \"REGISTER_10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_11 registefile.vhd(104) " "VHDL Process Statement warning at registefile.vhd(104): signal \"REGISTER_11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_12 registefile.vhd(106) " "VHDL Process Statement warning at registefile.vhd(106): signal \"REGISTER_12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_13 registefile.vhd(108) " "VHDL Process Statement warning at registefile.vhd(108): signal \"REGISTER_13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_14 registefile.vhd(110) " "VHDL Process Statement warning at registefile.vhd(110): signal \"REGISTER_14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_15 registefile.vhd(112) " "VHDL Process Statement warning at registefile.vhd(112): signal \"REGISTER_15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addrR2 registefile.vhd(114) " "VHDL Process Statement warning at registefile.vhd(114): signal \"addrR2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_0 registefile.vhd(116) " "VHDL Process Statement warning at registefile.vhd(116): signal \"REGISTER_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_1 registefile.vhd(118) " "VHDL Process Statement warning at registefile.vhd(118): signal \"REGISTER_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_2 registefile.vhd(120) " "VHDL Process Statement warning at registefile.vhd(120): signal \"REGISTER_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_3 registefile.vhd(122) " "VHDL Process Statement warning at registefile.vhd(122): signal \"REGISTER_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_4 registefile.vhd(124) " "VHDL Process Statement warning at registefile.vhd(124): signal \"REGISTER_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_5 registefile.vhd(126) " "VHDL Process Statement warning at registefile.vhd(126): signal \"REGISTER_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_6 registefile.vhd(128) " "VHDL Process Statement warning at registefile.vhd(128): signal \"REGISTER_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_7 registefile.vhd(130) " "VHDL Process Statement warning at registefile.vhd(130): signal \"REGISTER_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_8 registefile.vhd(132) " "VHDL Process Statement warning at registefile.vhd(132): signal \"REGISTER_8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_9 registefile.vhd(134) " "VHDL Process Statement warning at registefile.vhd(134): signal \"REGISTER_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_10 registefile.vhd(136) " "VHDL Process Statement warning at registefile.vhd(136): signal \"REGISTER_10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_11 registefile.vhd(138) " "VHDL Process Statement warning at registefile.vhd(138): signal \"REGISTER_11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_12 registefile.vhd(140) " "VHDL Process Statement warning at registefile.vhd(140): signal \"REGISTER_12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_13 registefile.vhd(142) " "VHDL Process Statement warning at registefile.vhd(142): signal \"REGISTER_13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_14 registefile.vhd(144) " "VHDL Process Statement warning at registefile.vhd(144): signal \"REGISTER_14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGISTER_15 registefile.vhd(146) " "VHDL Process Statement warning at registefile.vhd(146): signal \"REGISTER_15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/registefile.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501274 "|Principal|registefile:RegisterF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registro Registro:RegistroA " "Elaborating entity \"Registro\" for hierarchy \"Registro:RegistroA\"" {  } { { "Principal.vhd" "RegistroA" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268501274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux14 Mux14:MuxA " "Elaborating entity \"Mux14\" for hierarchy \"Mux14:MuxA\"" {  } { { "Principal.vhd" "MuxA" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268501290 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[0\] Mux14.vhd(32) " "Inferred latch for \"Output\[0\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501290 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[1\] Mux14.vhd(32) " "Inferred latch for \"Output\[1\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501290 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[2\] Mux14.vhd(32) " "Inferred latch for \"Output\[2\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501290 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[3\] Mux14.vhd(32) " "Inferred latch for \"Output\[3\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501290 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[4\] Mux14.vhd(32) " "Inferred latch for \"Output\[4\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501290 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[5\] Mux14.vhd(32) " "Inferred latch for \"Output\[5\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501290 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[6\] Mux14.vhd(32) " "Inferred latch for \"Output\[6\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501290 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[7\] Mux14.vhd(32) " "Inferred latch for \"Output\[7\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501290 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[8\] Mux14.vhd(32) " "Inferred latch for \"Output\[8\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501290 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[9\] Mux14.vhd(32) " "Inferred latch for \"Output\[9\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501290 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[10\] Mux14.vhd(32) " "Inferred latch for \"Output\[10\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501290 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[11\] Mux14.vhd(32) " "Inferred latch for \"Output\[11\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501290 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[12\] Mux14.vhd(32) " "Inferred latch for \"Output\[12\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501290 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[13\] Mux14.vhd(32) " "Inferred latch for \"Output\[13\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501290 "|Principal|Mux14:MuxA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "Principal.vhd" "ALU1" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268501290 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[0\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[0\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501290 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[1\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[1\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501290 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[2\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[2\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501290 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[3\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[3\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501290 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[4\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[4\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501290 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[5\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[5\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501290 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[6\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[6\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501290 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[7\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[7\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501290 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[8\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[8\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501290 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[9\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[9\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501290 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[10\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[10\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501290 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[11\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[11\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501290 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[12\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[12\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501290 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[13\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[13\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501290 "|Principal|ALU:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaram memoriaram:MemDatos " "Elaborating entity \"memoriaram\" for hierarchy \"memoriaram:MemDatos\"" {  } { { "Principal.vhd" "MemDatos" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268501305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux12 Mux12:MuxPC " "Elaborating entity \"Mux12\" for hierarchy \"Mux12:MuxPC\"" {  } { { "Principal.vhd" "MuxPC" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268501305 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[0\] Mux12.vhd(32) " "Inferred latch for \"Output\[0\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501305 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[1\] Mux12.vhd(32) " "Inferred latch for \"Output\[1\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501305 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[2\] Mux12.vhd(32) " "Inferred latch for \"Output\[2\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501305 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[3\] Mux12.vhd(32) " "Inferred latch for \"Output\[3\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501305 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[4\] Mux12.vhd(32) " "Inferred latch for \"Output\[4\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501305 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[5\] Mux12.vhd(32) " "Inferred latch for \"Output\[5\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501305 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[6\] Mux12.vhd(32) " "Inferred latch for \"Output\[6\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501305 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[7\] Mux12.vhd(32) " "Inferred latch for \"Output\[7\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501305 "|Principal|Mux12:MuxPC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCounter PCounter:PC " "Elaborating entity \"PCounter\" for hierarchy \"PCounter:PC\"" {  } { { "Principal.vhd" "PC" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268501305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumPC sumPC:PCsum " "Elaborating entity \"sumPC\" for hierarchy \"sumPC:PCsum\"" {  } { { "Principal.vhd" "PCsum" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268501321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:UnidadControl " "Elaborating entity \"UC\" for hierarchy \"UC:UnidadControl\"" {  } { { "Principal.vhd" "UnidadControl" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268501321 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "botonEnter UC.vhd(272) " "VHDL Process Statement warning at UC.vhd(272): signal \"botonEnter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501321 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "botonEnter UC.vhd(380) " "VHDL Process Statement warning at UC.vhd(380): signal \"botonEnter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 380 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501321 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(402) " "VHDL Process Statement warning at UC.vhd(402): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 402 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501321 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(405) " "VHDL Process Statement warning at UC.vhd(405): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 405 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501321 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(408) " "VHDL Process Statement warning at UC.vhd(408): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 408 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501321 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(411) " "VHDL Process Statement warning at UC.vhd(411): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 411 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501321 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(414) " "VHDL Process Statement warning at UC.vhd(414): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 414 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501321 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(417) " "VHDL Process Statement warning at UC.vhd(417): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501321 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(420) " "VHDL Process Statement warning at UC.vhd(420): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501321 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(423) " "VHDL Process Statement warning at UC.vhd(423): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501321 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(426) " "VHDL Process Statement warning at UC.vhd(426): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 426 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501321 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(429) " "VHDL Process Statement warning at UC.vhd(429): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501321 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(432) " "VHDL Process Statement warning at UC.vhd(432): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 432 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501321 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(435) " "VHDL Process Statement warning at UC.vhd(435): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501321 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(438) " "VHDL Process Statement warning at UC.vhd(438): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501321 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "botonEnter UC.vhd(460) " "VHDL Process Statement warning at UC.vhd(460): signal \"botonEnter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/UC.vhd" 460 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501321 "|Principal|UC:UnidadControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mostrar mostrar:mostrarNum " "Elaborating entity \"mostrar\" for hierarchy \"mostrar:mostrarNum\"" {  } { { "Principal.vhd" "mostrarNum" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268501321 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vector_tmp mostrar.vhd(26) " "VHDL Process Statement warning at mostrar.vhd(26): signal \"vector_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mostrar.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|mostrar:mostrarNum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomSegmento randomSegmento:ranSeg " "Elaborating entity \"randomSegmento\" for hierarchy \"randomSegmento:ranSeg\"" {  } { { "Principal.vhd" "ranSeg" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268501337 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_i1 randomSegmento.vhd(50) " "VHDL Process Statement warning at randomSegmento.vhd(50): signal \"count_i1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_i2 randomSegmento.vhd(54) " "VHDL Process Statement warning at randomSegmento.vhd(54): signal \"count_i2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_i3 randomSegmento.vhd(59) " "VHDL Process Statement warning at randomSegmento.vhd(59): signal \"count_i3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1 randomSegmento.vhd(64) " "VHDL Process Statement warning at randomSegmento.vhd(64): signal \"seg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2 randomSegmento.vhd(75) " "VHDL Process Statement warning at randomSegmento.vhd(75): signal \"seg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3 randomSegmento.vhd(86) " "VHDL Process Statement warning at randomSegmento.vhd(86): signal \"seg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmento1 randomSegmento.vhd(97) " "VHDL Process Statement warning at randomSegmento.vhd(97): signal \"segmento1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmento2 randomSegmento.vhd(98) " "VHDL Process Statement warning at randomSegmento.vhd(98): signal \"segmento2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Segmento3 randomSegmento.vhd(99) " "VHDL Process Statement warning at randomSegmento.vhd(99): signal \"Segmento3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1_tmp randomSegmento.vhd(102) " "VHDL Process Statement warning at randomSegmento.vhd(102): signal \"seg1_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2_tmp randomSegmento.vhd(102) " "VHDL Process Statement warning at randomSegmento.vhd(102): signal \"seg2_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3_tmp randomSegmento.vhd(102) " "VHDL Process Statement warning at randomSegmento.vhd(102): signal \"seg3_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1_tmp randomSegmento.vhd(103) " "VHDL Process Statement warning at randomSegmento.vhd(103): signal \"seg1_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2_tmp randomSegmento.vhd(103) " "VHDL Process Statement warning at randomSegmento.vhd(103): signal \"seg2_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3_tmp randomSegmento.vhd(103) " "VHDL Process Statement warning at randomSegmento.vhd(103): signal \"seg3_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3_tmp randomSegmento.vhd(104) " "VHDL Process Statement warning at randomSegmento.vhd(104): signal \"seg3_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2_tmp randomSegmento.vhd(104) " "VHDL Process Statement warning at randomSegmento.vhd(104): signal \"seg2_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1_tmp randomSegmento.vhd(104) " "VHDL Process Statement warning at randomSegmento.vhd(104): signal \"seg1_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1_tmp randomSegmento.vhd(105) " "VHDL Process Statement warning at randomSegmento.vhd(105): signal \"seg1_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2_tmp randomSegmento.vhd(105) " "VHDL Process Statement warning at randomSegmento.vhd(105): signal \"seg2_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3_tmp randomSegmento.vhd(105) " "VHDL Process Statement warning at randomSegmento.vhd(105): signal \"seg3_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1_tmp randomSegmento.vhd(106) " "VHDL Process Statement warning at randomSegmento.vhd(106): signal \"seg1_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2_tmp randomSegmento.vhd(106) " "VHDL Process Statement warning at randomSegmento.vhd(106): signal \"seg2_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|randomSegmento:ranSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3_tmp randomSegmento.vhd(106) " "VHDL Process Statement warning at randomSegmento.vhd(106): signal \"seg3_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/randomSegmento.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|randomSegmento:ranSeg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sieteS sieteS:apuestaOIngreso " "Elaborating entity \"sieteS\" for hierarchy \"sieteS:apuestaOIngreso\"" {  } { { "Principal.vhd" "apuestaOIngreso" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268501337 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches0 sieteS.vhd(30) " "VHDL Process Statement warning at sieteS.vhd(30): signal \"switches0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches1 sieteS.vhd(43) " "VHDL Process Statement warning at sieteS.vhd(43): signal \"switches1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches2 sieteS.vhd(56) " "VHDL Process Statement warning at sieteS.vhd(56): signal \"switches2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot sieteS.vhd(142) " "VHDL Process Statement warning at sieteS.vhd(142): signal \"bot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iSS0 sieteS.vhd(24) " "VHDL Process Statement warning at sieteS.vhd(24): inferring latch(es) for signal or variable \"iSS0\", which holds its previous value in one or more paths through the process" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iSS1 sieteS.vhd(24) " "VHDL Process Statement warning at sieteS.vhd(24): inferring latch(es) for signal or variable \"iSS1\", which holds its previous value in one or more paths through the process" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iSS2 sieteS.vhd(24) " "VHDL Process Statement warning at sieteS.vhd(24): inferring latch(es) for signal or variable \"iSS2\", which holds its previous value in one or more paths through the process" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Output sieteS.vhd(24) " "VHDL Process Statement warning at sieteS.vhd(24): inferring latch(es) for signal or variable \"Output\", which holds its previous value in one or more paths through the process" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[0\] sieteS.vhd(24) " "Inferred latch for \"Output\[0\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[1\] sieteS.vhd(24) " "Inferred latch for \"Output\[1\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[2\] sieteS.vhd(24) " "Inferred latch for \"Output\[2\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[3\] sieteS.vhd(24) " "Inferred latch for \"Output\[3\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[4\] sieteS.vhd(24) " "Inferred latch for \"Output\[4\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[5\] sieteS.vhd(24) " "Inferred latch for \"Output\[5\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[6\] sieteS.vhd(24) " "Inferred latch for \"Output\[6\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[7\] sieteS.vhd(24) " "Inferred latch for \"Output\[7\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[8\] sieteS.vhd(24) " "Inferred latch for \"Output\[8\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[9\] sieteS.vhd(24) " "Inferred latch for \"Output\[9\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[10\] sieteS.vhd(24) " "Inferred latch for \"Output\[10\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[11\] sieteS.vhd(24) " "Inferred latch for \"Output\[11\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[12\] sieteS.vhd(24) " "Inferred latch for \"Output\[12\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[13\] sieteS.vhd(24) " "Inferred latch for \"Output\[13\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[0\] sieteS.vhd(24) " "Inferred latch for \"iSS2\[0\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[1\] sieteS.vhd(24) " "Inferred latch for \"iSS2\[1\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[2\] sieteS.vhd(24) " "Inferred latch for \"iSS2\[2\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[3\] sieteS.vhd(24) " "Inferred latch for \"iSS2\[3\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[4\] sieteS.vhd(24) " "Inferred latch for \"iSS2\[4\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[5\] sieteS.vhd(24) " "Inferred latch for \"iSS2\[5\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[6\] sieteS.vhd(24) " "Inferred latch for \"iSS2\[6\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[0\] sieteS.vhd(24) " "Inferred latch for \"iSS1\[0\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[1\] sieteS.vhd(24) " "Inferred latch for \"iSS1\[1\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[2\] sieteS.vhd(24) " "Inferred latch for \"iSS1\[2\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[3\] sieteS.vhd(24) " "Inferred latch for \"iSS1\[3\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[4\] sieteS.vhd(24) " "Inferred latch for \"iSS1\[4\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[5\] sieteS.vhd(24) " "Inferred latch for \"iSS1\[5\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[6\] sieteS.vhd(24) " "Inferred latch for \"iSS1\[6\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[0\] sieteS.vhd(24) " "Inferred latch for \"iSS0\[0\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[1\] sieteS.vhd(24) " "Inferred latch for \"iSS0\[1\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[2\] sieteS.vhd(24) " "Inferred latch for \"iSS0\[2\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[3\] sieteS.vhd(24) " "Inferred latch for \"iSS0\[3\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[4\] sieteS.vhd(24) " "Inferred latch for \"iSS0\[4\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[5\] sieteS.vhd(24) " "Inferred latch for \"iSS0\[5\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[6\] sieteS.vhd(24) " "Inferred latch for \"iSS0\[6\]\" at sieteS.vhd(24)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501337 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxSS MuxSS:MuxSevenSeg " "Elaborating entity \"MuxSS\" for hierarchy \"MuxSS:MuxSevenSeg\"" {  } { { "Principal.vhd" "MuxSevenSeg" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268501352 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[0\] MuxSS.vhd(39) " "Inferred latch for \"S3\[0\]\" at MuxSS.vhd(39)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[1\] MuxSS.vhd(39) " "Inferred latch for \"S3\[1\]\" at MuxSS.vhd(39)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[2\] MuxSS.vhd(39) " "Inferred latch for \"S3\[2\]\" at MuxSS.vhd(39)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[3\] MuxSS.vhd(39) " "Inferred latch for \"S3\[3\]\" at MuxSS.vhd(39)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[4\] MuxSS.vhd(39) " "Inferred latch for \"S3\[4\]\" at MuxSS.vhd(39)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[5\] MuxSS.vhd(39) " "Inferred latch for \"S3\[5\]\" at MuxSS.vhd(39)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[6\] MuxSS.vhd(39) " "Inferred latch for \"S3\[6\]\" at MuxSS.vhd(39)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[0\] MuxSS.vhd(35) " "Inferred latch for \"S2\[0\]\" at MuxSS.vhd(35)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[1\] MuxSS.vhd(35) " "Inferred latch for \"S2\[1\]\" at MuxSS.vhd(35)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[2\] MuxSS.vhd(35) " "Inferred latch for \"S2\[2\]\" at MuxSS.vhd(35)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[3\] MuxSS.vhd(35) " "Inferred latch for \"S2\[3\]\" at MuxSS.vhd(35)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[4\] MuxSS.vhd(35) " "Inferred latch for \"S2\[4\]\" at MuxSS.vhd(35)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[5\] MuxSS.vhd(35) " "Inferred latch for \"S2\[5\]\" at MuxSS.vhd(35)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[6\] MuxSS.vhd(35) " "Inferred latch for \"S2\[6\]\" at MuxSS.vhd(35)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[0\] MuxSS.vhd(31) " "Inferred latch for \"S1\[0\]\" at MuxSS.vhd(31)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[1\] MuxSS.vhd(31) " "Inferred latch for \"S1\[1\]\" at MuxSS.vhd(31)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[2\] MuxSS.vhd(31) " "Inferred latch for \"S1\[2\]\" at MuxSS.vhd(31)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[3\] MuxSS.vhd(31) " "Inferred latch for \"S1\[3\]\" at MuxSS.vhd(31)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[4\] MuxSS.vhd(31) " "Inferred latch for \"S1\[4\]\" at MuxSS.vhd(31)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[5\] MuxSS.vhd(31) " "Inferred latch for \"S1\[5\]\" at MuxSS.vhd(31)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[6\] MuxSS.vhd(31) " "Inferred latch for \"S1\[6\]\" at MuxSS.vhd(31)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[0\] MuxSS.vhd(27) " "Inferred latch for \"S0\[0\]\" at MuxSS.vhd(27)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[1\] MuxSS.vhd(27) " "Inferred latch for \"S0\[1\]\" at MuxSS.vhd(27)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[2\] MuxSS.vhd(27) " "Inferred latch for \"S0\[2\]\" at MuxSS.vhd(27)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[3\] MuxSS.vhd(27) " "Inferred latch for \"S0\[3\]\" at MuxSS.vhd(27)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[4\] MuxSS.vhd(27) " "Inferred latch for \"S0\[4\]\" at MuxSS.vhd(27)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[5\] MuxSS.vhd(27) " "Inferred latch for \"S0\[5\]\" at MuxSS.vhd(27)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[6\] MuxSS.vhd(27) " "Inferred latch for \"S0\[6\]\" at MuxSS.vhd(27)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543268501352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[0\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268501760 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[1\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268501760 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[2\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268501760 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[3\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268501760 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[4\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268501760 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[5\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268501760 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[6\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268501760 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[7\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268501760 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[8\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268501760 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[9\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268501760 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[10\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268501760 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[11\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268501760 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[12\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268501760 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU1\|OUTPUT\[13\] " "LATCH primitive \"ALU:ALU1\|OUTPUT\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268501760 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mem.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mem.mif -- setting all initial values to 0" {  } {  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1543268501823 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memoriaram:MemDatos\|my_ram_rtl_0 " "Inferred RAM node \"memoriaram:MemDatos\|my_ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1543268501823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[0\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[0\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268502088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[1\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[1\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268502088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[2\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[2\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268502088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[3\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[3\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268502104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[4\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[4\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268502104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[5\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[5\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268502104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[6\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[6\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268502104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[0\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[0\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268502104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[1\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[1\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268502104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[2\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[2\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268502104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[3\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[3\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268502104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[4\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[4\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268502104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[5\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[5\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268502104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[6\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[6\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268502104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[0\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[0\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268502104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[1\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[1\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268502104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[2\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[2\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268502104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[3\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[3\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268502104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[4\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[4\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268502104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[5\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[5\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268502104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[6\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[6\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268502104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[0\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[0\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268502104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[1\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[1\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268502104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[2\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[2\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268502104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[3\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[3\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268502104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[4\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[4\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268502104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[5\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[5\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268502104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[6\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[6\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/MuxSS.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1543268502104 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memoriaram:MemDatos\|my_ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memoriaram:MemDatos\|my_ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268502463 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268502463 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268502463 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268502463 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 14 " "Parameter WIDTH_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268502463 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268502463 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268502463 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268502463 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268502463 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268502463 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268502463 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268502463 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268502463 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268502463 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE mem.mif " "Parameter INIT_FILE set to mem.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268502463 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1543268502463 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1543268502463 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1543268502463 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mostrar:mostrarNum\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mostrar:mostrarNum\|Mod2\"" {  } { { "mostrar.vhd" "Mod2" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268502463 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mostrar:mostrarNum\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mostrar:mostrarNum\|Div2\"" {  } { { "mostrar.vhd" "Div2" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268502463 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mostrar:mostrarNum\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mostrar:mostrarNum\|Mod1\"" {  } { { "mostrar.vhd" "Mod1" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268502463 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mostrar:mostrarNum\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mostrar:mostrarNum\|Div1\"" {  } { { "mostrar.vhd" "Div1" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268502463 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mostrar:mostrarNum\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mostrar:mostrarNum\|Mod0\"" {  } { { "mostrar.vhd" "Mod0" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268502463 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mostrar:mostrarNum\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mostrar:mostrarNum\|Div0\"" {  } { { "mostrar.vhd" "Div0" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268502463 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:ALU1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:ALU1\|Mult0\"" {  } { { "ALU.vhd" "Mult0" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268502463 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sieteS:apuestaOIngreso\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sieteS:apuestaOIngreso\|Mult0\"" {  } { { "sieteS.vhd" "Mult0" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268502463 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1543268502463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoriaram:MemDatos\|altsyncram:my_ram_rtl_0 " "Elaborated megafunction instantiation \"memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268502558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoriaram:MemDatos\|altsyncram:my_ram_rtl_0 " "Instantiated megafunction \"memoriaram:MemDatos\|altsyncram:my_ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268502558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268502558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268502558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268502558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 14 " "Parameter \"WIDTH_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268502558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268502558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268502558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268502558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268502558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268502558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268502558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268502558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268502558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268502558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE mem.mif " "Parameter \"INIT_FILE\" = \"mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268502558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268502558 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543268502558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0vj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0vj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0vj1 " "Found entity 1: altsyncram_0vj1" {  } { { "db/altsyncram_0vj1.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/altsyncram_0vj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268502652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268502652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mostrar:mostrarNum\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"mostrar:mostrarNum\|lpm_divide:Mod2\"" {  } { { "mostrar.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268502699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mostrar:mostrarNum\|lpm_divide:Mod2 " "Instantiated megafunction \"mostrar:mostrarNum\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268502699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268502699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268502699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268502699 ""}  } { { "mostrar.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543268502699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_28m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_28m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_28m " "Found entity 1: lpm_divide_28m" {  } { { "db/lpm_divide_28m.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/lpm_divide_28m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268502761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268502761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268502792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268502792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268502824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268502824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268502902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268502902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268502980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268502980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mostrar:mostrarNum\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"mostrar:mostrarNum\|lpm_divide:Div2\"" {  } { { "mostrar.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268502995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mostrar:mostrarNum\|lpm_divide:Div2 " "Instantiated megafunction \"mostrar:mostrarNum\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268502995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268502995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268502995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268502995 ""}  } { { "mostrar.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543268502995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_eem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_eem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_eem " "Found entity 1: lpm_divide_eem" {  } { { "db/lpm_divide_eem.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/lpm_divide_eem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268503058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268503058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268503074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268503074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/alt_u_div_i2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268503105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268503105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mostrar:mostrarNum\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"mostrar:mostrarNum\|lpm_divide:Div1\"" {  } { { "mostrar.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268503152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mostrar:mostrarNum\|lpm_divide:Div1 " "Instantiated megafunction \"mostrar:mostrarNum\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268503152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268503152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268503152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268503152 ""}  } { { "mostrar.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543268503152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hem " "Found entity 1: lpm_divide_hem" {  } { { "db/lpm_divide_hem.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/lpm_divide_hem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268503230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268503230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268503245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268503245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/alt_u_div_o2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268503277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268503277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mostrar:mostrarNum\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"mostrar:mostrarNum\|lpm_divide:Div0\"" {  } { { "mostrar.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268503345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mostrar:mostrarNum\|lpm_divide:Div0 " "Instantiated megafunction \"mostrar:mostrarNum\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268503345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268503345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268503345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268503345 ""}  } { { "mostrar.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/mostrar.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543268503345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rfm " "Found entity 1: lpm_divide_rfm" {  } { { "db/lpm_divide_rfm.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/lpm_divide_rfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268503428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268503428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268503449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268503449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c5f " "Found entity 1: alt_u_div_c5f" {  } { { "db/alt_u_div_c5f.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/alt_u_div_c5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268503479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268503479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:ALU1\|lpm_mult:Mult0\"" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268503563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU1\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:ALU1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268503563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268503563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268503563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268503563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268503563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268503563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268503563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268503563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268503563 ""}  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/ALU.vhd" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543268503563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/mult_l8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543268503625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543268503625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sieteS:apuestaOIngreso\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sieteS:apuestaOIngreso\|lpm_mult:Mult0\"" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 143 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268503641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sieteS:apuestaOIngreso\|lpm_mult:Mult0 " "Instantiated megafunction \"sieteS:apuestaOIngreso\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268503641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268503641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 9 " "Parameter \"LPM_WIDTHP\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268503641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 9 " "Parameter \"LPM_WIDTHR\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268503641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268503641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268503641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268503641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268503641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268503641 ""}  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 143 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543268503641 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sieteS:apuestaOIngreso\|lpm_mult:Mult0\|multcore:mult_core sieteS:apuestaOIngreso\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sieteS:apuestaOIngreso\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"sieteS:apuestaOIngreso\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 143 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268503703 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sieteS:apuestaOIngreso\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder sieteS:apuestaOIngreso\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sieteS:apuestaOIngreso\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sieteS:apuestaOIngreso\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 143 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268503734 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sieteS:apuestaOIngreso\|lpm_mult:Mult0\|altshift:external_latency_ffs sieteS:apuestaOIngreso\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sieteS:apuestaOIngreso\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sieteS:apuestaOIngreso\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/sieteS.vhd" 143 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268503766 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1543268504297 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|rs\[1\] IR:irP\|rs\[0\] " "Duplicate LATCH primitive \"IR:irP\|rs\[1\]\" merged with LATCH primitive \"IR:irP\|rs\[0\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268504406 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|const\[0\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|const\[0\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268504406 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|const\[1\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|const\[1\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268504406 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|const\[2\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|const\[2\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268504406 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|const\[3\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|const\[3\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268504406 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|const\[4\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|const\[4\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268504406 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|const\[5\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|const\[5\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268504406 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|const\[6\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|const\[6\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268504406 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|const\[7\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|const\[7\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268504406 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|const\[8\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|const\[8\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268504406 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|const\[9\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|const\[9\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268504406 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|const\[10\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|const\[10\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268504406 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|const\[11\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|const\[11\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268504406 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|const\[12\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|const\[12\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268504406 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|const\[13\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|const\[13\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268504406 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|rt\[2\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|rt\[2\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268504406 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|rt\[3\] IR:irP\|rs\[3\] " "Duplicate LATCH primitive \"IR:irP\|rt\[3\]\" merged with LATCH primitive \"IR:irP\|rs\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268504406 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:irP\|rt\[1\] IR:irP\|rt\[0\] " "Duplicate LATCH primitive \"IR:irP\|rt\[1\]\" merged with LATCH primitive \"IR:irP\|rt\[0\]\"" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/IR.vhd" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543268504406 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1543268504406 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "nclk GND " "Pin \"nclk\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268505950 "|Principal|nclk"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledsV\[0\] GND " "Pin \"ledsV\[0\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268505950 "|Principal|ledsV[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledsV\[1\] GND " "Pin \"ledsV\[1\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268505950 "|Principal|ledsV[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledsV\[2\] GND " "Pin \"ledsV\[2\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268505950 "|Principal|ledsV[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledsV\[3\] GND " "Pin \"ledsV\[3\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268505950 "|Principal|ledsV[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledsV\[4\] GND " "Pin \"ledsV\[4\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268505950 "|Principal|ledsV[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledsV\[5\] GND " "Pin \"ledsV\[5\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268505950 "|Principal|ledsV[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledsV\[6\] GND " "Pin \"ledsV\[6\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268505950 "|Principal|ledsV[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledsV\[7\] GND " "Pin \"ledsV\[7\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268505950 "|Principal|ledsV[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PrintaddressIns\[0\] GND " "Pin \"PrintaddressIns\[0\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268505950 "|Principal|PrintaddressIns[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PrintaddressIns\[1\] GND " "Pin \"PrintaddressIns\[1\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268505950 "|Principal|PrintaddressIns[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PrintaddressIns\[2\] GND " "Pin \"PrintaddressIns\[2\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268505950 "|Principal|PrintaddressIns[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PrintaddressIns\[3\] GND " "Pin \"PrintaddressIns\[3\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268505950 "|Principal|PrintaddressIns[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PrintaddressIns\[4\] GND " "Pin \"PrintaddressIns\[4\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268505950 "|Principal|PrintaddressIns[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PrintaddressIns\[5\] GND " "Pin \"PrintaddressIns\[5\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268505950 "|Principal|PrintaddressIns[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PrintaddressIns\[6\] GND " "Pin \"PrintaddressIns\[6\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268505950 "|Principal|PrintaddressIns[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PrintaddressIns\[7\] GND " "Pin \"PrintaddressIns\[7\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/Principal.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543268505950 "|Principal|PrintaddressIns[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1543268505950 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "74 " "74 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1543268507518 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "mostrar:mostrarNum\|lpm_divide:Mod1\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"mostrar:mostrarNum\|lpm_divide:Mod1\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_13_result_int\[0\]~28" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268507530 ""} { "Info" "ISCL_SCL_CELL_NAME" "mostrar:mostrarNum\|lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"mostrar:mostrarNum\|lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_9_result_int\[0\]~20" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/alt_u_div_k5f.tdf" 91 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268507530 ""} { "Info" "ISCL_SCL_CELL_NAME" "mostrar:mostrarNum\|lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"mostrar:mostrarNum\|lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268507530 ""} { "Info" "ISCL_SCL_CELL_NAME" "mostrar:mostrarNum\|lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"mostrar:mostrarNum\|lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268507530 ""} { "Info" "ISCL_SCL_CELL_NAME" "mostrar:mostrarNum\|lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"mostrar:mostrarNum\|lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_12_result_int\[0\]~26" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268507530 ""} { "Info" "ISCL_SCL_CELL_NAME" "mostrar:mostrarNum\|lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"mostrar:mostrarNum\|lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_13_result_int\[0\]~28" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV11/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268507530 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1543268507530 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543268507968 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543268507968 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2011 " "Implemented 2011 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543268508186 ""} { "Info" "ICUT_CUT_TM_OPINS" "194 " "Implemented 194 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543268508186 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1789 " "Implemented 1789 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543268508186 ""} { "Info" "ICUT_CUT_TM_RAMS" "14 " "Implemented 14 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1543268508186 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1543268508186 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543268508186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 151 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 151 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543268508218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 26 16:41:48 2018 " "Processing ended: Mon Nov 26 16:41:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543268508218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543268508218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543268508218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543268508218 ""}
