<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: RCC Defines</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__rcc__defines.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">RCC Defines<div class="ingroups"><a class="el" href="group__STM32F4xx__defines.html">STM32F4xx Defines</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><b>Defined Constants and Types for the STM32F4xx Reset and Clock Control</b>  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for RCC Defines:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines.png" border="0" usemap="#agroup____rcc____defines" alt=""/></div>
<map name="agroup____rcc____defines" id="agroup____rcc____defines">
<area shape="rect" href="group__STM32F4xx__defines.html" title="Defined Constants and Types for the STM32F4xx series." alt="" coords="5,541,156,566"/>
<area shape="rect" title="Defined Constants and Types for the STM32F4xx Reset and Clock Control" alt="" coords="204,541,307,566"/>
<area shape="rect" href="group__rcc__ahbenr__en.html" title=" " alt="" coords="365,5,532,45"/>
<area shape="rect" href="group__rcc__ahbrstr__rst.html" title=" " alt="" coords="367,69,530,109"/>
<area shape="rect" href="group__rcc__apb1enr__en.html" title=" " alt="" coords="366,133,531,173"/>
<area shape="rect" href="group__rcc__apb1rstr__rst.html" title=" " alt="" coords="368,197,529,237"/>
<area shape="rect" href="group__rcc__apb2enr__en.html" title=" " alt="" coords="366,261,531,301"/>
<area shape="rect" href="group__rcc__apb2rstr__rst.html" title=" " alt="" coords="368,325,529,365"/>
<area shape="rect" href="group__rcc__apblpenr__en.html" title=" " alt="" coords="359,389,539,429"/>
<area shape="rect" href="group__rcc__bdcr__values.html" title="Backup Domain control register values." alt="" coords="379,454,519,479"/>
<area shape="rect" href="group__rcc__cfgr__deprecated.html" title="Older compatible definitions to ease migration." alt="" coords="363,504,534,544"/>
<area shape="rect" href="group__rcc__cfgr__values.html" title="Clock Configuration register values." alt="" coords="379,569,518,594"/>
<area shape="rect" href="group__rcc__cir__values.html" title="Clock Interrupt register values." alt="" coords="386,618,511,643"/>
<area shape="rect" href="group__rcc__ckgatenr__values.html" title="Allows to enable or disable the clock gating for the specified IPs." alt="" coords="371,667,526,693"/>
<area shape="rect" href="group__rcc__cr__values.html" title="Clock Control register values." alt="" coords="388,717,509,742"/>
<area shape="rect" href="group__rcc__csr__values.html" title="Clock control and status register values." alt="" coords="384,766,513,791"/>
<area shape="rect" href="group__rcc__pllcfgr__values.html" title="PLL Configuration register values." alt="" coords="368,815,529,841"/>
<area shape="rect" href="group__rcc__pllded__values.html" title="PLL and other dedicated clock register values." alt="" coords="355,865,543,890"/>
<area shape="rect" href="group__rcc__registers.html" title="Reset / Clock Control Registers." alt="" coords="391,914,506,939"/>
<area shape="rect" href="group__rcc__sscgr__values.html" title="Spread spectrum clock generation register values." alt="" coords="375,963,522,989"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__rcc__registers"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html">RCC Registers</a></td></tr>
<tr class="memdesc:group__rcc__registers"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset / Clock Control Registers. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cr__values.html">RCC_CR values</a></td></tr>
<tr class="memdesc:group__rcc__cr__values"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Control register values. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__pllcfgr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__pllcfgr__values.html">RCC_PLLCFGR values</a></td></tr>
<tr class="memdesc:group__rcc__pllcfgr__values"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Configuration register values. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__values.html">RCC_CFGR values</a></td></tr>
<tr class="memdesc:group__rcc__cfgr__values"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Configuration register values. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__deprecated"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__deprecated.html">RCC_CFGR Deprecated dividers</a></td></tr>
<tr class="memdesc:group__rcc__cfgr__deprecated"><td class="mdescLeft">&#160;</td><td class="mdescRight">Older compatible definitions to ease migration. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cir__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cir__values.html">RCC_CIR values</a></td></tr>
<tr class="memdesc:group__rcc__cir__values"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Interrupt register values. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ahbrstr__rst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbrstr__rst.html">RCC_AHBxRSTR reset values (full set)</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apb1rstr__rst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1rstr__rst.html">RCC_APB1RSTR reset values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apb2rstr__rst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2rstr__rst.html">RCC_APB2RSTR reset values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ahbenr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbenr__en.html">RCC_AHBxENR enable values (full set)</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apb1enr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html">RCC_APB1ENR enable values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apb2enr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2enr__en.html">RCC_APB2ENR enable values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apblpenr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apblpenr__en.html">RCC_APBxLPENR enable values (full set)</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__bdcr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__bdcr__values.html">RCC_BDCR values</a></td></tr>
<tr class="memdesc:group__rcc__bdcr__values"><td class="mdescLeft">&#160;</td><td class="mdescRight">Backup Domain control register values. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__csr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__csr__values.html">RCC_CSR values</a></td></tr>
<tr class="memdesc:group__rcc__csr__values"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock control and status register values. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__sscgr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__sscgr__values.html">RCC_SSCGR values</a></td></tr>
<tr class="memdesc:group__rcc__sscgr__values"><td class="mdescLeft">&#160;</td><td class="mdescRight">Spread spectrum clock generation register values. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__pllded__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__pllded__values.html">RCC_PLLxxx/DCKy values</a></td></tr>
<tr class="memdesc:group__rcc__pllded__values"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL and other dedicated clock register values. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ckgatenr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ckgatenr__values.html">RCC_CKGATENR bits</a></td></tr>
<tr class="memdesc:group__rcc__ckgatenr__values"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allows to enable or disable the clock gating for the specified IPs. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab9567cabb8058c53bae64ed4b77c05dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gab9567cabb8058c53bae64ed4b77c05dd">RCC_AHB1LPENR_OTGHSULPILPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 30)</td></tr>
<tr class="separator:gab9567cabb8058c53bae64ed4b77c05dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934a7c19bd6f6b34941058c5c3552b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga934a7c19bd6f6b34941058c5c3552b91">RCC_AHB1LPENR_OTGHSLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="separator:ga934a7c19bd6f6b34941058c5c3552b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa04c4dfda05aebb5efe66518a28e29de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa04c4dfda05aebb5efe66518a28e29de">RCC_AHB1LPENR_ETHMACPTPLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="separator:gaa04c4dfda05aebb5efe66518a28e29de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28dc3cec4693215c0db36dcfd8a55ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga28dc3cec4693215c0db36dcfd8a55ee8">RCC_AHB1LPENR_ETHMACRXLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 27)</td></tr>
<tr class="separator:ga28dc3cec4693215c0db36dcfd8a55ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09935984b92821f18c3e00f7e4fbeb62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga09935984b92821f18c3e00f7e4fbeb62">RCC_AHB1LPENR_ETHMACTXLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 26)</td></tr>
<tr class="separator:ga09935984b92821f18c3e00f7e4fbeb62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga421fd0aec3671e054ef18cd290bc164e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga421fd0aec3671e054ef18cd290bc164e">RCC_AHB1LPENR_ETHMACLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="separator:ga421fd0aec3671e054ef18cd290bc164e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eaf334d499a56654b4471dedcf07ab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga8eaf334d499a56654b4471dedcf07ab2">RCC_AHB1LPENR_DMA2DLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:ga8eaf334d499a56654b4471dedcf07ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e2d376f6c7db4266a5b039a3aa6c207"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga9e2d376f6c7db4266a5b039a3aa6c207">RCC_AHB1LPENR_DMA2LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:ga9e2d376f6c7db4266a5b039a3aa6c207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d6c8ae1441d545d18c54b30c6a0da77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga7d6c8ae1441d545d18c54b30c6a0da77">RCC_AHB1LPENR_DMA1LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="separator:ga7d6c8ae1441d545d18c54b30c6a0da77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafee817715d402e9c41037a29e99e916c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafee817715d402e9c41037a29e99e916c">RCC_AHB1LPENR_SRAM3LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="separator:gafee817715d402e9c41037a29e99e916c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga777dc76d2a216f8b51b360e8054342e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga777dc76d2a216f8b51b360e8054342e4">RCC_AHB1LPENR_BKPSRAMLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:ga777dc76d2a216f8b51b360e8054342e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf7a4c822fa3073035a04487c4cca320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaaf7a4c822fa3073035a04487c4cca320">RCC_AHB1LPENR_SRAM2LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:gaaf7a4c822fa3073035a04487c4cca320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cd1fbd9113809a6a3c904617647219c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga4cd1fbd9113809a6a3c904617647219c">RCC_AHB1LPENR_SRAM1LPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga4cd1fbd9113809a6a3c904617647219c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378f6e2ad9fef59f28db829d2074e796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga378f6e2ad9fef59f28db829d2074e796">RCC_AHB1LPENR_FLITFLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="separator:ga378f6e2ad9fef59f28db829d2074e796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7333e14b5ccf6d608232ea52a10f7052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga7333e14b5ccf6d608232ea52a10f7052">RCC_AHB1LPENR_CRCLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:ga7333e14b5ccf6d608232ea52a10f7052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fdc0a0df366953541eb273a2abddf80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3fdc0a0df366953541eb273a2abddf80">RCC_AHB1LPENR_GPIOKLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:ga3fdc0a0df366953541eb273a2abddf80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab74296df157ab63437fbfd22c391e93f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gab74296df157ab63437fbfd22c391e93f">RCC_AHB1LPENR_GPIOJLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:gab74296df157ab63437fbfd22c391e93f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70d927cfb1d110133bd64989b216a375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga70d927cfb1d110133bd64989b216a375">RCC_AHB1LPENR_GPIOILPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga70d927cfb1d110133bd64989b216a375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197be77b89e9eae127a536bd2601ded9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga197be77b89e9eae127a536bd2601ded9">RCC_AHB1LPENR_GPIOHLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga197be77b89e9eae127a536bd2601ded9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1dc004ecb0a2950100a062cda47586f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gab1dc004ecb0a2950100a062cda47586f">RCC_AHB1LPENR_GPIOGLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gab1dc004ecb0a2950100a062cda47586f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7a50c0506b1014d89224933c6c42e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa7a50c0506b1014d89224933c6c42e6f">RCC_AHB1LPENR_GPIOFLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gaa7a50c0506b1014d89224933c6c42e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2980a6e02550369d05e121ff6f16505c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2980a6e02550369d05e121ff6f16505c">RCC_AHB1LPENR_GPIOELPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga2980a6e02550369d05e121ff6f16505c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89002894839d323b05c4b3f674b54470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga89002894839d323b05c4b3f674b54470">RCC_AHB1LPENR_GPIODLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga89002894839d323b05c4b3f674b54470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac86ad592684edae0ba2cafd22a4f04d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac86ad592684edae0ba2cafd22a4f04d1">RCC_AHB1LPENR_GPIOCLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gac86ad592684edae0ba2cafd22a4f04d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55f6ff35a37c4b9106c9e8aa18ab4545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga55f6ff35a37c4b9106c9e8aa18ab4545">RCC_AHB1LPENR_GPIOBLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga55f6ff35a37c4b9106c9e8aa18ab4545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1076b0644c026ab480efdb6aa8c74fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaf1076b0644c026ab480efdb6aa8c74fb">RCC_AHB1LPENR_GPIOALPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gaf1076b0644c026ab480efdb6aa8c74fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0fd858d073b14216ae0d716ba4f1dd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac0fd858d073b14216ae0d716ba4f1dd3">RCC_AHB2LPENR_OTGFSLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gac0fd858d073b14216ae0d716ba4f1dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab54623c517f1450a7fde279c2cae864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaab54623c517f1450a7fde279c2cae864">RCC_AHB2LPENR_RNGLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gaab54623c517f1450a7fde279c2cae864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7959241184aefcd08cf78763b38a113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae7959241184aefcd08cf78763b38a113">RCC_AHB2LPENR_HASHLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gae7959241184aefcd08cf78763b38a113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a5b2e07710be6b18bcf11b817a396d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga36a5b2e07710be6b18bcf11b817a396d">RCC_AHB2LPENR_CRYPLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga36a5b2e07710be6b18bcf11b817a396d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ec4f41dcfdedeedef75a64ec65863a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga51ec4f41dcfdedeedef75a64ec65863a">RCC_AHB2LPENR_DCMILPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga51ec4f41dcfdedeedef75a64ec65863a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga732b4eeb42d064550272236c88c30f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga732b4eeb42d064550272236c88c30f98">RCC_AHB3LPENR_QSPIEN</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga732b4eeb42d064550272236c88c30f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf56147909fa8e7f8629c7fd7349ecb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabf56147909fa8e7f8629c7fd7349ecb3">RCC_AHB3LPENR_FSMCLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gabf56147909fa8e7f8629c7fd7349ecb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1ad4387b2e45aa706f817544721a6e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaf1ad4387b2e45aa706f817544721a6e2">RCC_AHB3LPENR_FMCLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gaf1ad4387b2e45aa706f817544721a6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga859a9ba8fcc7c60a0f7dfd5865001f08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga859a9ba8fcc7c60a0f7dfd5865001f08">_REG_BIT</a>(base,  bit)&#160;&#160;&#160;(((base) &lt;&lt; 5) + (bit))</td></tr>
<tr class="separator:ga859a9ba8fcc7c60a0f7dfd5865001f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga959b2a203b3b1916245b1a2be3e10c78"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga959b2a203b3b1916245b1a2be3e10c78">rcc_clock_3v3</a> { <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga959b2a203b3b1916245b1a2be3e10c78aa45421b8822fd2614d845c133041ea56">RCC_CLOCK_3V3_84MHZ</a>
, <a class="el" href="group__rcc__defines.html#gga959b2a203b3b1916245b1a2be3e10c78a9246c72724df4ea2f9fc7bb2c6d75c53">RCC_CLOCK_3V3_96MHZ</a>
, <a class="el" href="group__rcc__defines.html#gga959b2a203b3b1916245b1a2be3e10c78a82cbee11931811ac2d0986cd8a281e63">RCC_CLOCK_3V3_168MHZ</a>
, <a class="el" href="group__rcc__defines.html#gga959b2a203b3b1916245b1a2be3e10c78a6f8400435f58c9664be6997d639369bd">RCC_CLOCK_3V3_180MHZ</a>
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga959b2a203b3b1916245b1a2be3e10c78a73499fc80bea7fbb80861c15f78ffe24">RCC_CLOCK_3V3_END</a>
<br />
 }</td></tr>
<tr class="separator:ga959b2a203b3b1916245b1a2be3e10c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c2b48bd51903ccf423c86458194354"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> { <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>
, <a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a20c3a12d556c709cb94fa89c1db91cad">RCC_PLLSAI</a>
, <a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a311479aecd131b3eb38411d68b796dbc">RCC_PLLI2S</a>
, <a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>
, <a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4">RCC_LSE</a>
, <a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782">RCC_LSI</a>
<br />
 }</td></tr>
<tr class="separator:ga68c2b48bd51903ccf423c86458194354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c7db24941f636ee238833c481ada48"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> { <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680">RCC_GPIOA</a> = _REG_BIT(0x30, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c">RCC_GPIOB</a> = _REG_BIT(0x30, 1)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea">RCC_GPIOC</a> = _REG_BIT(0x30, 2)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e">RCC_GPIOD</a> = _REG_BIT(0x30, 3)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aecccb0767e9ec411349051aa5f055779">RCC_GPIOE</a> = _REG_BIT(0x30, 4)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4">RCC_GPIOF</a> = _REG_BIT(0x30, 5)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a5db55f45d23bd84c2e4b9a36c7cdb57e">RCC_GPIOG</a> = _REG_BIT(0x30, 6)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a600bd6f61da0eaed2c2f8fdf49fbb9c9">RCC_GPIOH</a> = _REG_BIT(0x30, 7)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad5300321d6d88bdc72964735a509c15d">RCC_GPIOI</a> = _REG_BIT(0x30, 8)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a102cef7c361f0abf6978c4f8d0dc9fdf">RCC_GPIOJ</a> = _REG_BIT(0x30, 9)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4d57a22df2e2953d15d9d6cf17452368">RCC_GPIOK</a> = _REG_BIT(0x30, 10)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346">RCC_CRC</a> = _REG_BIT(0x30, 12)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a5194f7b94a21887b2808bdcd384b038b">RCC_BKPSRAM</a> = _REG_BIT(0x30, 18)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a88043660d01a3602a35cbf545aa35a96">RCC_CCMDATARAM</a> = _REG_BIT(0x30, 20)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad3c1b4bd4d4910ad45903d70ce99c546">RCC_DMA1</a> = _REG_BIT(0x30, 21)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af6727266dd80b08123851bd3fc641468">RCC_DMA2</a> = _REG_BIT(0x30, 22)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7948d0a2e581ed3829007a22a145c720">RCC_DMA2D</a> = _REG_BIT(0x30, 23)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab92887f75603288e1a12139abdd36d39">RCC_ETHMAC</a> = _REG_BIT(0x30, 25)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a9e811d3598fe9084d0ffd18cda24daae">RCC_ETHMACTX</a> = _REG_BIT(0x30, 26)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a68cdb36631234ebcd7e04bf58e2edd3b">RCC_ETHMACRX</a> = _REG_BIT(0x30, 27)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a24efe51eb79b6d291437e544459596ad">RCC_ETHMACPTP</a> = _REG_BIT(0x30, 28)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6c6458877da3ba2eef3bd113a1c78d60">RCC_OTGHS</a> = _REG_BIT(0x30, 29)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6c40059b74eb6d08c722df3970638048">RCC_OTGHSULPI</a> = _REG_BIT(0x30, 30)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8ae458222698f97c16306df50d869ae3">RCC_DCMI</a> = _REG_BIT(0x34, 0)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48acc1ab87e7d754e08a626abd140fabb80">RCC_CRYP</a> = _REG_BIT(0x34, 4)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab2521184db7cab118e4de674bcaac36c">RCC_HASH</a> = _REG_BIT(0x34, 5)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0e7b5144f7905772665cf133f501ac4d">RCC_RNG</a> = _REG_BIT(0x34, 6)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af11d38142f46991ffecaa2ca735778b0">RCC_OTGFS</a> = _REG_BIT(0x34, 7)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a14682a077f8b751228b73025036856b0">RCC_FSMC</a> = _REG_BIT(0x38, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1097a9074953e5aa6d9f43c0d1b0b940">RCC_FMC</a> = _REG_BIT(0x38, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48acb22bbee1c87a8409a64cb2b94b3df4c">RCC_QUADSPI</a> = _REG_BIT(0x38, 1)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6">RCC_TIM2</a> = _REG_BIT(0x40, 0)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf">RCC_TIM3</a> = _REG_BIT(0x40, 1)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7605ac255d1f7e3fd0c21907b17bba66">RCC_TIM4</a> = _REG_BIT(0x40, 2)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aac4c56a3d869baf25b0434beed0e9ff5">RCC_TIM5</a> = _REG_BIT(0x40, 3)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69">RCC_TIM6</a> = _REG_BIT(0x40, 4)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abeacc0ceea5fc0c26b7b44d0f7a0ddcb">RCC_TIM7</a> = _REG_BIT(0x40, 5)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa6a4aed50fc2fb9a4ecd4a6dc655652d">RCC_TIM12</a> = _REG_BIT(0x40, 6)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7e33c22a28dde91ac18e1df1b2c3e097">RCC_TIM13</a> = _REG_BIT(0x40, 7)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6ba31ae3057d17367fd3db48eea02709">RCC_TIM14</a> = _REG_BIT(0x40, 8)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1965878d5b5e1b68e85a92ad2da94514">RCC_WWDG</a> = _REG_BIT(0x40, 11)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c">RCC_SPI2</a> = _REG_BIT(0x40, 14)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad70ccc847d7804abe857efa22e0ab952">RCC_SPI3</a> = _REG_BIT(0x40, 15)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b">RCC_USART2</a> = _REG_BIT(0x40, 17)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaa823140b93403c8dd3395bc5b510155">RCC_USART3</a> = _REG_BIT(0x40, 18)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48acddaf98763a8dc6edf0b69c983becfd7">RCC_UART4</a> = _REG_BIT(0x40, 19)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0d7a994107ab9af33f9bdbda74ec4685">RCC_UART5</a> = _REG_BIT(0x40, 20)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0">RCC_I2C1</a> = _REG_BIT(0x40, 21)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a">RCC_I2C2</a> = _REG_BIT(0x40, 22)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aead627335ffc92260faac70ef409eff7">RCC_I2C3</a> = _REG_BIT(0x40, 23)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a61b240aefa01d614e06844f5b5943dc9">RCC_CAN1</a> = _REG_BIT(0x40, 25)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a29d2eb8498d986928d42dd05ca0eefbc">RCC_CAN2</a> = _REG_BIT(0x40, 26)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b">RCC_PWR</a> = _REG_BIT(0x40, 28)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48adbda7bdfe6f47cc2b36f5ea78d9b56d4">RCC_DAC</a> = _REG_BIT(0x40, 29)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab404d28f5b889694df6aacd5c5ee204b">RCC_UART7</a> = _REG_BIT(0x40, 30)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a5fb27d0de93457d4122fe19807a8c822">RCC_UART8</a> = _REG_BIT(0x40, 31)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e">RCC_TIM1</a> = _REG_BIT(0x44, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a04b8e39ee8c4a6c9e662349b1b45f0b4">RCC_TIM8</a> = _REG_BIT(0x44, 1)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8">RCC_USART1</a> = _REG_BIT(0x44, 4)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af5e7cede1d1b7c4b6897b58cf3d7f516">RCC_USART6</a> = _REG_BIT(0x44, 5)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a81b9534841bd60ff16455a28481d7a14">RCC_ADC1</a> = _REG_BIT(0x44, 8)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a777ad0506337d6e993f2806a9c6e6e67">RCC_ADC2</a> = _REG_BIT(0x44, 9)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa6241e9482735ceb39aac86fcf16181a">RCC_ADC3</a> = _REG_BIT(0x44, 10)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1df9684e164cf1ce919d187c0dde60d3">RCC_SDIO</a> = _REG_BIT(0x44, 11)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953">RCC_SPI1</a> = _REG_BIT(0x44, 12)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48afddf8740b25aefb53a1d0e6eb668011e">RCC_SPI4</a> = _REG_BIT(0x44, 13)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab05a237deaa9422ce07e764f7fdafe35">RCC_SYSCFG</a> = _REG_BIT(0x44, 14)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1080e5712f2404522fd82852ea3c655a">RCC_TIM9</a> = _REG_BIT(0x44, 16)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6023464e8d05064abba394b800100198">RCC_TIM10</a> = _REG_BIT(0x44, 17)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48afdfa75bcb6a2c9c90db9ec4460ebff1e">RCC_TIM11</a> = _REG_BIT(0x44, 18)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac05990ea49565f74e7a80c32a71b4435">RCC_SPI5</a> = _REG_BIT(0x44, 20)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3db9f01fb907e0b559c2521ce6998a5a">RCC_SPI6</a> = _REG_BIT(0x44, 21)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af80523a8f4cedad5f27d3a9cb417dff2">RCC_SAI1EN</a> = _REG_BIT(0x44, 22)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a89730a93ce35289d709657865bfc47c4">RCC_LTDC</a> = _REG_BIT(0x44, 26)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a06724cd5ab81357f22eb021faedfb490">RCC_DSI</a> = _REG_BIT(0x44, 27)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a423bed052627843253bef676da03c0b9">RCC_RTC</a> = _REG_BIT(0x70, 15)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a44f76e63809a5df30f158bb8cbfcb4af">SCC_GPIOA</a> = _REG_BIT(0x50, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad2438eef51dd7790d4faac2e461f61bc">SCC_GPIOB</a> = _REG_BIT(0x50, 1)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab212b98035b8c1d7a52c66b8a8753ea7">SCC_GPIOC</a> = _REG_BIT(0x50, 2)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1646b5369fa9b52ffe45deb801dffe53">SCC_GPIOD</a> = _REG_BIT(0x50, 3)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4f1793bd6ab343073e151f470113a98">SCC_GPIOE</a> = _REG_BIT(0x50, 4)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac2f5731fc83d86f8f850c984c769ed97">SCC_GPIOF</a> = _REG_BIT(0x50, 5)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48adb087b1ddece696b0c76a7fc03e44de7">SCC_GPIOG</a> = _REG_BIT(0x50, 6)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3869bb86c68604dc9015445cad5aa173">SCC_GPIOH</a> = _REG_BIT(0x50, 7)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ada9ed8e8f6ba782141fb5b68b2becf5e">SCC_GPIOI</a> = _REG_BIT(0x50, 8)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6db1e5291f26eac23359ac9dae6d950c">SCC_GPIOJ</a> = _REG_BIT(0x50, 9)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ae33b8aad16ccb33ebba1d1eaa6f855f5">SCC_GPIOK</a> = _REG_BIT(0x50, 10)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a003dc04b6d63c5197748e8be1cb6bbac">SCC_CRC</a> = _REG_BIT(0x50, 12)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48acbb86aa2208e00f4b34db13da88167b6">SCC_FLTIF</a> = _REG_BIT(0x50, 15)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a2f9e584db71db7919b342d4a0a5baee4">SCC_SRAM1</a> = _REG_BIT(0x50, 16)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a875c8c688efc053d1af23b0d18361549">SCC_SRAM2</a> = _REG_BIT(0x50, 17)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af2dc01d1cc12072971a5acd68b3bb8eb">SCC_BKPSRAM</a> = _REG_BIT(0x50, 18)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4187fde39371f182f99588795d202804">SCC_SRAM3</a> = _REG_BIT(0x50, 19)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8f015b95be3982442962991d31d45300">SCC_DMA1</a> = _REG_BIT(0x50, 21)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4b94fd1c9d718c69072760fc72ceb790">SCC_DMA2</a> = _REG_BIT(0x50, 22)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a5bb6eec8cdf52c30b55295d929e9c619">SCC_DMA2D</a> = _REG_BIT(0x50, 23)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a80d2e7b5b6ae88d3a861b4c480367dde">SCC_ETHMAC</a> = _REG_BIT(0x50, 25)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a25b034dbe20a169b662c468c027c887c">SCC_ETHMACTX</a> = _REG_BIT(0x50, 26)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8fc78ab2492ee44bff1eecdaa56132f9">SCC_ETHMACRX</a> = _REG_BIT(0x50, 27)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac8d0f3790a3282e8bdd1ac99ce1125f5">SCC_ETHMACPTP</a> = _REG_BIT(0x50, 28)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ade973360ea1ea9dc8851dde855cb5667">SCC_OTGHS</a> = _REG_BIT(0x50, 29)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af1b6b295c8bf4a570fa75c69bd00aec1">SCC_OTGHSULPI</a> = _REG_BIT(0x50, 30)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7ddfcd30bcaa601e55c8c95cedce7ee1">SCC_DCMI</a> = _REG_BIT(0x54, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ae3e8fe2c2ae31522a738eff3c3513381">SCC_CRYP</a> = _REG_BIT(0x54, 4)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abb93f05863beaac5987e7595fa8e85fe">SCC_HASH</a> = _REG_BIT(0x54, 5)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3d951d40e19bc5d353699a820c215035">SCC_RNG</a> = _REG_BIT(0x54, 6)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac86fb113baec702b9ede6584a33af9f6">SCC_OTGFS</a> = _REG_BIT(0x54, 7)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a5dc86dfd3bfb2830c7f8cfcd60e5674f">SCC_QSPIC</a> = _REG_BIT(0x58, 1)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ae413c00c2fbb91c4fe1382d20ec01ac4">SCC_FMC</a> = _REG_BIT(0x58, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a637b0289aaf6ceff6b5b8182fdba7761">SCC_FSMC</a> = _REG_BIT(0x58, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a543ff20a83d7d01662982e52eeef8da3">SCC_TIM2</a> = _REG_BIT(0x60, 0)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a5ac6aaf0ee19343577526860fcec24b8">SCC_TIM3</a> = _REG_BIT(0x60, 1)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48afe14d4998b6c9aa90c026291672027ae">SCC_TIM4</a> = _REG_BIT(0x60, 2)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad1c6c7d99a00fe1f34f1ed2f5af3f150">SCC_TIM5</a> = _REG_BIT(0x60, 3)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4fd108426970cee3f77f2ce46ef6eaa5">SCC_TIM6</a> = _REG_BIT(0x60, 4)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af5a9d04a649295d00ea046c199aef838">SCC_TIM7</a> = _REG_BIT(0x60, 5)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a18fad5f8c626c641bb3cd205b8b5633b">SCC_TIM12</a> = _REG_BIT(0x60, 6)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a43dad0061f36045e1baf55b9dc1ec560">SCC_TIM13</a> = _REG_BIT(0x60, 7)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0237dd2bb43026e2a0ea1bf9ff056f32">SCC_TIM14</a> = _REG_BIT(0x60, 8)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a712347ca1f509fa432626e85f9d2e378">SCC_WWDG</a> = _REG_BIT(0x60, 11)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1ab247d0e80dc6d1722de84c086353f3">SCC_SPI2</a> = _REG_BIT(0x60, 14)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0b0b503b8ee607e21a92fc1edcfdd8cd">SCC_SPI3</a> = _REG_BIT(0x60, 15)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a69135288a08516c9d69798266b3dfebc">SCC_USART2</a> = _REG_BIT(0x60, 17)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6cb7ae3e16c891c789095c17603dc4fb">SCC_USART3</a> = _REG_BIT(0x60, 18)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a27200fdd011075f80ec18eac21d811a4">SCC_UART4</a> = _REG_BIT(0x60, 19)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af2fdcaa5d35ac4f63fc12563ec64665d">SCC_UART5</a> = _REG_BIT(0x60, 20)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aac1edecb6b1268334dd61d0be70eb8b5">SCC_I2C1</a> = _REG_BIT(0x60, 21)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6e133432144b494871b9fc7434a91214">SCC_I2C2</a> = _REG_BIT(0x60, 22)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad1c9598c70b899240aa22be7b66e4765">SCC_I2C3</a> = _REG_BIT(0x60, 23)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ace6a0c67861a7f9063364e3c23996b7c">SCC_CAN1</a> = _REG_BIT(0x60, 25)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a153e0401eaf1a3dcc88149e5c40aa439">SCC_CAN2</a> = _REG_BIT(0x60, 26)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7158c31ab3a6324ff0e6173e2f359633">SCC_PWR</a> = _REG_BIT(0x60, 28)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a805d3dfb999f8d4523ce9c333f9013ca">SCC_DAC</a> = _REG_BIT(0x60, 29)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aeecfc516a3a6732cc6f05d38d66b9cfb">SCC_UART7</a> = _REG_BIT(0x60, 30)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6f34bc547c3256a967ece661e1cedc6c">SCC_UART8</a> = _REG_BIT(0x60, 31)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1a65c0e1c9f4b3012a9f8318984d0773">SCC_TIM1</a> = _REG_BIT(0x64, 0)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0ac71d3d70e0011954c1daef16de3ebb">SCC_TIM8</a> = _REG_BIT(0x64, 1)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa7e9971e52b96e141dea9897359f35a1">SCC_USART1</a> = _REG_BIT(0x64, 4)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4ee4da60c1d3d276dca4b7cba60af293">SCC_USART6</a> = _REG_BIT(0x64, 5)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a5000d6ca5e3b40a5865485dd8dac5ab8">SCC_ADC1</a> = _REG_BIT(0x64, 8)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4a7f1d947ae8309257ee0209274e9823">SCC_ADC2</a> = _REG_BIT(0x64, 9)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a93737b3224bb84014525b84df996faa8">SCC_ADC3</a> = _REG_BIT(0x64, 10)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ae4db14af9507c0c043cbdaedc5ee0946">SCC_SDIO</a> = _REG_BIT(0x64, 11)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8a414df68a0855d84002160911dd77c7">SCC_SPI1</a> = _REG_BIT(0x64, 12)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a9884c4f5fc4efcd15bbef3d9ca741efe">SCC_SPI4</a> = _REG_BIT(0x64, 13)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a731211895615288193d2a38cc4628f2d">SCC_SYSCFG</a> = _REG_BIT(0x64, 14)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a5bd6d6787a1015d61b72678a48d9e0fc">SCC_TIM9</a> = _REG_BIT(0x64, 16)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48afe8ea73b7ebefab0e0c3261713cef4fd">SCC_TIM10</a> = _REG_BIT(0x64, 17)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0f33a32a18a251d545b12759aaa73deb">SCC_TIM11</a> = _REG_BIT(0x64, 18)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab46ed777591b18dd8bcc757a3a97b832">SCC_SPI5</a> = _REG_BIT(0x64, 20)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a261150677f60d15d733ac404f27bbdd3">SCC_SPI6</a> = _REG_BIT(0x64, 21)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aeead3bc74fce0b0780a4303cc0a3af53">SCC_SAI1</a> = _REG_BIT(0x64, 22)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a9b52400909b60af835f6f88c3eec4ed4">SCC_LTDC</a> = _REG_BIT(0x64, 26)
, <a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a41570a3ede1ac0d283021dd444b496b2">SCC_DSI</a> = _REG_BIT(0x64, 27)
<br />
 }</td></tr>
<tr class="separator:ga54c7db24941f636ee238833c481ada48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bd6185a4613aaa3ee5447c3d86ba718"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> { <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5">RST_GPIOA</a> = _REG_BIT(0x10, 0)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26">RST_GPIOB</a> = _REG_BIT(0x10, 1)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208">RST_GPIOC</a> = _REG_BIT(0x10, 2)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e">RST_GPIOD</a> = _REG_BIT(0x10, 3)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b">RST_GPIOE</a> = _REG_BIT(0x10, 4)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb">RST_GPIOF</a> = _REG_BIT(0x10, 5)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a3f01ba2712eceec7b7dca34c9e261a4d">RST_GPIOG</a> = _REG_BIT(0x10, 6)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6ba93e7e1205c455bba73cf82e682698">RST_GPIOH</a> = _REG_BIT(0x10, 7)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a3ac41370f8917547e81e87fd707952d2">RST_GPIOI</a> = _REG_BIT(0x10, 8)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aa5bcc282aaa14f07ec8b39a3206df0c7">RST_GPIOJ</a> = _REG_BIT(0x10, 9)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aa0e870bf566810d0627577b73097ebb2">RST_GPIOK</a> = _REG_BIT(0x10, 10)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9d098f089cf059602501a807d6907f61">RST_CRC</a> = _REG_BIT(0x10, 12)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a25676006774eeb3de775e3de277a4dd2">RST_DMA1</a> = _REG_BIT(0x10, 21)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a19ebc40713ba511404321bf20eaef099">RST_DMA2</a> = _REG_BIT(0x10, 22)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a50918cd0a169da4c42086c1655d844ce">RST_DMA2D</a> = _REG_BIT(0x10, 23)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a83c81184087f13efd80f2a498d4ae275">RST_ETHMAC</a> = _REG_BIT(0x10, 25)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a3cb02114ec870b6c192caf7cf81ffead">RST_OTGHS</a> = _REG_BIT(0x10, 29)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7ec459c78ec2ee10ba4c7dd7bf39fb4b">RST_DCMI</a> = _REG_BIT(0x14, 0)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a8f52a23ce98cd4198f17f19b36b81216">RST_CRYP</a> = _REG_BIT(0x14, 4)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ab9225a4393f7a9a20c70fd5b8a23dbbc">RST_HASH</a> = _REG_BIT(0x14, 5)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a5c4978b26064312e8f72d817a3d664d4">RST_RNG</a> = _REG_BIT(0x14, 6)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af8091fb612cbbee46d5c161e23c6c93a">RST_OTGFS</a> = _REG_BIT(0x14, 7)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a229227afd87763b296f367a49689288b">RST_QSPI</a> = _REG_BIT(0x18, 1)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a1dc6bc101d4b71012002f61140d93bbd">RST_FSMC</a> = _REG_BIT(0x18, 0)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aed2ff72b9892160631772de6935e191a">RST_FMC</a> = _REG_BIT(0x18, 0)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304">RST_TIM2</a> = _REG_BIT(0x20, 0)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3">RST_TIM3</a> = _REG_BIT(0x20, 1)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aa94b0829d2505a3d916a3b7bb8e95361">RST_TIM4</a> = _REG_BIT(0x20, 2)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aac5933e47e7e98b7096193edfe4bf08a">RST_TIM5</a> = _REG_BIT(0x20, 3)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a">RST_TIM6</a> = _REG_BIT(0x20, 4)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a95737fdc165d4b6943f9792a63457dfa">RST_TIM7</a> = _REG_BIT(0x20, 5)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7c9f088db1db27834777eceb0592f8f4">RST_TIM12</a> = _REG_BIT(0x20, 6)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a955bf101b2ffaa7c39dfad28a8e742f1">RST_TIM13</a> = _REG_BIT(0x20, 7)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a618551caa5dd22af8f9c790284fb9247">RST_TIM14</a> = _REG_BIT(0x20, 8)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ad38183e2f4809aa13b2c149b9158cdb1">RST_WWDG</a> = _REG_BIT(0x20, 11)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe">RST_SPI2</a> = _REG_BIT(0x20, 14)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a8c3208aa283eea369bdb2697cbe6dff8">RST_SPI3</a> = _REG_BIT(0x20, 15)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24">RST_USART2</a> = _REG_BIT(0x20, 17)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a909ada79d50eabe177c087ae3db578da">RST_USART3</a> = _REG_BIT(0x20, 18)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6db8b2fc3c699ae1b93d0e7e04b16265">RST_UART4</a> = _REG_BIT(0x20, 19)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ab1495852f5070c5924815d26636035f2">RST_UART5</a> = _REG_BIT(0x20, 20)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae">RST_I2C1</a> = _REG_BIT(0x20, 21)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8">RST_I2C2</a> = _REG_BIT(0x20, 22)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a2c78359f0ba01c334b9a98064996bc9f">RST_I2C3</a> = _REG_BIT(0x20, 23)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ac69e521b2ffa74210da31d7ea0f11b75">RST_CAN1</a> = _REG_BIT(0x20, 25)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9a35b98b94389d1e5928c882b9320eab">RST_CAN2</a> = _REG_BIT(0x20, 26)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044">RST_PWR</a> = _REG_BIT(0x20, 28)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a90b3f78831d25a6f6291744bc0eabd45">RST_DAC</a> = _REG_BIT(0x20, 29)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a62340e74b0724bdd0d4ccc8f156ac5fe">RST_UART7</a> = _REG_BIT(0x20, 30)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aca15b491308b832cb3cc9a6381a339b4">RST_UART8</a> = _REG_BIT(0x20, 31)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf">RST_TIM1</a> = _REG_BIT(0x24, 0)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6e18446cb73c6b9518ba4045f16e9231">RST_TIM8</a> = _REG_BIT(0x24, 1)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1">RST_USART1</a> = _REG_BIT(0x24, 4)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a366bea17b6ae5010739cf90bb8981d44">RST_USART6</a> = _REG_BIT(0x24, 5)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a92653b0219f77f8e958a3c01020d6ba5">RST_ADC</a> = _REG_BIT(0x24, 8)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ad0369a71f1e7c9467a4d3d15a9db4e40">RST_SDIO</a> = _REG_BIT(0x24, 11)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc">RST_SPI1</a> = _REG_BIT(0x24, 12)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a171584ffcb262adea87b310c91eda726">RST_SPI4</a> = _REG_BIT(0x24, 13)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aaff80227bb0aa65e277e8154a183c7c2">RST_SYSCFG</a> = _REG_BIT(0x24, 14)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6bdfc0080866294c7abbe0a905b1c0f0">RST_TIM9</a> = _REG_BIT(0x24, 16)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7d8a4872c50c02f19764a20d6a649ec0">RST_TIM10</a> = _REG_BIT(0x24, 17)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af8d64dfed0d3f86ac59970a1bca110ba">RST_TIM11</a> = _REG_BIT(0x24, 18)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9980922265dc1b5abb47aee1bb6c6ee3">RST_SPI5</a> = _REG_BIT(0x24, 20)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a2e99fc6ba1c32a37829f641660c7d18d">RST_SPI6</a> = _REG_BIT(0x24, 21)
, <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718afac7cbf0813d9a8bf0475a105c99e7ed">RST_SAI1RST</a> = _REG_BIT(0x24, 22)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718afdee0b25d89026a8c5c1a7ea8c092e18">RST_LTDC</a> = _REG_BIT(0x24, 26)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a133e26b369ceae196b0e75db952266a4">RST_DSI</a> = _REG_BIT(0x24, 27)
, <a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a64d1eb330b6a660203d67e8f96be30e9">RST_BDCR</a> = _REG_BIT(0x70, 16)
<br />
 }</td></tr>
<tr class="separator:ga4bd6185a4613aaa3ee5447c3d86ba718"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga1c96c4bce0fe924171980aa993d2a0af"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga1c96c4bce0fe924171980aa993d2a0af">rcc_osc_ready_int_clear</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="separator:ga1c96c4bce0fe924171980aa993d2a0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6507734e493649ea262e10a511581d67"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6507734e493649ea262e10a511581d67">rcc_osc_ready_int_enable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="separator:ga6507734e493649ea262e10a511581d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f7d1d31caae583cd72443e35885902b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga7f7d1d31caae583cd72443e35885902b">rcc_osc_ready_int_disable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="separator:ga7f7d1d31caae583cd72443e35885902b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c3b6e7aee2cee13506e3f555539008"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga01c3b6e7aee2cee13506e3f555539008">rcc_osc_ready_int_flag</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="separator:ga01c3b6e7aee2cee13506e3f555539008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b45443e00d0774628de632257ba9f4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4">rcc_css_int_clear</a> (void)</td></tr>
<tr class="separator:gab1b45443e00d0774628de632257ba9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3d34d807e0934127960914833a1b4d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d">rcc_css_int_flag</a> (void)</td></tr>
<tr class="separator:ga0d3d34d807e0934127960914833a1b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa768e6d3787b02f6dc93c8392b879ef7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa768e6d3787b02f6dc93c8392b879ef7">rcc_wait_for_sysclk_status</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="separator:gaa768e6d3787b02f6dc93c8392b879ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81b16ade2e5d6e024f36e3d568a9fd97"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="separator:ga81b16ade2e5d6e024f36e3d568a9fd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89d079556639549018fbd8d66cf5fc20"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="separator:ga89d079556639549018fbd8d66cf5fc20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb943f9f25dc2df52890c90d468f373"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373">rcc_css_enable</a> (void)</td></tr>
<tr class="separator:gaddb943f9f25dc2df52890c90d468f373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2297cce07d5113023bf8eff03fc62c66"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66">rcc_css_disable</a> (void)</td></tr>
<tr class="separator:ga2297cce07d5113023bf8eff03fc62c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bb1a37f7e36631e6bb371e31bdd649a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3bb1a37f7e36631e6bb371e31bdd649a">rcc_plli2s_config</a> (uint16_t n, uint8_t r)</td></tr>
<tr class="memdesc:ga3bb1a37f7e36631e6bb371e31bdd649a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the dividers for the PLLI2S clock outputs.  <a href="group__rcc__defines.html#ga3bb1a37f7e36631e6bb371e31bdd649a">More...</a><br /></td></tr>
<tr class="separator:ga3bb1a37f7e36631e6bb371e31bdd649a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcfc614bfe24c5cc65d6bf1332d8dcca"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabcfc614bfe24c5cc65d6bf1332d8dcca">rcc_pllsai_config</a> (uint16_t n, uint16_t p, uint16_t q, uint16_t r)</td></tr>
<tr class="memdesc:gabcfc614bfe24c5cc65d6bf1332d8dcca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the dividers for the PLLSAI clock outputs divider p is only available on F4x9 parts, pass 0 for other parts.  <a href="group__rcc__defines.html#gabcfc614bfe24c5cc65d6bf1332d8dcca">More...</a><br /></td></tr>
<tr class="separator:gabcfc614bfe24c5cc65d6bf1332d8dcca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dbe8fab0a12558c1786d1fd7d170752"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2dbe8fab0a12558c1786d1fd7d170752">rcc_pllsai_postscalers</a> (uint8_t q, uint8_t r)</td></tr>
<tr class="memdesc:ga2dbe8fab0a12558c1786d1fd7d170752"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the dedicated dividers after the PLLSAI configuration.  <a href="group__rcc__defines.html#ga2dbe8fab0a12558c1786d1fd7d170752">More...</a><br /></td></tr>
<tr class="separator:ga2dbe8fab0a12558c1786d1fd7d170752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c291271812c333d975807cd5ec99a36"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a> (uint32_t clk)</td></tr>
<tr class="separator:ga2c291271812c333d975807cd5ec99a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a> (uint32_t pllsrc)</td></tr>
<tr class="separator:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac40c9478480f3a44c381c15482a563cd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac40c9478480f3a44c381c15482a563cd">rcc_set_ppre2</a> (uint32_t ppre2)</td></tr>
<tr class="separator:gac40c9478480f3a44c381c15482a563cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1b9174131b00a7014c0328a53a65a1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a> (uint32_t ppre1)</td></tr>
<tr class="separator:gaaf1b9174131b00a7014c0328a53a65a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae192b2cd0f37124db5ed76d599a5671b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a> (uint32_t hpre)</td></tr>
<tr class="separator:gae192b2cd0f37124db5ed76d599a5671b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63aa2b3fb8156ad6b6d2b08d4fe8f12e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga63aa2b3fb8156ad6b6d2b08d4fe8f12e">rcc_set_rtcpre</a> (uint32_t rtcpre)</td></tr>
<tr class="separator:ga63aa2b3fb8156ad6b6d2b08d4fe8f12e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd7fcba59e33732e22edfb02a749993c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gadd7fcba59e33732e22edfb02a749993c">rcc_set_main_pll_hsi</a> (uint32_t pllm, uint32_t plln, uint32_t pllp, uint32_t pllq, uint32_t pllr)</td></tr>
<tr class="memdesc:gadd7fcba59e33732e22edfb02a749993c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reconfigures the main PLL for a HSI source.  <a href="group__rcc__defines.html#gadd7fcba59e33732e22edfb02a749993c">More...</a><br /></td></tr>
<tr class="separator:gadd7fcba59e33732e22edfb02a749993c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90ff5a0ecc1188ac3139fee7db3201bd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga90ff5a0ecc1188ac3139fee7db3201bd">rcc_set_main_pll_hse</a> (uint32_t pllm, uint32_t plln, uint32_t pllp, uint32_t pllq, uint32_t pllr)</td></tr>
<tr class="memdesc:ga90ff5a0ecc1188ac3139fee7db3201bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reconfigures the main PLL for a HSE source.  <a href="group__rcc__defines.html#ga90ff5a0ecc1188ac3139fee7db3201bd">More...</a><br /></td></tr>
<tr class="separator:ga90ff5a0ecc1188ac3139fee7db3201bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3373359648b1677ac49d2fe86bff99b7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3373359648b1677ac49d2fe86bff99b7">rcc_system_clock_source</a> (void)</td></tr>
<tr class="separator:ga3373359648b1677ac49d2fe86bff99b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bbf49936af50688a96ec4f309f710c6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga4bbf49936af50688a96ec4f309f710c6">rcc_clock_setup_pll</a> (const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> *clock)</td></tr>
<tr class="memdesc:ga4bbf49936af50688a96ec4f309f710c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setup clocks to run from PLL.  <a href="group__rcc__defines.html#ga4bbf49936af50688a96ec4f309f710c6">More...</a><br /></td></tr>
<tr class="separator:ga4bbf49936af50688a96ec4f309f710c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04fd1ed2bbe9564b636fe3d0b0db2a54"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga04fd1ed2bbe9564b636fe3d0b0db2a54">rcc_clock_setup_hse_3v3</a> (const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> *clock)</td></tr>
<tr class="memdesc:ga04fd1ed2bbe9564b636fe3d0b0db2a54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setup clocks with the HSE.  <a href="group__rcc__defines.html#ga04fd1ed2bbe9564b636fe3d0b0db2a54">More...</a><br /></td></tr>
<tr class="separator:ga04fd1ed2bbe9564b636fe3d0b0db2a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfb3913707f5712833346ea2e6d4ba2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3cfb3913707f5712833346ea2e6d4ba2">rcc_get_usart_clk_freq</a> (uint32_t usart)</td></tr>
<tr class="memdesc:ga3cfb3913707f5712833346ea2e6d4ba2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the peripheral clock speed for the USART at base specified.  <a href="group__rcc__defines.html#ga3cfb3913707f5712833346ea2e6d4ba2">More...</a><br /></td></tr>
<tr class="separator:ga3cfb3913707f5712833346ea2e6d4ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31e9d235ff78a3228bbf5e8b6a2de212"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga31e9d235ff78a3228bbf5e8b6a2de212">rcc_get_timer_clk_freq</a> (uint32_t timer)</td></tr>
<tr class="memdesc:ga31e9d235ff78a3228bbf5e8b6a2de212"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the peripheral clock speed for the Timer at base specified.  <a href="group__rcc__defines.html#ga31e9d235ff78a3228bbf5e8b6a2de212">More...</a><br /></td></tr>
<tr class="separator:ga31e9d235ff78a3228bbf5e8b6a2de212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92fb456350d70bbc116063113995b2eb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga92fb456350d70bbc116063113995b2eb">rcc_get_i2c_clk_freq</a> (uint32_t i2c)</td></tr>
<tr class="memdesc:ga92fb456350d70bbc116063113995b2eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the peripheral clock speed for the I2C device at base specified.  <a href="group__rcc__defines.html#ga92fb456350d70bbc116063113995b2eb">More...</a><br /></td></tr>
<tr class="separator:ga92fb456350d70bbc116063113995b2eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c23129221ec9e76e0d873215b1c7b57"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2c23129221ec9e76e0d873215b1c7b57">rcc_get_spi_clk_freq</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga2c23129221ec9e76e0d873215b1c7b57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the peripheral clock speed for the SPI device at base specified.  <a href="group__rcc__defines.html#ga2c23129221ec9e76e0d873215b1c7b57">More...</a><br /></td></tr>
<tr class="separator:ga2c23129221ec9e76e0d873215b1c7b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf3dd53c1ced02082fce0076976547a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaaf3dd53c1ced02082fce0076976547a8">rcc_peripheral_enable_clock</a> (volatile uint32_t *reg, uint32_t en)</td></tr>
<tr class="memdesc:gaaf3dd53c1ced02082fce0076976547a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable Peripheral Clocks.  <a href="group__rcc__defines.html#gaaf3dd53c1ced02082fce0076976547a8">More...</a><br /></td></tr>
<tr class="separator:gaaf3dd53c1ced02082fce0076976547a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9fddc20e14204db6d4a4a54132d191b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaf9fddc20e14204db6d4a4a54132d191b">rcc_peripheral_disable_clock</a> (volatile uint32_t *reg, uint32_t en)</td></tr>
<tr class="memdesc:gaf9fddc20e14204db6d4a4a54132d191b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable Peripheral Clocks.  <a href="group__rcc__defines.html#gaf9fddc20e14204db6d4a4a54132d191b">More...</a><br /></td></tr>
<tr class="separator:gaf9fddc20e14204db6d4a4a54132d191b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3779f1460275e6788f706c61d7f77205"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3779f1460275e6788f706c61d7f77205">rcc_peripheral_reset</a> (volatile uint32_t *reg, uint32_t reset)</td></tr>
<tr class="memdesc:ga3779f1460275e6788f706c61d7f77205"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reset Peripherals.  <a href="group__rcc__defines.html#ga3779f1460275e6788f706c61d7f77205">More...</a><br /></td></tr>
<tr class="separator:ga3779f1460275e6788f706c61d7f77205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb1b312c6db8db25447460742dcdb566"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabb1b312c6db8db25447460742dcdb566">rcc_peripheral_clear_reset</a> (volatile uint32_t *reg, uint32_t clear_reset)</td></tr>
<tr class="memdesc:gabb1b312c6db8db25447460742dcdb566"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Remove Reset on Peripherals.  <a href="group__rcc__defines.html#gabb1b312c6db8db25447460742dcdb566">More...</a><br /></td></tr>
<tr class="separator:gabb1b312c6db8db25447460742dcdb566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga90aa2b7801b2b42debc0536d38c5b07c">rcc_periph_clock_enable</a> (enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> clken)</td></tr>
<tr class="memdesc:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Peripheral Clock in running mode.  <a href="group__rcc__defines.html#ga90aa2b7801b2b42debc0536d38c5b07c">More...</a><br /></td></tr>
<tr class="separator:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87325ef1019f246cd84ba8aa73100721"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga87325ef1019f246cd84ba8aa73100721">rcc_periph_clock_disable</a> (enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> clken)</td></tr>
<tr class="memdesc:ga87325ef1019f246cd84ba8aa73100721"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Peripheral Clock in running mode.  <a href="group__rcc__defines.html#ga87325ef1019f246cd84ba8aa73100721">More...</a><br /></td></tr>
<tr class="separator:ga87325ef1019f246cd84ba8aa73100721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae8846a0bf49a46bcdc10a412bc69ee58">rcc_periph_reset_pulse</a> (enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> rst)</td></tr>
<tr class="memdesc:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Peripheral, pulsed.  <a href="group__rcc__defines.html#gae8846a0bf49a46bcdc10a412bc69ee58">More...</a><br /></td></tr>
<tr class="separator:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f3e2843e5d017717da66599ccc5daef"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6f3e2843e5d017717da66599ccc5daef">rcc_periph_reset_hold</a> (enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> rst)</td></tr>
<tr class="memdesc:ga6f3e2843e5d017717da66599ccc5daef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Peripheral, hold.  <a href="group__rcc__defines.html#ga6f3e2843e5d017717da66599ccc5daef">More...</a><br /></td></tr>
<tr class="separator:ga6f3e2843e5d017717da66599ccc5daef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08aceecc3bebdf33119e8d7daf58b573"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga08aceecc3bebdf33119e8d7daf58b573">rcc_periph_reset_release</a> (enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> rst)</td></tr>
<tr class="memdesc:ga08aceecc3bebdf33119e8d7daf58b573"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Peripheral, release.  <a href="group__rcc__defines.html#ga08aceecc3bebdf33119e8d7daf58b573">More...</a><br /></td></tr>
<tr class="separator:ga08aceecc3bebdf33119e8d7daf58b573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaccfc4aa94152abb68e0d5ad473adbf53">rcc_set_mco</a> (uint32_t mcosrc)</td></tr>
<tr class="memdesc:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the source of Microcontroller Clock Output.  <a href="group__rcc__defines.html#gaccfc4aa94152abb68e0d5ad473adbf53">More...</a><br /></td></tr>
<tr class="separator:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bccfeb2f4364e18997cbd88e2476270"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3bccfeb2f4364e18997cbd88e2476270">rcc_osc_bypass_enable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga3bccfeb2f4364e18997cbd88e2476270"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable Bypass.  <a href="group__rcc__defines.html#ga3bccfeb2f4364e18997cbd88e2476270">More...</a><br /></td></tr>
<tr class="separator:ga3bccfeb2f4364e18997cbd88e2476270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga5fbe4bc4ca1447fff06e4490f655367e">rcc_osc_bypass_disable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable Bypass.  <a href="group__rcc__defines.html#ga5fbe4bc4ca1447fff06e4490f655367e">More...</a><br /></td></tr>
<tr class="separator:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2706213ae449214826f797ac93c51d52"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2706213ae449214826f797ac93c51d52">rcc_is_osc_ready</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga2706213ae449214826f797ac93c51d52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is the given oscillator ready?  <a href="group__rcc__defines.html#ga2706213ae449214826f797ac93c51d52">More...</a><br /></td></tr>
<tr class="separator:ga2706213ae449214826f797ac93c51d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait for Oscillator Ready.  <a href="group__rcc__defines.html#ga1dfd0e0ba16285ce16e782e07af2cafa">More...</a><br /></td></tr>
<tr class="separator:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb1afb9546f939744d71f4bd6f537bf"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafbb1afb9546f939744d71f4bd6f537bf">rcc_get_div_from_hpre</a> (uint8_t div_val)</td></tr>
<tr class="memdesc:gafbb1afb9546f939744d71f4bd6f537bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">This will return the divisor 1/2/4/8/16/64/128/256/512 which is set as a 4-bit value, typically used for hpre and other prescalers.  <a href="group__rcc__defines.html#gafbb1afb9546f939744d71f4bd6f537bf">More...</a><br /></td></tr>
<tr class="separator:gafbb1afb9546f939744d71f4bd6f537bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga86f90a27c26bc25e22999419f7d08622"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga86f90a27c26bc25e22999419f7d08622">rcc_ahb_frequency</a></td></tr>
<tr class="separator:ga86f90a27c26bc25e22999419f7d08622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1594220dae1eb3f9aa3dc30db60d8d1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a></td></tr>
<tr class="separator:gaa1594220dae1eb3f9aa3dc30db60d8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1b40f85aa73bc45b6d1cbb255881d9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2f1b40f85aa73bc45b6d1cbb255881d9">rcc_apb2_frequency</a></td></tr>
<tr class="separator:ga2f1b40f85aa73bc45b6d1cbb255881d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d761f0644c7602ebae1ce7d16a6e6c1"><td class="memItemLeft" align="right" valign="top">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3d761f0644c7602ebae1ce7d16a6e6c1">rcc_hsi_configs</a> [<a class="el" href="group__rcc__defines.html#gga959b2a203b3b1916245b1a2be3e10c78a73499fc80bea7fbb80861c15f78ffe24">RCC_CLOCK_3V3_END</a>]</td></tr>
<tr class="separator:ga3d761f0644c7602ebae1ce7d16a6e6c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37cb32c16269b987b4c03c6797f13ead"><td class="memItemLeft" align="right" valign="top">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga37cb32c16269b987b4c03c6797f13ead">rcc_hse_8mhz_3v3</a> [<a class="el" href="group__rcc__defines.html#gga959b2a203b3b1916245b1a2be3e10c78a73499fc80bea7fbb80861c15f78ffe24">RCC_CLOCK_3V3_END</a>]</td></tr>
<tr class="separator:ga37cb32c16269b987b4c03c6797f13ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga632de5dc30424686d0a939595bab1e60"><td class="memItemLeft" align="right" valign="top">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga632de5dc30424686d0a939595bab1e60">rcc_hse_12mhz_3v3</a> [<a class="el" href="group__rcc__defines.html#gga959b2a203b3b1916245b1a2be3e10c78a73499fc80bea7fbb80861c15f78ffe24">RCC_CLOCK_3V3_END</a>]</td></tr>
<tr class="separator:ga632de5dc30424686d0a939595bab1e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebccff0a4dc3212b784204b700b77e62"><td class="memItemLeft" align="right" valign="top">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaebccff0a4dc3212b784204b700b77e62">rcc_hse_16mhz_3v3</a> [<a class="el" href="group__rcc__defines.html#gga959b2a203b3b1916245b1a2be3e10c78a73499fc80bea7fbb80861c15f78ffe24">RCC_CLOCK_3V3_END</a>]</td></tr>
<tr class="separator:gaebccff0a4dc3212b784204b700b77e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63abc006051f205b5ef2827a6a6e4b35"><td class="memItemLeft" align="right" valign="top">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga63abc006051f205b5ef2827a6a6e4b35">rcc_hse_25mhz_3v3</a> [<a class="el" href="group__rcc__defines.html#gga959b2a203b3b1916245b1a2be3e10c78a73499fc80bea7fbb80861c15f78ffe24">RCC_CLOCK_3V3_END</a>]</td></tr>
<tr class="separator:ga63abc006051f205b5ef2827a6a6e4b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p ><b>Defined Constants and Types for the STM32F4xx Reset and Clock Control</b> </p>
<dl class="section version"><dt>Version</dt><dd>1.0.0</dd></dl>
<dl class="section author"><dt>Author</dt><dd> &copy;  2009 Federico Ruiz-Ugalde &lt;memeruiz at gmail dot com&gt; </dd>
<dd>
 &copy;  2009 Uwe Hermann <a href="#" onclick="location.href='mai'+'lto:'+'uwe'+'@h'+'erm'+'an'+'n-u'+'we'+'.de'; return false;">uwe@h<span class="obfuscator">.nosp@m.</span>erma<span class="obfuscator">.nosp@m.</span>nn-uw<span class="obfuscator">.nosp@m.</span>e.de</a> </dd>
<dd>
 &copy;  2011 Fergus Noble <a href="#" onclick="location.href='mai'+'lto:'+'fer'+'gu'+'sno'+'bl'+'e@g'+'ma'+'il.'+'co'+'m'; return false;">fergu<span class="obfuscator">.nosp@m.</span>snob<span class="obfuscator">.nosp@m.</span>le@gm<span class="obfuscator">.nosp@m.</span>ail.<span class="obfuscator">.nosp@m.</span>com</a> </dd>
<dd>
 &copy;  2011 Stephen Caudle <a href="#" onclick="location.href='mai'+'lto:'+'sca'+'ud'+'le@'+'do'+'cem'+'e.'+'com'; return false;">scaud<span class="obfuscator">.nosp@m.</span>le@d<span class="obfuscator">.nosp@m.</span>oceme<span class="obfuscator">.nosp@m.</span>.com</a></dd></dl>
<dl class="section date"><dt>Date</dt><dd>18 August 2012</dd></dl>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a></p>
<dl class="section author"><dt>Author</dt><dd> &copy;  2013 Frantisek Burian <a href="#" onclick="location.href='mai'+'lto:'+'BuF'+'ra'+'n@s'+'ez'+'nam'+'.c'+'z'; return false;">BuFra<span class="obfuscator">.nosp@m.</span>n@se<span class="obfuscator">.nosp@m.</span>znam.<span class="obfuscator">.nosp@m.</span>cz</a> </dd></dl>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga859a9ba8fcc7c60a0f7dfd5865001f08" name="ga859a9ba8fcc7c60a0f7dfd5865001f08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga859a9ba8fcc7c60a0f7dfd5865001f08">&#9670;&nbsp;</a></span>_REG_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _REG_BIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">bit&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(((base) &lt;&lt; 5) + (bit))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00838">838</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga777dc76d2a216f8b51b360e8054342e4" name="ga777dc76d2a216f8b51b360e8054342e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga777dc76d2a216f8b51b360e8054342e4">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_BKPSRAMLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_BKPSRAMLPEN&#160;&#160;&#160;(1 &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00547">547</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga7333e14b5ccf6d608232ea52a10f7052" name="ga7333e14b5ccf6d608232ea52a10f7052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7333e14b5ccf6d608232ea52a10f7052">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_CRCLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_CRCLPEN&#160;&#160;&#160;(1 &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00551">551</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga7d6c8ae1441d545d18c54b30c6a0da77" name="ga7d6c8ae1441d545d18c54b30c6a0da77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d6c8ae1441d545d18c54b30c6a0da77">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_DMA1LPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_DMA1LPEN&#160;&#160;&#160;(1 &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00545">545</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga8eaf334d499a56654b4471dedcf07ab2" name="ga8eaf334d499a56654b4471dedcf07ab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8eaf334d499a56654b4471dedcf07ab2">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_DMA2DLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_DMA2DLPEN&#160;&#160;&#160;(1 &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00543">543</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga9e2d376f6c7db4266a5b039a3aa6c207" name="ga9e2d376f6c7db4266a5b039a3aa6c207"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e2d376f6c7db4266a5b039a3aa6c207">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_DMA2LPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_DMA2LPEN&#160;&#160;&#160;(1 &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00544">544</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga421fd0aec3671e054ef18cd290bc164e" name="ga421fd0aec3671e054ef18cd290bc164e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga421fd0aec3671e054ef18cd290bc164e">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_ETHMACLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_ETHMACLPEN&#160;&#160;&#160;(1 &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00542">542</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="gaa04c4dfda05aebb5efe66518a28e29de" name="gaa04c4dfda05aebb5efe66518a28e29de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa04c4dfda05aebb5efe66518a28e29de">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_ETHMACPTPLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_ETHMACPTPLPEN&#160;&#160;&#160;(1 &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00539">539</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga28dc3cec4693215c0db36dcfd8a55ee8" name="ga28dc3cec4693215c0db36dcfd8a55ee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28dc3cec4693215c0db36dcfd8a55ee8">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_ETHMACRXLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_ETHMACRXLPEN&#160;&#160;&#160;(1 &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00540">540</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga09935984b92821f18c3e00f7e4fbeb62" name="ga09935984b92821f18c3e00f7e4fbeb62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09935984b92821f18c3e00f7e4fbeb62">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_ETHMACTXLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_ETHMACTXLPEN&#160;&#160;&#160;(1 &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00541">541</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga378f6e2ad9fef59f28db829d2074e796" name="ga378f6e2ad9fef59f28db829d2074e796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga378f6e2ad9fef59f28db829d2074e796">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_FLITFLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_FLITFLPEN&#160;&#160;&#160;(1 &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00550">550</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="gaf1076b0644c026ab480efdb6aa8c74fb" name="gaf1076b0644c026ab480efdb6aa8c74fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1076b0644c026ab480efdb6aa8c74fb">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_GPIOALPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_GPIOALPEN&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00562">562</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga55f6ff35a37c4b9106c9e8aa18ab4545" name="ga55f6ff35a37c4b9106c9e8aa18ab4545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55f6ff35a37c4b9106c9e8aa18ab4545">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_GPIOBLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_GPIOBLPEN&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00561">561</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="gac86ad592684edae0ba2cafd22a4f04d1" name="gac86ad592684edae0ba2cafd22a4f04d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac86ad592684edae0ba2cafd22a4f04d1">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_GPIOCLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_GPIOCLPEN&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00560">560</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga89002894839d323b05c4b3f674b54470" name="ga89002894839d323b05c4b3f674b54470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89002894839d323b05c4b3f674b54470">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_GPIODLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_GPIODLPEN&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00559">559</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga2980a6e02550369d05e121ff6f16505c" name="ga2980a6e02550369d05e121ff6f16505c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2980a6e02550369d05e121ff6f16505c">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_GPIOELPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_GPIOELPEN&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00558">558</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="gaa7a50c0506b1014d89224933c6c42e6f" name="gaa7a50c0506b1014d89224933c6c42e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7a50c0506b1014d89224933c6c42e6f">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_GPIOFLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_GPIOFLPEN&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00557">557</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="gab1dc004ecb0a2950100a062cda47586f" name="gab1dc004ecb0a2950100a062cda47586f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1dc004ecb0a2950100a062cda47586f">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_GPIOGLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_GPIOGLPEN&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00556">556</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga197be77b89e9eae127a536bd2601ded9" name="ga197be77b89e9eae127a536bd2601ded9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga197be77b89e9eae127a536bd2601ded9">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_GPIOHLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_GPIOHLPEN&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00555">555</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga70d927cfb1d110133bd64989b216a375" name="ga70d927cfb1d110133bd64989b216a375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70d927cfb1d110133bd64989b216a375">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_GPIOILPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_GPIOILPEN&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00554">554</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="gab74296df157ab63437fbfd22c391e93f" name="gab74296df157ab63437fbfd22c391e93f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab74296df157ab63437fbfd22c391e93f">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_GPIOJLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_GPIOJLPEN&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00553">553</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga3fdc0a0df366953541eb273a2abddf80" name="ga3fdc0a0df366953541eb273a2abddf80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fdc0a0df366953541eb273a2abddf80">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_GPIOKLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_GPIOKLPEN&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00552">552</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga934a7c19bd6f6b34941058c5c3552b91" name="ga934a7c19bd6f6b34941058c5c3552b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga934a7c19bd6f6b34941058c5c3552b91">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_OTGHSLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_OTGHSLPEN&#160;&#160;&#160;(1 &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00538">538</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="gab9567cabb8058c53bae64ed4b77c05dd" name="gab9567cabb8058c53bae64ed4b77c05dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9567cabb8058c53bae64ed4b77c05dd">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_OTGHSULPILPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_OTGHSULPILPEN&#160;&#160;&#160;(1 &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00537">537</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga4cd1fbd9113809a6a3c904617647219c" name="ga4cd1fbd9113809a6a3c904617647219c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cd1fbd9113809a6a3c904617647219c">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_SRAM1LPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_SRAM1LPEN&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00549">549</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="gaaf7a4c822fa3073035a04487c4cca320" name="gaaf7a4c822fa3073035a04487c4cca320"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf7a4c822fa3073035a04487c4cca320">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_SRAM2LPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_SRAM2LPEN&#160;&#160;&#160;(1 &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00548">548</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="gafee817715d402e9c41037a29e99e916c" name="gafee817715d402e9c41037a29e99e916c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafee817715d402e9c41037a29e99e916c">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_SRAM3LPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_SRAM3LPEN&#160;&#160;&#160;(1 &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00546">546</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga36a5b2e07710be6b18bcf11b817a396d" name="ga36a5b2e07710be6b18bcf11b817a396d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36a5b2e07710be6b18bcf11b817a396d">&#9670;&nbsp;</a></span>RCC_AHB2LPENR_CRYPLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB2LPENR_CRYPLPEN&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00586">586</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga51ec4f41dcfdedeedef75a64ec65863a" name="ga51ec4f41dcfdedeedef75a64ec65863a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51ec4f41dcfdedeedef75a64ec65863a">&#9670;&nbsp;</a></span>RCC_AHB2LPENR_DCMILPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB2LPENR_DCMILPEN&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00587">587</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="gae7959241184aefcd08cf78763b38a113" name="gae7959241184aefcd08cf78763b38a113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7959241184aefcd08cf78763b38a113">&#9670;&nbsp;</a></span>RCC_AHB2LPENR_HASHLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB2LPENR_HASHLPEN&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00585">585</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="gac0fd858d073b14216ae0d716ba4f1dd3" name="gac0fd858d073b14216ae0d716ba4f1dd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0fd858d073b14216ae0d716ba4f1dd3">&#9670;&nbsp;</a></span>RCC_AHB2LPENR_OTGFSLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB2LPENR_OTGFSLPEN&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00583">583</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="gaab54623c517f1450a7fde279c2cae864" name="gaab54623c517f1450a7fde279c2cae864"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab54623c517f1450a7fde279c2cae864">&#9670;&nbsp;</a></span>RCC_AHB2LPENR_RNGLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB2LPENR_RNGLPEN&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00584">584</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="gaf1ad4387b2e45aa706f817544721a6e2" name="gaf1ad4387b2e45aa706f817544721a6e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1ad4387b2e45aa706f817544721a6e2">&#9670;&nbsp;</a></span>RCC_AHB3LPENR_FMCLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB3LPENR_FMCLPEN&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00593">593</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="gabf56147909fa8e7f8629c7fd7349ecb3" name="gabf56147909fa8e7f8629c7fd7349ecb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf56147909fa8e7f8629c7fd7349ecb3">&#9670;&nbsp;</a></span>RCC_AHB3LPENR_FSMCLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB3LPENR_FSMCLPEN&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00592">592</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga732b4eeb42d064550272236c88c30f98" name="ga732b4eeb42d064550272236c88c30f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga732b4eeb42d064550272236c88c30f98">&#9670;&nbsp;</a></span>RCC_AHB3LPENR_QSPIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB3LPENR_QSPIEN&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00591">591</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga959b2a203b3b1916245b1a2be3e10c78" name="ga959b2a203b3b1916245b1a2be3e10c78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga959b2a203b3b1916245b1a2be3e10c78">&#9670;&nbsp;</a></span>rcc_clock_3v3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga959b2a203b3b1916245b1a2be3e10c78">rcc_clock_3v3</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga959b2a203b3b1916245b1a2be3e10c78aa45421b8822fd2614d845c133041ea56" name="gga959b2a203b3b1916245b1a2be3e10c78aa45421b8822fd2614d845c133041ea56"></a>RCC_CLOCK_3V3_84MHZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga959b2a203b3b1916245b1a2be3e10c78a9246c72724df4ea2f9fc7bb2c6d75c53" name="gga959b2a203b3b1916245b1a2be3e10c78a9246c72724df4ea2f9fc7bb2c6d75c53"></a>RCC_CLOCK_3V3_96MHZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga959b2a203b3b1916245b1a2be3e10c78a82cbee11931811ac2d0986cd8a281e63" name="gga959b2a203b3b1916245b1a2be3e10c78a82cbee11931811ac2d0986cd8a281e63"></a>RCC_CLOCK_3V3_168MHZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga959b2a203b3b1916245b1a2be3e10c78a6f8400435f58c9664be6997d639369bd" name="gga959b2a203b3b1916245b1a2be3e10c78a6f8400435f58c9664be6997d639369bd"></a>RCC_CLOCK_3V3_180MHZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga959b2a203b3b1916245b1a2be3e10c78a73499fc80bea7fbb80861c15f78ffe24" name="gga959b2a203b3b1916245b1a2be3e10c78a73499fc80bea7fbb80861c15f78ffe24"></a>RCC_CLOCK_3V3_END&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00797">797</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga68c2b48bd51903ccf423c86458194354" name="ga68c2b48bd51903ccf423c86458194354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68c2b48bd51903ccf423c86458194354">&#9670;&nbsp;</a></span>rcc_osc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013" name="gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013"></a>RCC_PLL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354a20c3a12d556c709cb94fa89c1db91cad" name="gga68c2b48bd51903ccf423c86458194354a20c3a12d556c709cb94fa89c1db91cad"></a>RCC_PLLSAI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354a311479aecd131b3eb38411d68b796dbc" name="gga68c2b48bd51903ccf423c86458194354a311479aecd131b3eb38411d68b796dbc"></a>RCC_PLLI2S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4" name="gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4"></a>RCC_HSE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc" name="gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc"></a>RCC_HSI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4" name="gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4"></a>RCC_LSE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782" name="gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782"></a>RCC_LSI&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00828">828</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga54c7db24941f636ee238833c481ada48" name="ga54c7db24941f636ee238833c481ada48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54c7db24941f636ee238833c481ada48">&#9670;&nbsp;</a></span>rcc_periph_clken</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680" name="gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680"></a>RCC_GPIOA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c" name="gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c"></a>RCC_GPIOB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea" name="gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea"></a>RCC_GPIOC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e" name="gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e"></a>RCC_GPIOD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aecccb0767e9ec411349051aa5f055779" name="gga54c7db24941f636ee238833c481ada48aecccb0767e9ec411349051aa5f055779"></a>RCC_GPIOE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4" name="gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4"></a>RCC_GPIOF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a5db55f45d23bd84c2e4b9a36c7cdb57e" name="gga54c7db24941f636ee238833c481ada48a5db55f45d23bd84c2e4b9a36c7cdb57e"></a>RCC_GPIOG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a600bd6f61da0eaed2c2f8fdf49fbb9c9" name="gga54c7db24941f636ee238833c481ada48a600bd6f61da0eaed2c2f8fdf49fbb9c9"></a>RCC_GPIOH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ad5300321d6d88bdc72964735a509c15d" name="gga54c7db24941f636ee238833c481ada48ad5300321d6d88bdc72964735a509c15d"></a>RCC_GPIOI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a102cef7c361f0abf6978c4f8d0dc9fdf" name="gga54c7db24941f636ee238833c481ada48a102cef7c361f0abf6978c4f8d0dc9fdf"></a>RCC_GPIOJ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a4d57a22df2e2953d15d9d6cf17452368" name="gga54c7db24941f636ee238833c481ada48a4d57a22df2e2953d15d9d6cf17452368"></a>RCC_GPIOK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346" name="gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346"></a>RCC_CRC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a5194f7b94a21887b2808bdcd384b038b" name="gga54c7db24941f636ee238833c481ada48a5194f7b94a21887b2808bdcd384b038b"></a>RCC_BKPSRAM&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a88043660d01a3602a35cbf545aa35a96" name="gga54c7db24941f636ee238833c481ada48a88043660d01a3602a35cbf545aa35a96"></a>RCC_CCMDATARAM&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ad3c1b4bd4d4910ad45903d70ce99c546" name="gga54c7db24941f636ee238833c481ada48ad3c1b4bd4d4910ad45903d70ce99c546"></a>RCC_DMA1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48af6727266dd80b08123851bd3fc641468" name="gga54c7db24941f636ee238833c481ada48af6727266dd80b08123851bd3fc641468"></a>RCC_DMA2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a7948d0a2e581ed3829007a22a145c720" name="gga54c7db24941f636ee238833c481ada48a7948d0a2e581ed3829007a22a145c720"></a>RCC_DMA2D&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ab92887f75603288e1a12139abdd36d39" name="gga54c7db24941f636ee238833c481ada48ab92887f75603288e1a12139abdd36d39"></a>RCC_ETHMAC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a9e811d3598fe9084d0ffd18cda24daae" name="gga54c7db24941f636ee238833c481ada48a9e811d3598fe9084d0ffd18cda24daae"></a>RCC_ETHMACTX&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a68cdb36631234ebcd7e04bf58e2edd3b" name="gga54c7db24941f636ee238833c481ada48a68cdb36631234ebcd7e04bf58e2edd3b"></a>RCC_ETHMACRX&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a24efe51eb79b6d291437e544459596ad" name="gga54c7db24941f636ee238833c481ada48a24efe51eb79b6d291437e544459596ad"></a>RCC_ETHMACPTP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a6c6458877da3ba2eef3bd113a1c78d60" name="gga54c7db24941f636ee238833c481ada48a6c6458877da3ba2eef3bd113a1c78d60"></a>RCC_OTGHS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a6c40059b74eb6d08c722df3970638048" name="gga54c7db24941f636ee238833c481ada48a6c40059b74eb6d08c722df3970638048"></a>RCC_OTGHSULPI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a8ae458222698f97c16306df50d869ae3" name="gga54c7db24941f636ee238833c481ada48a8ae458222698f97c16306df50d869ae3"></a>RCC_DCMI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48acc1ab87e7d754e08a626abd140fabb80" name="gga54c7db24941f636ee238833c481ada48acc1ab87e7d754e08a626abd140fabb80"></a>RCC_CRYP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ab2521184db7cab118e4de674bcaac36c" name="gga54c7db24941f636ee238833c481ada48ab2521184db7cab118e4de674bcaac36c"></a>RCC_HASH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a0e7b5144f7905772665cf133f501ac4d" name="gga54c7db24941f636ee238833c481ada48a0e7b5144f7905772665cf133f501ac4d"></a>RCC_RNG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48af11d38142f46991ffecaa2ca735778b0" name="gga54c7db24941f636ee238833c481ada48af11d38142f46991ffecaa2ca735778b0"></a>RCC_OTGFS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a14682a077f8b751228b73025036856b0" name="gga54c7db24941f636ee238833c481ada48a14682a077f8b751228b73025036856b0"></a>RCC_FSMC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a1097a9074953e5aa6d9f43c0d1b0b940" name="gga54c7db24941f636ee238833c481ada48a1097a9074953e5aa6d9f43c0d1b0b940"></a>RCC_FMC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48acb22bbee1c87a8409a64cb2b94b3df4c" name="gga54c7db24941f636ee238833c481ada48acb22bbee1c87a8409a64cb2b94b3df4c"></a>RCC_QUADSPI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6" name="gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6"></a>RCC_TIM2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf" name="gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf"></a>RCC_TIM3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a7605ac255d1f7e3fd0c21907b17bba66" name="gga54c7db24941f636ee238833c481ada48a7605ac255d1f7e3fd0c21907b17bba66"></a>RCC_TIM4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aac4c56a3d869baf25b0434beed0e9ff5" name="gga54c7db24941f636ee238833c481ada48aac4c56a3d869baf25b0434beed0e9ff5"></a>RCC_TIM5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69" name="gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69"></a>RCC_TIM6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48abeacc0ceea5fc0c26b7b44d0f7a0ddcb" name="gga54c7db24941f636ee238833c481ada48abeacc0ceea5fc0c26b7b44d0f7a0ddcb"></a>RCC_TIM7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aa6a4aed50fc2fb9a4ecd4a6dc655652d" name="gga54c7db24941f636ee238833c481ada48aa6a4aed50fc2fb9a4ecd4a6dc655652d"></a>RCC_TIM12&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a7e33c22a28dde91ac18e1df1b2c3e097" name="gga54c7db24941f636ee238833c481ada48a7e33c22a28dde91ac18e1df1b2c3e097"></a>RCC_TIM13&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a6ba31ae3057d17367fd3db48eea02709" name="gga54c7db24941f636ee238833c481ada48a6ba31ae3057d17367fd3db48eea02709"></a>RCC_TIM14&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a1965878d5b5e1b68e85a92ad2da94514" name="gga54c7db24941f636ee238833c481ada48a1965878d5b5e1b68e85a92ad2da94514"></a>RCC_WWDG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c" name="gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c"></a>RCC_SPI2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ad70ccc847d7804abe857efa22e0ab952" name="gga54c7db24941f636ee238833c481ada48ad70ccc847d7804abe857efa22e0ab952"></a>RCC_SPI3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b" name="gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b"></a>RCC_USART2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aaa823140b93403c8dd3395bc5b510155" name="gga54c7db24941f636ee238833c481ada48aaa823140b93403c8dd3395bc5b510155"></a>RCC_USART3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48acddaf98763a8dc6edf0b69c983becfd7" name="gga54c7db24941f636ee238833c481ada48acddaf98763a8dc6edf0b69c983becfd7"></a>RCC_UART4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a0d7a994107ab9af33f9bdbda74ec4685" name="gga54c7db24941f636ee238833c481ada48a0d7a994107ab9af33f9bdbda74ec4685"></a>RCC_UART5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0" name="gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0"></a>RCC_I2C1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a" name="gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a"></a>RCC_I2C2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aead627335ffc92260faac70ef409eff7" name="gga54c7db24941f636ee238833c481ada48aead627335ffc92260faac70ef409eff7"></a>RCC_I2C3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a61b240aefa01d614e06844f5b5943dc9" name="gga54c7db24941f636ee238833c481ada48a61b240aefa01d614e06844f5b5943dc9"></a>RCC_CAN1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a29d2eb8498d986928d42dd05ca0eefbc" name="gga54c7db24941f636ee238833c481ada48a29d2eb8498d986928d42dd05ca0eefbc"></a>RCC_CAN2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b" name="gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b"></a>RCC_PWR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48adbda7bdfe6f47cc2b36f5ea78d9b56d4" name="gga54c7db24941f636ee238833c481ada48adbda7bdfe6f47cc2b36f5ea78d9b56d4"></a>RCC_DAC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ab404d28f5b889694df6aacd5c5ee204b" name="gga54c7db24941f636ee238833c481ada48ab404d28f5b889694df6aacd5c5ee204b"></a>RCC_UART7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a5fb27d0de93457d4122fe19807a8c822" name="gga54c7db24941f636ee238833c481ada48a5fb27d0de93457d4122fe19807a8c822"></a>RCC_UART8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e" name="gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e"></a>RCC_TIM1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a04b8e39ee8c4a6c9e662349b1b45f0b4" name="gga54c7db24941f636ee238833c481ada48a04b8e39ee8c4a6c9e662349b1b45f0b4"></a>RCC_TIM8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8" name="gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8"></a>RCC_USART1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48af5e7cede1d1b7c4b6897b58cf3d7f516" name="gga54c7db24941f636ee238833c481ada48af5e7cede1d1b7c4b6897b58cf3d7f516"></a>RCC_USART6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a81b9534841bd60ff16455a28481d7a14" name="gga54c7db24941f636ee238833c481ada48a81b9534841bd60ff16455a28481d7a14"></a>RCC_ADC1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a777ad0506337d6e993f2806a9c6e6e67" name="gga54c7db24941f636ee238833c481ada48a777ad0506337d6e993f2806a9c6e6e67"></a>RCC_ADC2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aa6241e9482735ceb39aac86fcf16181a" name="gga54c7db24941f636ee238833c481ada48aa6241e9482735ceb39aac86fcf16181a"></a>RCC_ADC3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a1df9684e164cf1ce919d187c0dde60d3" name="gga54c7db24941f636ee238833c481ada48a1df9684e164cf1ce919d187c0dde60d3"></a>RCC_SDIO&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953" name="gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953"></a>RCC_SPI1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48afddf8740b25aefb53a1d0e6eb668011e" name="gga54c7db24941f636ee238833c481ada48afddf8740b25aefb53a1d0e6eb668011e"></a>RCC_SPI4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ab05a237deaa9422ce07e764f7fdafe35" name="gga54c7db24941f636ee238833c481ada48ab05a237deaa9422ce07e764f7fdafe35"></a>RCC_SYSCFG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a1080e5712f2404522fd82852ea3c655a" name="gga54c7db24941f636ee238833c481ada48a1080e5712f2404522fd82852ea3c655a"></a>RCC_TIM9&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a6023464e8d05064abba394b800100198" name="gga54c7db24941f636ee238833c481ada48a6023464e8d05064abba394b800100198"></a>RCC_TIM10&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48afdfa75bcb6a2c9c90db9ec4460ebff1e" name="gga54c7db24941f636ee238833c481ada48afdfa75bcb6a2c9c90db9ec4460ebff1e"></a>RCC_TIM11&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ac05990ea49565f74e7a80c32a71b4435" name="gga54c7db24941f636ee238833c481ada48ac05990ea49565f74e7a80c32a71b4435"></a>RCC_SPI5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a3db9f01fb907e0b559c2521ce6998a5a" name="gga54c7db24941f636ee238833c481ada48a3db9f01fb907e0b559c2521ce6998a5a"></a>RCC_SPI6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48af80523a8f4cedad5f27d3a9cb417dff2" name="gga54c7db24941f636ee238833c481ada48af80523a8f4cedad5f27d3a9cb417dff2"></a>RCC_SAI1EN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a89730a93ce35289d709657865bfc47c4" name="gga54c7db24941f636ee238833c481ada48a89730a93ce35289d709657865bfc47c4"></a>RCC_LTDC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a06724cd5ab81357f22eb021faedfb490" name="gga54c7db24941f636ee238833c481ada48a06724cd5ab81357f22eb021faedfb490"></a>RCC_DSI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a423bed052627843253bef676da03c0b9" name="gga54c7db24941f636ee238833c481ada48a423bed052627843253bef676da03c0b9"></a>RCC_RTC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a44f76e63809a5df30f158bb8cbfcb4af" name="gga54c7db24941f636ee238833c481ada48a44f76e63809a5df30f158bb8cbfcb4af"></a>SCC_GPIOA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ad2438eef51dd7790d4faac2e461f61bc" name="gga54c7db24941f636ee238833c481ada48ad2438eef51dd7790d4faac2e461f61bc"></a>SCC_GPIOB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ab212b98035b8c1d7a52c66b8a8753ea7" name="gga54c7db24941f636ee238833c481ada48ab212b98035b8c1d7a52c66b8a8753ea7"></a>SCC_GPIOC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a1646b5369fa9b52ffe45deb801dffe53" name="gga54c7db24941f636ee238833c481ada48a1646b5369fa9b52ffe45deb801dffe53"></a>SCC_GPIOD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aa4f1793bd6ab343073e151f470113a98" name="gga54c7db24941f636ee238833c481ada48aa4f1793bd6ab343073e151f470113a98"></a>SCC_GPIOE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ac2f5731fc83d86f8f850c984c769ed97" name="gga54c7db24941f636ee238833c481ada48ac2f5731fc83d86f8f850c984c769ed97"></a>SCC_GPIOF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48adb087b1ddece696b0c76a7fc03e44de7" name="gga54c7db24941f636ee238833c481ada48adb087b1ddece696b0c76a7fc03e44de7"></a>SCC_GPIOG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a3869bb86c68604dc9015445cad5aa173" name="gga54c7db24941f636ee238833c481ada48a3869bb86c68604dc9015445cad5aa173"></a>SCC_GPIOH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ada9ed8e8f6ba782141fb5b68b2becf5e" name="gga54c7db24941f636ee238833c481ada48ada9ed8e8f6ba782141fb5b68b2becf5e"></a>SCC_GPIOI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a6db1e5291f26eac23359ac9dae6d950c" name="gga54c7db24941f636ee238833c481ada48a6db1e5291f26eac23359ac9dae6d950c"></a>SCC_GPIOJ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ae33b8aad16ccb33ebba1d1eaa6f855f5" name="gga54c7db24941f636ee238833c481ada48ae33b8aad16ccb33ebba1d1eaa6f855f5"></a>SCC_GPIOK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a003dc04b6d63c5197748e8be1cb6bbac" name="gga54c7db24941f636ee238833c481ada48a003dc04b6d63c5197748e8be1cb6bbac"></a>SCC_CRC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48acbb86aa2208e00f4b34db13da88167b6" name="gga54c7db24941f636ee238833c481ada48acbb86aa2208e00f4b34db13da88167b6"></a>SCC_FLTIF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a2f9e584db71db7919b342d4a0a5baee4" name="gga54c7db24941f636ee238833c481ada48a2f9e584db71db7919b342d4a0a5baee4"></a>SCC_SRAM1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a875c8c688efc053d1af23b0d18361549" name="gga54c7db24941f636ee238833c481ada48a875c8c688efc053d1af23b0d18361549"></a>SCC_SRAM2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48af2dc01d1cc12072971a5acd68b3bb8eb" name="gga54c7db24941f636ee238833c481ada48af2dc01d1cc12072971a5acd68b3bb8eb"></a>SCC_BKPSRAM&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a4187fde39371f182f99588795d202804" name="gga54c7db24941f636ee238833c481ada48a4187fde39371f182f99588795d202804"></a>SCC_SRAM3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a8f015b95be3982442962991d31d45300" name="gga54c7db24941f636ee238833c481ada48a8f015b95be3982442962991d31d45300"></a>SCC_DMA1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a4b94fd1c9d718c69072760fc72ceb790" name="gga54c7db24941f636ee238833c481ada48a4b94fd1c9d718c69072760fc72ceb790"></a>SCC_DMA2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a5bb6eec8cdf52c30b55295d929e9c619" name="gga54c7db24941f636ee238833c481ada48a5bb6eec8cdf52c30b55295d929e9c619"></a>SCC_DMA2D&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a80d2e7b5b6ae88d3a861b4c480367dde" name="gga54c7db24941f636ee238833c481ada48a80d2e7b5b6ae88d3a861b4c480367dde"></a>SCC_ETHMAC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a25b034dbe20a169b662c468c027c887c" name="gga54c7db24941f636ee238833c481ada48a25b034dbe20a169b662c468c027c887c"></a>SCC_ETHMACTX&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a8fc78ab2492ee44bff1eecdaa56132f9" name="gga54c7db24941f636ee238833c481ada48a8fc78ab2492ee44bff1eecdaa56132f9"></a>SCC_ETHMACRX&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ac8d0f3790a3282e8bdd1ac99ce1125f5" name="gga54c7db24941f636ee238833c481ada48ac8d0f3790a3282e8bdd1ac99ce1125f5"></a>SCC_ETHMACPTP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ade973360ea1ea9dc8851dde855cb5667" name="gga54c7db24941f636ee238833c481ada48ade973360ea1ea9dc8851dde855cb5667"></a>SCC_OTGHS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48af1b6b295c8bf4a570fa75c69bd00aec1" name="gga54c7db24941f636ee238833c481ada48af1b6b295c8bf4a570fa75c69bd00aec1"></a>SCC_OTGHSULPI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a7ddfcd30bcaa601e55c8c95cedce7ee1" name="gga54c7db24941f636ee238833c481ada48a7ddfcd30bcaa601e55c8c95cedce7ee1"></a>SCC_DCMI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ae3e8fe2c2ae31522a738eff3c3513381" name="gga54c7db24941f636ee238833c481ada48ae3e8fe2c2ae31522a738eff3c3513381"></a>SCC_CRYP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48abb93f05863beaac5987e7595fa8e85fe" name="gga54c7db24941f636ee238833c481ada48abb93f05863beaac5987e7595fa8e85fe"></a>SCC_HASH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a3d951d40e19bc5d353699a820c215035" name="gga54c7db24941f636ee238833c481ada48a3d951d40e19bc5d353699a820c215035"></a>SCC_RNG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ac86fb113baec702b9ede6584a33af9f6" name="gga54c7db24941f636ee238833c481ada48ac86fb113baec702b9ede6584a33af9f6"></a>SCC_OTGFS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a5dc86dfd3bfb2830c7f8cfcd60e5674f" name="gga54c7db24941f636ee238833c481ada48a5dc86dfd3bfb2830c7f8cfcd60e5674f"></a>SCC_QSPIC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ae413c00c2fbb91c4fe1382d20ec01ac4" name="gga54c7db24941f636ee238833c481ada48ae413c00c2fbb91c4fe1382d20ec01ac4"></a>SCC_FMC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a637b0289aaf6ceff6b5b8182fdba7761" name="gga54c7db24941f636ee238833c481ada48a637b0289aaf6ceff6b5b8182fdba7761"></a>SCC_FSMC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a543ff20a83d7d01662982e52eeef8da3" name="gga54c7db24941f636ee238833c481ada48a543ff20a83d7d01662982e52eeef8da3"></a>SCC_TIM2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a5ac6aaf0ee19343577526860fcec24b8" name="gga54c7db24941f636ee238833c481ada48a5ac6aaf0ee19343577526860fcec24b8"></a>SCC_TIM3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48afe14d4998b6c9aa90c026291672027ae" name="gga54c7db24941f636ee238833c481ada48afe14d4998b6c9aa90c026291672027ae"></a>SCC_TIM4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ad1c6c7d99a00fe1f34f1ed2f5af3f150" name="gga54c7db24941f636ee238833c481ada48ad1c6c7d99a00fe1f34f1ed2f5af3f150"></a>SCC_TIM5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a4fd108426970cee3f77f2ce46ef6eaa5" name="gga54c7db24941f636ee238833c481ada48a4fd108426970cee3f77f2ce46ef6eaa5"></a>SCC_TIM6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48af5a9d04a649295d00ea046c199aef838" name="gga54c7db24941f636ee238833c481ada48af5a9d04a649295d00ea046c199aef838"></a>SCC_TIM7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a18fad5f8c626c641bb3cd205b8b5633b" name="gga54c7db24941f636ee238833c481ada48a18fad5f8c626c641bb3cd205b8b5633b"></a>SCC_TIM12&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a43dad0061f36045e1baf55b9dc1ec560" name="gga54c7db24941f636ee238833c481ada48a43dad0061f36045e1baf55b9dc1ec560"></a>SCC_TIM13&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a0237dd2bb43026e2a0ea1bf9ff056f32" name="gga54c7db24941f636ee238833c481ada48a0237dd2bb43026e2a0ea1bf9ff056f32"></a>SCC_TIM14&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a712347ca1f509fa432626e85f9d2e378" name="gga54c7db24941f636ee238833c481ada48a712347ca1f509fa432626e85f9d2e378"></a>SCC_WWDG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a1ab247d0e80dc6d1722de84c086353f3" name="gga54c7db24941f636ee238833c481ada48a1ab247d0e80dc6d1722de84c086353f3"></a>SCC_SPI2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a0b0b503b8ee607e21a92fc1edcfdd8cd" name="gga54c7db24941f636ee238833c481ada48a0b0b503b8ee607e21a92fc1edcfdd8cd"></a>SCC_SPI3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a69135288a08516c9d69798266b3dfebc" name="gga54c7db24941f636ee238833c481ada48a69135288a08516c9d69798266b3dfebc"></a>SCC_USART2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a6cb7ae3e16c891c789095c17603dc4fb" name="gga54c7db24941f636ee238833c481ada48a6cb7ae3e16c891c789095c17603dc4fb"></a>SCC_USART3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a27200fdd011075f80ec18eac21d811a4" name="gga54c7db24941f636ee238833c481ada48a27200fdd011075f80ec18eac21d811a4"></a>SCC_UART4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48af2fdcaa5d35ac4f63fc12563ec64665d" name="gga54c7db24941f636ee238833c481ada48af2fdcaa5d35ac4f63fc12563ec64665d"></a>SCC_UART5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aac1edecb6b1268334dd61d0be70eb8b5" name="gga54c7db24941f636ee238833c481ada48aac1edecb6b1268334dd61d0be70eb8b5"></a>SCC_I2C1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a6e133432144b494871b9fc7434a91214" name="gga54c7db24941f636ee238833c481ada48a6e133432144b494871b9fc7434a91214"></a>SCC_I2C2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ad1c9598c70b899240aa22be7b66e4765" name="gga54c7db24941f636ee238833c481ada48ad1c9598c70b899240aa22be7b66e4765"></a>SCC_I2C3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ace6a0c67861a7f9063364e3c23996b7c" name="gga54c7db24941f636ee238833c481ada48ace6a0c67861a7f9063364e3c23996b7c"></a>SCC_CAN1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a153e0401eaf1a3dcc88149e5c40aa439" name="gga54c7db24941f636ee238833c481ada48a153e0401eaf1a3dcc88149e5c40aa439"></a>SCC_CAN2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a7158c31ab3a6324ff0e6173e2f359633" name="gga54c7db24941f636ee238833c481ada48a7158c31ab3a6324ff0e6173e2f359633"></a>SCC_PWR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a805d3dfb999f8d4523ce9c333f9013ca" name="gga54c7db24941f636ee238833c481ada48a805d3dfb999f8d4523ce9c333f9013ca"></a>SCC_DAC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aeecfc516a3a6732cc6f05d38d66b9cfb" name="gga54c7db24941f636ee238833c481ada48aeecfc516a3a6732cc6f05d38d66b9cfb"></a>SCC_UART7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a6f34bc547c3256a967ece661e1cedc6c" name="gga54c7db24941f636ee238833c481ada48a6f34bc547c3256a967ece661e1cedc6c"></a>SCC_UART8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a1a65c0e1c9f4b3012a9f8318984d0773" name="gga54c7db24941f636ee238833c481ada48a1a65c0e1c9f4b3012a9f8318984d0773"></a>SCC_TIM1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a0ac71d3d70e0011954c1daef16de3ebb" name="gga54c7db24941f636ee238833c481ada48a0ac71d3d70e0011954c1daef16de3ebb"></a>SCC_TIM8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aa7e9971e52b96e141dea9897359f35a1" name="gga54c7db24941f636ee238833c481ada48aa7e9971e52b96e141dea9897359f35a1"></a>SCC_USART1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a4ee4da60c1d3d276dca4b7cba60af293" name="gga54c7db24941f636ee238833c481ada48a4ee4da60c1d3d276dca4b7cba60af293"></a>SCC_USART6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a5000d6ca5e3b40a5865485dd8dac5ab8" name="gga54c7db24941f636ee238833c481ada48a5000d6ca5e3b40a5865485dd8dac5ab8"></a>SCC_ADC1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a4a7f1d947ae8309257ee0209274e9823" name="gga54c7db24941f636ee238833c481ada48a4a7f1d947ae8309257ee0209274e9823"></a>SCC_ADC2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a93737b3224bb84014525b84df996faa8" name="gga54c7db24941f636ee238833c481ada48a93737b3224bb84014525b84df996faa8"></a>SCC_ADC3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ae4db14af9507c0c043cbdaedc5ee0946" name="gga54c7db24941f636ee238833c481ada48ae4db14af9507c0c043cbdaedc5ee0946"></a>SCC_SDIO&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a8a414df68a0855d84002160911dd77c7" name="gga54c7db24941f636ee238833c481ada48a8a414df68a0855d84002160911dd77c7"></a>SCC_SPI1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a9884c4f5fc4efcd15bbef3d9ca741efe" name="gga54c7db24941f636ee238833c481ada48a9884c4f5fc4efcd15bbef3d9ca741efe"></a>SCC_SPI4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a731211895615288193d2a38cc4628f2d" name="gga54c7db24941f636ee238833c481ada48a731211895615288193d2a38cc4628f2d"></a>SCC_SYSCFG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a5bd6d6787a1015d61b72678a48d9e0fc" name="gga54c7db24941f636ee238833c481ada48a5bd6d6787a1015d61b72678a48d9e0fc"></a>SCC_TIM9&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48afe8ea73b7ebefab0e0c3261713cef4fd" name="gga54c7db24941f636ee238833c481ada48afe8ea73b7ebefab0e0c3261713cef4fd"></a>SCC_TIM10&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a0f33a32a18a251d545b12759aaa73deb" name="gga54c7db24941f636ee238833c481ada48a0f33a32a18a251d545b12759aaa73deb"></a>SCC_TIM11&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ab46ed777591b18dd8bcc757a3a97b832" name="gga54c7db24941f636ee238833c481ada48ab46ed777591b18dd8bcc757a3a97b832"></a>SCC_SPI5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a261150677f60d15d733ac404f27bbdd3" name="gga54c7db24941f636ee238833c481ada48a261150677f60d15d733ac404f27bbdd3"></a>SCC_SPI6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aeead3bc74fce0b0780a4303cc0a3af53" name="gga54c7db24941f636ee238833c481ada48aeead3bc74fce0b0780a4303cc0a3af53"></a>SCC_SAI1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a9b52400909b60af835f6f88c3eec4ed4" name="gga54c7db24941f636ee238833c481ada48a9b52400909b60af835f6f88c3eec4ed4"></a>SCC_LTDC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a41570a3ede1ac0d283021dd444b496b2" name="gga54c7db24941f636ee238833c481ada48a41570a3ede1ac0d283021dd444b496b2"></a>SCC_DSI&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00840">840</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga4bd6185a4613aaa3ee5447c3d86ba718" name="ga4bd6185a4613aaa3ee5447c3d86ba718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bd6185a4613aaa3ee5447c3d86ba718">&#9670;&nbsp;</a></span>rcc_periph_rst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5" name="gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5"></a>RST_GPIOA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26" name="gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26"></a>RST_GPIOB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208" name="gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208"></a>RST_GPIOC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e" name="gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e"></a>RST_GPIOD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b" name="gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b"></a>RST_GPIOE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb" name="gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb"></a>RST_GPIOF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a3f01ba2712eceec7b7dca34c9e261a4d" name="gga4bd6185a4613aaa3ee5447c3d86ba718a3f01ba2712eceec7b7dca34c9e261a4d"></a>RST_GPIOG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a6ba93e7e1205c455bba73cf82e682698" name="gga4bd6185a4613aaa3ee5447c3d86ba718a6ba93e7e1205c455bba73cf82e682698"></a>RST_GPIOH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a3ac41370f8917547e81e87fd707952d2" name="gga4bd6185a4613aaa3ee5447c3d86ba718a3ac41370f8917547e81e87fd707952d2"></a>RST_GPIOI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718aa5bcc282aaa14f07ec8b39a3206df0c7" name="gga4bd6185a4613aaa3ee5447c3d86ba718aa5bcc282aaa14f07ec8b39a3206df0c7"></a>RST_GPIOJ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718aa0e870bf566810d0627577b73097ebb2" name="gga4bd6185a4613aaa3ee5447c3d86ba718aa0e870bf566810d0627577b73097ebb2"></a>RST_GPIOK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a9d098f089cf059602501a807d6907f61" name="gga4bd6185a4613aaa3ee5447c3d86ba718a9d098f089cf059602501a807d6907f61"></a>RST_CRC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a25676006774eeb3de775e3de277a4dd2" name="gga4bd6185a4613aaa3ee5447c3d86ba718a25676006774eeb3de775e3de277a4dd2"></a>RST_DMA1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a19ebc40713ba511404321bf20eaef099" name="gga4bd6185a4613aaa3ee5447c3d86ba718a19ebc40713ba511404321bf20eaef099"></a>RST_DMA2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a50918cd0a169da4c42086c1655d844ce" name="gga4bd6185a4613aaa3ee5447c3d86ba718a50918cd0a169da4c42086c1655d844ce"></a>RST_DMA2D&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a83c81184087f13efd80f2a498d4ae275" name="gga4bd6185a4613aaa3ee5447c3d86ba718a83c81184087f13efd80f2a498d4ae275"></a>RST_ETHMAC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a3cb02114ec870b6c192caf7cf81ffead" name="gga4bd6185a4613aaa3ee5447c3d86ba718a3cb02114ec870b6c192caf7cf81ffead"></a>RST_OTGHS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a7ec459c78ec2ee10ba4c7dd7bf39fb4b" name="gga4bd6185a4613aaa3ee5447c3d86ba718a7ec459c78ec2ee10ba4c7dd7bf39fb4b"></a>RST_DCMI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a8f52a23ce98cd4198f17f19b36b81216" name="gga4bd6185a4613aaa3ee5447c3d86ba718a8f52a23ce98cd4198f17f19b36b81216"></a>RST_CRYP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ab9225a4393f7a9a20c70fd5b8a23dbbc" name="gga4bd6185a4613aaa3ee5447c3d86ba718ab9225a4393f7a9a20c70fd5b8a23dbbc"></a>RST_HASH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a5c4978b26064312e8f72d817a3d664d4" name="gga4bd6185a4613aaa3ee5447c3d86ba718a5c4978b26064312e8f72d817a3d664d4"></a>RST_RNG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718af8091fb612cbbee46d5c161e23c6c93a" name="gga4bd6185a4613aaa3ee5447c3d86ba718af8091fb612cbbee46d5c161e23c6c93a"></a>RST_OTGFS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a229227afd87763b296f367a49689288b" name="gga4bd6185a4613aaa3ee5447c3d86ba718a229227afd87763b296f367a49689288b"></a>RST_QSPI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a1dc6bc101d4b71012002f61140d93bbd" name="gga4bd6185a4613aaa3ee5447c3d86ba718a1dc6bc101d4b71012002f61140d93bbd"></a>RST_FSMC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718aed2ff72b9892160631772de6935e191a" name="gga4bd6185a4613aaa3ee5447c3d86ba718aed2ff72b9892160631772de6935e191a"></a>RST_FMC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304" name="gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304"></a>RST_TIM2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3" name="gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3"></a>RST_TIM3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718aa94b0829d2505a3d916a3b7bb8e95361" name="gga4bd6185a4613aaa3ee5447c3d86ba718aa94b0829d2505a3d916a3b7bb8e95361"></a>RST_TIM4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718aac5933e47e7e98b7096193edfe4bf08a" name="gga4bd6185a4613aaa3ee5447c3d86ba718aac5933e47e7e98b7096193edfe4bf08a"></a>RST_TIM5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a" name="gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a"></a>RST_TIM6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a95737fdc165d4b6943f9792a63457dfa" name="gga4bd6185a4613aaa3ee5447c3d86ba718a95737fdc165d4b6943f9792a63457dfa"></a>RST_TIM7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a7c9f088db1db27834777eceb0592f8f4" name="gga4bd6185a4613aaa3ee5447c3d86ba718a7c9f088db1db27834777eceb0592f8f4"></a>RST_TIM12&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a955bf101b2ffaa7c39dfad28a8e742f1" name="gga4bd6185a4613aaa3ee5447c3d86ba718a955bf101b2ffaa7c39dfad28a8e742f1"></a>RST_TIM13&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a618551caa5dd22af8f9c790284fb9247" name="gga4bd6185a4613aaa3ee5447c3d86ba718a618551caa5dd22af8f9c790284fb9247"></a>RST_TIM14&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ad38183e2f4809aa13b2c149b9158cdb1" name="gga4bd6185a4613aaa3ee5447c3d86ba718ad38183e2f4809aa13b2c149b9158cdb1"></a>RST_WWDG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe" name="gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe"></a>RST_SPI2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a8c3208aa283eea369bdb2697cbe6dff8" name="gga4bd6185a4613aaa3ee5447c3d86ba718a8c3208aa283eea369bdb2697cbe6dff8"></a>RST_SPI3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24" name="gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24"></a>RST_USART2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a909ada79d50eabe177c087ae3db578da" name="gga4bd6185a4613aaa3ee5447c3d86ba718a909ada79d50eabe177c087ae3db578da"></a>RST_USART3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a6db8b2fc3c699ae1b93d0e7e04b16265" name="gga4bd6185a4613aaa3ee5447c3d86ba718a6db8b2fc3c699ae1b93d0e7e04b16265"></a>RST_UART4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ab1495852f5070c5924815d26636035f2" name="gga4bd6185a4613aaa3ee5447c3d86ba718ab1495852f5070c5924815d26636035f2"></a>RST_UART5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae" name="gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae"></a>RST_I2C1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8" name="gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8"></a>RST_I2C2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a2c78359f0ba01c334b9a98064996bc9f" name="gga4bd6185a4613aaa3ee5447c3d86ba718a2c78359f0ba01c334b9a98064996bc9f"></a>RST_I2C3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ac69e521b2ffa74210da31d7ea0f11b75" name="gga4bd6185a4613aaa3ee5447c3d86ba718ac69e521b2ffa74210da31d7ea0f11b75"></a>RST_CAN1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a9a35b98b94389d1e5928c882b9320eab" name="gga4bd6185a4613aaa3ee5447c3d86ba718a9a35b98b94389d1e5928c882b9320eab"></a>RST_CAN2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044" name="gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044"></a>RST_PWR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a90b3f78831d25a6f6291744bc0eabd45" name="gga4bd6185a4613aaa3ee5447c3d86ba718a90b3f78831d25a6f6291744bc0eabd45"></a>RST_DAC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a62340e74b0724bdd0d4ccc8f156ac5fe" name="gga4bd6185a4613aaa3ee5447c3d86ba718a62340e74b0724bdd0d4ccc8f156ac5fe"></a>RST_UART7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718aca15b491308b832cb3cc9a6381a339b4" name="gga4bd6185a4613aaa3ee5447c3d86ba718aca15b491308b832cb3cc9a6381a339b4"></a>RST_UART8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf" name="gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf"></a>RST_TIM1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a6e18446cb73c6b9518ba4045f16e9231" name="gga4bd6185a4613aaa3ee5447c3d86ba718a6e18446cb73c6b9518ba4045f16e9231"></a>RST_TIM8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1" name="gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1"></a>RST_USART1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a366bea17b6ae5010739cf90bb8981d44" name="gga4bd6185a4613aaa3ee5447c3d86ba718a366bea17b6ae5010739cf90bb8981d44"></a>RST_USART6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a92653b0219f77f8e958a3c01020d6ba5" name="gga4bd6185a4613aaa3ee5447c3d86ba718a92653b0219f77f8e958a3c01020d6ba5"></a>RST_ADC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ad0369a71f1e7c9467a4d3d15a9db4e40" name="gga4bd6185a4613aaa3ee5447c3d86ba718ad0369a71f1e7c9467a4d3d15a9db4e40"></a>RST_SDIO&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc" name="gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc"></a>RST_SPI1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a171584ffcb262adea87b310c91eda726" name="gga4bd6185a4613aaa3ee5447c3d86ba718a171584ffcb262adea87b310c91eda726"></a>RST_SPI4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718aaff80227bb0aa65e277e8154a183c7c2" name="gga4bd6185a4613aaa3ee5447c3d86ba718aaff80227bb0aa65e277e8154a183c7c2"></a>RST_SYSCFG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a6bdfc0080866294c7abbe0a905b1c0f0" name="gga4bd6185a4613aaa3ee5447c3d86ba718a6bdfc0080866294c7abbe0a905b1c0f0"></a>RST_TIM9&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a7d8a4872c50c02f19764a20d6a649ec0" name="gga4bd6185a4613aaa3ee5447c3d86ba718a7d8a4872c50c02f19764a20d6a649ec0"></a>RST_TIM10&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718af8d64dfed0d3f86ac59970a1bca110ba" name="gga4bd6185a4613aaa3ee5447c3d86ba718af8d64dfed0d3f86ac59970a1bca110ba"></a>RST_TIM11&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a9980922265dc1b5abb47aee1bb6c6ee3" name="gga4bd6185a4613aaa3ee5447c3d86ba718a9980922265dc1b5abb47aee1bb6c6ee3"></a>RST_SPI5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a2e99fc6ba1c32a37829f641660c7d18d" name="gga4bd6185a4613aaa3ee5447c3d86ba718a2e99fc6ba1c32a37829f641660c7d18d"></a>RST_SPI6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718afac7cbf0813d9a8bf0475a105c99e7ed" name="gga4bd6185a4613aaa3ee5447c3d86ba718afac7cbf0813d9a8bf0475a105c99e7ed"></a>RST_SAI1RST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718afdee0b25d89026a8c5c1a7ea8c092e18" name="gga4bd6185a4613aaa3ee5447c3d86ba718afdee0b25d89026a8c5c1a7ea8c092e18"></a>RST_LTDC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a133e26b369ceae196b0e75db952266a4" name="gga4bd6185a4613aaa3ee5447c3d86ba718a133e26b369ceae196b0e75db952266a4"></a>RST_DSI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a64d1eb330b6a660203d67e8f96be30e9" name="gga4bd6185a4613aaa3ee5447c3d86ba718a64d1eb330b6a660203d67e8f96be30e9"></a>RST_BDCR&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l01019">1019</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga04fd1ed2bbe9564b636fe3d0b0db2a54" name="ga04fd1ed2bbe9564b636fe3d0b0db2a54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04fd1ed2bbe9564b636fe3d0b0db2a54">&#9670;&nbsp;</a></span>rcc_clock_setup_hse_3v3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_hse_3v3 </td>
          <td>(</td>
          <td class="paramtype">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> *&#160;</td>
          <td class="paramname"><em>clock</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Setup clocks with the HSE. </p>
<dl class="deprecated"><dt><b><a class="el" href="deprecated.html#_deprecated000007">Deprecated:</a></b></dt><dd>replaced by rcc_clock_setup_pll as a drop in replacement. </dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL.">rcc_clock_setup_pll</a> which supports HSI as well as HSE, using the same clock structures. </dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00869">869</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="rcc_8c_source.html#l00789">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga04fd1ed2bbe9564b636fe3d0b0db2a54_cgraph.png" border="0" usemap="#agroup__rcc__defines_ga04fd1ed2bbe9564b636fe3d0b0db2a54_cgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga04fd1ed2bbe9564b636fe3d0b0db2a54_cgraph" id="agroup__rcc__defines_ga04fd1ed2bbe9564b636fe3d0b0db2a54_cgraph">
<area shape="rect" title="Setup clocks with the HSE." alt="" coords="5,411,192,437"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="240,411,388,437"/>
<area shape="rect" href="group__flash__file.html#gaa2eec070b11319798ae9c2854d459003" title="Disable the data cache." alt="" coords="447,5,607,32"/>
<area shape="rect" href="group__flash__file.html#gae971613fad94342cea5285e1967a5d37" title="Enable the data cache." alt="" coords="448,56,605,83"/>
<area shape="rect" href="group__flash__file.html#ga2a73f933c575f521b4cdc6559619ba9c" title="Disable the Instruction Cache." alt="" coords="449,107,605,133"/>
<area shape="rect" href="group__flash__file.html#ga9d59965c0a87a40026078799f362533f" title="Enable the Instruction Cache." alt="" coords="450,157,603,184"/>
<area shape="rect" href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2" title="Set the Number of Wait States." alt="" coords="474,208,579,235"/>
<area shape="rect" href="group__pwr__file.html#ga5c20c3e54554d82e05cf53cc02fba118" title=" " alt="" coords="455,259,599,285"/>
<area shape="rect" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20" title=" " alt="" coords="479,309,574,336"/>
<area shape="rect" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title=" " alt="" coords="480,360,573,387"/>
<area shape="rect" href="group__rcc__file.html#ga90aa2b7801b2b42debc0536d38c5b07c" title="Enable Peripheral Clock in running mode." alt="" coords="436,411,617,437"/>
<area shape="rect" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b" title=" " alt="" coords="475,461,579,488"/>
<area shape="rect" href="group__rcc__file.html#ga90ff5a0ecc1188ac3139fee7db3201bd" title="Reconfigures the main PLL for a HSE source." alt="" coords="446,512,607,539"/>
<area shape="rect" href="group__rcc__file.html#gadd7fcba59e33732e22edfb02a749993c" title="Reconfigures the main PLL for a HSI source." alt="" coords="448,563,605,589"/>
<area shape="rect" href="group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1" title=" " alt="" coords="471,613,583,640"/>
<area shape="rect" href="group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd" title=" " alt="" coords="471,664,583,691"/>
<area shape="rect" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36" title=" " alt="" coords="443,715,610,741"/>
<area shape="rect" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="Wait for Oscillator Ready." alt="" coords="439,765,614,792"/>
<area shape="rect" href="group__rcc__file.html#gaa768e6d3787b02f6dc93c8392b879ef7" title=" " alt="" coords="452,817,601,858"/>
<area shape="rect" href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52" title="Is the given oscillator ready?" alt="" coords="665,765,797,792"/>
</map>
</div>

</div>
</div>
<a id="ga4bbf49936af50688a96ec4f309f710c6" name="ga4bbf49936af50688a96ec4f309f710c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bbf49936af50688a96ec4f309f710c6">&#9670;&nbsp;</a></span>rcc_clock_setup_pll()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_pll </td>
          <td>(</td>
          <td class="paramtype">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> *&#160;</td>
          <td class="paramname"><em>clock</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Setup clocks to run from PLL. </p>
<p >The arguments provide the pll source, multipliers, dividers, all that's needed to establish a system clock.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clock</td><td>clock information structure. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00789">789</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f4_2rcc_8h_source.html#l00817">rcc_clock_scale::ahb_frequency</a>, <a class="el" href="f4_2rcc_8h_source.html#l00818">rcc_clock_scale::apb1_frequency</a>, <a class="el" href="f4_2rcc_8h_source.html#l00819">rcc_clock_scale::apb2_frequency</a>, <a class="el" href="flash__common__idcache_8h_source.html#l00031">FLASH_ACR_DCEN</a>, <a class="el" href="flash__common__idcache_8h_source.html#l00032">FLASH_ACR_ICEN</a>, <a class="el" href="f4_2rcc_8h_source.html#l00812">rcc_clock_scale::flash_config</a>, <a class="el" href="flash__common__idcache_8c_source.html#l00032">flash_dcache_disable()</a>, <a class="el" href="flash__common__idcache_8c_source.html#l00027">flash_dcache_enable()</a>, <a class="el" href="flash__common__idcache_8c_source.html#l00042">flash_icache_disable()</a>, <a class="el" href="flash__common__idcache_8c_source.html#l00037">flash_icache_enable()</a>, <a class="el" href="flash__common__all_8c_source.html#l00036">flash_set_ws()</a>, <a class="el" href="f4_2rcc_8h_source.html#l00813">rcc_clock_scale::hpre</a>, <a class="el" href="f4_2rcc_8h_source.html#l00811">rcc_clock_scale::pll_source</a>, <a class="el" href="f4_2rcc_8h_source.html#l00806">rcc_clock_scale::pllm</a>, <a class="el" href="f4_2rcc_8h_source.html#l00807">rcc_clock_scale::plln</a>, <a class="el" href="f4_2rcc_8h_source.html#l00808">rcc_clock_scale::pllp</a>, <a class="el" href="f4_2rcc_8h_source.html#l00809">rcc_clock_scale::pllq</a>, <a class="el" href="f4_2rcc_8h_source.html#l00810">rcc_clock_scale::pllr</a>, <a class="el" href="f4_2rcc_8h_source.html#l00814">rcc_clock_scale::ppre1</a>, <a class="el" href="f4_2rcc_8h_source.html#l00815">rcc_clock_scale::ppre2</a>, <a class="el" href="pwr_8c_source.html#l00041">pwr_set_vos_scale()</a>, <a class="el" href="rcc_8c_source.html#l00048">rcc_ahb_frequency</a>, <a class="el" href="rcc_8c_source.html#l00049">rcc_apb1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00050">rcc_apb2_frequency</a>, <a class="el" href="f4_2rcc_8h_source.html#l00190">RCC_CFGR_PLLSRC_HSE_CLK</a>, <a class="el" href="f4_2rcc_8h_source.html#l00248">RCC_CFGR_SW_HSI</a>, <a class="el" href="f4_2rcc_8h_source.html#l00250">RCC_CFGR_SW_PLL</a>, <a class="el" href="f4_2rcc_8h_source.html#l00832">RCC_HSE</a>, <a class="el" href="f4_2rcc_8h_source.html#l00833">RCC_HSI</a>, <a class="el" href="rcc_8c_source.html#l00588">rcc_osc_off()</a>, <a class="el" href="rcc_8c_source.html#l00561">rcc_osc_on()</a>, <a class="el" href="rcc__common__all_8c_source.html#l00127">rcc_periph_clock_enable()</a>, <a class="el" href="f4_2rcc_8h_source.html#l00829">RCC_PLL</a>, <a class="el" href="f4_2rcc_8h_source.html#l00900">RCC_PWR</a>, <a class="el" href="rcc_8c_source.html#l00709">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00760">rcc_set_main_pll_hse()</a>, <a class="el" href="rcc_8c_source.html#l00736">rcc_set_main_pll_hsi()</a>, <a class="el" href="rcc_8c_source.html#l00700">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00691">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00673">rcc_set_sysclk_source()</a>, <a class="el" href="rcc_8c_source.html#l00535">rcc_wait_for_osc_ready()</a>, <a class="el" href="rcc_8c_source.html#l00540">rcc_wait_for_sysclk_status()</a>, and <a class="el" href="f4_2rcc_8h_source.html#l00816">rcc_clock_scale::voltage_scale</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00869">rcc_clock_setup_hse_3v3()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga4bbf49936af50688a96ec4f309f710c6_cgraph.png" border="0" usemap="#agroup__rcc__defines_ga4bbf49936af50688a96ec4f309f710c6_cgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga4bbf49936af50688a96ec4f309f710c6_cgraph" id="agroup__rcc__defines_ga4bbf49936af50688a96ec4f309f710c6_cgraph">
<area shape="rect" title="Setup clocks to run from PLL." alt="" coords="5,411,153,437"/>
<area shape="rect" href="group__flash__file.html#gaa2eec070b11319798ae9c2854d459003" title="Disable the data cache." alt="" coords="212,5,372,32"/>
<area shape="rect" href="group__flash__file.html#gae971613fad94342cea5285e1967a5d37" title="Enable the data cache." alt="" coords="213,56,371,83"/>
<area shape="rect" href="group__flash__file.html#ga2a73f933c575f521b4cdc6559619ba9c" title="Disable the Instruction Cache." alt="" coords="214,107,370,133"/>
<area shape="rect" href="group__flash__file.html#ga9d59965c0a87a40026078799f362533f" title="Enable the Instruction Cache." alt="" coords="215,157,369,184"/>
<area shape="rect" href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2" title="Set the Number of Wait States." alt="" coords="239,208,345,235"/>
<area shape="rect" href="group__pwr__file.html#ga5c20c3e54554d82e05cf53cc02fba118" title=" " alt="" coords="220,259,364,285"/>
<area shape="rect" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20" title=" " alt="" coords="245,309,339,336"/>
<area shape="rect" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title=" " alt="" coords="245,360,339,387"/>
<area shape="rect" href="group__rcc__file.html#ga90aa2b7801b2b42debc0536d38c5b07c" title="Enable Peripheral Clock in running mode." alt="" coords="201,411,383,437"/>
<area shape="rect" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b" title=" " alt="" coords="240,461,344,488"/>
<area shape="rect" href="group__rcc__file.html#ga90ff5a0ecc1188ac3139fee7db3201bd" title="Reconfigures the main PLL for a HSE source." alt="" coords="211,512,373,539"/>
<area shape="rect" href="group__rcc__file.html#gadd7fcba59e33732e22edfb02a749993c" title="Reconfigures the main PLL for a HSI source." alt="" coords="213,563,371,589"/>
<area shape="rect" href="group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1" title=" " alt="" coords="236,613,348,640"/>
<area shape="rect" href="group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd" title=" " alt="" coords="236,664,348,691"/>
<area shape="rect" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36" title=" " alt="" coords="209,715,375,741"/>
<area shape="rect" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="Wait for Oscillator Ready." alt="" coords="205,765,379,792"/>
<area shape="rect" href="group__rcc__file.html#gaa768e6d3787b02f6dc93c8392b879ef7" title=" " alt="" coords="217,817,367,858"/>
<area shape="rect" href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52" title="Is the given oscillator ready?" alt="" coords="431,765,563,792"/>
</map>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga4bbf49936af50688a96ec4f309f710c6_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga4bbf49936af50688a96ec4f309f710c6_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga4bbf49936af50688a96ec4f309f710c6_icgraph" id="agroup__rcc__defines_ga4bbf49936af50688a96ec4f309f710c6_icgraph">
<area shape="rect" title="Setup clocks to run from PLL." alt="" coords="240,5,388,32"/>
<area shape="rect" href="group__rcc__file.html#ga04fd1ed2bbe9564b636fe3d0b0db2a54" title="Setup clocks with the HSE." alt="" coords="5,5,192,32"/>
</map>
</div>

</div>
</div>
<a id="ga2297cce07d5113023bf8eff03fc62c66" name="ga2297cce07d5113023bf8eff03fc62c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2297cce07d5113023bf8eff03fc62c66">&#9670;&nbsp;</a></span>rcc_css_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00620">620</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f4_2rcc_8h_source.html#l00055">RCC_CR</a>.</p>

</div>
</div>
<a id="gaddb943f9f25dc2df52890c90d468f373" name="gaddb943f9f25dc2df52890c90d468f373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddb943f9f25dc2df52890c90d468f373">&#9670;&nbsp;</a></span>rcc_css_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00615">615</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f4_2rcc_8h_source.html#l00055">RCC_CR</a>, and <a class="el" href="f4_2rcc_8h_source.html#l00131">RCC_CR_CSSON</a>.</p>

</div>
</div>
<a id="gab1b45443e00d0774628de632257ba9f4" name="gab1b45443e00d0774628de632257ba9f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1b45443e00d0774628de632257ba9f4">&#9670;&nbsp;</a></span>rcc_css_int_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_int_clear </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00504">504</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f4_2rcc_8h_source.html#l00061">RCC_CIR</a>, and <a class="el" href="f4_2rcc_8h_source.html#l00280">RCC_CIR_CSSC</a>.</p>

</div>
</div>
<a id="ga0d3d34d807e0934127960914833a1b4d" name="ga0d3d34d807e0934127960914833a1b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d3d34d807e0934127960914833a1b4d">&#9670;&nbsp;</a></span>rcc_css_int_flag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int rcc_css_int_flag </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00509">509</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f4_2rcc_8h_source.html#l00061">RCC_CIR</a>, and <a class="el" href="f4_2rcc_8h_source.html#l00301">RCC_CIR_CSSF</a>.</p>

</div>
</div>
<a id="gafbb1afb9546f939744d71f4bd6f537bf" name="gafbb1afb9546f939744d71f4bd6f537bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbb1afb9546f939744d71f4bd6f537bf">&#9670;&nbsp;</a></span>rcc_get_div_from_hpre()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t rcc_get_div_from_hpre </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>div_val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This will return the divisor 1/2/4/8/16/64/128/256/512 which is set as a 4-bit value, typically used for hpre and other prescalers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">div_val</td><td>Masked and shifted divider value from register (e.g. RCC_CFGR) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00260">260</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="ga92fb456350d70bbc116063113995b2eb" name="ga92fb456350d70bbc116063113995b2eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92fb456350d70bbc116063113995b2eb">&#9670;&nbsp;</a></span>rcc_get_i2c_clk_freq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_get_i2c_clk_freq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>i2c</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the peripheral clock speed for the I2C device at base specified. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">i2c</td><td>Base address of I2C to get clock frequency for. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00910">910</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="rcc_8c_source.html#l00049">rcc_apb1_frequency</a>.</p>

</div>
</div>
<a id="ga2c23129221ec9e76e0d873215b1c7b57" name="ga2c23129221ec9e76e0d873215b1c7b57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c23129221ec9e76e0d873215b1c7b57">&#9670;&nbsp;</a></span>rcc_get_spi_clk_freq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_get_spi_clk_freq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the peripheral clock speed for the SPI device at base specified. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">spi</td><td>Base address of SPI device to get clock frequency for (e.g. SPI1_BASE). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00919">919</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="rcc_8c_source.html#l00049">rcc_apb1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00050">rcc_apb2_frequency</a>, <a class="el" href="stm32_2f4_2memorymap_8h_source.html#l00053">SPI2_BASE</a>, and <a class="el" href="stm32_2f4_2memorymap_8h_source.html#l00054">SPI3_BASE</a>.</p>

</div>
</div>
<a id="ga31e9d235ff78a3228bbf5e8b6a2de212" name="ga31e9d235ff78a3228bbf5e8b6a2de212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31e9d235ff78a3228bbf5e8b6a2de212">&#9670;&nbsp;</a></span>rcc_get_timer_clk_freq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_get_timer_clk_freq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the peripheral clock speed for the Timer at base specified. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">timer</td><td>Base address of TIM to get clock frequency for. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00892">892</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f4_2rcc_8h_source.html#l00814">rcc_clock_scale::ppre1</a>, <a class="el" href="f4_2rcc_8h_source.html#l00815">rcc_clock_scale::ppre2</a>, <a class="el" href="rcc_8c_source.html#l00049">rcc_apb1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00050">rcc_apb2_frequency</a>, <a class="el" href="f4_2rcc_8h_source.html#l00059">RCC_CFGR</a>, <a class="el" href="f4_2rcc_8h_source.html#l00212">RCC_CFGR_PPRE1_MASK</a>, <a class="el" href="f4_2rcc_8h_source.html#l00211">RCC_CFGR_PPRE1_SHIFT</a>, <a class="el" href="f4_2rcc_8h_source.html#l00210">RCC_CFGR_PPRE2_MASK</a>, <a class="el" href="f4_2rcc_8h_source.html#l00209">RCC_CFGR_PPRE2_SHIFT</a>, <a class="el" href="f4_2rcc_8h_source.html#l00258">RCC_CFGR_PPRE_DIV_NONE</a>, <a class="el" href="stm32_2f4_2memorymap_8h_source.html#l00047">TIM14_BASE</a>, and <a class="el" href="stm32_2f4_2memorymap_8h_source.html#l00039">TIM2_BASE</a>.</p>

</div>
</div>
<a id="ga3cfb3913707f5712833346ea2e6d4ba2" name="ga3cfb3913707f5712833346ea2e6d4ba2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cfb3913707f5712833346ea2e6d4ba2">&#9670;&nbsp;</a></span>rcc_get_usart_clk_freq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_get_usart_clk_freq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>usart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the peripheral clock speed for the USART at base specified. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">usart</td><td>Base address of USART to get clock frequency for. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00878">878</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="rcc_8c_source.html#l00049">rcc_apb1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00050">rcc_apb2_frequency</a>, <a class="el" href="stm32_2f4_2memorymap_8h_source.html#l00077">USART1_BASE</a>, and <a class="el" href="stm32_2f4_2memorymap_8h_source.html#l00078">USART6_BASE</a>.</p>

<p class="reference">Referenced by <a class="el" href="usart__common__all_8c_source.html#l00053">usart_set_baudrate()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga3cfb3913707f5712833346ea2e6d4ba2_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga3cfb3913707f5712833346ea2e6d4ba2_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga3cfb3913707f5712833346ea2e6d4ba2_icgraph" id="agroup__rcc__defines_ga3cfb3913707f5712833346ea2e6d4ba2_icgraph">
<area shape="rect" title="Get the peripheral clock speed for the USART at base specified." alt="" coords="200,5,368,32"/>
<area shape="rect" href="group__usart__file.html#ga848295ffaf99550cf92d77dbcf15d416" title="USART Set Baudrate." alt="" coords="5,5,152,32"/>
</map>
</div>

</div>
</div>
<a id="ga2706213ae449214826f797ac93c51d52" name="ga2706213ae449214826f797ac93c51d52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2706213ae449214826f797ac93c51d52">&#9670;&nbsp;</a></span>rcc_is_osc_ready()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool rcc_is_osc_ready </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is the given oscillator ready? </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if the hardware indicates the oscillator is ready. </dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00514">514</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f4_2rcc_8h_source.html#l00102">RCC_BDCR</a>, <a class="el" href="f4_2rcc_8h_source.html#l00662">RCC_BDCR_LSERDY</a>, <a class="el" href="f4_2rcc_8h_source.html#l00055">RCC_CR</a>, <a class="el" href="f4_2rcc_8h_source.html#l00133">RCC_CR_HSERDY</a>, <a class="el" href="f4_2rcc_8h_source.html#l00139">RCC_CR_HSIRDY</a>, <a class="el" href="f4_2rcc_8h_source.html#l00127">RCC_CR_PLLI2SRDY</a>, <a class="el" href="f4_2rcc_8h_source.html#l00129">RCC_CR_PLLRDY</a>, <a class="el" href="f4_2rcc_8h_source.html#l00125">RCC_CR_PLLSAIRDY</a>, <a class="el" href="f4_2rcc_8h_source.html#l00104">RCC_CSR</a>, <a class="el" href="f4_2rcc_8h_source.html#l00681">RCC_CSR_LSIRDY</a>, <a class="el" href="f4_2rcc_8h_source.html#l00832">RCC_HSE</a>, <a class="el" href="f4_2rcc_8h_source.html#l00833">RCC_HSI</a>, <a class="el" href="f4_2rcc_8h_source.html#l00834">RCC_LSE</a>, <a class="el" href="f4_2rcc_8h_source.html#l00835">RCC_LSI</a>, <a class="el" href="f4_2rcc_8h_source.html#l00829">RCC_PLL</a>, <a class="el" href="f4_2rcc_8h_source.html#l00831">RCC_PLLI2S</a>, and <a class="el" href="f4_2rcc_8h_source.html#l00830">RCC_PLLSAI</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00535">rcc_wait_for_osc_ready()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga2706213ae449214826f797ac93c51d52_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga2706213ae449214826f797ac93c51d52_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga2706213ae449214826f797ac93c51d52_icgraph" id="agroup__rcc__defines_ga2706213ae449214826f797ac93c51d52_icgraph">
<area shape="rect" title="Is the given oscillator ready?" alt="" coords="659,5,791,32"/>
<area shape="rect" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="Wait for Oscillator Ready." alt="" coords="436,5,611,32"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="240,5,388,32"/>
<area shape="rect" href="group__rcc__file.html#ga04fd1ed2bbe9564b636fe3d0b0db2a54" title="Setup clocks with the HSE." alt="" coords="5,5,192,32"/>
</map>
</div>

</div>
</div>
<a id="ga5fbe4bc4ca1447fff06e4490f655367e" name="ga5fbe4bc4ca1447fff06e4490f655367e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fbe4bc4ca1447fff06e4490f655367e">&#9670;&nbsp;</a></span>rcc_osc_bypass_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_bypass_disable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable Bypass. </p>
<p >Re-enable the internal clock (high speed and low speed clocks only). The internal clock must be disabled (see <a class="el" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a>) for this to have effect. </p><dl class="section note"><dt>Note</dt><dd>The LSE clock is in the backup domain and cannot have bypass removed until the backup domain write protection has been removed (see <a class="el" href="group__pwr__file.html#ga47f30c2ab88b0a18a2f343cf4f9c0743">pwr_disable_backup_domain_write_protect</a>) or the backup domain has been reset (see rcc_backupdomain_reset). </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID. Only HSE and LSE have effect. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00238">238</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="f4_2rcc_8h_source.html#l00102">RCC_BDCR</a>, <a class="el" href="f4_2rcc_8h_source.html#l00055">RCC_CR</a>, <a class="el" href="f4_2rcc_8h_source.html#l00104">RCC_CSR</a>, <a class="el" href="f4_2rcc_8h_source.html#l00832">RCC_HSE</a>, and <a class="el" href="f4_2rcc_8h_source.html#l00834">RCC_LSE</a>.</p>

</div>
</div>
<a id="ga3bccfeb2f4364e18997cbd88e2476270" name="ga3bccfeb2f4364e18997cbd88e2476270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bccfeb2f4364e18997cbd88e2476270">&#9670;&nbsp;</a></span>rcc_osc_bypass_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_bypass_enable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable Bypass. </p>
<p >Enable an external clock to bypass the internal clock (high speed and low speed clocks only). The external clock must be enabled (see <a class="el" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>) and the internal clock must be disabled (see <a class="el" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a>) for this to have effect. </p><dl class="section note"><dt>Note</dt><dd>The LSE clock is in the backup domain and cannot be bypassed until the backup domain write protection has been removed (see <a class="el" href="group__pwr__file.html#ga47f30c2ab88b0a18a2f343cf4f9c0743">pwr_disable_backup_domain_write_protect</a>). </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID. Only HSE and LSE have effect. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00208">208</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="f4_2rcc_8h_source.html#l00102">RCC_BDCR</a>, <a class="el" href="f4_2rcc_8h_source.html#l00661">RCC_BDCR_LSEBYP</a>, <a class="el" href="f4_2rcc_8h_source.html#l00055">RCC_CR</a>, <a class="el" href="f4_2rcc_8h_source.html#l00132">RCC_CR_HSEBYP</a>, <a class="el" href="f4_2rcc_8h_source.html#l00104">RCC_CSR</a>, <a class="el" href="f4_2rcc_8h_source.html#l00832">RCC_HSE</a>, and <a class="el" href="f4_2rcc_8h_source.html#l00834">RCC_LSE</a>.</p>

</div>
</div>
<a id="ga89d079556639549018fbd8d66cf5fc20" name="ga89d079556639549018fbd8d66cf5fc20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89d079556639549018fbd8d66cf5fc20">&#9670;&nbsp;</a></span>rcc_osc_off()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_off </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00588">588</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f4_2rcc_8h_source.html#l00102">RCC_BDCR</a>, <a class="el" href="f4_2rcc_8h_source.html#l00055">RCC_CR</a>, <a class="el" href="f4_2rcc_8h_source.html#l00104">RCC_CSR</a>, <a class="el" href="f4_2rcc_8h_source.html#l00832">RCC_HSE</a>, <a class="el" href="f4_2rcc_8h_source.html#l00833">RCC_HSI</a>, <a class="el" href="f4_2rcc_8h_source.html#l00834">RCC_LSE</a>, <a class="el" href="f4_2rcc_8h_source.html#l00835">RCC_LSI</a>, <a class="el" href="f4_2rcc_8h_source.html#l00829">RCC_PLL</a>, <a class="el" href="f4_2rcc_8h_source.html#l00831">RCC_PLLI2S</a>, and <a class="el" href="f4_2rcc_8h_source.html#l00830">RCC_PLLSAI</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00789">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga89d079556639549018fbd8d66cf5fc20_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga89d079556639549018fbd8d66cf5fc20_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga89d079556639549018fbd8d66cf5fc20_icgraph" id="agroup__rcc__defines_ga89d079556639549018fbd8d66cf5fc20_icgraph">
<area shape="rect" title=" " alt="" coords="436,5,531,32"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="240,5,388,32"/>
<area shape="rect" href="group__rcc__file.html#ga04fd1ed2bbe9564b636fe3d0b0db2a54" title="Setup clocks with the HSE." alt="" coords="5,5,192,32"/>
</map>
</div>

</div>
</div>
<a id="ga81b16ade2e5d6e024f36e3d568a9fd97" name="ga81b16ade2e5d6e024f36e3d568a9fd97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81b16ade2e5d6e024f36e3d568a9fd97">&#9670;&nbsp;</a></span>rcc_osc_on()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_on </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00561">561</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f4_2rcc_8h_source.html#l00102">RCC_BDCR</a>, <a class="el" href="f4_2rcc_8h_source.html#l00663">RCC_BDCR_LSEON</a>, <a class="el" href="f4_2rcc_8h_source.html#l00055">RCC_CR</a>, <a class="el" href="f4_2rcc_8h_source.html#l00134">RCC_CR_HSEON</a>, <a class="el" href="f4_2rcc_8h_source.html#l00140">RCC_CR_HSION</a>, <a class="el" href="f4_2rcc_8h_source.html#l00128">RCC_CR_PLLI2SON</a>, <a class="el" href="f4_2rcc_8h_source.html#l00130">RCC_CR_PLLON</a>, <a class="el" href="f4_2rcc_8h_source.html#l00126">RCC_CR_PLLSAION</a>, <a class="el" href="f4_2rcc_8h_source.html#l00104">RCC_CSR</a>, <a class="el" href="f4_2rcc_8h_source.html#l00682">RCC_CSR_LSION</a>, <a class="el" href="f4_2rcc_8h_source.html#l00832">RCC_HSE</a>, <a class="el" href="f4_2rcc_8h_source.html#l00833">RCC_HSI</a>, <a class="el" href="f4_2rcc_8h_source.html#l00834">RCC_LSE</a>, <a class="el" href="f4_2rcc_8h_source.html#l00835">RCC_LSI</a>, <a class="el" href="f4_2rcc_8h_source.html#l00829">RCC_PLL</a>, <a class="el" href="f4_2rcc_8h_source.html#l00831">RCC_PLLI2S</a>, and <a class="el" href="f4_2rcc_8h_source.html#l00830">RCC_PLLSAI</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00789">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph" id="agroup__rcc__defines_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph">
<area shape="rect" title=" " alt="" coords="436,5,529,32"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="240,5,388,32"/>
<area shape="rect" href="group__rcc__file.html#ga04fd1ed2bbe9564b636fe3d0b0db2a54" title="Setup clocks with the HSE." alt="" coords="5,5,192,32"/>
</map>
</div>

</div>
</div>
<a id="ga1c96c4bce0fe924171980aa993d2a0af" name="ga1c96c4bce0fe924171980aa993d2a0af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c96c4bce0fe924171980aa993d2a0af">&#9670;&nbsp;</a></span>rcc_osc_ready_int_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_ready_int_clear </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00402">402</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f4_2rcc_8h_source.html#l00061">RCC_CIR</a>, <a class="el" href="f4_2rcc_8h_source.html#l00286">RCC_CIR_HSERDYC</a>, <a class="el" href="f4_2rcc_8h_source.html#l00287">RCC_CIR_HSIRDYC</a>, <a class="el" href="f4_2rcc_8h_source.html#l00288">RCC_CIR_LSERDYC</a>, <a class="el" href="f4_2rcc_8h_source.html#l00289">RCC_CIR_LSIRDYC</a>, <a class="el" href="f4_2rcc_8h_source.html#l00284">RCC_CIR_PLLI2SRDYC</a>, <a class="el" href="f4_2rcc_8h_source.html#l00285">RCC_CIR_PLLRDYC</a>, <a class="el" href="f4_2rcc_8h_source.html#l00283">RCC_CIR_PLLSAIRDYC</a>, <a class="el" href="f4_2rcc_8h_source.html#l00832">RCC_HSE</a>, <a class="el" href="f4_2rcc_8h_source.html#l00833">RCC_HSI</a>, <a class="el" href="f4_2rcc_8h_source.html#l00834">RCC_LSE</a>, <a class="el" href="f4_2rcc_8h_source.html#l00835">RCC_LSI</a>, <a class="el" href="f4_2rcc_8h_source.html#l00829">RCC_PLL</a>, <a class="el" href="f4_2rcc_8h_source.html#l00831">RCC_PLLI2S</a>, and <a class="el" href="f4_2rcc_8h_source.html#l00830">RCC_PLLSAI</a>.</p>

</div>
</div>
<a id="ga7f7d1d31caae583cd72443e35885902b" name="ga7f7d1d31caae583cd72443e35885902b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f7d1d31caae583cd72443e35885902b">&#9670;&nbsp;</a></span>rcc_osc_ready_int_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_ready_int_disable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00456">456</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f4_2rcc_8h_source.html#l00061">RCC_CIR</a>, <a class="el" href="f4_2rcc_8h_source.html#l00832">RCC_HSE</a>, <a class="el" href="f4_2rcc_8h_source.html#l00833">RCC_HSI</a>, <a class="el" href="f4_2rcc_8h_source.html#l00834">RCC_LSE</a>, <a class="el" href="f4_2rcc_8h_source.html#l00835">RCC_LSI</a>, <a class="el" href="f4_2rcc_8h_source.html#l00829">RCC_PLL</a>, <a class="el" href="f4_2rcc_8h_source.html#l00831">RCC_PLLI2S</a>, and <a class="el" href="f4_2rcc_8h_source.html#l00830">RCC_PLLSAI</a>.</p>

</div>
</div>
<a id="ga6507734e493649ea262e10a511581d67" name="ga6507734e493649ea262e10a511581d67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6507734e493649ea262e10a511581d67">&#9670;&nbsp;</a></span>rcc_osc_ready_int_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_ready_int_enable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00429">429</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f4_2rcc_8h_source.html#l00061">RCC_CIR</a>, <a class="el" href="f4_2rcc_8h_source.html#l00295">RCC_CIR_HSERDYIE</a>, <a class="el" href="f4_2rcc_8h_source.html#l00296">RCC_CIR_HSIRDYIE</a>, <a class="el" href="f4_2rcc_8h_source.html#l00297">RCC_CIR_LSERDYIE</a>, <a class="el" href="f4_2rcc_8h_source.html#l00298">RCC_CIR_LSIRDYIE</a>, <a class="el" href="f4_2rcc_8h_source.html#l00293">RCC_CIR_PLLI2SRDYIE</a>, <a class="el" href="f4_2rcc_8h_source.html#l00294">RCC_CIR_PLLRDYIE</a>, <a class="el" href="f4_2rcc_8h_source.html#l00292">RCC_CIR_PLLSAIRDYIE</a>, <a class="el" href="f4_2rcc_8h_source.html#l00832">RCC_HSE</a>, <a class="el" href="f4_2rcc_8h_source.html#l00833">RCC_HSI</a>, <a class="el" href="f4_2rcc_8h_source.html#l00834">RCC_LSE</a>, <a class="el" href="f4_2rcc_8h_source.html#l00835">RCC_LSI</a>, <a class="el" href="f4_2rcc_8h_source.html#l00829">RCC_PLL</a>, <a class="el" href="f4_2rcc_8h_source.html#l00831">RCC_PLLI2S</a>, and <a class="el" href="f4_2rcc_8h_source.html#l00830">RCC_PLLSAI</a>.</p>

</div>
</div>
<a id="ga01c3b6e7aee2cee13506e3f555539008" name="ga01c3b6e7aee2cee13506e3f555539008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01c3b6e7aee2cee13506e3f555539008">&#9670;&nbsp;</a></span>rcc_osc_ready_int_flag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int rcc_osc_ready_int_flag </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00483">483</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f4_2rcc_8h_source.html#l00061">RCC_CIR</a>, <a class="el" href="f4_2rcc_8h_source.html#l00307">RCC_CIR_HSERDYF</a>, <a class="el" href="f4_2rcc_8h_source.html#l00308">RCC_CIR_HSIRDYF</a>, <a class="el" href="f4_2rcc_8h_source.html#l00309">RCC_CIR_LSERDYF</a>, <a class="el" href="f4_2rcc_8h_source.html#l00310">RCC_CIR_LSIRDYF</a>, <a class="el" href="f4_2rcc_8h_source.html#l00305">RCC_CIR_PLLI2SRDYF</a>, <a class="el" href="f4_2rcc_8h_source.html#l00306">RCC_CIR_PLLRDYF</a>, <a class="el" href="f4_2rcc_8h_source.html#l00304">RCC_CIR_PLLSAIRDYF</a>, <a class="el" href="f4_2rcc_8h_source.html#l00832">RCC_HSE</a>, <a class="el" href="f4_2rcc_8h_source.html#l00833">RCC_HSI</a>, <a class="el" href="f4_2rcc_8h_source.html#l00834">RCC_LSE</a>, <a class="el" href="f4_2rcc_8h_source.html#l00835">RCC_LSI</a>, <a class="el" href="f4_2rcc_8h_source.html#l00829">RCC_PLL</a>, <a class="el" href="f4_2rcc_8h_source.html#l00831">RCC_PLLI2S</a>, and <a class="el" href="f4_2rcc_8h_source.html#l00830">RCC_PLLSAI</a>.</p>

</div>
</div>
<a id="ga87325ef1019f246cd84ba8aa73100721" name="ga87325ef1019f246cd84ba8aa73100721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87325ef1019f246cd84ba8aa73100721">&#9670;&nbsp;</a></span>rcc_periph_clock_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_clock_disable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a>&#160;</td>
          <td class="paramname"><em>clken</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Peripheral Clock in running mode. </p>
<p >Disable the clock on particular peripheral.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clken</td><td>rcc_periph_clken Peripheral RCC</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> (RCC_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00139">139</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

</div>
</div>
<a id="ga90aa2b7801b2b42debc0536d38c5b07c" name="ga90aa2b7801b2b42debc0536d38c5b07c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90aa2b7801b2b42debc0536d38c5b07c">&#9670;&nbsp;</a></span>rcc_periph_clock_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_clock_enable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a>&#160;</td>
          <td class="paramname"><em>clken</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Peripheral Clock in running mode. </p>
<p >Enable the clock on particular peripheral.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clken</td><td>rcc_periph_clken Peripheral RCC</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> (RCC_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00127">127</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00117">_RCC_BIT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00789">rcc_clock_setup_pll()</a>, <a class="el" href="usb__f107_8c_source.html#l00054">stm32f107_usbd_init()</a>, and <a class="el" href="usb__f207_8c_source.html#l00054">stm32f207_usbd_init()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph" id="agroup__rcc__defines_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph">
<area shape="rect" title="Enable Peripheral Clock in running mode." alt="" coords="447,56,628,83"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="245,5,393,32"/>
<area shape="rect" href="usb__f107_8c.html#a1d28133aed4b8b0e1d19705324cbd004" title="Initialize the USB device controller hardware of the STM32." alt="" coords="240,56,399,83"/>
<area shape="rect" href="usb__f207_8c.html#a68c4ceb309e31e2895e61e4248adc958" title="Initialize the USB device controller hardware of the STM32." alt="" coords="240,107,399,133"/>
<area shape="rect" href="group__rcc__file.html#ga04fd1ed2bbe9564b636fe3d0b0db2a54" title="Setup clocks with the HSE." alt="" coords="5,5,192,32"/>
</map>
</div>

</div>
</div>
<a id="ga6f3e2843e5d017717da66599ccc5daef" name="ga6f3e2843e5d017717da66599ccc5daef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f3e2843e5d017717da66599ccc5daef">&#9670;&nbsp;</a></span>rcc_periph_reset_hold()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_hold </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a>&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Peripheral, hold. </p>
<p >Reset particular peripheral, and hold in reset state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rst</td><td>rcc_periph_rst Peripheral reset</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> (RST_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00166">166</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00117">_RCC_BIT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

</div>
</div>
<a id="gae8846a0bf49a46bcdc10a412bc69ee58" name="gae8846a0bf49a46bcdc10a412bc69ee58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8846a0bf49a46bcdc10a412bc69ee58">&#9670;&nbsp;</a></span>rcc_periph_reset_pulse()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_pulse </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a>&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Peripheral, pulsed. </p>
<p >Reset particular peripheral, and restore to working state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rst</td><td>rcc_periph_rst Peripheral reset</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> (RST_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00152">152</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00117">_RCC_BIT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

<p class="reference">Referenced by <a class="el" href="can_8c_source.html#l00063">can_reset()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gae8846a0bf49a46bcdc10a412bc69ee58_icgraph.png" border="0" usemap="#agroup__rcc__defines_gae8846a0bf49a46bcdc10a412bc69ee58_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_gae8846a0bf49a46bcdc10a412bc69ee58_icgraph" id="agroup__rcc__defines_gae8846a0bf49a46bcdc10a412bc69ee58_icgraph">
<area shape="rect" title="Reset Peripheral, pulsed." alt="" coords="139,5,309,32"/>
<area shape="rect" href="group__can__defines.html#ga982c6bcef7634ffc3faf17c58ff4229e" title="CAN Reset." alt="" coords="5,5,91,32"/>
</map>
</div>

</div>
</div>
<a id="ga08aceecc3bebdf33119e8d7daf58b573" name="ga08aceecc3bebdf33119e8d7daf58b573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08aceecc3bebdf33119e8d7daf58b573">&#9670;&nbsp;</a></span>rcc_periph_reset_release()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_release </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a>&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Peripheral, release. </p>
<p >Restore peripheral from reset state to working state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rst</td><td>rcc_periph_rst Peripheral reset</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> (RST_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00179">179</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

</div>
</div>
<a id="gabb1b312c6db8db25447460742dcdb566" name="gabb1b312c6db8db25447460742dcdb566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb1b312c6db8db25447460742dcdb566">&#9670;&nbsp;</a></span>rcc_peripheral_clear_reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_clear_reset </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clear_reset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Remove Reset on Peripherals. </p>
<p >Remove the reset on particular peripherals. There are three registers involved, each one controlling reset of peripherals associated with the AHB, APB1 and APB2 respectively. Several peripherals could have the reset removed simultaneously <em>only if they are controlled by the same register</em>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#ga08aceecc3bebdf33119e8d7daf58b573" title="Reset Peripheral, release.">rcc_periph_reset_release</a> for a less error prone version, if you only need to unreset a single peripheral. </dd>
<dd>
<a class="el" href="group__rcc__file.html#gae8846a0bf49a46bcdc10a412bc69ee58" title="Reset Peripheral, pulsed.">rcc_periph_reset_pulse</a> if you are only going to toggle reset anyway.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Reset Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clear_reset</td><td>Unsigned int32. Logical OR of all resets to be removed: <ul>
<li>If register is RCC_AHBRSTR, from <a class="el" href="group__rcc__ahbrstr__rst.html">RCC_AHBxRSTR reset values (full set)</a> </li>
<li>If register is RCC_APB1RSTR, from <a class="el" href="group__rcc__apb1rstr__rst.html">RCC_APB1RSTR reset values</a> </li>
<li>If register is RCC_APB2RSTR, from <a class="el" href="group__rcc__apb2rstr__rst.html">RCC_APB2RSTR reset values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00111">111</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="gaf9fddc20e14204db6d4a4a54132d191b" name="gaf9fddc20e14204db6d4a4a54132d191b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9fddc20e14204db6d4a4a54132d191b">&#9670;&nbsp;</a></span>rcc_peripheral_disable_clock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_disable_clock </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>en</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable Peripheral Clocks. </p>
<p >Disable the clock on particular peripherals. There are three registers involved, each one controlling the enabling of clocks associated with the AHB, APB1 and APB2 respectively. Several peripherals could be disabled simultaneously <em>only if they are controlled by the same register</em>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#ga87325ef1019f246cd84ba8aa73100721" title="Disable Peripheral Clock in running mode.">rcc_periph_clock_disable</a> for a less error prone version, if you only need to disable a single peripheral.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Clock Enable Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">en</td><td>Unsigned int32. Logical OR of all enables to be used for disabling. <ul>
<li>If register is RCC_AHBENR, from <a class="el" href="group__rcc__ahbenr__en.html">RCC_AHBxENR enable values (full set)</a> </li>
<li>If register is RCC_APB1ENR, from <a class="el" href="group__rcc__apb1enr__en.html">RCC_APB1ENR enable values</a> </li>
<li>If register is RCC_APB2ENR, from <a class="el" href="group__rcc__apb2enr__en.html">RCC_APB2ENR enable values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00066">66</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="gaaf3dd53c1ced02082fce0076976547a8" name="gaaf3dd53c1ced02082fce0076976547a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf3dd53c1ced02082fce0076976547a8">&#9670;&nbsp;</a></span>rcc_peripheral_enable_clock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_enable_clock </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>en</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable Peripheral Clocks. </p>
<p >Enable the clock on particular peripherals. There are three registers involved, each one controlling the enabling of clocks associated with the AHB, APB1 and APB2 respectively. Several peripherals could be enabled simultaneously <em>only if they are controlled by the same register</em>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#ga90aa2b7801b2b42debc0536d38c5b07c" title="Enable Peripheral Clock in running mode.">rcc_periph_clock_enable</a> for a less error prone version, if you only need to enable a single peripheral.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Clock Enable Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR)</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">en</td><td>Unsigned int32. Logical OR of all enables to be set <ul>
<li>If register is RCC_AHBENR, from <a class="el" href="group__rcc__ahbenr__en.html">RCC_AHBxENR enable values (full set)</a> </li>
<li>If register is RCC_APB1ENR, from <a class="el" href="group__rcc__apb1enr__en.html">RCC_APB1ENR enable values</a> </li>
<li>If register is RCC_APB2ENR, from <a class="el" href="group__rcc__apb2enr__en.html">RCC_APB2ENR enable values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00044">44</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="ga3779f1460275e6788f706c61d7f77205" name="ga3779f1460275e6788f706c61d7f77205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3779f1460275e6788f706c61d7f77205">&#9670;&nbsp;</a></span>rcc_peripheral_reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_reset </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reset Peripherals. </p>
<p >Reset particular peripherals. There are three registers involved, each one controlling reset of peripherals associated with the AHB, APB1 and APB2 respectively. Several peripherals could be reset simultaneously <em>only if they are controlled by the same register</em>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#ga6f3e2843e5d017717da66599ccc5daef" title="Reset Peripheral, hold.">rcc_periph_reset_hold</a> for a less error prone version, if you only need to reset a single peripheral. </dd>
<dd>
<a class="el" href="group__rcc__file.html#gae8846a0bf49a46bcdc10a412bc69ee58" title="Reset Peripheral, pulsed.">rcc_periph_reset_pulse</a> if you are only going to toggle reset anyway.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Reset Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">reset</td><td>Unsigned int32. Logical OR of all resets. <ul>
<li>If register is RCC_AHBRSTR, from <a class="el" href="group__rcc__ahbrstr__rst.html">RCC_AHBxRSTR reset values (full set)</a> </li>
<li>If register is RCC_APB1RSTR, from <a class="el" href="group__rcc__apb1rstr__rst.html">RCC_APB1RSTR reset values</a> </li>
<li>If register is RCC_APB2RSTR, from <a class="el" href="group__rcc__apb2rstr__rst.html">RCC_APB2RSTR reset values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00088">88</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="ga3bb1a37f7e36631e6bb371e31bdd649a" name="ga3bb1a37f7e36631e6bb371e31bdd649a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bb1a37f7e36631e6bb371e31bdd649a">&#9670;&nbsp;</a></span>rcc_plli2s_config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_plli2s_config </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>r</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the dividers for the PLLI2S clock outputs. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">n</td><td>valid range depends on target device, check your RefManual. </td></tr>
    <tr><td class="paramname">r</td><td>valid range is 2..7 </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00630">630</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f4_2rcc_8h_source.html#l00110">RCC_PLLI2SCFGR</a>, <a class="el" href="f4_2rcc_8h_source.html#l00715">RCC_PLLI2SCFGR_PLLI2SN_MASK</a>, <a class="el" href="f4_2rcc_8h_source.html#l00714">RCC_PLLI2SCFGR_PLLI2SN_SHIFT</a>, <a class="el" href="f4_2rcc_8h_source.html#l00709">RCC_PLLI2SCFGR_PLLI2SR_MASK</a>, and <a class="el" href="f4_2rcc_8h_source.html#l00708">RCC_PLLI2SCFGR_PLLI2SR_SHIFT</a>.</p>

</div>
</div>
<a id="gabcfc614bfe24c5cc65d6bf1332d8dcca" name="gabcfc614bfe24c5cc65d6bf1332d8dcca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcfc614bfe24c5cc65d6bf1332d8dcca">&#9670;&nbsp;</a></span>rcc_pllsai_config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_pllsai_config </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>p</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>q</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>r</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the dividers for the PLLSAI clock outputs divider p is only available on F4x9 parts, pass 0 for other parts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">n</td><td>valid range is 49..432 </td></tr>
    <tr><td class="paramname">p</td><td>0 if unused, <a class="el" href="group__rcc__pllsaicfgr__pllsaip.html">PLLSAICFGR PLLSAIP values</a> </td></tr>
    <tr><td class="paramname">q</td><td>valid range is 2..15 </td></tr>
    <tr><td class="paramname">r</td><td>valid range is 2..7 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#ga2dbe8fab0a12558c1786d1fd7d170752" title="Set the dedicated dividers after the PLLSAI configuration.">rcc_pllsai_postscalers</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00646">646</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f4_2rcc_8h_source.html#l00112">RCC_PLLSAICFGR</a>, <a class="el" href="f4_2rcc_8h_source.html#l00741">RCC_PLLSAICFGR_PLLSAIN_MASK</a>, <a class="el" href="f4_2rcc_8h_source.html#l00740">RCC_PLLSAICFGR_PLLSAIN_SHIFT</a>, <a class="el" href="f4_2rcc_8h_source.html#l00729">RCC_PLLSAICFGR_PLLSAIP_MASK</a>, <a class="el" href="f4_2rcc_8h_source.html#l00728">RCC_PLLSAICFGR_PLLSAIP_SHIFT</a>, <a class="el" href="f4_2rcc_8h_source.html#l00725">RCC_PLLSAICFGR_PLLSAIQ_MASK</a>, <a class="el" href="f4_2rcc_8h_source.html#l00724">RCC_PLLSAICFGR_PLLSAIQ_SHIFT</a>, <a class="el" href="f4_2rcc_8h_source.html#l00721">RCC_PLLSAICFGR_PLLSAIR_MASK</a>, and <a class="el" href="f4_2rcc_8h_source.html#l00720">RCC_PLLSAICFGR_PLLSAIR_SHIFT</a>.</p>

</div>
</div>
<a id="ga2dbe8fab0a12558c1786d1fd7d170752" name="ga2dbe8fab0a12558c1786d1fd7d170752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dbe8fab0a12558c1786d1fd7d170752">&#9670;&nbsp;</a></span>rcc_pllsai_postscalers()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_pllsai_postscalers </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>q</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>r</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the dedicated dividers after the PLLSAI configuration. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">q</td><td>dedicated PLLSAI divider, for either A or B </td></tr>
    <tr><td class="paramname">r</td><td>dedicated LCD-TFT divider, see LTDC </td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#gabcfc614bfe24c5cc65d6bf1332d8dcca" title="Set the dividers for the PLLSAI clock outputs divider p is only available on F4x9 parts,...">rcc_pllsai_config</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00663">663</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f4_2rcc_8h_source.html#l00114">RCC_DCKCFGR</a>, <a class="el" href="f4_2rcc_8h_source.html#l00770">RCC_DCKCFGR_PLLSAIDIVQ_MASK</a>, <a class="el" href="f4_2rcc_8h_source.html#l00769">RCC_DCKCFGR_PLLSAIDIVQ_SHIFT</a>, <a class="el" href="f4_2rcc_8h_source.html#l00763">RCC_DCKCFGR_PLLSAIDIVR_MASK</a>, and <a class="el" href="f4_2rcc_8h_source.html#l00762">RCC_DCKCFGR_PLLSAIDIVR_SHIFT</a>.</p>

</div>
</div>
<a id="gae192b2cd0f37124db5ed76d599a5671b" name="gae192b2cd0f37124db5ed76d599a5671b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae192b2cd0f37124db5ed76d599a5671b">&#9670;&nbsp;</a></span>rcc_set_hpre()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_hpre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>hpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00709">709</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f4_2rcc_8h_source.html#l00813">rcc_clock_scale::hpre</a>, and <a class="el" href="f4_2rcc_8h_source.html#l00059">RCC_CFGR</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00789">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gae192b2cd0f37124db5ed76d599a5671b_icgraph.png" border="0" usemap="#agroup__rcc__defines_gae192b2cd0f37124db5ed76d599a5671b_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_gae192b2cd0f37124db5ed76d599a5671b_icgraph" id="agroup__rcc__defines_gae192b2cd0f37124db5ed76d599a5671b_icgraph">
<area shape="rect" title=" " alt="" coords="436,5,540,32"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="240,5,388,32"/>
<area shape="rect" href="group__rcc__file.html#ga04fd1ed2bbe9564b636fe3d0b0db2a54" title="Setup clocks with the HSE." alt="" coords="5,5,192,32"/>
</map>
</div>

</div>
</div>
<a id="ga90ff5a0ecc1188ac3139fee7db3201bd" name="ga90ff5a0ecc1188ac3139fee7db3201bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90ff5a0ecc1188ac3139fee7db3201bd">&#9670;&nbsp;</a></span>rcc_set_main_pll_hse()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_main_pll_hse </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>plln</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reconfigures the main PLL for a HSE source. </p>
<p >Any reserved bits are kept at their reset values. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllm</td><td>Divider for the main PLL input clock </td></tr>
    <tr><td class="paramname">plln</td><td>Main PLL multiplication factor for VCO </td></tr>
    <tr><td class="paramname">pllp</td><td>Main PLL divider for main system clock </td></tr>
    <tr><td class="paramname">pllq</td><td>Main PLL divider for USB OTG FS, SDMMC &amp; RNG </td></tr>
    <tr><td class="paramname">pllr</td><td>Main PLL divider for DSI (for parts without DSI, provide 0 here) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00760">760</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f4_2rcc_8h_source.html#l00806">rcc_clock_scale::pllm</a>, <a class="el" href="f4_2rcc_8h_source.html#l00807">rcc_clock_scale::plln</a>, <a class="el" href="f4_2rcc_8h_source.html#l00808">rcc_clock_scale::pllp</a>, <a class="el" href="f4_2rcc_8h_source.html#l00809">rcc_clock_scale::pllq</a>, <a class="el" href="f4_2rcc_8h_source.html#l00810">rcc_clock_scale::pllr</a>, <a class="el" href="f4_2rcc_8h_source.html#l00057">RCC_PLLCFGR</a>, <a class="el" href="f4_2rcc_8h_source.html#l00162">RCC_PLLCFGR_PLLM_MASK</a>, <a class="el" href="f4_2rcc_8h_source.html#l00161">RCC_PLLCFGR_PLLM_SHIFT</a>, <a class="el" href="f4_2rcc_8h_source.html#l00159">RCC_PLLCFGR_PLLN_MASK</a>, <a class="el" href="f4_2rcc_8h_source.html#l00158">RCC_PLLCFGR_PLLN_SHIFT</a>, <a class="el" href="f4_2rcc_8h_source.html#l00156">RCC_PLLCFGR_PLLP_MASK</a>, <a class="el" href="f4_2rcc_8h_source.html#l00155">RCC_PLLCFGR_PLLP_SHIFT</a>, <a class="el" href="f4_2rcc_8h_source.html#l00152">RCC_PLLCFGR_PLLQ_MASK</a>, <a class="el" href="f4_2rcc_8h_source.html#l00151">RCC_PLLCFGR_PLLQ_SHIFT</a>, <a class="el" href="f4_2rcc_8h_source.html#l00149">RCC_PLLCFGR_PLLR_MASK</a>, <a class="el" href="f4_2rcc_8h_source.html#l00148">RCC_PLLCFGR_PLLR_SHIFT</a>, and <a class="el" href="f4_2rcc_8h_source.html#l00153">RCC_PLLCFGR_PLLSRC</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00789">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga90ff5a0ecc1188ac3139fee7db3201bd_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga90ff5a0ecc1188ac3139fee7db3201bd_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga90ff5a0ecc1188ac3139fee7db3201bd_icgraph" id="agroup__rcc__defines_ga90ff5a0ecc1188ac3139fee7db3201bd_icgraph">
<area shape="rect" title="Reconfigures the main PLL for a HSE source." alt="" coords="436,5,597,32"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="240,5,388,32"/>
<area shape="rect" href="group__rcc__file.html#ga04fd1ed2bbe9564b636fe3d0b0db2a54" title="Setup clocks with the HSE." alt="" coords="5,5,192,32"/>
</map>
</div>

</div>
</div>
<a id="gadd7fcba59e33732e22edfb02a749993c" name="gadd7fcba59e33732e22edfb02a749993c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd7fcba59e33732e22edfb02a749993c">&#9670;&nbsp;</a></span>rcc_set_main_pll_hsi()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_main_pll_hsi </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>plln</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reconfigures the main PLL for a HSI source. </p>
<p >Any reserved bits are kept at their reset values. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllm</td><td>Divider for the main PLL input clock </td></tr>
    <tr><td class="paramname">plln</td><td>Main PLL multiplication factor for VCO </td></tr>
    <tr><td class="paramname">pllp</td><td>Main PLL divider for main system clock </td></tr>
    <tr><td class="paramname">pllq</td><td>Main PLL divider for USB OTG FS, SDMMC &amp; RNG </td></tr>
    <tr><td class="paramname">pllr</td><td>Main PLL divider for DSI (for parts without DSI, provide 0 here) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00736">736</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f4_2rcc_8h_source.html#l00806">rcc_clock_scale::pllm</a>, <a class="el" href="f4_2rcc_8h_source.html#l00807">rcc_clock_scale::plln</a>, <a class="el" href="f4_2rcc_8h_source.html#l00808">rcc_clock_scale::pllp</a>, <a class="el" href="f4_2rcc_8h_source.html#l00809">rcc_clock_scale::pllq</a>, <a class="el" href="f4_2rcc_8h_source.html#l00810">rcc_clock_scale::pllr</a>, <a class="el" href="f4_2rcc_8h_source.html#l00057">RCC_PLLCFGR</a>, <a class="el" href="f4_2rcc_8h_source.html#l00162">RCC_PLLCFGR_PLLM_MASK</a>, <a class="el" href="f4_2rcc_8h_source.html#l00161">RCC_PLLCFGR_PLLM_SHIFT</a>, <a class="el" href="f4_2rcc_8h_source.html#l00159">RCC_PLLCFGR_PLLN_MASK</a>, <a class="el" href="f4_2rcc_8h_source.html#l00158">RCC_PLLCFGR_PLLN_SHIFT</a>, <a class="el" href="f4_2rcc_8h_source.html#l00156">RCC_PLLCFGR_PLLP_MASK</a>, <a class="el" href="f4_2rcc_8h_source.html#l00155">RCC_PLLCFGR_PLLP_SHIFT</a>, <a class="el" href="f4_2rcc_8h_source.html#l00152">RCC_PLLCFGR_PLLQ_MASK</a>, <a class="el" href="f4_2rcc_8h_source.html#l00151">RCC_PLLCFGR_PLLQ_SHIFT</a>, <a class="el" href="f4_2rcc_8h_source.html#l00149">RCC_PLLCFGR_PLLR_MASK</a>, and <a class="el" href="f4_2rcc_8h_source.html#l00148">RCC_PLLCFGR_PLLR_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00789">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gadd7fcba59e33732e22edfb02a749993c_icgraph.png" border="0" usemap="#agroup__rcc__defines_gadd7fcba59e33732e22edfb02a749993c_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_gadd7fcba59e33732e22edfb02a749993c_icgraph" id="agroup__rcc__defines_gadd7fcba59e33732e22edfb02a749993c_icgraph">
<area shape="rect" title="Reconfigures the main PLL for a HSI source." alt="" coords="436,5,593,32"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="240,5,388,32"/>
<area shape="rect" href="group__rcc__file.html#ga04fd1ed2bbe9564b636fe3d0b0db2a54" title="Setup clocks with the HSE." alt="" coords="5,5,192,32"/>
</map>
</div>

</div>
</div>
<a id="gaccfc4aa94152abb68e0d5ad473adbf53" name="gaccfc4aa94152abb68e0d5ad473adbf53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccfc4aa94152abb68e0d5ad473adbf53">&#9670;&nbsp;</a></span>rcc_set_mco()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_mco </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mcosrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select the source of Microcontroller Clock Output. </p>
<p >Exact sources available depend on your target. On devices with multiple MCO pins, this function controls MCO1</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mcosrc</td><td>the unshifted source bits </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00191">191</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="f4_2rcc_8h_source.html#l00059">RCC_CFGR</a>, <a class="el" href="f4_2rcc_8h_source.html#l00203">RCC_CFGR_MCO_MASK</a>, and <a class="el" href="f4_2rcc_8h_source.html#l00202">RCC_CFGR_MCO_SHIFT</a>.</p>

</div>
</div>
<a id="ga2f2bd45ad9c8b32e0fe5affe9bf181bf" name="ga2f2bd45ad9c8b32e0fe5affe9bf181bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">&#9670;&nbsp;</a></span>rcc_set_pll_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll_source </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllsrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00682">682</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f4_2rcc_8h_source.html#l00057">RCC_PLLCFGR</a>.</p>

</div>
</div>
<a id="gaaf1b9174131b00a7014c0328a53a65a1" name="gaaf1b9174131b00a7014c0328a53a65a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf1b9174131b00a7014c0328a53a65a1">&#9670;&nbsp;</a></span>rcc_set_ppre1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_ppre1 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ppre1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00700">700</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f4_2rcc_8h_source.html#l00814">rcc_clock_scale::ppre1</a>, and <a class="el" href="f4_2rcc_8h_source.html#l00059">RCC_CFGR</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00789">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gaaf1b9174131b00a7014c0328a53a65a1_icgraph.png" border="0" usemap="#agroup__rcc__defines_gaaf1b9174131b00a7014c0328a53a65a1_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_gaaf1b9174131b00a7014c0328a53a65a1_icgraph" id="agroup__rcc__defines_gaaf1b9174131b00a7014c0328a53a65a1_icgraph">
<area shape="rect" title=" " alt="" coords="436,5,548,32"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="240,5,388,32"/>
<area shape="rect" href="group__rcc__file.html#ga04fd1ed2bbe9564b636fe3d0b0db2a54" title="Setup clocks with the HSE." alt="" coords="5,5,192,32"/>
</map>
</div>

</div>
</div>
<a id="gac40c9478480f3a44c381c15482a563cd" name="gac40c9478480f3a44c381c15482a563cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac40c9478480f3a44c381c15482a563cd">&#9670;&nbsp;</a></span>rcc_set_ppre2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_ppre2 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ppre2</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00691">691</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f4_2rcc_8h_source.html#l00815">rcc_clock_scale::ppre2</a>, and <a class="el" href="f4_2rcc_8h_source.html#l00059">RCC_CFGR</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00789">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gac40c9478480f3a44c381c15482a563cd_icgraph.png" border="0" usemap="#agroup__rcc__defines_gac40c9478480f3a44c381c15482a563cd_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_gac40c9478480f3a44c381c15482a563cd_icgraph" id="agroup__rcc__defines_gac40c9478480f3a44c381c15482a563cd_icgraph">
<area shape="rect" title=" " alt="" coords="436,5,548,32"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="240,5,388,32"/>
<area shape="rect" href="group__rcc__file.html#ga04fd1ed2bbe9564b636fe3d0b0db2a54" title="Setup clocks with the HSE." alt="" coords="5,5,192,32"/>
</map>
</div>

</div>
</div>
<a id="ga63aa2b3fb8156ad6b6d2b08d4fe8f12e" name="ga63aa2b3fb8156ad6b6d2b08d4fe8f12e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63aa2b3fb8156ad6b6d2b08d4fe8f12e">&#9670;&nbsp;</a></span>rcc_set_rtcpre()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_rtcpre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rtcpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00718">718</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f4_2rcc_8h_source.html#l00059">RCC_CFGR</a>.</p>

</div>
</div>
<a id="ga2c291271812c333d975807cd5ec99a36" name="ga2c291271812c333d975807cd5ec99a36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c291271812c333d975807cd5ec99a36">&#9670;&nbsp;</a></span>rcc_set_sysclk_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_sysclk_source </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00673">673</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f4_2rcc_8h_source.html#l00059">RCC_CFGR</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00789">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga2c291271812c333d975807cd5ec99a36_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga2c291271812c333d975807cd5ec99a36_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga2c291271812c333d975807cd5ec99a36_icgraph" id="agroup__rcc__defines_ga2c291271812c333d975807cd5ec99a36_icgraph">
<area shape="rect" title=" " alt="" coords="436,5,603,32"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="240,5,388,32"/>
<area shape="rect" href="group__rcc__file.html#ga04fd1ed2bbe9564b636fe3d0b0db2a54" title="Setup clocks with the HSE." alt="" coords="5,5,192,32"/>
</map>
</div>

</div>
</div>
<a id="ga3373359648b1677ac49d2fe86bff99b7" name="ga3373359648b1677ac49d2fe86bff99b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3373359648b1677ac49d2fe86bff99b7">&#9670;&nbsp;</a></span>rcc_system_clock_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_system_clock_source </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00775">775</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f4_2rcc_8h_source.html#l00059">RCC_CFGR</a>.</p>

</div>
</div>
<a id="ga1dfd0e0ba16285ce16e782e07af2cafa" name="ga1dfd0e0ba16285ce16e782e07af2cafa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dfd0e0ba16285ce16e782e07af2cafa">&#9670;&nbsp;</a></span>rcc_wait_for_osc_ready()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_wait_for_osc_ready </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait for Oscillator Ready. </p>
<p >Block until the hardware indicates that the Oscillator is ready. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00535">535</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="rcc_8c_source.html#l00514">rcc_is_osc_ready()</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00789">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_cgraph.png" border="0" usemap="#agroup__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_cgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_cgraph" id="agroup__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_cgraph">
<area shape="rect" title="Wait for Oscillator Ready." alt="" coords="5,5,180,32"/>
<area shape="rect" href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52" title="Is the given oscillator ready?" alt="" coords="228,5,360,32"/>
</map>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph.png" border="0" usemap="#agroup__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph" id="agroup__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph">
<area shape="rect" title="Wait for Oscillator Ready." alt="" coords="436,5,611,32"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="240,5,388,32"/>
<area shape="rect" href="group__rcc__file.html#ga04fd1ed2bbe9564b636fe3d0b0db2a54" title="Setup clocks with the HSE." alt="" coords="5,5,192,32"/>
</map>
</div>

</div>
</div>
<a id="gaa768e6d3787b02f6dc93c8392b879ef7" name="gaa768e6d3787b02f6dc93c8392b879ef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa768e6d3787b02f6dc93c8392b879ef7">&#9670;&nbsp;</a></span>rcc_wait_for_sysclk_status()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_wait_for_sysclk_status </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00540">540</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f4_2rcc_8h_source.html#l00059">RCC_CFGR</a>, <a class="el" href="f4_2rcc_8h_source.html#l00243">RCC_CFGR_SWS_HSE</a>, <a class="el" href="f4_2rcc_8h_source.html#l00242">RCC_CFGR_SWS_HSI</a>, <a class="el" href="f4_2rcc_8h_source.html#l00241">RCC_CFGR_SWS_MASK</a>, <a class="el" href="f4_2rcc_8h_source.html#l00244">RCC_CFGR_SWS_PLL</a>, <a class="el" href="f4_2rcc_8h_source.html#l00240">RCC_CFGR_SWS_SHIFT</a>, <a class="el" href="f4_2rcc_8h_source.html#l00832">RCC_HSE</a>, <a class="el" href="f4_2rcc_8h_source.html#l00833">RCC_HSI</a>, and <a class="el" href="f4_2rcc_8h_source.html#l00829">RCC_PLL</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00789">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gaa768e6d3787b02f6dc93c8392b879ef7_icgraph.png" border="0" usemap="#agroup__rcc__defines_gaa768e6d3787b02f6dc93c8392b879ef7_icgraph" alt=""/></div>
<map name="agroup__rcc__defines_gaa768e6d3787b02f6dc93c8392b879ef7_icgraph" id="agroup__rcc__defines_gaa768e6d3787b02f6dc93c8392b879ef7_icgraph">
<area shape="rect" title=" " alt="" coords="436,5,585,47"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL." alt="" coords="240,13,388,39"/>
<area shape="rect" href="group__rcc__file.html#ga04fd1ed2bbe9564b636fe3d0b0db2a54" title="Setup clocks with the HSE." alt="" coords="5,13,192,39"/>
</map>
</div>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ga86f90a27c26bc25e22999419f7d08622" name="ga86f90a27c26bc25e22999419f7d08622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86f90a27c26bc25e22999419f7d08622">&#9670;&nbsp;</a></span>rcc_ahb_frequency</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_ahb_frequency</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00048">48</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00789">rcc_clock_setup_pll()</a>.</p>

</div>
</div>
<a id="gaa1594220dae1eb3f9aa3dc30db60d8d1" name="gaa1594220dae1eb3f9aa3dc30db60d8d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1594220dae1eb3f9aa3dc30db60d8d1">&#9670;&nbsp;</a></span>rcc_apb1_frequency</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_apb1_frequency</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00049">49</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00789">rcc_clock_setup_pll()</a>, <a class="el" href="rcc_8c_source.html#l00910">rcc_get_i2c_clk_freq()</a>, <a class="el" href="rcc_8c_source.html#l00919">rcc_get_spi_clk_freq()</a>, <a class="el" href="rcc_8c_source.html#l00892">rcc_get_timer_clk_freq()</a>, and <a class="el" href="rcc_8c_source.html#l00878">rcc_get_usart_clk_freq()</a>.</p>

</div>
</div>
<a id="ga2f1b40f85aa73bc45b6d1cbb255881d9" name="ga2f1b40f85aa73bc45b6d1cbb255881d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f1b40f85aa73bc45b6d1cbb255881d9">&#9670;&nbsp;</a></span>rcc_apb2_frequency</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_apb2_frequency</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00050">50</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00789">rcc_clock_setup_pll()</a>, <a class="el" href="rcc_8c_source.html#l00919">rcc_get_spi_clk_freq()</a>, <a class="el" href="rcc_8c_source.html#l00892">rcc_get_timer_clk_freq()</a>, and <a class="el" href="rcc_8c_source.html#l00878">rcc_get_usart_clk_freq()</a>.</p>

</div>
</div>
<a id="ga632de5dc30424686d0a939595bab1e60" name="ga632de5dc30424686d0a939595bab1e60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga632de5dc30424686d0a939595bab1e60">&#9670;&nbsp;</a></span>rcc_hse_12mhz_3v3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> rcc_hse_12mhz_3v3[<a class="el" href="group__rcc__defines.html#gga959b2a203b3b1916245b1a2be3e10c78a73499fc80bea7fbb80861c15f78ffe24">RCC_CLOCK_3V3_END</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00192">192</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

</div>
</div>
<a id="gaebccff0a4dc3212b784204b700b77e62" name="gaebccff0a4dc3212b784204b700b77e62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebccff0a4dc3212b784204b700b77e62">&#9670;&nbsp;</a></span>rcc_hse_16mhz_3v3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> rcc_hse_16mhz_3v3[<a class="el" href="group__rcc__defines.html#gga959b2a203b3b1916245b1a2be3e10c78a73499fc80bea7fbb80861c15f78ffe24">RCC_CLOCK_3V3_END</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00262">262</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

</div>
</div>
<a id="ga63abc006051f205b5ef2827a6a6e4b35" name="ga63abc006051f205b5ef2827a6a6e4b35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63abc006051f205b5ef2827a6a6e4b35">&#9670;&nbsp;</a></span>rcc_hse_25mhz_3v3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> rcc_hse_25mhz_3v3[<a class="el" href="group__rcc__defines.html#gga959b2a203b3b1916245b1a2be3e10c78a73499fc80bea7fbb80861c15f78ffe24">RCC_CLOCK_3V3_END</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00332">332</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

</div>
</div>
<a id="ga37cb32c16269b987b4c03c6797f13ead" name="ga37cb32c16269b987b4c03c6797f13ead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37cb32c16269b987b4c03c6797f13ead">&#9670;&nbsp;</a></span>rcc_hse_8mhz_3v3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> rcc_hse_8mhz_3v3[<a class="el" href="group__rcc__defines.html#gga959b2a203b3b1916245b1a2be3e10c78a73499fc80bea7fbb80861c15f78ffe24">RCC_CLOCK_3V3_END</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00122">122</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

</div>
</div>
<a id="ga3d761f0644c7602ebae1ce7d16a6e6c1" name="ga3d761f0644c7602ebae1ce7d16a6e6c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d761f0644c7602ebae1ce7d16a6e6c1">&#9670;&nbsp;</a></span>rcc_hsi_configs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> rcc_hsi_configs[<a class="el" href="group__rcc__defines.html#gga959b2a203b3b1916245b1a2be3e10c78a73499fc80bea7fbb80861c15f78ffe24">RCC_CLOCK_3V3_END</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00052">52</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:11:42 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
