#############################################################################
# Argument definition
#  "-vhdl": compilation of vhdl file
#  "-sv": compilation of verilog/system_verilog file
#  "-lib": process the file as black box
#############################################################################

#############################################################################
# Add Vivado library
#  Those files can be found in the Vivado installation directory (2022.1)
#############################################################################
# XPM library: partial
verific -work xpm -vhdl -lib ./third-party-libraries/ip/vivado/2022.1/data/ip/xpm/xpm_VCOMP.vhd

# UNISIM library: partial
verific -work unisim -vhdl ./third-party-libraries/ip/vivado/2022.1/data/vhdl/src/unisims/unisim_VCOMP.vhd
verific -work unisim -vhdl ./third-party-libraries/ip/vivado/2022.1/data/vhdl/src/unisims/unisim_VPKG.vhd

#############################################################################
# Third party library (from GitHub)
# Add FrontPanelUSB library from Opal Kelly Vendor (black box for the Linty tool)
#############################################################################
#    module component declaration
verific -vhdl -lib ./third-party-libraries/ip/vivado/opal_kelly/Front_panel_XEM7350-K160T/syn/okLibrary.vhd

##############################################################################
# The list of source files was generated from Vivado by a TCL command
#  report_compile_order -used_in synthesis -verbose   -file D:/compilation_order_synthesis.txt
# Note:
#   The output file was manually edited in order to be compatible with the Linty tools.
##############################################################################


# Xilinx IP
#    Top level module (black box for the Linty tool)
verific -vhdl -lib ./ip/xilinx/coregen/ddr3_256_16/ddr3_256_16_stub.vhdl
verific -vhdl -lib ./ip/xilinx/coregen/ila_science_top/ila_science_top_stub.vhdl
verific -vhdl -lib ./ip/xilinx/coregen/ila_hk_top/ila_hk_top_stub.vhdl
verific -vhdl -lib ./ip/xilinx/coregen/ila_spi_select_top/ila_spi_select_top_stub.vhdl
verific -vhdl -lib ./ip/xilinx/coregen/ila_regdecode_top/ila_regdecode_top_stub.vhdl
# VHDL
#    Source files

# package
verific -vhdl ./src/hdl/utils/pkg_utils.vhd
verific -vhdl ./src/hdl/pkg_system_tmtc.vhd
verific -vhdl ./src/hdl/pkg_system_tmtc_debug.vhd
verific -vhdl ./src/hdl/regdecode/pkg_regdecode.vhd

# utils
verific -vhdl ./src/hdl/utils/error/one_error_latch.vhd
verific -vhdl ./src/hdl/utils/others/pipeliner_with_init.vhd
verific -vhdl ./src/hdl/utils/others/synchronizer.vhd
verific -vhdl ./src/hdl/utils/others/endianess_change_by_generic.vhd


# xpm
verific -vhdl ./ip/xilinx/xpm/fifo/fifo_async.vhd
verific -vhdl ./ip/xilinx/xpm/fifo/fifo_async_with_error.vhd
verific -vhdl ./ip/xilinx/xpm/fifo/fifo_async_with_prog_full.vhd
verific -vhdl ./ip/xilinx/xpm/fifo/fifo_async_with_error_prog_full.vhd

verific -vhdl ./ip/xilinx/xpm/fifo/fifo_sync.vhd
verific -vhdl ./ip/xilinx/xpm/fifo/fifo_sync_with_error.vhd
verific -vhdl ./ip/xilinx/xpm/fifo/fifo_sync_with_prog_full.vhd
verific -vhdl ./ip/xilinx/xpm/fifo/fifo_sync_with_wr_count.vhd
verific -vhdl ./ip/xilinx/xpm/fifo/fifo_sync_with_prog_full_wr_count.vhd
verific -vhdl ./ip/xilinx/xpm/fifo/fifo_sync_with_error.vhd
verific -vhdl ./ip/xilinx/xpm/fifo/fifo_sync_with_error_prog_full.vhd
verific -vhdl ./ip/xilinx/xpm/fifo/fifo_sync_with_error_prog_full_wr_count.vhd

# IO
verific -vhdl ./src/hdl/io/core/io_spi.vhd
verific -vhdl ./src/hdl/io/core/io_science.vhd
verific -vhdl ./src/hdl/io/io_top.vhd

# reset
verific -vhdl ./src/hdl/reset/core/reset_ddr_controller.vhd
verific -vhdl ./src/hdl/reset/reset_top.vhd


# tmtc/spi
verific -vhdl ./src/hdl/tmtc/spi/core/spi_master.vhd
verific -vhdl ./src/hdl/tmtc/spi/core/spi_device_select.vhd
verific -vhdl ./src/hdl/tmtc/spi/spi_top.vhd

# tmtc/science
verific -vhdl ./src/hdl/tmtc/science/debug/science_check_header_w32.vhd
verific -vhdl ./src/hdl/tmtc/science/core/science_rx_deserializer_data.vhd
verific -vhdl ./src/hdl/tmtc/science/core/science_rx_deserializer.vhd
verific -vhdl ./src/hdl/tmtc/science/core/science_rx_frame.vhd
verific -vhdl ./src/hdl/tmtc/science/core/science_ddr3_stamp.vhd
verific -vhdl ./src/hdl/tmtc/science/core/science_ddr3_ctrl.vhd
verific -vhdl ./src/hdl/tmtc/science/core/science_ddr3.vhd
verific -vhdl ./src/hdl/tmtc/science/science_top.vhd

# tmc/leds
verific -vhdl ./src/hdl/tmtc/led/leds_top.vhd

# tmtc
verific -vhdl ./src/hdl/tmtc/tmtc_top.vhd

# regdecode
verific -vhdl ./src/hdl/regdecode/usb/usb_opal_kelly.vhd
verific -vhdl ./src/hdl/regdecode/core/regdecode_pipe_usb_to_user.vhd
verific -vhdl ./src/hdl/regdecode/core/regdecode_pipe_user_to_usb_data_count.vhd
verific -vhdl ./src/hdl/regdecode/core/regdecode_register_to_usb.vhd
verific -vhdl ./src/hdl/regdecode/core/regdecode_register_to_user.vhd
verific -vhdl ./src/hdl/regdecode/core/regdecode_science_fifo.vhd
verific -vhdl ./src/hdl/regdecode/core/regdecode_wire_errors.vhd
verific -vhdl ./src/hdl/regdecode/regdecode_top.vhd

# system_tmtc
verific -vhdl ./src/hdl/system_tmtc_top.vhd
