vlsi.core:
  synthesis_tool_path:
  - /fs1/eecg/vaughn/morestep/hammer/src/hammer-vlsi/hammer-cadence-plugins/synthesis
  synthesis_tool: genus
  par_tool_path:
  - /fs1/eecg/vaughn/morestep/hammer/src/hammer-vlsi/hammer-cadence-plugins/par
  par_tool: innovus
  technology: asap7
  max_threads: 2
synthesis:
  inputs.input_files:
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/rtr_top.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/vcr_sw_alloc_sep_of.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/whr_ip_ctrl_mac.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/vcr_vc_alloc_sep_of.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/whr_top.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/vcr_top.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/vcr_ovc_ctrl.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/rtr_flow_ctrl_input.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/vcr_op_ctrl_mac.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/rtr_next_hop_addr.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/vcr_sw_alloc_sep_if.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/vcr_ip_ctrl_mac.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/rtr_route_filter.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/router_wrap_bk.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/whr_alloc_mac.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/rtr_flow_ctrl_output.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/vcr_vc_alloc_sep_if.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/rtr_flags_mux.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/vcr_ivc_ctrl.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/whr_constants.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/vcr_sw_alloc_wf.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/whr_op_ctrl_mac.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/vcr_vc_alloc_wf.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/rtr_fc_state.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/rtr_op_ctrl_mac.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/rtr_crossbar_mac.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/rtr_channel_input.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/rtr_flit_buffer.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/rtr_alloc_mac.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/rtr_flit_type_check.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/rtr_ip_ctrl_mac.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/rtr_routing_logic.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/vcr_alloc_mac.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/vcr_constants.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/rtr_channel_output.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/rtr_constants.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_rr_arbiter.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_shift_reg.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_wf_alloc_sdpa.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_regfile.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_fifo_tracker.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_fbmult.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_interleave.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_matrix_arbiter.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_err_rpt.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_prefix_arbiter_base.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_damq_ctrl.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_prio_sel.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_reduce_bits.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_lfsr.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_one_hot_filter.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_rr_arbiter_base.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_damq_tracker.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_encode.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_constants.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_arbiter.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_fbgen.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_select_mofn.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_crossbar.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_incr.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_wf_alloc_loop.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_wf_alloc_mux.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_align.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_multi_hot_det.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_dff.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_decode.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_samq_ctrl.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_scatter.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_wf_alloc_dpa.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_add_nto1.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_one_hot_therm_conv.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_wf_alloc_rot.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_gather.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_lod.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_diag_op.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_decr.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_clkgate.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_wf_alloc_rep.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_samq_tracker.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_prefix_arbiter.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_prio_enc.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_mat_mult.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_fifo.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_gate_bits.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_rotate.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_wf_alloc.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_select_1ofn.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_prefix_net.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_fifo_ctrl.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_reverse.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_functions.v
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib/c_binary_op.v
  inputs.top_module: router_wrap_bk
  inputs.hdl_search_paths:
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/param_sweep_headers/buffer_size_5_parameters
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src
  - /fs1/eecg/vaughn/morestep/rad_gen/input_designs/NoC/src/clib
  clock_gating_mode: empty
par.innovus:
  floorplan_mode: manual
  floorplan_script_contents: create_floorplan -core_margins_by die -flip f -die_size_by_io_height
    max -site asap7sc7p5t -stdcell_density_size {1.0 0.7 10 10 10 10}
  design_flow_effort: standard
vlsi.inputs:
  power_spec_mode: auto
  power_spec_type: cpf
  clocks:
  - name: clk
    period: 0.571 ns
  placement_constraints:
  - path: router_wrap_bk
    type: toplevel
    x: 100
    y: 100
    width: 3500
    height: 3500
    margins:
      left: 0
      right: 0
      top: 0
      bottom: 0
