# Generated by Yosys 0.13+3 (git sha1 61324cf55, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model $abstract\alu
.inputs
.outputs
.names $false
.names $true
1
.names $undef
.end

.model $abstract\cpu
.inputs
.outputs
.names $false
.names $true
1
.names $undef
.end

.model $abstract\port
.inputs
.outputs
.names $false
.names $true
1
.names $undef
.end

.model $abstract\rom
.inputs
.outputs
.names $false
.names $true
1
.names $undef
.end
