Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Fri Nov  9 13:38:22 2018
| Host         : pc-klas1-3.esat.kuleuven.be running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file hweval_montgomery_timing_summary_routed.rpt -rpx hweval_montgomery_timing_summary_routed.rpx
| Design       : hweval_montgomery
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.034        0.000                      0                25697        0.028        0.000                      0                25697        4.500        0.000                       0                  9942  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_gen  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_gen             0.034        0.000                      0                25697        0.028        0.000                      0                25697        4.500        0.000                       0                  9942  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_gen
  To Clock:  clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/b_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[930]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.810ns  (logic 6.365ns (64.880%)  route 3.445ns (35.120%))
  Logic Levels:           38  (CARRY4=34 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 14.862 - 10.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        1.670     5.338    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X22Y39         FDRE                                         r  montgomery_instance/adder/b_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  montgomery_instance/adder/b_reg[127]/Q
                         net (fo=1, routed)           0.554     6.348    montgomery_instance/adder/p_0_in2_in[0]
    SLICE_X20Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.472 r  montgomery_instance/adder/a[644]_i_6/O
                         net (fo=1, routed)           0.000     6.472    montgomery_instance/adder/a[644]_i_6_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.985 r  montgomery_instance/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.985    montgomery_instance/adder/a_reg[644]_i_2_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.102 r  montgomery_instance/adder/a_reg[648]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.102    montgomery_instance/adder/a_reg[648]_i_2_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.219 r  montgomery_instance/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.219    montgomery_instance/adder/a_reg[652]_i_2_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.336 r  montgomery_instance/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.336    montgomery_instance/adder/a_reg[656]_i_2_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.453 r  montgomery_instance/adder/a_reg[660]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.453    montgomery_instance/adder/a_reg[660]_i_3_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.570 r  montgomery_instance/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.570    montgomery_instance/adder/a_reg[664]_i_2_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.687 r  montgomery_instance/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.687    montgomery_instance/adder/a_reg[668]_i_2_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.804 r  montgomery_instance/adder/a_reg[672]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.804    montgomery_instance/adder/a_reg[672]_i_2_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.921 r  montgomery_instance/adder/a_reg[676]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.921    montgomery_instance/adder/a_reg[676]_i_2_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.038 r  montgomery_instance/adder/a_reg[680]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.038    montgomery_instance/adder/a_reg[680]_i_2_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.155 r  montgomery_instance/adder/a_reg[684]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.156    montgomery_instance/adder/a_reg[684]_i_2_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.273 r  montgomery_instance/adder/a_reg[688]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.273    montgomery_instance/adder/a_reg[688]_i_2_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.390 r  montgomery_instance/adder/a_reg[692]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.390    montgomery_instance/adder/a_reg[692]_i_2_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.507 r  montgomery_instance/adder/a_reg[696]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.507    montgomery_instance/adder/a_reg[696]_i_2_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  montgomery_instance/adder/a_reg[700]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.624    montgomery_instance/adder/a_reg[700]_i_2_n_0
    SLICE_X20Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.741 r  montgomery_instance/adder/a_reg[704]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.741    montgomery_instance/adder/a_reg[704]_i_2_n_0
    SLICE_X20Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.858 r  montgomery_instance/adder/a_reg[708]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.858    montgomery_instance/adder/a_reg[708]_i_2_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.975 r  montgomery_instance/adder/a_reg[712]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.975    montgomery_instance/adder/a_reg[712]_i_2_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  montgomery_instance/adder/a_reg[716]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.092    montgomery_instance/adder/a_reg[716]_i_2_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  montgomery_instance/adder/a_reg[720]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.209    montgomery_instance/adder/a_reg[720]_i_3_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.326 r  montgomery_instance/adder/a_reg[724]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.326    montgomery_instance/adder/a_reg[724]_i_2_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.443 r  montgomery_instance/adder/a_reg[728]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.443    montgomery_instance/adder/a_reg[728]_i_2_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.757 r  montgomery_instance/adder/a_reg[732]_i_2/O[3]
                         net (fo=2, routed)           0.748    10.505    montgomery_instance/adder/a_reg[732]_i_2_n_4
    SLICE_X17Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    11.210 r  montgomery_instance/adder/a_reg[733]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.210    montgomery_instance/adder/a_reg[733]_i_2_n_0
    SLICE_X17Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.324 r  montgomery_instance/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.324    montgomery_instance/adder/a_reg[737]_i_2_n_0
    SLICE_X17Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.438 r  montgomery_instance/adder/a_reg[741]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.438    montgomery_instance/adder/a_reg[741]_i_2_n_0
    SLICE_X17Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.552 r  montgomery_instance/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.552    montgomery_instance/adder/a_reg[745]_i_2_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.666 r  montgomery_instance/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.666    montgomery_instance/adder/a_reg[749]_i_2_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.780 r  montgomery_instance/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.780    montgomery_instance/adder/a_reg[753]_i_2_n_0
    SLICE_X17Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.894 r  montgomery_instance/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.894    montgomery_instance/adder/a_reg[757]_i_2_n_0
    SLICE_X17Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.008 r  montgomery_instance/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.008    montgomery_instance/adder/a_reg[761]_i_2_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.122 r  montgomery_instance/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.122    montgomery_instance/adder/a_reg[765]_i_3_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.236 r  montgomery_instance/adder/a_reg[769]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.236    montgomery_instance/adder/a_reg[769]_i_3_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.458 r  montgomery_instance/adder/a_reg[770]_i_4/O[0]
                         net (fo=14, routed)          0.893    13.352    montgomery_instance/adder/p_5_in
    SLICE_X15Y75         LUT6 (Prop_lut6_I3_O)        0.299    13.651 f  montgomery_instance/adder/a[939]_i_2/O
                         net (fo=42, routed)          0.827    14.478    montgomery_instance/adder/a[939]_i_2_n_0
    SLICE_X21Y72         LUT5 (Prop_lut5_I3_O)        0.124    14.602 r  montgomery_instance/adder/a[930]_i_3/O
                         net (fo=1, routed)           0.423    15.025    montgomery_instance/adder/a[930]_i_3_n_0
    SLICE_X20Y73         LUT3 (Prop_lut3_I2_O)        0.124    15.149 r  montgomery_instance/adder/a[930]_i_1/O
                         net (fo=1, routed)           0.000    15.149    montgomery_instance/adder/a_mux[930]
    SLICE_X20Y73         FDRE                                         r  montgomery_instance/adder/a_reg[930]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        1.471    14.862    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X20Y73         FDRE                                         r  montgomery_instance/adder/a_reg[930]/C
                         clock pessimism              0.277    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X20Y73         FDRE (Setup_fdre_C_D)        0.079    15.183    montgomery_instance/adder/a_reg[930]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -15.149    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/b_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[1024]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.751ns  (logic 6.365ns (65.274%)  route 3.386ns (34.726%))
  Logic Levels:           38  (CARRY4=34 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        1.670     5.338    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X22Y39         FDRE                                         r  montgomery_instance/adder/b_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  montgomery_instance/adder/b_reg[127]/Q
                         net (fo=1, routed)           0.554     6.348    montgomery_instance/adder/p_0_in2_in[0]
    SLICE_X20Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.472 r  montgomery_instance/adder/a[644]_i_6/O
                         net (fo=1, routed)           0.000     6.472    montgomery_instance/adder/a[644]_i_6_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.985 r  montgomery_instance/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.985    montgomery_instance/adder/a_reg[644]_i_2_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.102 r  montgomery_instance/adder/a_reg[648]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.102    montgomery_instance/adder/a_reg[648]_i_2_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.219 r  montgomery_instance/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.219    montgomery_instance/adder/a_reg[652]_i_2_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.336 r  montgomery_instance/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.336    montgomery_instance/adder/a_reg[656]_i_2_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.453 r  montgomery_instance/adder/a_reg[660]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.453    montgomery_instance/adder/a_reg[660]_i_3_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.570 r  montgomery_instance/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.570    montgomery_instance/adder/a_reg[664]_i_2_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.687 r  montgomery_instance/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.687    montgomery_instance/adder/a_reg[668]_i_2_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.804 r  montgomery_instance/adder/a_reg[672]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.804    montgomery_instance/adder/a_reg[672]_i_2_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.921 r  montgomery_instance/adder/a_reg[676]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.921    montgomery_instance/adder/a_reg[676]_i_2_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.038 r  montgomery_instance/adder/a_reg[680]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.038    montgomery_instance/adder/a_reg[680]_i_2_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.155 r  montgomery_instance/adder/a_reg[684]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.156    montgomery_instance/adder/a_reg[684]_i_2_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.273 r  montgomery_instance/adder/a_reg[688]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.273    montgomery_instance/adder/a_reg[688]_i_2_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.390 r  montgomery_instance/adder/a_reg[692]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.390    montgomery_instance/adder/a_reg[692]_i_2_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.507 r  montgomery_instance/adder/a_reg[696]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.507    montgomery_instance/adder/a_reg[696]_i_2_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  montgomery_instance/adder/a_reg[700]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.624    montgomery_instance/adder/a_reg[700]_i_2_n_0
    SLICE_X20Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.741 r  montgomery_instance/adder/a_reg[704]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.741    montgomery_instance/adder/a_reg[704]_i_2_n_0
    SLICE_X20Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.858 r  montgomery_instance/adder/a_reg[708]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.858    montgomery_instance/adder/a_reg[708]_i_2_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.975 r  montgomery_instance/adder/a_reg[712]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.975    montgomery_instance/adder/a_reg[712]_i_2_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  montgomery_instance/adder/a_reg[716]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.092    montgomery_instance/adder/a_reg[716]_i_2_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  montgomery_instance/adder/a_reg[720]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.209    montgomery_instance/adder/a_reg[720]_i_3_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.326 r  montgomery_instance/adder/a_reg[724]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.326    montgomery_instance/adder/a_reg[724]_i_2_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.443 r  montgomery_instance/adder/a_reg[728]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.443    montgomery_instance/adder/a_reg[728]_i_2_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.757 r  montgomery_instance/adder/a_reg[732]_i_2/O[3]
                         net (fo=2, routed)           0.748    10.505    montgomery_instance/adder/a_reg[732]_i_2_n_4
    SLICE_X17Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    11.210 r  montgomery_instance/adder/a_reg[733]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.210    montgomery_instance/adder/a_reg[733]_i_2_n_0
    SLICE_X17Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.324 r  montgomery_instance/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.324    montgomery_instance/adder/a_reg[737]_i_2_n_0
    SLICE_X17Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.438 r  montgomery_instance/adder/a_reg[741]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.438    montgomery_instance/adder/a_reg[741]_i_2_n_0
    SLICE_X17Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.552 r  montgomery_instance/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.552    montgomery_instance/adder/a_reg[745]_i_2_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.666 r  montgomery_instance/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.666    montgomery_instance/adder/a_reg[749]_i_2_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.780 r  montgomery_instance/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.780    montgomery_instance/adder/a_reg[753]_i_2_n_0
    SLICE_X17Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.894 r  montgomery_instance/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.894    montgomery_instance/adder/a_reg[757]_i_2_n_0
    SLICE_X17Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.008 r  montgomery_instance/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.008    montgomery_instance/adder/a_reg[761]_i_2_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.122 r  montgomery_instance/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.122    montgomery_instance/adder/a_reg[765]_i_3_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.236 r  montgomery_instance/adder/a_reg[769]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.236    montgomery_instance/adder/a_reg[769]_i_3_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.458 r  montgomery_instance/adder/a_reg[770]_i_4/O[0]
                         net (fo=14, routed)          0.939    13.398    montgomery_instance/adder/p_5_in
    SLICE_X17Y81         LUT6 (Prop_lut6_I3_O)        0.299    13.697 f  montgomery_instance/adder/a[1022]_i_2/O
                         net (fo=43, routed)          0.839    14.536    montgomery_instance/adder/a[1022]_i_2_n_0
    SLICE_X21Y86         LUT5 (Prop_lut5_I0_O)        0.124    14.660 r  montgomery_instance/adder/a[1024]_i_2/O
                         net (fo=1, routed)           0.305    14.966    montgomery_instance/adder/a[1024]_i_2_n_0
    SLICE_X20Y84         LUT3 (Prop_lut3_I2_O)        0.124    15.090 r  montgomery_instance/adder/a[1024]_i_1/O
                         net (fo=1, routed)           0.000    15.090    montgomery_instance/adder/a_mux[1024]
    SLICE_X20Y84         FDRE                                         r  montgomery_instance/adder/a_reg[1024]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        1.480    14.871    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X20Y84         FDRE                                         r  montgomery_instance/adder/a_reg[1024]/C
                         clock pessimism              0.277    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X20Y84         FDRE (Setup_fdre_C_D)        0.079    15.192    montgomery_instance/adder/a_reg[1024]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -15.090    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/b_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[908]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.687ns  (logic 6.365ns (65.708%)  route 3.322ns (34.292%))
  Logic Levels:           38  (CARRY4=34 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        1.670     5.338    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X22Y39         FDRE                                         r  montgomery_instance/adder/b_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  montgomery_instance/adder/b_reg[127]/Q
                         net (fo=1, routed)           0.554     6.348    montgomery_instance/adder/p_0_in2_in[0]
    SLICE_X20Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.472 r  montgomery_instance/adder/a[644]_i_6/O
                         net (fo=1, routed)           0.000     6.472    montgomery_instance/adder/a[644]_i_6_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.985 r  montgomery_instance/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.985    montgomery_instance/adder/a_reg[644]_i_2_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.102 r  montgomery_instance/adder/a_reg[648]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.102    montgomery_instance/adder/a_reg[648]_i_2_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.219 r  montgomery_instance/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.219    montgomery_instance/adder/a_reg[652]_i_2_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.336 r  montgomery_instance/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.336    montgomery_instance/adder/a_reg[656]_i_2_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.453 r  montgomery_instance/adder/a_reg[660]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.453    montgomery_instance/adder/a_reg[660]_i_3_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.570 r  montgomery_instance/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.570    montgomery_instance/adder/a_reg[664]_i_2_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.687 r  montgomery_instance/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.687    montgomery_instance/adder/a_reg[668]_i_2_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.804 r  montgomery_instance/adder/a_reg[672]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.804    montgomery_instance/adder/a_reg[672]_i_2_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.921 r  montgomery_instance/adder/a_reg[676]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.921    montgomery_instance/adder/a_reg[676]_i_2_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.038 r  montgomery_instance/adder/a_reg[680]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.038    montgomery_instance/adder/a_reg[680]_i_2_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.155 r  montgomery_instance/adder/a_reg[684]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.156    montgomery_instance/adder/a_reg[684]_i_2_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.273 r  montgomery_instance/adder/a_reg[688]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.273    montgomery_instance/adder/a_reg[688]_i_2_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.390 r  montgomery_instance/adder/a_reg[692]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.390    montgomery_instance/adder/a_reg[692]_i_2_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.507 r  montgomery_instance/adder/a_reg[696]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.507    montgomery_instance/adder/a_reg[696]_i_2_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  montgomery_instance/adder/a_reg[700]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.624    montgomery_instance/adder/a_reg[700]_i_2_n_0
    SLICE_X20Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.741 r  montgomery_instance/adder/a_reg[704]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.741    montgomery_instance/adder/a_reg[704]_i_2_n_0
    SLICE_X20Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.858 r  montgomery_instance/adder/a_reg[708]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.858    montgomery_instance/adder/a_reg[708]_i_2_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.975 r  montgomery_instance/adder/a_reg[712]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.975    montgomery_instance/adder/a_reg[712]_i_2_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  montgomery_instance/adder/a_reg[716]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.092    montgomery_instance/adder/a_reg[716]_i_2_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  montgomery_instance/adder/a_reg[720]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.209    montgomery_instance/adder/a_reg[720]_i_3_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.326 r  montgomery_instance/adder/a_reg[724]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.326    montgomery_instance/adder/a_reg[724]_i_2_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.443 r  montgomery_instance/adder/a_reg[728]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.443    montgomery_instance/adder/a_reg[728]_i_2_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.757 r  montgomery_instance/adder/a_reg[732]_i_2/O[3]
                         net (fo=2, routed)           0.748    10.505    montgomery_instance/adder/a_reg[732]_i_2_n_4
    SLICE_X17Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    11.210 r  montgomery_instance/adder/a_reg[733]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.210    montgomery_instance/adder/a_reg[733]_i_2_n_0
    SLICE_X17Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.324 r  montgomery_instance/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.324    montgomery_instance/adder/a_reg[737]_i_2_n_0
    SLICE_X17Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.438 r  montgomery_instance/adder/a_reg[741]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.438    montgomery_instance/adder/a_reg[741]_i_2_n_0
    SLICE_X17Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.552 r  montgomery_instance/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.552    montgomery_instance/adder/a_reg[745]_i_2_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.666 r  montgomery_instance/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.666    montgomery_instance/adder/a_reg[749]_i_2_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.780 r  montgomery_instance/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.780    montgomery_instance/adder/a_reg[753]_i_2_n_0
    SLICE_X17Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.894 r  montgomery_instance/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.894    montgomery_instance/adder/a_reg[757]_i_2_n_0
    SLICE_X17Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.008 r  montgomery_instance/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.008    montgomery_instance/adder/a_reg[761]_i_2_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.122 r  montgomery_instance/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.122    montgomery_instance/adder/a_reg[765]_i_3_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.236 r  montgomery_instance/adder/a_reg[769]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.236    montgomery_instance/adder/a_reg[769]_i_3_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.458 r  montgomery_instance/adder/a_reg[770]_i_4/O[0]
                         net (fo=14, routed)          0.893    13.352    montgomery_instance/adder/p_5_in
    SLICE_X15Y75         LUT6 (Prop_lut6_I3_O)        0.299    13.651 f  montgomery_instance/adder/a[939]_i_2/O
                         net (fo=42, routed)          0.835    14.486    montgomery_instance/adder/a[939]_i_2_n_0
    SLICE_X24Y75         LUT5 (Prop_lut5_I0_O)        0.124    14.610 r  montgomery_instance/adder/a[908]_i_2/O
                         net (fo=1, routed)           0.291    14.901    montgomery_instance/adder/a[908]_i_2_n_0
    SLICE_X22Y75         LUT3 (Prop_lut3_I2_O)        0.124    15.025 r  montgomery_instance/adder/a[908]_i_1/O
                         net (fo=1, routed)           0.000    15.025    montgomery_instance/adder/a_mux[908]
    SLICE_X22Y75         FDRE                                         r  montgomery_instance/adder/a_reg[908]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        1.465    14.856    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X22Y75         FDRE                                         r  montgomery_instance/adder/a_reg[908]/C
                         clock pessimism              0.277    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X22Y75         FDRE (Setup_fdre_C_D)        0.031    15.129    montgomery_instance/adder/a_reg[908]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -15.025    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/b_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[912]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.692ns  (logic 6.365ns (65.673%)  route 3.327ns (34.327%))
  Logic Levels:           38  (CARRY4=34 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        1.670     5.338    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X22Y39         FDRE                                         r  montgomery_instance/adder/b_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  montgomery_instance/adder/b_reg[127]/Q
                         net (fo=1, routed)           0.554     6.348    montgomery_instance/adder/p_0_in2_in[0]
    SLICE_X20Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.472 r  montgomery_instance/adder/a[644]_i_6/O
                         net (fo=1, routed)           0.000     6.472    montgomery_instance/adder/a[644]_i_6_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.985 r  montgomery_instance/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.985    montgomery_instance/adder/a_reg[644]_i_2_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.102 r  montgomery_instance/adder/a_reg[648]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.102    montgomery_instance/adder/a_reg[648]_i_2_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.219 r  montgomery_instance/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.219    montgomery_instance/adder/a_reg[652]_i_2_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.336 r  montgomery_instance/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.336    montgomery_instance/adder/a_reg[656]_i_2_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.453 r  montgomery_instance/adder/a_reg[660]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.453    montgomery_instance/adder/a_reg[660]_i_3_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.570 r  montgomery_instance/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.570    montgomery_instance/adder/a_reg[664]_i_2_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.687 r  montgomery_instance/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.687    montgomery_instance/adder/a_reg[668]_i_2_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.804 r  montgomery_instance/adder/a_reg[672]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.804    montgomery_instance/adder/a_reg[672]_i_2_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.921 r  montgomery_instance/adder/a_reg[676]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.921    montgomery_instance/adder/a_reg[676]_i_2_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.038 r  montgomery_instance/adder/a_reg[680]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.038    montgomery_instance/adder/a_reg[680]_i_2_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.155 r  montgomery_instance/adder/a_reg[684]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.156    montgomery_instance/adder/a_reg[684]_i_2_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.273 r  montgomery_instance/adder/a_reg[688]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.273    montgomery_instance/adder/a_reg[688]_i_2_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.390 r  montgomery_instance/adder/a_reg[692]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.390    montgomery_instance/adder/a_reg[692]_i_2_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.507 r  montgomery_instance/adder/a_reg[696]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.507    montgomery_instance/adder/a_reg[696]_i_2_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  montgomery_instance/adder/a_reg[700]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.624    montgomery_instance/adder/a_reg[700]_i_2_n_0
    SLICE_X20Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.741 r  montgomery_instance/adder/a_reg[704]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.741    montgomery_instance/adder/a_reg[704]_i_2_n_0
    SLICE_X20Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.858 r  montgomery_instance/adder/a_reg[708]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.858    montgomery_instance/adder/a_reg[708]_i_2_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.975 r  montgomery_instance/adder/a_reg[712]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.975    montgomery_instance/adder/a_reg[712]_i_2_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  montgomery_instance/adder/a_reg[716]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.092    montgomery_instance/adder/a_reg[716]_i_2_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  montgomery_instance/adder/a_reg[720]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.209    montgomery_instance/adder/a_reg[720]_i_3_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.326 r  montgomery_instance/adder/a_reg[724]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.326    montgomery_instance/adder/a_reg[724]_i_2_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.443 r  montgomery_instance/adder/a_reg[728]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.443    montgomery_instance/adder/a_reg[728]_i_2_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.757 r  montgomery_instance/adder/a_reg[732]_i_2/O[3]
                         net (fo=2, routed)           0.748    10.505    montgomery_instance/adder/a_reg[732]_i_2_n_4
    SLICE_X17Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    11.210 r  montgomery_instance/adder/a_reg[733]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.210    montgomery_instance/adder/a_reg[733]_i_2_n_0
    SLICE_X17Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.324 r  montgomery_instance/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.324    montgomery_instance/adder/a_reg[737]_i_2_n_0
    SLICE_X17Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.438 r  montgomery_instance/adder/a_reg[741]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.438    montgomery_instance/adder/a_reg[741]_i_2_n_0
    SLICE_X17Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.552 r  montgomery_instance/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.552    montgomery_instance/adder/a_reg[745]_i_2_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.666 r  montgomery_instance/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.666    montgomery_instance/adder/a_reg[749]_i_2_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.780 r  montgomery_instance/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.780    montgomery_instance/adder/a_reg[753]_i_2_n_0
    SLICE_X17Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.894 r  montgomery_instance/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.894    montgomery_instance/adder/a_reg[757]_i_2_n_0
    SLICE_X17Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.008 r  montgomery_instance/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.008    montgomery_instance/adder/a_reg[761]_i_2_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.122 r  montgomery_instance/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.122    montgomery_instance/adder/a_reg[765]_i_3_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.236 r  montgomery_instance/adder/a_reg[769]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.236    montgomery_instance/adder/a_reg[769]_i_3_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.458 r  montgomery_instance/adder/a_reg[770]_i_4/O[0]
                         net (fo=14, routed)          0.893    13.352    montgomery_instance/adder/p_5_in
    SLICE_X15Y75         LUT6 (Prop_lut6_I3_O)        0.299    13.651 f  montgomery_instance/adder/a[939]_i_2/O
                         net (fo=42, routed)          0.681    14.332    montgomery_instance/adder/a[939]_i_2_n_0
    SLICE_X21Y71         LUT5 (Prop_lut5_I0_O)        0.124    14.456 r  montgomery_instance/adder/a[912]_i_2/O
                         net (fo=1, routed)           0.451    14.906    montgomery_instance/adder/a[912]_i_2_n_0
    SLICE_X21Y71         LUT3 (Prop_lut3_I2_O)        0.124    15.030 r  montgomery_instance/adder/a[912]_i_1/O
                         net (fo=1, routed)           0.000    15.030    montgomery_instance/adder/a_mux[912]
    SLICE_X21Y71         FDRE                                         r  montgomery_instance/adder/a_reg[912]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        1.474    14.865    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X21Y71         FDRE                                         r  montgomery_instance/adder/a_reg[912]/C
                         clock pessimism              0.277    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X21Y71         FDRE (Setup_fdre_C_D)        0.029    15.136    montgomery_instance/adder/a_reg[912]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -15.030    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/b_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[1015]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.681ns  (logic 6.365ns (65.748%)  route 3.316ns (34.252%))
  Logic Levels:           38  (CARRY4=34 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        1.670     5.338    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X22Y39         FDRE                                         r  montgomery_instance/adder/b_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  montgomery_instance/adder/b_reg[127]/Q
                         net (fo=1, routed)           0.554     6.348    montgomery_instance/adder/p_0_in2_in[0]
    SLICE_X20Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.472 r  montgomery_instance/adder/a[644]_i_6/O
                         net (fo=1, routed)           0.000     6.472    montgomery_instance/adder/a[644]_i_6_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.985 r  montgomery_instance/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.985    montgomery_instance/adder/a_reg[644]_i_2_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.102 r  montgomery_instance/adder/a_reg[648]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.102    montgomery_instance/adder/a_reg[648]_i_2_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.219 r  montgomery_instance/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.219    montgomery_instance/adder/a_reg[652]_i_2_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.336 r  montgomery_instance/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.336    montgomery_instance/adder/a_reg[656]_i_2_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.453 r  montgomery_instance/adder/a_reg[660]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.453    montgomery_instance/adder/a_reg[660]_i_3_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.570 r  montgomery_instance/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.570    montgomery_instance/adder/a_reg[664]_i_2_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.687 r  montgomery_instance/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.687    montgomery_instance/adder/a_reg[668]_i_2_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.804 r  montgomery_instance/adder/a_reg[672]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.804    montgomery_instance/adder/a_reg[672]_i_2_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.921 r  montgomery_instance/adder/a_reg[676]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.921    montgomery_instance/adder/a_reg[676]_i_2_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.038 r  montgomery_instance/adder/a_reg[680]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.038    montgomery_instance/adder/a_reg[680]_i_2_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.155 r  montgomery_instance/adder/a_reg[684]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.156    montgomery_instance/adder/a_reg[684]_i_2_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.273 r  montgomery_instance/adder/a_reg[688]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.273    montgomery_instance/adder/a_reg[688]_i_2_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.390 r  montgomery_instance/adder/a_reg[692]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.390    montgomery_instance/adder/a_reg[692]_i_2_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.507 r  montgomery_instance/adder/a_reg[696]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.507    montgomery_instance/adder/a_reg[696]_i_2_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  montgomery_instance/adder/a_reg[700]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.624    montgomery_instance/adder/a_reg[700]_i_2_n_0
    SLICE_X20Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.741 r  montgomery_instance/adder/a_reg[704]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.741    montgomery_instance/adder/a_reg[704]_i_2_n_0
    SLICE_X20Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.858 r  montgomery_instance/adder/a_reg[708]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.858    montgomery_instance/adder/a_reg[708]_i_2_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.975 r  montgomery_instance/adder/a_reg[712]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.975    montgomery_instance/adder/a_reg[712]_i_2_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  montgomery_instance/adder/a_reg[716]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.092    montgomery_instance/adder/a_reg[716]_i_2_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  montgomery_instance/adder/a_reg[720]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.209    montgomery_instance/adder/a_reg[720]_i_3_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.326 r  montgomery_instance/adder/a_reg[724]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.326    montgomery_instance/adder/a_reg[724]_i_2_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.443 r  montgomery_instance/adder/a_reg[728]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.443    montgomery_instance/adder/a_reg[728]_i_2_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.757 r  montgomery_instance/adder/a_reg[732]_i_2/O[3]
                         net (fo=2, routed)           0.748    10.505    montgomery_instance/adder/a_reg[732]_i_2_n_4
    SLICE_X17Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    11.210 r  montgomery_instance/adder/a_reg[733]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.210    montgomery_instance/adder/a_reg[733]_i_2_n_0
    SLICE_X17Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.324 r  montgomery_instance/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.324    montgomery_instance/adder/a_reg[737]_i_2_n_0
    SLICE_X17Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.438 r  montgomery_instance/adder/a_reg[741]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.438    montgomery_instance/adder/a_reg[741]_i_2_n_0
    SLICE_X17Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.552 r  montgomery_instance/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.552    montgomery_instance/adder/a_reg[745]_i_2_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.666 r  montgomery_instance/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.666    montgomery_instance/adder/a_reg[749]_i_2_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.780 r  montgomery_instance/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.780    montgomery_instance/adder/a_reg[753]_i_2_n_0
    SLICE_X17Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.894 r  montgomery_instance/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.894    montgomery_instance/adder/a_reg[757]_i_2_n_0
    SLICE_X17Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.008 r  montgomery_instance/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.008    montgomery_instance/adder/a_reg[761]_i_2_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.122 r  montgomery_instance/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.122    montgomery_instance/adder/a_reg[765]_i_3_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.236 r  montgomery_instance/adder/a_reg[769]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.236    montgomery_instance/adder/a_reg[769]_i_3_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.458 r  montgomery_instance/adder/a_reg[770]_i_4/O[0]
                         net (fo=14, routed)          0.939    13.398    montgomery_instance/adder/p_5_in
    SLICE_X17Y81         LUT6 (Prop_lut6_I3_O)        0.299    13.697 f  montgomery_instance/adder/a[1022]_i_2/O
                         net (fo=43, routed)          0.785    14.482    montgomery_instance/adder/a[1022]_i_2_n_0
    SLICE_X22Y82         LUT5 (Prop_lut5_I3_O)        0.124    14.606 r  montgomery_instance/adder/a[1015]_i_2/O
                         net (fo=1, routed)           0.289    14.895    montgomery_instance/adder/a[1015]_i_2_n_0
    SLICE_X23Y83         LUT3 (Prop_lut3_I2_O)        0.124    15.019 r  montgomery_instance/adder/a[1015]_i_1/O
                         net (fo=1, routed)           0.000    15.019    montgomery_instance/adder/a_mux[1015]
    SLICE_X23Y83         FDRE                                         r  montgomery_instance/adder/a_reg[1015]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        1.475    14.866    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X23Y83         FDRE                                         r  montgomery_instance/adder/a_reg[1015]/C
                         clock pessimism              0.277    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X23Y83         FDRE (Setup_fdre_C_D)        0.031    15.139    montgomery_instance/adder/a_reg[1015]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -15.019    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/b_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[998]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.688ns  (logic 6.365ns (65.701%)  route 3.323ns (34.299%))
  Logic Levels:           38  (CARRY4=34 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        1.670     5.338    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X22Y39         FDRE                                         r  montgomery_instance/adder/b_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  montgomery_instance/adder/b_reg[127]/Q
                         net (fo=1, routed)           0.554     6.348    montgomery_instance/adder/p_0_in2_in[0]
    SLICE_X20Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.472 r  montgomery_instance/adder/a[644]_i_6/O
                         net (fo=1, routed)           0.000     6.472    montgomery_instance/adder/a[644]_i_6_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.985 r  montgomery_instance/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.985    montgomery_instance/adder/a_reg[644]_i_2_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.102 r  montgomery_instance/adder/a_reg[648]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.102    montgomery_instance/adder/a_reg[648]_i_2_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.219 r  montgomery_instance/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.219    montgomery_instance/adder/a_reg[652]_i_2_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.336 r  montgomery_instance/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.336    montgomery_instance/adder/a_reg[656]_i_2_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.453 r  montgomery_instance/adder/a_reg[660]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.453    montgomery_instance/adder/a_reg[660]_i_3_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.570 r  montgomery_instance/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.570    montgomery_instance/adder/a_reg[664]_i_2_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.687 r  montgomery_instance/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.687    montgomery_instance/adder/a_reg[668]_i_2_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.804 r  montgomery_instance/adder/a_reg[672]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.804    montgomery_instance/adder/a_reg[672]_i_2_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.921 r  montgomery_instance/adder/a_reg[676]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.921    montgomery_instance/adder/a_reg[676]_i_2_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.038 r  montgomery_instance/adder/a_reg[680]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.038    montgomery_instance/adder/a_reg[680]_i_2_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.155 r  montgomery_instance/adder/a_reg[684]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.156    montgomery_instance/adder/a_reg[684]_i_2_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.273 r  montgomery_instance/adder/a_reg[688]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.273    montgomery_instance/adder/a_reg[688]_i_2_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.390 r  montgomery_instance/adder/a_reg[692]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.390    montgomery_instance/adder/a_reg[692]_i_2_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.507 r  montgomery_instance/adder/a_reg[696]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.507    montgomery_instance/adder/a_reg[696]_i_2_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  montgomery_instance/adder/a_reg[700]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.624    montgomery_instance/adder/a_reg[700]_i_2_n_0
    SLICE_X20Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.741 r  montgomery_instance/adder/a_reg[704]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.741    montgomery_instance/adder/a_reg[704]_i_2_n_0
    SLICE_X20Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.858 r  montgomery_instance/adder/a_reg[708]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.858    montgomery_instance/adder/a_reg[708]_i_2_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.975 r  montgomery_instance/adder/a_reg[712]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.975    montgomery_instance/adder/a_reg[712]_i_2_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  montgomery_instance/adder/a_reg[716]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.092    montgomery_instance/adder/a_reg[716]_i_2_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  montgomery_instance/adder/a_reg[720]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.209    montgomery_instance/adder/a_reg[720]_i_3_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.326 r  montgomery_instance/adder/a_reg[724]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.326    montgomery_instance/adder/a_reg[724]_i_2_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.443 r  montgomery_instance/adder/a_reg[728]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.443    montgomery_instance/adder/a_reg[728]_i_2_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.757 r  montgomery_instance/adder/a_reg[732]_i_2/O[3]
                         net (fo=2, routed)           0.748    10.505    montgomery_instance/adder/a_reg[732]_i_2_n_4
    SLICE_X17Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    11.210 r  montgomery_instance/adder/a_reg[733]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.210    montgomery_instance/adder/a_reg[733]_i_2_n_0
    SLICE_X17Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.324 r  montgomery_instance/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.324    montgomery_instance/adder/a_reg[737]_i_2_n_0
    SLICE_X17Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.438 r  montgomery_instance/adder/a_reg[741]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.438    montgomery_instance/adder/a_reg[741]_i_2_n_0
    SLICE_X17Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.552 r  montgomery_instance/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.552    montgomery_instance/adder/a_reg[745]_i_2_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.666 r  montgomery_instance/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.666    montgomery_instance/adder/a_reg[749]_i_2_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.780 r  montgomery_instance/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.780    montgomery_instance/adder/a_reg[753]_i_2_n_0
    SLICE_X17Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.894 r  montgomery_instance/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.894    montgomery_instance/adder/a_reg[757]_i_2_n_0
    SLICE_X17Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.008 r  montgomery_instance/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.008    montgomery_instance/adder/a_reg[761]_i_2_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.122 r  montgomery_instance/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.122    montgomery_instance/adder/a_reg[765]_i_3_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.236 r  montgomery_instance/adder/a_reg[769]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.236    montgomery_instance/adder/a_reg[769]_i_3_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.458 r  montgomery_instance/adder/a_reg[770]_i_4/O[0]
                         net (fo=14, routed)          0.939    13.398    montgomery_instance/adder/p_5_in
    SLICE_X17Y81         LUT6 (Prop_lut6_I3_O)        0.299    13.697 f  montgomery_instance/adder/a[1022]_i_2/O
                         net (fo=43, routed)          0.764    14.461    montgomery_instance/adder/a[1022]_i_2_n_0
    SLICE_X16Y84         LUT5 (Prop_lut5_I0_O)        0.124    14.585 r  montgomery_instance/adder/a[998]_i_3/O
                         net (fo=1, routed)           0.317    14.902    montgomery_instance/adder/a[998]_i_3_n_0
    SLICE_X15Y85         LUT3 (Prop_lut3_I2_O)        0.124    15.026 r  montgomery_instance/adder/a[998]_i_1/O
                         net (fo=1, routed)           0.000    15.026    montgomery_instance/adder/a_mux[998]
    SLICE_X15Y85         FDRE                                         r  montgomery_instance/adder/a_reg[998]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        1.483    14.874    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X15Y85         FDRE                                         r  montgomery_instance/adder/a_reg[998]/C
                         clock pessimism              0.277    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X15Y85         FDRE (Setup_fdre_C_D)        0.031    15.147    montgomery_instance/adder/a_reg[998]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -15.026    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/b_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[1014]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.732ns  (logic 6.365ns (65.406%)  route 3.367ns (34.594%))
  Logic Levels:           38  (CARRY4=34 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        1.670     5.338    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X22Y39         FDRE                                         r  montgomery_instance/adder/b_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  montgomery_instance/adder/b_reg[127]/Q
                         net (fo=1, routed)           0.554     6.348    montgomery_instance/adder/p_0_in2_in[0]
    SLICE_X20Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.472 r  montgomery_instance/adder/a[644]_i_6/O
                         net (fo=1, routed)           0.000     6.472    montgomery_instance/adder/a[644]_i_6_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.985 r  montgomery_instance/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.985    montgomery_instance/adder/a_reg[644]_i_2_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.102 r  montgomery_instance/adder/a_reg[648]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.102    montgomery_instance/adder/a_reg[648]_i_2_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.219 r  montgomery_instance/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.219    montgomery_instance/adder/a_reg[652]_i_2_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.336 r  montgomery_instance/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.336    montgomery_instance/adder/a_reg[656]_i_2_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.453 r  montgomery_instance/adder/a_reg[660]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.453    montgomery_instance/adder/a_reg[660]_i_3_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.570 r  montgomery_instance/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.570    montgomery_instance/adder/a_reg[664]_i_2_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.687 r  montgomery_instance/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.687    montgomery_instance/adder/a_reg[668]_i_2_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.804 r  montgomery_instance/adder/a_reg[672]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.804    montgomery_instance/adder/a_reg[672]_i_2_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.921 r  montgomery_instance/adder/a_reg[676]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.921    montgomery_instance/adder/a_reg[676]_i_2_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.038 r  montgomery_instance/adder/a_reg[680]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.038    montgomery_instance/adder/a_reg[680]_i_2_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.155 r  montgomery_instance/adder/a_reg[684]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.156    montgomery_instance/adder/a_reg[684]_i_2_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.273 r  montgomery_instance/adder/a_reg[688]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.273    montgomery_instance/adder/a_reg[688]_i_2_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.390 r  montgomery_instance/adder/a_reg[692]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.390    montgomery_instance/adder/a_reg[692]_i_2_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.507 r  montgomery_instance/adder/a_reg[696]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.507    montgomery_instance/adder/a_reg[696]_i_2_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  montgomery_instance/adder/a_reg[700]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.624    montgomery_instance/adder/a_reg[700]_i_2_n_0
    SLICE_X20Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.741 r  montgomery_instance/adder/a_reg[704]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.741    montgomery_instance/adder/a_reg[704]_i_2_n_0
    SLICE_X20Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.858 r  montgomery_instance/adder/a_reg[708]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.858    montgomery_instance/adder/a_reg[708]_i_2_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.975 r  montgomery_instance/adder/a_reg[712]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.975    montgomery_instance/adder/a_reg[712]_i_2_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  montgomery_instance/adder/a_reg[716]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.092    montgomery_instance/adder/a_reg[716]_i_2_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  montgomery_instance/adder/a_reg[720]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.209    montgomery_instance/adder/a_reg[720]_i_3_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.326 r  montgomery_instance/adder/a_reg[724]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.326    montgomery_instance/adder/a_reg[724]_i_2_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.443 r  montgomery_instance/adder/a_reg[728]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.443    montgomery_instance/adder/a_reg[728]_i_2_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.757 r  montgomery_instance/adder/a_reg[732]_i_2/O[3]
                         net (fo=2, routed)           0.748    10.505    montgomery_instance/adder/a_reg[732]_i_2_n_4
    SLICE_X17Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    11.210 r  montgomery_instance/adder/a_reg[733]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.210    montgomery_instance/adder/a_reg[733]_i_2_n_0
    SLICE_X17Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.324 r  montgomery_instance/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.324    montgomery_instance/adder/a_reg[737]_i_2_n_0
    SLICE_X17Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.438 r  montgomery_instance/adder/a_reg[741]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.438    montgomery_instance/adder/a_reg[741]_i_2_n_0
    SLICE_X17Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.552 r  montgomery_instance/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.552    montgomery_instance/adder/a_reg[745]_i_2_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.666 r  montgomery_instance/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.666    montgomery_instance/adder/a_reg[749]_i_2_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.780 r  montgomery_instance/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.780    montgomery_instance/adder/a_reg[753]_i_2_n_0
    SLICE_X17Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.894 r  montgomery_instance/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.894    montgomery_instance/adder/a_reg[757]_i_2_n_0
    SLICE_X17Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.008 r  montgomery_instance/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.008    montgomery_instance/adder/a_reg[761]_i_2_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.122 r  montgomery_instance/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.122    montgomery_instance/adder/a_reg[765]_i_3_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.236 r  montgomery_instance/adder/a_reg[769]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.236    montgomery_instance/adder/a_reg[769]_i_3_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.458 r  montgomery_instance/adder/a_reg[770]_i_4/O[0]
                         net (fo=14, routed)          0.939    13.398    montgomery_instance/adder/p_5_in
    SLICE_X17Y81         LUT6 (Prop_lut6_I3_O)        0.299    13.697 f  montgomery_instance/adder/a[1022]_i_2/O
                         net (fo=43, routed)          0.819    14.515    montgomery_instance/adder/a[1022]_i_2_n_0
    SLICE_X21Y86         LUT5 (Prop_lut5_I0_O)        0.124    14.639 r  montgomery_instance/adder/a[1014]_i_3/O
                         net (fo=1, routed)           0.306    14.946    montgomery_instance/adder/a[1014]_i_3_n_0
    SLICE_X20Y85         LUT3 (Prop_lut3_I2_O)        0.124    15.070 r  montgomery_instance/adder/a[1014]_i_1/O
                         net (fo=1, routed)           0.000    15.070    montgomery_instance/adder/a_mux[1014]
    SLICE_X20Y85         FDRE                                         r  montgomery_instance/adder/a_reg[1014]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        1.481    14.872    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X20Y85         FDRE                                         r  montgomery_instance/adder/a_reg[1014]/C
                         clock pessimism              0.277    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X20Y85         FDRE (Setup_fdre_C_D)        0.077    15.191    montgomery_instance/adder/a_reg[1014]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -15.070    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/b_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[900]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.671ns  (logic 6.365ns (65.814%)  route 3.306ns (34.186%))
  Logic Levels:           38  (CARRY4=34 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        1.670     5.338    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X22Y39         FDRE                                         r  montgomery_instance/adder/b_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  montgomery_instance/adder/b_reg[127]/Q
                         net (fo=1, routed)           0.554     6.348    montgomery_instance/adder/p_0_in2_in[0]
    SLICE_X20Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.472 r  montgomery_instance/adder/a[644]_i_6/O
                         net (fo=1, routed)           0.000     6.472    montgomery_instance/adder/a[644]_i_6_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.985 r  montgomery_instance/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.985    montgomery_instance/adder/a_reg[644]_i_2_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.102 r  montgomery_instance/adder/a_reg[648]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.102    montgomery_instance/adder/a_reg[648]_i_2_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.219 r  montgomery_instance/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.219    montgomery_instance/adder/a_reg[652]_i_2_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.336 r  montgomery_instance/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.336    montgomery_instance/adder/a_reg[656]_i_2_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.453 r  montgomery_instance/adder/a_reg[660]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.453    montgomery_instance/adder/a_reg[660]_i_3_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.570 r  montgomery_instance/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.570    montgomery_instance/adder/a_reg[664]_i_2_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.687 r  montgomery_instance/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.687    montgomery_instance/adder/a_reg[668]_i_2_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.804 r  montgomery_instance/adder/a_reg[672]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.804    montgomery_instance/adder/a_reg[672]_i_2_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.921 r  montgomery_instance/adder/a_reg[676]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.921    montgomery_instance/adder/a_reg[676]_i_2_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.038 r  montgomery_instance/adder/a_reg[680]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.038    montgomery_instance/adder/a_reg[680]_i_2_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.155 r  montgomery_instance/adder/a_reg[684]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.156    montgomery_instance/adder/a_reg[684]_i_2_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.273 r  montgomery_instance/adder/a_reg[688]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.273    montgomery_instance/adder/a_reg[688]_i_2_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.390 r  montgomery_instance/adder/a_reg[692]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.390    montgomery_instance/adder/a_reg[692]_i_2_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.507 r  montgomery_instance/adder/a_reg[696]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.507    montgomery_instance/adder/a_reg[696]_i_2_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  montgomery_instance/adder/a_reg[700]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.624    montgomery_instance/adder/a_reg[700]_i_2_n_0
    SLICE_X20Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.741 r  montgomery_instance/adder/a_reg[704]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.741    montgomery_instance/adder/a_reg[704]_i_2_n_0
    SLICE_X20Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.858 r  montgomery_instance/adder/a_reg[708]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.858    montgomery_instance/adder/a_reg[708]_i_2_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.975 r  montgomery_instance/adder/a_reg[712]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.975    montgomery_instance/adder/a_reg[712]_i_2_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  montgomery_instance/adder/a_reg[716]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.092    montgomery_instance/adder/a_reg[716]_i_2_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  montgomery_instance/adder/a_reg[720]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.209    montgomery_instance/adder/a_reg[720]_i_3_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.326 r  montgomery_instance/adder/a_reg[724]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.326    montgomery_instance/adder/a_reg[724]_i_2_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.443 r  montgomery_instance/adder/a_reg[728]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.443    montgomery_instance/adder/a_reg[728]_i_2_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.757 r  montgomery_instance/adder/a_reg[732]_i_2/O[3]
                         net (fo=2, routed)           0.748    10.505    montgomery_instance/adder/a_reg[732]_i_2_n_4
    SLICE_X17Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    11.210 r  montgomery_instance/adder/a_reg[733]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.210    montgomery_instance/adder/a_reg[733]_i_2_n_0
    SLICE_X17Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.324 r  montgomery_instance/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.324    montgomery_instance/adder/a_reg[737]_i_2_n_0
    SLICE_X17Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.438 r  montgomery_instance/adder/a_reg[741]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.438    montgomery_instance/adder/a_reg[741]_i_2_n_0
    SLICE_X17Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.552 r  montgomery_instance/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.552    montgomery_instance/adder/a_reg[745]_i_2_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.666 r  montgomery_instance/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.666    montgomery_instance/adder/a_reg[749]_i_2_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.780 r  montgomery_instance/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.780    montgomery_instance/adder/a_reg[753]_i_2_n_0
    SLICE_X17Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.894 r  montgomery_instance/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.894    montgomery_instance/adder/a_reg[757]_i_2_n_0
    SLICE_X17Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.008 r  montgomery_instance/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.008    montgomery_instance/adder/a_reg[761]_i_2_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.122 r  montgomery_instance/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.122    montgomery_instance/adder/a_reg[765]_i_3_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.236 r  montgomery_instance/adder/a_reg[769]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.236    montgomery_instance/adder/a_reg[769]_i_3_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.458 r  montgomery_instance/adder/a_reg[770]_i_4/O[0]
                         net (fo=14, routed)          0.893    13.352    montgomery_instance/adder/p_5_in
    SLICE_X15Y75         LUT6 (Prop_lut6_I3_O)        0.299    13.651 f  montgomery_instance/adder/a[939]_i_2/O
                         net (fo=42, routed)          0.820    14.470    montgomery_instance/adder/a[939]_i_2_n_0
    SLICE_X20Y74         LUT5 (Prop_lut5_I0_O)        0.124    14.594 r  montgomery_instance/adder/a[900]_i_2/O
                         net (fo=1, routed)           0.291    14.885    montgomery_instance/adder/a[900]_i_2_n_0
    SLICE_X21Y74         LUT3 (Prop_lut3_I2_O)        0.124    15.009 r  montgomery_instance/adder/a[900]_i_1/O
                         net (fo=1, routed)           0.000    15.009    montgomery_instance/adder/a_mux[900]
    SLICE_X21Y74         FDRE                                         r  montgomery_instance/adder/a_reg[900]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        1.469    14.860    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X21Y74         FDRE                                         r  montgomery_instance/adder/a_reg[900]/C
                         clock pessimism              0.277    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X21Y74         FDRE (Setup_fdre_C_D)        0.031    15.133    montgomery_instance/adder/a_reg[900]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -15.009    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/b_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[992]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.675ns  (logic 6.365ns (65.789%)  route 3.310ns (34.211%))
  Logic Levels:           38  (CARRY4=34 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        1.670     5.338    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X22Y39         FDRE                                         r  montgomery_instance/adder/b_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  montgomery_instance/adder/b_reg[127]/Q
                         net (fo=1, routed)           0.554     6.348    montgomery_instance/adder/p_0_in2_in[0]
    SLICE_X20Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.472 r  montgomery_instance/adder/a[644]_i_6/O
                         net (fo=1, routed)           0.000     6.472    montgomery_instance/adder/a[644]_i_6_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.985 r  montgomery_instance/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.985    montgomery_instance/adder/a_reg[644]_i_2_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.102 r  montgomery_instance/adder/a_reg[648]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.102    montgomery_instance/adder/a_reg[648]_i_2_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.219 r  montgomery_instance/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.219    montgomery_instance/adder/a_reg[652]_i_2_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.336 r  montgomery_instance/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.336    montgomery_instance/adder/a_reg[656]_i_2_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.453 r  montgomery_instance/adder/a_reg[660]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.453    montgomery_instance/adder/a_reg[660]_i_3_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.570 r  montgomery_instance/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.570    montgomery_instance/adder/a_reg[664]_i_2_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.687 r  montgomery_instance/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.687    montgomery_instance/adder/a_reg[668]_i_2_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.804 r  montgomery_instance/adder/a_reg[672]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.804    montgomery_instance/adder/a_reg[672]_i_2_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.921 r  montgomery_instance/adder/a_reg[676]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.921    montgomery_instance/adder/a_reg[676]_i_2_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.038 r  montgomery_instance/adder/a_reg[680]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.038    montgomery_instance/adder/a_reg[680]_i_2_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.155 r  montgomery_instance/adder/a_reg[684]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.156    montgomery_instance/adder/a_reg[684]_i_2_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.273 r  montgomery_instance/adder/a_reg[688]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.273    montgomery_instance/adder/a_reg[688]_i_2_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.390 r  montgomery_instance/adder/a_reg[692]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.390    montgomery_instance/adder/a_reg[692]_i_2_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.507 r  montgomery_instance/adder/a_reg[696]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.507    montgomery_instance/adder/a_reg[696]_i_2_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  montgomery_instance/adder/a_reg[700]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.624    montgomery_instance/adder/a_reg[700]_i_2_n_0
    SLICE_X20Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.741 r  montgomery_instance/adder/a_reg[704]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.741    montgomery_instance/adder/a_reg[704]_i_2_n_0
    SLICE_X20Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.858 r  montgomery_instance/adder/a_reg[708]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.858    montgomery_instance/adder/a_reg[708]_i_2_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.975 r  montgomery_instance/adder/a_reg[712]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.975    montgomery_instance/adder/a_reg[712]_i_2_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  montgomery_instance/adder/a_reg[716]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.092    montgomery_instance/adder/a_reg[716]_i_2_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  montgomery_instance/adder/a_reg[720]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.209    montgomery_instance/adder/a_reg[720]_i_3_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.326 r  montgomery_instance/adder/a_reg[724]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.326    montgomery_instance/adder/a_reg[724]_i_2_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.443 r  montgomery_instance/adder/a_reg[728]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.443    montgomery_instance/adder/a_reg[728]_i_2_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.757 r  montgomery_instance/adder/a_reg[732]_i_2/O[3]
                         net (fo=2, routed)           0.748    10.505    montgomery_instance/adder/a_reg[732]_i_2_n_4
    SLICE_X17Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    11.210 r  montgomery_instance/adder/a_reg[733]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.210    montgomery_instance/adder/a_reg[733]_i_2_n_0
    SLICE_X17Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.324 r  montgomery_instance/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.324    montgomery_instance/adder/a_reg[737]_i_2_n_0
    SLICE_X17Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.438 r  montgomery_instance/adder/a_reg[741]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.438    montgomery_instance/adder/a_reg[741]_i_2_n_0
    SLICE_X17Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.552 r  montgomery_instance/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.552    montgomery_instance/adder/a_reg[745]_i_2_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.666 r  montgomery_instance/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.666    montgomery_instance/adder/a_reg[749]_i_2_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.780 r  montgomery_instance/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.780    montgomery_instance/adder/a_reg[753]_i_2_n_0
    SLICE_X17Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.894 r  montgomery_instance/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.894    montgomery_instance/adder/a_reg[757]_i_2_n_0
    SLICE_X17Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.008 r  montgomery_instance/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.008    montgomery_instance/adder/a_reg[761]_i_2_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.122 r  montgomery_instance/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.122    montgomery_instance/adder/a_reg[765]_i_3_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.236 r  montgomery_instance/adder/a_reg[769]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.236    montgomery_instance/adder/a_reg[769]_i_3_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.458 r  montgomery_instance/adder/a_reg[770]_i_4/O[0]
                         net (fo=14, routed)          0.939    13.398    montgomery_instance/adder/p_5_in
    SLICE_X17Y81         LUT6 (Prop_lut6_I3_O)        0.299    13.697 f  montgomery_instance/adder/a[1022]_i_2/O
                         net (fo=43, routed)          0.777    14.474    montgomery_instance/adder/a[1022]_i_2_n_0
    SLICE_X20Y84         LUT5 (Prop_lut5_I0_O)        0.124    14.598 r  montgomery_instance/adder/a[992]_i_2/O
                         net (fo=1, routed)           0.291    14.889    montgomery_instance/adder/a[992]_i_2_n_0
    SLICE_X21Y84         LUT3 (Prop_lut3_I2_O)        0.124    15.013 r  montgomery_instance/adder/a[992]_i_1/O
                         net (fo=1, routed)           0.000    15.013    montgomery_instance/adder/a_mux[992]
    SLICE_X21Y84         FDRE                                         r  montgomery_instance/adder/a_reg[992]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        1.480    14.871    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X21Y84         FDRE                                         r  montgomery_instance/adder/a_reg[992]/C
                         clock pessimism              0.277    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X21Y84         FDRE (Setup_fdre_C_D)        0.031    15.144    montgomery_instance/adder/a_reg[992]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -15.013    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/b_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[968]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.662ns  (logic 6.365ns (65.874%)  route 3.297ns (34.126%))
  Logic Levels:           38  (CARRY4=34 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        1.670     5.338    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X22Y39         FDRE                                         r  montgomery_instance/adder/b_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  montgomery_instance/adder/b_reg[127]/Q
                         net (fo=1, routed)           0.554     6.348    montgomery_instance/adder/p_0_in2_in[0]
    SLICE_X20Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.472 r  montgomery_instance/adder/a[644]_i_6/O
                         net (fo=1, routed)           0.000     6.472    montgomery_instance/adder/a[644]_i_6_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.985 r  montgomery_instance/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.985    montgomery_instance/adder/a_reg[644]_i_2_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.102 r  montgomery_instance/adder/a_reg[648]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.102    montgomery_instance/adder/a_reg[648]_i_2_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.219 r  montgomery_instance/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.219    montgomery_instance/adder/a_reg[652]_i_2_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.336 r  montgomery_instance/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.336    montgomery_instance/adder/a_reg[656]_i_2_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.453 r  montgomery_instance/adder/a_reg[660]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.453    montgomery_instance/adder/a_reg[660]_i_3_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.570 r  montgomery_instance/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.570    montgomery_instance/adder/a_reg[664]_i_2_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.687 r  montgomery_instance/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.687    montgomery_instance/adder/a_reg[668]_i_2_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.804 r  montgomery_instance/adder/a_reg[672]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.804    montgomery_instance/adder/a_reg[672]_i_2_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.921 r  montgomery_instance/adder/a_reg[676]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.921    montgomery_instance/adder/a_reg[676]_i_2_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.038 r  montgomery_instance/adder/a_reg[680]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.038    montgomery_instance/adder/a_reg[680]_i_2_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.155 r  montgomery_instance/adder/a_reg[684]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.156    montgomery_instance/adder/a_reg[684]_i_2_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.273 r  montgomery_instance/adder/a_reg[688]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.273    montgomery_instance/adder/a_reg[688]_i_2_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.390 r  montgomery_instance/adder/a_reg[692]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.390    montgomery_instance/adder/a_reg[692]_i_2_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.507 r  montgomery_instance/adder/a_reg[696]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.507    montgomery_instance/adder/a_reg[696]_i_2_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.624 r  montgomery_instance/adder/a_reg[700]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.624    montgomery_instance/adder/a_reg[700]_i_2_n_0
    SLICE_X20Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.741 r  montgomery_instance/adder/a_reg[704]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.741    montgomery_instance/adder/a_reg[704]_i_2_n_0
    SLICE_X20Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.858 r  montgomery_instance/adder/a_reg[708]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.858    montgomery_instance/adder/a_reg[708]_i_2_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.975 r  montgomery_instance/adder/a_reg[712]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.975    montgomery_instance/adder/a_reg[712]_i_2_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  montgomery_instance/adder/a_reg[716]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.092    montgomery_instance/adder/a_reg[716]_i_2_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  montgomery_instance/adder/a_reg[720]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.209    montgomery_instance/adder/a_reg[720]_i_3_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.326 r  montgomery_instance/adder/a_reg[724]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.326    montgomery_instance/adder/a_reg[724]_i_2_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.443 r  montgomery_instance/adder/a_reg[728]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.443    montgomery_instance/adder/a_reg[728]_i_2_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.757 r  montgomery_instance/adder/a_reg[732]_i_2/O[3]
                         net (fo=2, routed)           0.748    10.505    montgomery_instance/adder/a_reg[732]_i_2_n_4
    SLICE_X17Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    11.210 r  montgomery_instance/adder/a_reg[733]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.210    montgomery_instance/adder/a_reg[733]_i_2_n_0
    SLICE_X17Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.324 r  montgomery_instance/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.324    montgomery_instance/adder/a_reg[737]_i_2_n_0
    SLICE_X17Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.438 r  montgomery_instance/adder/a_reg[741]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.438    montgomery_instance/adder/a_reg[741]_i_2_n_0
    SLICE_X17Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.552 r  montgomery_instance/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.552    montgomery_instance/adder/a_reg[745]_i_2_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.666 r  montgomery_instance/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.666    montgomery_instance/adder/a_reg[749]_i_2_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.780 r  montgomery_instance/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.780    montgomery_instance/adder/a_reg[753]_i_2_n_0
    SLICE_X17Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.894 r  montgomery_instance/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.894    montgomery_instance/adder/a_reg[757]_i_2_n_0
    SLICE_X17Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.008 r  montgomery_instance/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.008    montgomery_instance/adder/a_reg[761]_i_2_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.122 r  montgomery_instance/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.122    montgomery_instance/adder/a_reg[765]_i_3_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.236 r  montgomery_instance/adder/a_reg[769]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.236    montgomery_instance/adder/a_reg[769]_i_3_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.458 r  montgomery_instance/adder/a_reg[770]_i_4/O[0]
                         net (fo=14, routed)          0.798    13.257    montgomery_instance/adder/p_5_in
    SLICE_X17Y79         LUT6 (Prop_lut6_I4_O)        0.299    13.556 f  montgomery_instance/adder/a[1022]_i_10/O
                         net (fo=43, routed)          0.749    14.305    montgomery_instance/adder/a[1022]_i_10_n_0
    SLICE_X23Y77         LUT5 (Prop_lut5_I3_O)        0.124    14.429 r  montgomery_instance/adder/a[968]_i_2/O
                         net (fo=1, routed)           0.448    14.877    montgomery_instance/adder/a[968]_i_2_n_0
    SLICE_X21Y78         LUT3 (Prop_lut3_I2_O)        0.124    15.001 r  montgomery_instance/adder/a[968]_i_1/O
                         net (fo=1, routed)           0.000    15.001    montgomery_instance/adder/a_mux[968]
    SLICE_X21Y78         FDRE                                         r  montgomery_instance/adder/a_reg[968]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        1.474    14.865    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X21Y78         FDRE                                         r  montgomery_instance/adder/a_reg[968]/C
                         clock pessimism              0.277    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X21Y78         FDRE (Setup_fdre_C_D)        0.029    15.136    montgomery_instance/adder/a_reg[968]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -15.001    
  -------------------------------------------------------------------
                         slack                                  0.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 in_b_reg[136]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/b_reg[136]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.427%)  route 0.174ns (57.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        0.557     1.469    clk_IBUF_BUFG
    SLICE_X23Y33         FDRE                                         r  in_b_reg[136]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  in_b_reg[136]/Q
                         net (fo=2, routed)           0.174     1.770    montgomery_instance/in_b[136]
    SLICE_X20Y34         FDRE                                         r  montgomery_instance/b_reg[136]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        0.826     1.985    montgomery_instance/clk_IBUF_BUFG
    SLICE_X20Y34         FDRE                                         r  montgomery_instance/b_reg[136]/C
                         clock pessimism             -0.252     1.733    
    SLICE_X20Y34         FDRE (Hold_fdre_C_D)         0.009     1.742    montgomery_instance/b_reg[136]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 montgomery_instance/c_reg[130]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/b3_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.664%)  route 0.224ns (61.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        0.560     1.472    montgomery_instance/clk_IBUF_BUFG
    SLICE_X21Y38         FDRE                                         r  montgomery_instance/c_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  montgomery_instance/c_reg[130]/Q
                         net (fo=5, routed)           0.224     1.836    montgomery_instance/m3_reg[1023]_0[128]
    SLICE_X22Y36         FDRE                                         r  montgomery_instance/b3_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        0.825     1.984    montgomery_instance/clk_IBUF_BUFG
    SLICE_X22Y36         FDRE                                         r  montgomery_instance/b3_reg[130]/C
                         clock pessimism             -0.252     1.732    
    SLICE_X22Y36         FDRE (Hold_fdre_C_D)         0.070     1.802    montgomery_instance/b3_reg[130]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 in_b_reg[138]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/b_reg[138]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.422%)  route 0.174ns (57.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        0.557     1.469    clk_IBUF_BUFG
    SLICE_X23Y33         FDRE                                         r  in_b_reg[138]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  in_b_reg[138]/Q
                         net (fo=2, routed)           0.174     1.770    montgomery_instance/in_b[138]
    SLICE_X20Y34         FDRE                                         r  montgomery_instance/b_reg[138]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        0.826     1.985    montgomery_instance/clk_IBUF_BUFG
    SLICE_X20Y34         FDRE                                         r  montgomery_instance/b_reg[138]/C
                         clock pessimism             -0.252     1.733    
    SLICE_X20Y34         FDRE (Hold_fdre_C_D)         0.000     1.733    montgomery_instance/b_reg[138]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 montgomery_instance/c_reg[1008]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_b_reg[1008]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.817%)  route 0.232ns (62.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        0.556     1.468    montgomery_instance/clk_IBUF_BUFG
    SLICE_X21Y95         FDRE                                         r  montgomery_instance/c_reg[1008]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y95         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  montgomery_instance/c_reg[1008]/Q
                         net (fo=5, routed)           0.232     1.841    p_0_in[1008]
    SLICE_X25Y93         FDRE                                         r  in_b_reg[1008]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        0.825     1.984    clk_IBUF_BUFG
    SLICE_X25Y93         FDRE                                         r  in_b_reg[1008]/C
                         clock pessimism             -0.252     1.732    
    SLICE_X25Y93         FDRE (Hold_fdre_C_D)         0.071     1.803    in_b_reg[1008]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 montgomery_instance/c_reg[507]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/m3_reg[507]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.905%)  route 0.218ns (57.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        0.557     1.469    montgomery_instance/clk_IBUF_BUFG
    SLICE_X20Y97         FDRE                                         r  montgomery_instance/c_reg[507]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y97         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  montgomery_instance/c_reg[507]/Q
                         net (fo=5, routed)           0.218     1.851    montgomery_instance/m3_reg[1023]_0[505]
    SLICE_X25Y96         FDRE                                         r  montgomery_instance/m3_reg[507]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        0.825     1.984    montgomery_instance/clk_IBUF_BUFG
    SLICE_X25Y96         FDRE                                         r  montgomery_instance/m3_reg[507]/C
                         clock pessimism             -0.252     1.732    
    SLICE_X25Y96         FDRE (Hold_fdre_C_D)         0.075     1.807    montgomery_instance/m3_reg[507]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 montgomery_instance/c_reg[501]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/m3_reg[501]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.899%)  route 0.241ns (63.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        0.557     1.469    montgomery_instance/clk_IBUF_BUFG
    SLICE_X21Y98         FDRE                                         r  montgomery_instance/c_reg[501]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y98         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  montgomery_instance/c_reg[501]/Q
                         net (fo=5, routed)           0.241     1.851    montgomery_instance/m3_reg[1023]_0[499]
    SLICE_X22Y95         FDRE                                         r  montgomery_instance/m3_reg[501]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        0.825     1.984    montgomery_instance/clk_IBUF_BUFG
    SLICE_X22Y95         FDRE                                         r  montgomery_instance/m3_reg[501]/C
                         clock pessimism             -0.252     1.732    
    SLICE_X22Y95         FDRE (Hold_fdre_C_D)         0.072     1.804    montgomery_instance/m3_reg[501]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 montgomery_instance/adder/a_reg[169]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/c_reg[169]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.669%)  route 0.221ns (54.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        0.563     1.475    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X21Y49         FDRE                                         r  montgomery_instance/adder/a_reg[169]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  montgomery_instance/adder/a_reg[169]/Q
                         net (fo=4, routed)           0.221     1.837    montgomery_instance/adder/adder_result[169]
    SLICE_X21Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.882 r  montgomery_instance/adder/c[169]_i_1/O
                         net (fo=1, routed)           0.000     1.882    montgomery_instance/c_mux[169]
    SLICE_X21Y50         FDRE                                         r  montgomery_instance/c_reg[169]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        0.828     1.987    montgomery_instance/clk_IBUF_BUFG
    SLICE_X21Y50         FDRE                                         r  montgomery_instance/c_reg[169]/C
                         clock pessimism             -0.247     1.740    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.091     1.831    montgomery_instance/c_reg[169]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 montgomery_instance/c_reg[506]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/b3_reg[506]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.282%)  route 0.237ns (62.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        0.557     1.469    montgomery_instance/clk_IBUF_BUFG
    SLICE_X21Y98         FDRE                                         r  montgomery_instance/c_reg[506]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y98         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  montgomery_instance/c_reg[506]/Q
                         net (fo=5, routed)           0.237     1.847    montgomery_instance/m3_reg[1023]_0[504]
    SLICE_X24Y96         FDRE                                         r  montgomery_instance/b3_reg[506]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        0.825     1.984    montgomery_instance/clk_IBUF_BUFG
    SLICE_X24Y96         FDRE                                         r  montgomery_instance/b3_reg[506]/C
                         clock pessimism             -0.252     1.732    
    SLICE_X24Y96         FDRE (Hold_fdre_C_D)         0.064     1.796    montgomery_instance/b3_reg[506]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 in_b_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/b_reg[132]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.241%)  route 0.248ns (63.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        0.557     1.469    clk_IBUF_BUFG
    SLICE_X22Y33         FDRE                                         r  in_b_reg[132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  in_b_reg[132]/Q
                         net (fo=2, routed)           0.248     1.858    montgomery_instance/in_b[132]
    SLICE_X18Y35         FDRE                                         r  montgomery_instance/b_reg[132]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        0.828     1.987    montgomery_instance/clk_IBUF_BUFG
    SLICE_X18Y35         FDRE                                         r  montgomery_instance/b_reg[132]/C
                         clock pessimism             -0.252     1.735    
    SLICE_X18Y35         FDRE (Hold_fdre_C_D)         0.070     1.805    montgomery_instance/b_reg[132]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 montgomery_instance/c_reg[1012]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/m3_reg[1012]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.885%)  route 0.241ns (63.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        0.559     1.471    montgomery_instance/clk_IBUF_BUFG
    SLICE_X17Y96         FDRE                                         r  montgomery_instance/c_reg[1012]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y96         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  montgomery_instance/c_reg[1012]/Q
                         net (fo=5, routed)           0.241     1.853    montgomery_instance/m3_reg[1023]_0[1010]
    SLICE_X22Y95         FDRE                                         r  montgomery_instance/m3_reg[1012]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9941, routed)        0.825     1.984    montgomery_instance/clk_IBUF_BUFG
    SLICE_X22Y95         FDRE                                         r  montgomery_instance/m3_reg[1012]/C
                         clock pessimism             -0.252     1.732    
    SLICE_X22Y95         FDRE (Hold_fdre_C_D)         0.066     1.798    montgomery_instance/m3_reg[1012]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X34Y38    in_a_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y93    in_a_reg[1000]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y95    in_a_reg[1001]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y93    in_a_reg[1002]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y96    in_a_reg[1003]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y97    in_a_reg[1004]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y97    in_a_reg[1005]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X25Y94    in_a_reg[1006]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X25Y94    in_a_reg[1007]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y66    montgomery_instance/adder/a_reg[586]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y66    montgomery_instance/adder/a_reg[588]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y66    montgomery_instance/adder/a_reg[589]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y66    montgomery_instance/adder/a_reg[590]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y66    montgomery_instance/c_reg[74]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y66    montgomery_instance/c_reg[76]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y66    montgomery_instance/c_reg[77]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y66    montgomery_instance/c_reg[78]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60     montgomery_instance/b_reg[830]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y67    montgomery_instance/b3_reg[78]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38    in_a_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y97    in_a_reg[1004]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y97    in_a_reg[1004]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y97    in_a_reg[1005]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y97    in_a_reg[1005]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y94    in_a_reg[1006]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y94    in_a_reg[1007]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y94    in_a_reg[1008]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X23Y96    in_a_reg[1009]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y79    in_a_reg[100]/C



