The following files were generated for 'ila_TenTrig1b' in directory
C:\VHDL\CMS\ISE14.6\TkFED\mono_generic\fw\vhdl\src\user\iphc_strasbourg\common\chipscope\ila_TenTrig1b\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * ila_TenTrig1b.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * ila_TenTrig1b.cdc
   * ila_TenTrig1b.constraints/ila_TenTrig1b.ucf
   * ila_TenTrig1b.constraints/ila_TenTrig1b.xdc
   * ila_TenTrig1b.ncf
   * ila_TenTrig1b.ngc
   * ila_TenTrig1b.ucf
   * ila_TenTrig1b.vhd
   * ila_TenTrig1b.vho
   * ila_TenTrig1b.xdc
   * ila_TenTrig1b_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * ila_TenTrig1b.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * ila_TenTrig1b.sym

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * ila_TenTrig1b.gise
   * ila_TenTrig1b.xise

Deliver Readme:
   Readme file for the IP.

   * ila_TenTrig1b_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * ila_TenTrig1b_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

