#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Nov 28 13:49:48 2023
# Process ID: 11736
# Current directory: C:/Users/ap576391/Documents/Hermann/ESP32_com
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9956 C:\Users\ap576391\Documents\Hermann\ESP32_com\ESP32_com.xpr
# Log file: C:/Users/ap576391/Documents/Hermann/ESP32_com/vivado.log
# Journal file: C:/Users/ap576391/Documents/Hermann/ESP32_com\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ap576391/Documents/Hermann/ESP32_com/ESP32_com.xpr
open_bd_design {C:/Users/ap576391/Documents/Hermann/ESP32_com/ESP32_com.srcs/sources_1/bd/systeme/systeme.bd}
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_cells PmodESP32_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/ap576391/Documents/Hermann/ESP32_com/vivado-library-master [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:user:PmodESP32:1.0 PmodESP32_0
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins PmodESP32_0/AXI_LITE_UART]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins PmodESP32_0/AXI_LITE_GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins PmodESP32_0/s_axi_aclk]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins PmodESP32_0/Pmod_out]
endgroup
set_property name jc [get_bd_intf_ports Pmod_out_0]
add_files -fileset constrs_1 -norecurse C:/Users/ap576391/Documents/Hermann/ESP32_com/zedboard_master_fixed.xdc
import_files -fileset constrs_1 C:/Users/ap576391/Documents/Hermann/ESP32_com/zedboard_master_fixed.xdc
startgroup
delete_bd_objs [get_bd_intf_nets PmodESP32_0_Pmod_out] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0]
delete_bd_objs [get_bd_nets M01_ARESETN_1] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets processing_system7_0_FCLK_RESET0_N]
delete_bd_objs [get_bd_cells PmodESP32_0] [get_bd_cells proc_sys_reset_0]
delete_bd_objs [get_bd_intf_ports jc]
delete_bd_objs [get_bd_cells axi_interconnect_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_UART1_UART1_IO {EMIO}] [get_bd_cells processing_system7_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/UART1_TX] [get_bd_pins processing_system7_0/UART1_RX]
endgroup
set_property name ESP_RX [get_bd_ports UART1_RX_0]
set_property name ESP_TX [get_bd_ports UART1_TX_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
make_wrapper -files [get_files C:/Users/ap576391/Documents/Hermann/ESP32_com/ESP32_com.srcs/sources_1/bd/systeme/systeme.bd] -top
add_files -norecurse C:/Users/ap576391/Documents/Hermann/ESP32_com/ESP32_com.srcs/sources_1/bd/systeme/hdl/systeme_wrapper.vhd
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property location {308 358} [get_bd_ports ESP_TX]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_msg_config -suppress -id {IP_Flow 19-1977} 
write_hw_platform -fixed -force  -include_bit -file C:/Users/ap576391/Documents/Hermann/ESP32_com/systeme_wrapper.xsa
