$date
	Sat Feb 20 22:31:31 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tbxxx $end
$var wire 17 ! sum [16:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 8 $ start [7:0] $end
$var reg 8 % stop [7:0] $end
$scope module s $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 8 & start [7:0] $end
$var wire 8 ' stop [7:0] $end
$var reg 8 ( i [7:0] $end
$var reg 17 ) sum [16:0] $end
$upscope $end
$scope task test $end
$var reg 8 * in1 [7:0] $end
$var reg 8 + in2 [7:0] $end
$var reg 17 , in3 [16:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110 ,
b11 +
b1 *
b0 )
b0 (
b11 '
b1 &
b11 %
b1 $
1#
x"
b0 !
$end
#5
0"
#10
b110 !
b110 )
b100 (
1"
#15
0"
