Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Dec  1 14:20:30 2025
| Host         : Edidiongs-Asus-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file BallBeamTop_timing_summary_routed.rpt -pb BallBeamTop_timing_summary_routed.pb -rpx BallBeamTop_timing_summary_routed.rpx -warn_on_violation
| Design       : BallBeamTop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  320         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (320)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (706)
5. checking no_input_delay (10)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (320)
--------------------------
 There are 304 register/latch pins with no clock driven by root clock pin: clk100 (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: display/divider/New_Clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (706)
--------------------------------------------------
 There are 706 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  724          inf        0.000                      0                  724           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           724 Endpoints
Min Delay           724 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reader/echo_period_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/I_accum_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.854ns  (logic 11.525ns (36.180%)  route 20.329ns (63.820%))
  Logic Levels:           45  (CARRY4=28 FDRE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE                         0.000     0.000 r  reader/echo_period_reg[8]/C
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reader/echo_period_reg[8]/Q
                         net (fo=33, routed)          2.689     3.145    reader/Q[7]
    SLICE_X8Y67          LUT2 (Prop_lut2_I1_O)        0.124     3.269 r  reader/Digit[1]_i_408/O
                         net (fo=1, routed)           0.000     3.269    ruler/Digit[1]_i_335_0[0]
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.782 r  ruler/Digit_reg[1]_i_345/CO[3]
                         net (fo=1, routed)           0.000     3.782    ruler/Digit_reg[1]_i_345_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.899 r  ruler/Digit_reg[1]_i_279/CO[3]
                         net (fo=1, routed)           0.000     3.899    ruler/Digit_reg[1]_i_279_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.016 r  ruler/Digit_reg[1]_i_201/CO[3]
                         net (fo=1, routed)           0.000     4.016    ruler/Digit_reg[1]_i_201_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.133 r  ruler/Digit_reg[1]_i_231/CO[3]
                         net (fo=1, routed)           0.000     4.133    ruler/Digit_reg[1]_i_231_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.456 r  ruler/Digit_reg[1]_i_230/O[1]
                         net (fo=3, routed)           1.280     5.737    reader/Digit_reg[1]_i_50[1]
    SLICE_X14Y69         LUT3 (Prop_lut3_I1_O)        0.306     6.043 r  reader/Digit[1]_i_143/O
                         net (fo=1, routed)           0.634     6.677    ruler/Digit[1]_i_45_0[3]
    SLICE_X10Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.073 r  ruler/Digit_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.073    ruler/Digit_reg[1]_i_56_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  ruler/Digit_reg[1]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.190    ruler/Digit_reg[1]_i_50_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.505 r  ruler/error_z_reg[11]_i_23/O[3]
                         net (fo=3, routed)           1.379     8.884    ruler/error_z_reg[11]_i_23_n_4
    SLICE_X6Y74          LUT3 (Prop_lut3_I1_O)        0.307     9.191 r  ruler/error_z[7]_i_16/O
                         net (fo=2, routed)           0.833    10.024    ruler/error_z[7]_i_16_n_0
    SLICE_X6Y73          LUT5 (Prop_lut5_I1_O)        0.124    10.148 r  ruler/error_z[7]_i_8/O
                         net (fo=2, routed)           1.219    11.368    ruler/error_z[7]_i_8_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.492 r  ruler/error_z[7]_i_12/O
                         net (fo=1, routed)           0.000    11.492    ruler/error_z[7]_i_12_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.893 r  ruler/error_z_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.893    ruler/error_z_reg[7]_i_7_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  ruler/error_z_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.009    12.016    ruler/error_z_reg[11]_i_7_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.350 r  ruler/error_z_reg[15]_i_15/O[1]
                         net (fo=9, routed)           1.810    14.160    ruler/error_z_reg[15]_i_15_n_6
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.303    14.463 r  ruler/Digit[1]_i_326/O
                         net (fo=2, routed)           1.054    15.517    ruler/Digit[1]_i_326_n_0
    SLICE_X10Y79         LUT4 (Prop_lut4_I3_O)        0.124    15.641 r  ruler/Digit[1]_i_330/O
                         net (fo=1, routed)           0.000    15.641    ruler/Digit[1]_i_330_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.174 r  ruler/Digit_reg[1]_i_241/CO[3]
                         net (fo=1, routed)           0.000    16.174    ruler/Digit_reg[1]_i_241_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.291 r  ruler/Digit_reg[1]_i_168/CO[3]
                         net (fo=1, routed)           0.000    16.291    ruler/Digit_reg[1]_i_168_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.408 r  ruler/Digit_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000    16.408    ruler/Digit_reg[1]_i_68_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.525 r  ruler/Digit_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.525    ruler/Digit_reg[1]_i_32_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.848 r  ruler/Digit_reg[1]_i_12/O[1]
                         net (fo=3, routed)           1.135    17.982    reader/Digit_reg[1]_i_11[1]
    SLICE_X8Y82          LUT4 (Prop_lut4_I2_O)        0.306    18.288 r  reader/Digit[1]_i_64/O
                         net (fo=1, routed)           0.000    18.288    ruler/Digit_reg[1]_i_11_0[3]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.664 r  ruler/Digit_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.664    ruler/Digit_reg[1]_i_29_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.918 r  ruler/Digit_reg[1]_i_11/CO[0]
                         net (fo=32, routed)          2.318    21.236    ruler/Digit_reg[1]_i_11_n_3
    SLICE_X9Y77          LUT6 (Prop_lut6_I4_O)        0.367    21.603 r  ruler/error_z[11]_i_5/O
                         net (fo=1, routed)           0.000    21.603    control/error_z_reg[11]_0[0]
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    22.150 f  control/error_z_reg[11]_i_1/O[2]
                         net (fo=6, routed)           1.447    23.597    control/error_z_reg[11]_i_1_n_5
    SLICE_X13Y80         LUT1 (Prop_lut1_I0_O)        0.302    23.899 r  control/I_accum[31]_i_17/O
                         net (fo=1, routed)           0.000    23.899    control/I_accum[31]_i_17_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.449 r  control/I_accum_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.449    ruler/i__carry__0_i_6__0[0]
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.783 f  ruler/i__carry__0_i_10/O[1]
                         net (fo=4, routed)           1.009    25.793    ruler/i__carry__0_i_13_0[1]
    SLICE_X15Y81         LUT4 (Prop_lut4_I2_O)        0.303    26.096 r  ruler/I_accum[31]_i_13/O
                         net (fo=2, routed)           0.815    26.911    control/I_accum_reg[17]_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I1_O)        0.124    27.035 r  control/i__carry_i_22/O
                         net (fo=1, routed)           0.151    27.186    control/i__carry_i_22_n_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I5_O)        0.124    27.310 r  control/i__carry_i_11/O
                         net (fo=2, routed)           0.951    28.261    control/i__carry_i_11_n_0
    SLICE_X14Y79         LUT6 (Prop_lut6_I0_O)        0.124    28.385 r  control/i__carry_i_12/O
                         net (fo=1, routed)           0.794    29.179    control/i__carry_i_12_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I1_O)        0.124    29.303 r  control/i__carry_i_4/O
                         net (fo=1, routed)           0.000    29.303    control/i__carry_i_4_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.816 r  control/I_accum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.816    control/I_accum0_inferred__0/i__carry_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.933 r  control/I_accum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.933    control/I_accum0_inferred__0/i__carry__0_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.050 r  control/I_accum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.050    control/I_accum0_inferred__0/i__carry__1_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.167 r  control/I_accum0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.167    control/I_accum0_inferred__0/i__carry__2_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.284 r  control/I_accum0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.284    control/I_accum0_inferred__0/i__carry__3_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.401 r  control/I_accum0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.401    control/I_accum0_inferred__0/i__carry__4_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.724 r  control/I_accum0_inferred__0/i__carry__5/O[1]
                         net (fo=1, routed)           0.800    31.524    control/p_2_in[25]
    SLICE_X14Y85         LUT3 (Prop_lut3_I2_O)        0.330    31.854 r  control/I_accum[25]_i_1/O
                         net (fo=1, routed)           0.000    31.854    control/I_accum[25]_i_1_n_0
    SLICE_X14Y85         FDRE                                         r  control/I_accum_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_period_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/I_accum_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.846ns  (logic 11.647ns (36.573%)  route 20.199ns (63.427%))
  Logic Levels:           46  (CARRY4=29 FDRE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE                         0.000     0.000 r  reader/echo_period_reg[8]/C
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reader/echo_period_reg[8]/Q
                         net (fo=33, routed)          2.689     3.145    reader/Q[7]
    SLICE_X8Y67          LUT2 (Prop_lut2_I1_O)        0.124     3.269 r  reader/Digit[1]_i_408/O
                         net (fo=1, routed)           0.000     3.269    ruler/Digit[1]_i_335_0[0]
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.782 r  ruler/Digit_reg[1]_i_345/CO[3]
                         net (fo=1, routed)           0.000     3.782    ruler/Digit_reg[1]_i_345_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.899 r  ruler/Digit_reg[1]_i_279/CO[3]
                         net (fo=1, routed)           0.000     3.899    ruler/Digit_reg[1]_i_279_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.016 r  ruler/Digit_reg[1]_i_201/CO[3]
                         net (fo=1, routed)           0.000     4.016    ruler/Digit_reg[1]_i_201_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.133 r  ruler/Digit_reg[1]_i_231/CO[3]
                         net (fo=1, routed)           0.000     4.133    ruler/Digit_reg[1]_i_231_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.456 r  ruler/Digit_reg[1]_i_230/O[1]
                         net (fo=3, routed)           1.280     5.737    reader/Digit_reg[1]_i_50[1]
    SLICE_X14Y69         LUT3 (Prop_lut3_I1_O)        0.306     6.043 r  reader/Digit[1]_i_143/O
                         net (fo=1, routed)           0.634     6.677    ruler/Digit[1]_i_45_0[3]
    SLICE_X10Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.073 r  ruler/Digit_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.073    ruler/Digit_reg[1]_i_56_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  ruler/Digit_reg[1]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.190    ruler/Digit_reg[1]_i_50_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.505 r  ruler/error_z_reg[11]_i_23/O[3]
                         net (fo=3, routed)           1.379     8.884    ruler/error_z_reg[11]_i_23_n_4
    SLICE_X6Y74          LUT3 (Prop_lut3_I1_O)        0.307     9.191 r  ruler/error_z[7]_i_16/O
                         net (fo=2, routed)           0.833    10.024    ruler/error_z[7]_i_16_n_0
    SLICE_X6Y73          LUT5 (Prop_lut5_I1_O)        0.124    10.148 r  ruler/error_z[7]_i_8/O
                         net (fo=2, routed)           1.219    11.368    ruler/error_z[7]_i_8_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.492 r  ruler/error_z[7]_i_12/O
                         net (fo=1, routed)           0.000    11.492    ruler/error_z[7]_i_12_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.893 r  ruler/error_z_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.893    ruler/error_z_reg[7]_i_7_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  ruler/error_z_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.009    12.016    ruler/error_z_reg[11]_i_7_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.350 r  ruler/error_z_reg[15]_i_15/O[1]
                         net (fo=9, routed)           1.810    14.160    ruler/error_z_reg[15]_i_15_n_6
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.303    14.463 r  ruler/Digit[1]_i_326/O
                         net (fo=2, routed)           1.054    15.517    ruler/Digit[1]_i_326_n_0
    SLICE_X10Y79         LUT4 (Prop_lut4_I3_O)        0.124    15.641 r  ruler/Digit[1]_i_330/O
                         net (fo=1, routed)           0.000    15.641    ruler/Digit[1]_i_330_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.174 r  ruler/Digit_reg[1]_i_241/CO[3]
                         net (fo=1, routed)           0.000    16.174    ruler/Digit_reg[1]_i_241_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.291 r  ruler/Digit_reg[1]_i_168/CO[3]
                         net (fo=1, routed)           0.000    16.291    ruler/Digit_reg[1]_i_168_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.408 r  ruler/Digit_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000    16.408    ruler/Digit_reg[1]_i_68_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.525 r  ruler/Digit_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.525    ruler/Digit_reg[1]_i_32_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.848 r  ruler/Digit_reg[1]_i_12/O[1]
                         net (fo=3, routed)           1.135    17.982    reader/Digit_reg[1]_i_11[1]
    SLICE_X8Y82          LUT4 (Prop_lut4_I2_O)        0.306    18.288 r  reader/Digit[1]_i_64/O
                         net (fo=1, routed)           0.000    18.288    ruler/Digit_reg[1]_i_11_0[3]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.664 r  ruler/Digit_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.664    ruler/Digit_reg[1]_i_29_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.918 r  ruler/Digit_reg[1]_i_11/CO[0]
                         net (fo=32, routed)          2.318    21.236    ruler/Digit_reg[1]_i_11_n_3
    SLICE_X9Y77          LUT6 (Prop_lut6_I4_O)        0.367    21.603 r  ruler/error_z[11]_i_5/O
                         net (fo=1, routed)           0.000    21.603    control/error_z_reg[11]_0[0]
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    22.150 f  control/error_z_reg[11]_i_1/O[2]
                         net (fo=6, routed)           1.447    23.597    control/error_z_reg[11]_i_1_n_5
    SLICE_X13Y80         LUT1 (Prop_lut1_I0_O)        0.302    23.899 r  control/I_accum[31]_i_17/O
                         net (fo=1, routed)           0.000    23.899    control/I_accum[31]_i_17_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.449 r  control/I_accum_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.449    ruler/i__carry__0_i_6__0[0]
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.783 f  ruler/i__carry__0_i_10/O[1]
                         net (fo=4, routed)           1.009    25.793    ruler/i__carry__0_i_13_0[1]
    SLICE_X15Y81         LUT4 (Prop_lut4_I2_O)        0.303    26.096 r  ruler/I_accum[31]_i_13/O
                         net (fo=2, routed)           0.815    26.911    control/I_accum_reg[17]_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I1_O)        0.124    27.035 r  control/i__carry_i_22/O
                         net (fo=1, routed)           0.151    27.186    control/i__carry_i_22_n_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I5_O)        0.124    27.310 r  control/i__carry_i_11/O
                         net (fo=2, routed)           0.951    28.261    control/i__carry_i_11_n_0
    SLICE_X14Y79         LUT6 (Prop_lut6_I0_O)        0.124    28.385 r  control/i__carry_i_12/O
                         net (fo=1, routed)           0.794    29.179    control/i__carry_i_12_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I1_O)        0.124    29.303 r  control/i__carry_i_4/O
                         net (fo=1, routed)           0.000    29.303    control/i__carry_i_4_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.816 r  control/I_accum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.816    control/I_accum0_inferred__0/i__carry_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.933 r  control/I_accum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.933    control/I_accum0_inferred__0/i__carry__0_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.050 r  control/I_accum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.050    control/I_accum0_inferred__0/i__carry__1_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.167 r  control/I_accum0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.167    control/I_accum0_inferred__0/i__carry__2_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.284 r  control/I_accum0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.284    control/I_accum0_inferred__0/i__carry__3_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.401 r  control/I_accum0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.401    control/I_accum0_inferred__0/i__carry__4_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.518 r  control/I_accum0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.518    control/I_accum0_inferred__0/i__carry__5_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.841 r  control/I_accum0_inferred__0/i__carry__6/O[1]
                         net (fo=1, routed)           0.669    31.511    control/p_2_in[29]
    SLICE_X14Y85         LUT3 (Prop_lut3_I2_O)        0.335    31.846 r  control/I_accum[29]_i_1/O
                         net (fo=1, routed)           0.000    31.846    control/I_accum[29]_i_1_n_0
    SLICE_X14Y85         FDRE                                         r  control/I_accum_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_period_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/I_accum_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.839ns  (logic 11.503ns (36.128%)  route 20.336ns (63.872%))
  Logic Levels:           46  (CARRY4=29 FDRE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE                         0.000     0.000 r  reader/echo_period_reg[8]/C
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reader/echo_period_reg[8]/Q
                         net (fo=33, routed)          2.689     3.145    reader/Q[7]
    SLICE_X8Y67          LUT2 (Prop_lut2_I1_O)        0.124     3.269 r  reader/Digit[1]_i_408/O
                         net (fo=1, routed)           0.000     3.269    ruler/Digit[1]_i_335_0[0]
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.782 r  ruler/Digit_reg[1]_i_345/CO[3]
                         net (fo=1, routed)           0.000     3.782    ruler/Digit_reg[1]_i_345_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.899 r  ruler/Digit_reg[1]_i_279/CO[3]
                         net (fo=1, routed)           0.000     3.899    ruler/Digit_reg[1]_i_279_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.016 r  ruler/Digit_reg[1]_i_201/CO[3]
                         net (fo=1, routed)           0.000     4.016    ruler/Digit_reg[1]_i_201_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.133 r  ruler/Digit_reg[1]_i_231/CO[3]
                         net (fo=1, routed)           0.000     4.133    ruler/Digit_reg[1]_i_231_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.456 r  ruler/Digit_reg[1]_i_230/O[1]
                         net (fo=3, routed)           1.280     5.737    reader/Digit_reg[1]_i_50[1]
    SLICE_X14Y69         LUT3 (Prop_lut3_I1_O)        0.306     6.043 r  reader/Digit[1]_i_143/O
                         net (fo=1, routed)           0.634     6.677    ruler/Digit[1]_i_45_0[3]
    SLICE_X10Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.073 r  ruler/Digit_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.073    ruler/Digit_reg[1]_i_56_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  ruler/Digit_reg[1]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.190    ruler/Digit_reg[1]_i_50_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.505 r  ruler/error_z_reg[11]_i_23/O[3]
                         net (fo=3, routed)           1.379     8.884    ruler/error_z_reg[11]_i_23_n_4
    SLICE_X6Y74          LUT3 (Prop_lut3_I1_O)        0.307     9.191 r  ruler/error_z[7]_i_16/O
                         net (fo=2, routed)           0.833    10.024    ruler/error_z[7]_i_16_n_0
    SLICE_X6Y73          LUT5 (Prop_lut5_I1_O)        0.124    10.148 r  ruler/error_z[7]_i_8/O
                         net (fo=2, routed)           1.219    11.368    ruler/error_z[7]_i_8_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.492 r  ruler/error_z[7]_i_12/O
                         net (fo=1, routed)           0.000    11.492    ruler/error_z[7]_i_12_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.893 r  ruler/error_z_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.893    ruler/error_z_reg[7]_i_7_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  ruler/error_z_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.009    12.016    ruler/error_z_reg[11]_i_7_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.350 r  ruler/error_z_reg[15]_i_15/O[1]
                         net (fo=9, routed)           1.810    14.160    ruler/error_z_reg[15]_i_15_n_6
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.303    14.463 r  ruler/Digit[1]_i_326/O
                         net (fo=2, routed)           1.054    15.517    ruler/Digit[1]_i_326_n_0
    SLICE_X10Y79         LUT4 (Prop_lut4_I3_O)        0.124    15.641 r  ruler/Digit[1]_i_330/O
                         net (fo=1, routed)           0.000    15.641    ruler/Digit[1]_i_330_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.174 r  ruler/Digit_reg[1]_i_241/CO[3]
                         net (fo=1, routed)           0.000    16.174    ruler/Digit_reg[1]_i_241_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.291 r  ruler/Digit_reg[1]_i_168/CO[3]
                         net (fo=1, routed)           0.000    16.291    ruler/Digit_reg[1]_i_168_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.408 r  ruler/Digit_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000    16.408    ruler/Digit_reg[1]_i_68_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.525 r  ruler/Digit_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.525    ruler/Digit_reg[1]_i_32_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.848 r  ruler/Digit_reg[1]_i_12/O[1]
                         net (fo=3, routed)           1.135    17.982    reader/Digit_reg[1]_i_11[1]
    SLICE_X8Y82          LUT4 (Prop_lut4_I2_O)        0.306    18.288 r  reader/Digit[1]_i_64/O
                         net (fo=1, routed)           0.000    18.288    ruler/Digit_reg[1]_i_11_0[3]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.664 r  ruler/Digit_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.664    ruler/Digit_reg[1]_i_29_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.918 r  ruler/Digit_reg[1]_i_11/CO[0]
                         net (fo=32, routed)          2.318    21.236    ruler/Digit_reg[1]_i_11_n_3
    SLICE_X9Y77          LUT6 (Prop_lut6_I4_O)        0.367    21.603 r  ruler/error_z[11]_i_5/O
                         net (fo=1, routed)           0.000    21.603    control/error_z_reg[11]_0[0]
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    22.150 f  control/error_z_reg[11]_i_1/O[2]
                         net (fo=6, routed)           1.447    23.597    control/error_z_reg[11]_i_1_n_5
    SLICE_X13Y80         LUT1 (Prop_lut1_I0_O)        0.302    23.899 r  control/I_accum[31]_i_17/O
                         net (fo=1, routed)           0.000    23.899    control/I_accum[31]_i_17_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.449 r  control/I_accum_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.449    ruler/i__carry__0_i_6__0[0]
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.783 f  ruler/i__carry__0_i_10/O[1]
                         net (fo=4, routed)           1.009    25.793    ruler/i__carry__0_i_13_0[1]
    SLICE_X15Y81         LUT4 (Prop_lut4_I2_O)        0.303    26.096 r  ruler/I_accum[31]_i_13/O
                         net (fo=2, routed)           0.815    26.911    control/I_accum_reg[17]_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I1_O)        0.124    27.035 r  control/i__carry_i_22/O
                         net (fo=1, routed)           0.151    27.186    control/i__carry_i_22_n_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I5_O)        0.124    27.310 r  control/i__carry_i_11/O
                         net (fo=2, routed)           0.951    28.261    control/i__carry_i_11_n_0
    SLICE_X14Y79         LUT6 (Prop_lut6_I0_O)        0.124    28.385 r  control/i__carry_i_12/O
                         net (fo=1, routed)           0.794    29.179    control/i__carry_i_12_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I1_O)        0.124    29.303 r  control/i__carry_i_4/O
                         net (fo=1, routed)           0.000    29.303    control/i__carry_i_4_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.816 r  control/I_accum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.816    control/I_accum0_inferred__0/i__carry_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.933 r  control/I_accum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.933    control/I_accum0_inferred__0/i__carry__0_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.050 r  control/I_accum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.050    control/I_accum0_inferred__0/i__carry__1_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.167 r  control/I_accum0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.167    control/I_accum0_inferred__0/i__carry__2_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.284 r  control/I_accum0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.284    control/I_accum0_inferred__0/i__carry__3_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.401 r  control/I_accum0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.401    control/I_accum0_inferred__0/i__carry__4_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.518 r  control/I_accum0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.518    control/I_accum0_inferred__0/i__carry__5_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.737 r  control/I_accum0_inferred__0/i__carry__6/O[0]
                         net (fo=1, routed)           0.807    31.544    control/p_2_in[28]
    SLICE_X14Y85         LUT3 (Prop_lut3_I2_O)        0.295    31.839 r  control/I_accum[28]_i_1/O
                         net (fo=1, routed)           0.000    31.839    control/I_accum[28]_i_1_n_0
    SLICE_X14Y85         FDRE                                         r  control/I_accum_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_period_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/I_accum_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.733ns  (logic 10.909ns (34.378%)  route 20.824ns (65.622%))
  Logic Levels:           40  (CARRY4=23 FDRE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE                         0.000     0.000 r  reader/echo_period_reg[8]/C
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reader/echo_period_reg[8]/Q
                         net (fo=33, routed)          2.689     3.145    reader/Q[7]
    SLICE_X8Y67          LUT2 (Prop_lut2_I1_O)        0.124     3.269 r  reader/Digit[1]_i_408/O
                         net (fo=1, routed)           0.000     3.269    ruler/Digit[1]_i_335_0[0]
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.782 r  ruler/Digit_reg[1]_i_345/CO[3]
                         net (fo=1, routed)           0.000     3.782    ruler/Digit_reg[1]_i_345_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.899 r  ruler/Digit_reg[1]_i_279/CO[3]
                         net (fo=1, routed)           0.000     3.899    ruler/Digit_reg[1]_i_279_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.016 r  ruler/Digit_reg[1]_i_201/CO[3]
                         net (fo=1, routed)           0.000     4.016    ruler/Digit_reg[1]_i_201_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.133 r  ruler/Digit_reg[1]_i_231/CO[3]
                         net (fo=1, routed)           0.000     4.133    ruler/Digit_reg[1]_i_231_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.456 r  ruler/Digit_reg[1]_i_230/O[1]
                         net (fo=3, routed)           1.280     5.737    reader/Digit_reg[1]_i_50[1]
    SLICE_X14Y69         LUT3 (Prop_lut3_I1_O)        0.306     6.043 r  reader/Digit[1]_i_143/O
                         net (fo=1, routed)           0.634     6.677    ruler/Digit[1]_i_45_0[3]
    SLICE_X10Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.073 r  ruler/Digit_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.073    ruler/Digit_reg[1]_i_56_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  ruler/Digit_reg[1]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.190    ruler/Digit_reg[1]_i_50_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.505 r  ruler/error_z_reg[11]_i_23/O[3]
                         net (fo=3, routed)           1.379     8.884    ruler/error_z_reg[11]_i_23_n_4
    SLICE_X6Y74          LUT3 (Prop_lut3_I1_O)        0.307     9.191 r  ruler/error_z[7]_i_16/O
                         net (fo=2, routed)           0.833    10.024    ruler/error_z[7]_i_16_n_0
    SLICE_X6Y73          LUT5 (Prop_lut5_I1_O)        0.124    10.148 r  ruler/error_z[7]_i_8/O
                         net (fo=2, routed)           1.219    11.368    ruler/error_z[7]_i_8_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.492 r  ruler/error_z[7]_i_12/O
                         net (fo=1, routed)           0.000    11.492    ruler/error_z[7]_i_12_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.893 r  ruler/error_z_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.893    ruler/error_z_reg[7]_i_7_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  ruler/error_z_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.009    12.016    ruler/error_z_reg[11]_i_7_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.350 r  ruler/error_z_reg[15]_i_15/O[1]
                         net (fo=9, routed)           1.810    14.160    ruler/error_z_reg[15]_i_15_n_6
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.303    14.463 r  ruler/Digit[1]_i_326/O
                         net (fo=2, routed)           1.054    15.517    ruler/Digit[1]_i_326_n_0
    SLICE_X10Y79         LUT4 (Prop_lut4_I3_O)        0.124    15.641 r  ruler/Digit[1]_i_330/O
                         net (fo=1, routed)           0.000    15.641    ruler/Digit[1]_i_330_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.174 r  ruler/Digit_reg[1]_i_241/CO[3]
                         net (fo=1, routed)           0.000    16.174    ruler/Digit_reg[1]_i_241_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.291 r  ruler/Digit_reg[1]_i_168/CO[3]
                         net (fo=1, routed)           0.000    16.291    ruler/Digit_reg[1]_i_168_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.408 r  ruler/Digit_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000    16.408    ruler/Digit_reg[1]_i_68_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.525 r  ruler/Digit_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.525    ruler/Digit_reg[1]_i_32_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.848 r  ruler/Digit_reg[1]_i_12/O[1]
                         net (fo=3, routed)           1.135    17.982    reader/Digit_reg[1]_i_11[1]
    SLICE_X8Y82          LUT4 (Prop_lut4_I2_O)        0.306    18.288 r  reader/Digit[1]_i_64/O
                         net (fo=1, routed)           0.000    18.288    ruler/Digit_reg[1]_i_11_0[3]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.664 r  ruler/Digit_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.664    ruler/Digit_reg[1]_i_29_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.918 r  ruler/Digit_reg[1]_i_11/CO[0]
                         net (fo=32, routed)          2.318    21.236    ruler/Digit_reg[1]_i_11_n_3
    SLICE_X9Y77          LUT6 (Prop_lut6_I4_O)        0.367    21.603 r  ruler/error_z[11]_i_5/O
                         net (fo=1, routed)           0.000    21.603    control/error_z_reg[11]_0[0]
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    22.150 f  control/error_z_reg[11]_i_1/O[2]
                         net (fo=6, routed)           1.447    23.597    control/error_z_reg[11]_i_1_n_5
    SLICE_X13Y80         LUT1 (Prop_lut1_I0_O)        0.302    23.899 r  control/I_accum[31]_i_17/O
                         net (fo=1, routed)           0.000    23.899    control/I_accum[31]_i_17_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.449 r  control/I_accum_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.449    ruler/i__carry__0_i_6__0[0]
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.783 f  ruler/i__carry__0_i_10/O[1]
                         net (fo=4, routed)           1.009    25.793    ruler/i__carry__0_i_13_0[1]
    SLICE_X15Y81         LUT4 (Prop_lut4_I2_O)        0.303    26.096 r  ruler/I_accum[31]_i_13/O
                         net (fo=2, routed)           0.815    26.911    control/I_accum_reg[17]_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I1_O)        0.124    27.035 r  control/i__carry_i_22/O
                         net (fo=1, routed)           0.151    27.186    control/i__carry_i_22_n_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I5_O)        0.124    27.310 r  control/i__carry_i_11/O
                         net (fo=2, routed)           0.951    28.261    control/i__carry_i_11_n_0
    SLICE_X14Y79         LUT6 (Prop_lut6_I0_O)        0.124    28.385 r  control/i__carry_i_12/O
                         net (fo=1, routed)           0.794    29.179    control/i__carry_i_12_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I1_O)        0.124    29.303 r  control/i__carry_i_4/O
                         net (fo=1, routed)           0.000    29.303    control/i__carry_i_4_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.816 r  control/I_accum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.816    control/I_accum0_inferred__0/i__carry_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.131 r  control/I_accum0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           1.294    31.426    control/p_2_in[7]
    SLICE_X14Y82         LUT3 (Prop_lut3_I2_O)        0.307    31.733 r  control/I_accum[7]_i_1/O
                         net (fo=1, routed)           0.000    31.733    control/I_accum[7]_i_1_n_0
    SLICE_X14Y82         FDRE                                         r  control/I_accum_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_period_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/I_accum_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.731ns  (logic 11.386ns (35.883%)  route 20.345ns (64.117%))
  Logic Levels:           45  (CARRY4=28 FDRE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE                         0.000     0.000 r  reader/echo_period_reg[8]/C
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reader/echo_period_reg[8]/Q
                         net (fo=33, routed)          2.689     3.145    reader/Q[7]
    SLICE_X8Y67          LUT2 (Prop_lut2_I1_O)        0.124     3.269 r  reader/Digit[1]_i_408/O
                         net (fo=1, routed)           0.000     3.269    ruler/Digit[1]_i_335_0[0]
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.782 r  ruler/Digit_reg[1]_i_345/CO[3]
                         net (fo=1, routed)           0.000     3.782    ruler/Digit_reg[1]_i_345_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.899 r  ruler/Digit_reg[1]_i_279/CO[3]
                         net (fo=1, routed)           0.000     3.899    ruler/Digit_reg[1]_i_279_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.016 r  ruler/Digit_reg[1]_i_201/CO[3]
                         net (fo=1, routed)           0.000     4.016    ruler/Digit_reg[1]_i_201_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.133 r  ruler/Digit_reg[1]_i_231/CO[3]
                         net (fo=1, routed)           0.000     4.133    ruler/Digit_reg[1]_i_231_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.456 r  ruler/Digit_reg[1]_i_230/O[1]
                         net (fo=3, routed)           1.280     5.737    reader/Digit_reg[1]_i_50[1]
    SLICE_X14Y69         LUT3 (Prop_lut3_I1_O)        0.306     6.043 r  reader/Digit[1]_i_143/O
                         net (fo=1, routed)           0.634     6.677    ruler/Digit[1]_i_45_0[3]
    SLICE_X10Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.073 r  ruler/Digit_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.073    ruler/Digit_reg[1]_i_56_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  ruler/Digit_reg[1]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.190    ruler/Digit_reg[1]_i_50_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.505 r  ruler/error_z_reg[11]_i_23/O[3]
                         net (fo=3, routed)           1.379     8.884    ruler/error_z_reg[11]_i_23_n_4
    SLICE_X6Y74          LUT3 (Prop_lut3_I1_O)        0.307     9.191 r  ruler/error_z[7]_i_16/O
                         net (fo=2, routed)           0.833    10.024    ruler/error_z[7]_i_16_n_0
    SLICE_X6Y73          LUT5 (Prop_lut5_I1_O)        0.124    10.148 r  ruler/error_z[7]_i_8/O
                         net (fo=2, routed)           1.219    11.368    ruler/error_z[7]_i_8_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.492 r  ruler/error_z[7]_i_12/O
                         net (fo=1, routed)           0.000    11.492    ruler/error_z[7]_i_12_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.893 r  ruler/error_z_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.893    ruler/error_z_reg[7]_i_7_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  ruler/error_z_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.009    12.016    ruler/error_z_reg[11]_i_7_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.350 r  ruler/error_z_reg[15]_i_15/O[1]
                         net (fo=9, routed)           1.810    14.160    ruler/error_z_reg[15]_i_15_n_6
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.303    14.463 r  ruler/Digit[1]_i_326/O
                         net (fo=2, routed)           1.054    15.517    ruler/Digit[1]_i_326_n_0
    SLICE_X10Y79         LUT4 (Prop_lut4_I3_O)        0.124    15.641 r  ruler/Digit[1]_i_330/O
                         net (fo=1, routed)           0.000    15.641    ruler/Digit[1]_i_330_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.174 r  ruler/Digit_reg[1]_i_241/CO[3]
                         net (fo=1, routed)           0.000    16.174    ruler/Digit_reg[1]_i_241_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.291 r  ruler/Digit_reg[1]_i_168/CO[3]
                         net (fo=1, routed)           0.000    16.291    ruler/Digit_reg[1]_i_168_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.408 r  ruler/Digit_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000    16.408    ruler/Digit_reg[1]_i_68_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.525 r  ruler/Digit_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.525    ruler/Digit_reg[1]_i_32_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.848 r  ruler/Digit_reg[1]_i_12/O[1]
                         net (fo=3, routed)           1.135    17.982    reader/Digit_reg[1]_i_11[1]
    SLICE_X8Y82          LUT4 (Prop_lut4_I2_O)        0.306    18.288 r  reader/Digit[1]_i_64/O
                         net (fo=1, routed)           0.000    18.288    ruler/Digit_reg[1]_i_11_0[3]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.664 r  ruler/Digit_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.664    ruler/Digit_reg[1]_i_29_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.918 r  ruler/Digit_reg[1]_i_11/CO[0]
                         net (fo=32, routed)          2.318    21.236    ruler/Digit_reg[1]_i_11_n_3
    SLICE_X9Y77          LUT6 (Prop_lut6_I4_O)        0.367    21.603 r  ruler/error_z[11]_i_5/O
                         net (fo=1, routed)           0.000    21.603    control/error_z_reg[11]_0[0]
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    22.150 f  control/error_z_reg[11]_i_1/O[2]
                         net (fo=6, routed)           1.447    23.597    control/error_z_reg[11]_i_1_n_5
    SLICE_X13Y80         LUT1 (Prop_lut1_I0_O)        0.302    23.899 r  control/I_accum[31]_i_17/O
                         net (fo=1, routed)           0.000    23.899    control/I_accum[31]_i_17_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.449 r  control/I_accum_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.449    ruler/i__carry__0_i_6__0[0]
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.783 f  ruler/i__carry__0_i_10/O[1]
                         net (fo=4, routed)           1.009    25.793    ruler/i__carry__0_i_13_0[1]
    SLICE_X15Y81         LUT4 (Prop_lut4_I2_O)        0.303    26.096 r  ruler/I_accum[31]_i_13/O
                         net (fo=2, routed)           0.815    26.911    control/I_accum_reg[17]_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I1_O)        0.124    27.035 r  control/i__carry_i_22/O
                         net (fo=1, routed)           0.151    27.186    control/i__carry_i_22_n_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I5_O)        0.124    27.310 r  control/i__carry_i_11/O
                         net (fo=2, routed)           0.951    28.261    control/i__carry_i_11_n_0
    SLICE_X14Y79         LUT6 (Prop_lut6_I0_O)        0.124    28.385 r  control/i__carry_i_12/O
                         net (fo=1, routed)           0.794    29.179    control/i__carry_i_12_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I1_O)        0.124    29.303 r  control/i__carry_i_4/O
                         net (fo=1, routed)           0.000    29.303    control/i__carry_i_4_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.816 r  control/I_accum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.816    control/I_accum0_inferred__0/i__carry_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.933 r  control/I_accum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.933    control/I_accum0_inferred__0/i__carry__0_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.050 r  control/I_accum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.050    control/I_accum0_inferred__0/i__carry__1_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.167 r  control/I_accum0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.167    control/I_accum0_inferred__0/i__carry__2_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.284 r  control/I_accum0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.284    control/I_accum0_inferred__0/i__carry__3_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.401 r  control/I_accum0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.401    control/I_accum0_inferred__0/i__carry__4_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.620 r  control/I_accum0_inferred__0/i__carry__5/O[0]
                         net (fo=1, routed)           0.816    31.436    control/p_2_in[24]
    SLICE_X14Y85         LUT3 (Prop_lut3_I2_O)        0.295    31.731 r  control/I_accum[24]_i_1/O
                         net (fo=1, routed)           0.000    31.731    control/I_accum[24]_i_1_n_0
    SLICE_X14Y85         FDRE                                         r  control/I_accum_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_period_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/I_accum_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.721ns  (logic 11.529ns (36.345%)  route 20.192ns (63.655%))
  Logic Levels:           46  (CARRY4=29 FDRE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE                         0.000     0.000 r  reader/echo_period_reg[8]/C
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reader/echo_period_reg[8]/Q
                         net (fo=33, routed)          2.689     3.145    reader/Q[7]
    SLICE_X8Y67          LUT2 (Prop_lut2_I1_O)        0.124     3.269 r  reader/Digit[1]_i_408/O
                         net (fo=1, routed)           0.000     3.269    ruler/Digit[1]_i_335_0[0]
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.782 r  ruler/Digit_reg[1]_i_345/CO[3]
                         net (fo=1, routed)           0.000     3.782    ruler/Digit_reg[1]_i_345_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.899 r  ruler/Digit_reg[1]_i_279/CO[3]
                         net (fo=1, routed)           0.000     3.899    ruler/Digit_reg[1]_i_279_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.016 r  ruler/Digit_reg[1]_i_201/CO[3]
                         net (fo=1, routed)           0.000     4.016    ruler/Digit_reg[1]_i_201_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.133 r  ruler/Digit_reg[1]_i_231/CO[3]
                         net (fo=1, routed)           0.000     4.133    ruler/Digit_reg[1]_i_231_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.456 r  ruler/Digit_reg[1]_i_230/O[1]
                         net (fo=3, routed)           1.280     5.737    reader/Digit_reg[1]_i_50[1]
    SLICE_X14Y69         LUT3 (Prop_lut3_I1_O)        0.306     6.043 r  reader/Digit[1]_i_143/O
                         net (fo=1, routed)           0.634     6.677    ruler/Digit[1]_i_45_0[3]
    SLICE_X10Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.073 r  ruler/Digit_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.073    ruler/Digit_reg[1]_i_56_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  ruler/Digit_reg[1]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.190    ruler/Digit_reg[1]_i_50_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.505 r  ruler/error_z_reg[11]_i_23/O[3]
                         net (fo=3, routed)           1.379     8.884    ruler/error_z_reg[11]_i_23_n_4
    SLICE_X6Y74          LUT3 (Prop_lut3_I1_O)        0.307     9.191 r  ruler/error_z[7]_i_16/O
                         net (fo=2, routed)           0.833    10.024    ruler/error_z[7]_i_16_n_0
    SLICE_X6Y73          LUT5 (Prop_lut5_I1_O)        0.124    10.148 r  ruler/error_z[7]_i_8/O
                         net (fo=2, routed)           1.219    11.368    ruler/error_z[7]_i_8_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.492 r  ruler/error_z[7]_i_12/O
                         net (fo=1, routed)           0.000    11.492    ruler/error_z[7]_i_12_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.893 r  ruler/error_z_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.893    ruler/error_z_reg[7]_i_7_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  ruler/error_z_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.009    12.016    ruler/error_z_reg[11]_i_7_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.350 r  ruler/error_z_reg[15]_i_15/O[1]
                         net (fo=9, routed)           1.810    14.160    ruler/error_z_reg[15]_i_15_n_6
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.303    14.463 r  ruler/Digit[1]_i_326/O
                         net (fo=2, routed)           1.054    15.517    ruler/Digit[1]_i_326_n_0
    SLICE_X10Y79         LUT4 (Prop_lut4_I3_O)        0.124    15.641 r  ruler/Digit[1]_i_330/O
                         net (fo=1, routed)           0.000    15.641    ruler/Digit[1]_i_330_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.174 r  ruler/Digit_reg[1]_i_241/CO[3]
                         net (fo=1, routed)           0.000    16.174    ruler/Digit_reg[1]_i_241_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.291 r  ruler/Digit_reg[1]_i_168/CO[3]
                         net (fo=1, routed)           0.000    16.291    ruler/Digit_reg[1]_i_168_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.408 r  ruler/Digit_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000    16.408    ruler/Digit_reg[1]_i_68_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.525 r  ruler/Digit_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.525    ruler/Digit_reg[1]_i_32_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.848 r  ruler/Digit_reg[1]_i_12/O[1]
                         net (fo=3, routed)           1.135    17.982    reader/Digit_reg[1]_i_11[1]
    SLICE_X8Y82          LUT4 (Prop_lut4_I2_O)        0.306    18.288 r  reader/Digit[1]_i_64/O
                         net (fo=1, routed)           0.000    18.288    ruler/Digit_reg[1]_i_11_0[3]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.664 r  ruler/Digit_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.664    ruler/Digit_reg[1]_i_29_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.918 r  ruler/Digit_reg[1]_i_11/CO[0]
                         net (fo=32, routed)          2.318    21.236    ruler/Digit_reg[1]_i_11_n_3
    SLICE_X9Y77          LUT6 (Prop_lut6_I4_O)        0.367    21.603 r  ruler/error_z[11]_i_5/O
                         net (fo=1, routed)           0.000    21.603    control/error_z_reg[11]_0[0]
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    22.150 f  control/error_z_reg[11]_i_1/O[2]
                         net (fo=6, routed)           1.447    23.597    control/error_z_reg[11]_i_1_n_5
    SLICE_X13Y80         LUT1 (Prop_lut1_I0_O)        0.302    23.899 r  control/I_accum[31]_i_17/O
                         net (fo=1, routed)           0.000    23.899    control/I_accum[31]_i_17_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.449 r  control/I_accum_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.449    ruler/i__carry__0_i_6__0[0]
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.783 f  ruler/i__carry__0_i_10/O[1]
                         net (fo=4, routed)           1.009    25.793    ruler/i__carry__0_i_13_0[1]
    SLICE_X15Y81         LUT4 (Prop_lut4_I2_O)        0.303    26.096 r  ruler/I_accum[31]_i_13/O
                         net (fo=2, routed)           0.815    26.911    control/I_accum_reg[17]_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I1_O)        0.124    27.035 r  control/i__carry_i_22/O
                         net (fo=1, routed)           0.151    27.186    control/i__carry_i_22_n_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I5_O)        0.124    27.310 r  control/i__carry_i_11/O
                         net (fo=2, routed)           0.951    28.261    control/i__carry_i_11_n_0
    SLICE_X14Y79         LUT6 (Prop_lut6_I0_O)        0.124    28.385 r  control/i__carry_i_12/O
                         net (fo=1, routed)           0.794    29.179    control/i__carry_i_12_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I1_O)        0.124    29.303 r  control/i__carry_i_4/O
                         net (fo=1, routed)           0.000    29.303    control/i__carry_i_4_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.816 r  control/I_accum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.816    control/I_accum0_inferred__0/i__carry_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.933 r  control/I_accum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.933    control/I_accum0_inferred__0/i__carry__0_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.050 r  control/I_accum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.050    control/I_accum0_inferred__0/i__carry__1_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.167 r  control/I_accum0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.167    control/I_accum0_inferred__0/i__carry__2_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.284 r  control/I_accum0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.284    control/I_accum0_inferred__0/i__carry__3_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.401 r  control/I_accum0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.401    control/I_accum0_inferred__0/i__carry__4_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.518 r  control/I_accum0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.518    control/I_accum0_inferred__0/i__carry__5_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.757 r  control/I_accum0_inferred__0/i__carry__6/O[2]
                         net (fo=1, routed)           0.663    31.420    control/p_2_in[30]
    SLICE_X14Y85         LUT3 (Prop_lut3_I2_O)        0.301    31.721 r  control/I_accum[30]_i_1/O
                         net (fo=1, routed)           0.000    31.721    control/I_accum[30]_i_1_n_0
    SLICE_X14Y85         FDRE                                         r  control/I_accum_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_period_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/I_accum_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.589ns  (logic 11.403ns (36.098%)  route 20.186ns (63.902%))
  Logic Levels:           44  (CARRY4=27 FDRE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE                         0.000     0.000 r  reader/echo_period_reg[8]/C
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reader/echo_period_reg[8]/Q
                         net (fo=33, routed)          2.689     3.145    reader/Q[7]
    SLICE_X8Y67          LUT2 (Prop_lut2_I1_O)        0.124     3.269 r  reader/Digit[1]_i_408/O
                         net (fo=1, routed)           0.000     3.269    ruler/Digit[1]_i_335_0[0]
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.782 r  ruler/Digit_reg[1]_i_345/CO[3]
                         net (fo=1, routed)           0.000     3.782    ruler/Digit_reg[1]_i_345_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.899 r  ruler/Digit_reg[1]_i_279/CO[3]
                         net (fo=1, routed)           0.000     3.899    ruler/Digit_reg[1]_i_279_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.016 r  ruler/Digit_reg[1]_i_201/CO[3]
                         net (fo=1, routed)           0.000     4.016    ruler/Digit_reg[1]_i_201_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.133 r  ruler/Digit_reg[1]_i_231/CO[3]
                         net (fo=1, routed)           0.000     4.133    ruler/Digit_reg[1]_i_231_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.456 r  ruler/Digit_reg[1]_i_230/O[1]
                         net (fo=3, routed)           1.280     5.737    reader/Digit_reg[1]_i_50[1]
    SLICE_X14Y69         LUT3 (Prop_lut3_I1_O)        0.306     6.043 r  reader/Digit[1]_i_143/O
                         net (fo=1, routed)           0.634     6.677    ruler/Digit[1]_i_45_0[3]
    SLICE_X10Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.073 r  ruler/Digit_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.073    ruler/Digit_reg[1]_i_56_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  ruler/Digit_reg[1]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.190    ruler/Digit_reg[1]_i_50_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.505 r  ruler/error_z_reg[11]_i_23/O[3]
                         net (fo=3, routed)           1.379     8.884    ruler/error_z_reg[11]_i_23_n_4
    SLICE_X6Y74          LUT3 (Prop_lut3_I1_O)        0.307     9.191 r  ruler/error_z[7]_i_16/O
                         net (fo=2, routed)           0.833    10.024    ruler/error_z[7]_i_16_n_0
    SLICE_X6Y73          LUT5 (Prop_lut5_I1_O)        0.124    10.148 r  ruler/error_z[7]_i_8/O
                         net (fo=2, routed)           1.219    11.368    ruler/error_z[7]_i_8_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.492 r  ruler/error_z[7]_i_12/O
                         net (fo=1, routed)           0.000    11.492    ruler/error_z[7]_i_12_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.893 r  ruler/error_z_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.893    ruler/error_z_reg[7]_i_7_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  ruler/error_z_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.009    12.016    ruler/error_z_reg[11]_i_7_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.350 r  ruler/error_z_reg[15]_i_15/O[1]
                         net (fo=9, routed)           1.810    14.160    ruler/error_z_reg[15]_i_15_n_6
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.303    14.463 r  ruler/Digit[1]_i_326/O
                         net (fo=2, routed)           1.054    15.517    ruler/Digit[1]_i_326_n_0
    SLICE_X10Y79         LUT4 (Prop_lut4_I3_O)        0.124    15.641 r  ruler/Digit[1]_i_330/O
                         net (fo=1, routed)           0.000    15.641    ruler/Digit[1]_i_330_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.174 r  ruler/Digit_reg[1]_i_241/CO[3]
                         net (fo=1, routed)           0.000    16.174    ruler/Digit_reg[1]_i_241_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.291 r  ruler/Digit_reg[1]_i_168/CO[3]
                         net (fo=1, routed)           0.000    16.291    ruler/Digit_reg[1]_i_168_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.408 r  ruler/Digit_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000    16.408    ruler/Digit_reg[1]_i_68_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.525 r  ruler/Digit_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.525    ruler/Digit_reg[1]_i_32_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.848 r  ruler/Digit_reg[1]_i_12/O[1]
                         net (fo=3, routed)           1.135    17.982    reader/Digit_reg[1]_i_11[1]
    SLICE_X8Y82          LUT4 (Prop_lut4_I2_O)        0.306    18.288 r  reader/Digit[1]_i_64/O
                         net (fo=1, routed)           0.000    18.288    ruler/Digit_reg[1]_i_11_0[3]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.664 r  ruler/Digit_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.664    ruler/Digit_reg[1]_i_29_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.918 r  ruler/Digit_reg[1]_i_11/CO[0]
                         net (fo=32, routed)          2.318    21.236    ruler/Digit_reg[1]_i_11_n_3
    SLICE_X9Y77          LUT6 (Prop_lut6_I4_O)        0.367    21.603 r  ruler/error_z[11]_i_5/O
                         net (fo=1, routed)           0.000    21.603    control/error_z_reg[11]_0[0]
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    22.150 f  control/error_z_reg[11]_i_1/O[2]
                         net (fo=6, routed)           1.447    23.597    control/error_z_reg[11]_i_1_n_5
    SLICE_X13Y80         LUT1 (Prop_lut1_I0_O)        0.302    23.899 r  control/I_accum[31]_i_17/O
                         net (fo=1, routed)           0.000    23.899    control/I_accum[31]_i_17_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.449 r  control/I_accum_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.449    ruler/i__carry__0_i_6__0[0]
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.783 f  ruler/i__carry__0_i_10/O[1]
                         net (fo=4, routed)           1.009    25.793    ruler/i__carry__0_i_13_0[1]
    SLICE_X15Y81         LUT4 (Prop_lut4_I2_O)        0.303    26.096 r  ruler/I_accum[31]_i_13/O
                         net (fo=2, routed)           0.815    26.911    control/I_accum_reg[17]_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I1_O)        0.124    27.035 r  control/i__carry_i_22/O
                         net (fo=1, routed)           0.151    27.186    control/i__carry_i_22_n_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I5_O)        0.124    27.310 r  control/i__carry_i_11/O
                         net (fo=2, routed)           0.951    28.261    control/i__carry_i_11_n_0
    SLICE_X14Y79         LUT6 (Prop_lut6_I0_O)        0.124    28.385 r  control/i__carry_i_12/O
                         net (fo=1, routed)           0.794    29.179    control/i__carry_i_12_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I1_O)        0.124    29.303 r  control/i__carry_i_4/O
                         net (fo=1, routed)           0.000    29.303    control/i__carry_i_4_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.816 r  control/I_accum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.816    control/I_accum0_inferred__0/i__carry_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.933 r  control/I_accum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.933    control/I_accum0_inferred__0/i__carry__0_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.050 r  control/I_accum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.050    control/I_accum0_inferred__0/i__carry__1_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.167 r  control/I_accum0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.167    control/I_accum0_inferred__0/i__carry__2_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.284 r  control/I_accum0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.284    control/I_accum0_inferred__0/i__carry__3_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.599 r  control/I_accum0_inferred__0/i__carry__4/O[3]
                         net (fo=1, routed)           0.657    31.256    control/p_2_in[23]
    SLICE_X14Y84         LUT3 (Prop_lut3_I2_O)        0.333    31.589 r  control/I_accum[23]_i_1/O
                         net (fo=1, routed)           0.000    31.589    control/I_accum[23]_i_1_n_0
    SLICE_X14Y84         FDRE                                         r  control/I_accum_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_period_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/I_accum_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.559ns  (logic 11.606ns (36.775%)  route 19.953ns (63.225%))
  Logic Levels:           46  (CARRY4=29 FDRE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE                         0.000     0.000 r  reader/echo_period_reg[8]/C
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reader/echo_period_reg[8]/Q
                         net (fo=33, routed)          2.689     3.145    reader/Q[7]
    SLICE_X8Y67          LUT2 (Prop_lut2_I1_O)        0.124     3.269 r  reader/Digit[1]_i_408/O
                         net (fo=1, routed)           0.000     3.269    ruler/Digit[1]_i_335_0[0]
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.782 r  ruler/Digit_reg[1]_i_345/CO[3]
                         net (fo=1, routed)           0.000     3.782    ruler/Digit_reg[1]_i_345_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.899 r  ruler/Digit_reg[1]_i_279/CO[3]
                         net (fo=1, routed)           0.000     3.899    ruler/Digit_reg[1]_i_279_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.016 r  ruler/Digit_reg[1]_i_201/CO[3]
                         net (fo=1, routed)           0.000     4.016    ruler/Digit_reg[1]_i_201_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.133 r  ruler/Digit_reg[1]_i_231/CO[3]
                         net (fo=1, routed)           0.000     4.133    ruler/Digit_reg[1]_i_231_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.456 r  ruler/Digit_reg[1]_i_230/O[1]
                         net (fo=3, routed)           1.280     5.737    reader/Digit_reg[1]_i_50[1]
    SLICE_X14Y69         LUT3 (Prop_lut3_I1_O)        0.306     6.043 r  reader/Digit[1]_i_143/O
                         net (fo=1, routed)           0.634     6.677    ruler/Digit[1]_i_45_0[3]
    SLICE_X10Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.073 r  ruler/Digit_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.073    ruler/Digit_reg[1]_i_56_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  ruler/Digit_reg[1]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.190    ruler/Digit_reg[1]_i_50_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.505 r  ruler/error_z_reg[11]_i_23/O[3]
                         net (fo=3, routed)           1.379     8.884    ruler/error_z_reg[11]_i_23_n_4
    SLICE_X6Y74          LUT3 (Prop_lut3_I1_O)        0.307     9.191 r  ruler/error_z[7]_i_16/O
                         net (fo=2, routed)           0.833    10.024    ruler/error_z[7]_i_16_n_0
    SLICE_X6Y73          LUT5 (Prop_lut5_I1_O)        0.124    10.148 r  ruler/error_z[7]_i_8/O
                         net (fo=2, routed)           1.219    11.368    ruler/error_z[7]_i_8_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.492 r  ruler/error_z[7]_i_12/O
                         net (fo=1, routed)           0.000    11.492    ruler/error_z[7]_i_12_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.893 r  ruler/error_z_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.893    ruler/error_z_reg[7]_i_7_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  ruler/error_z_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.009    12.016    ruler/error_z_reg[11]_i_7_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.350 r  ruler/error_z_reg[15]_i_15/O[1]
                         net (fo=9, routed)           1.810    14.160    ruler/error_z_reg[15]_i_15_n_6
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.303    14.463 r  ruler/Digit[1]_i_326/O
                         net (fo=2, routed)           1.054    15.517    ruler/Digit[1]_i_326_n_0
    SLICE_X10Y79         LUT4 (Prop_lut4_I3_O)        0.124    15.641 r  ruler/Digit[1]_i_330/O
                         net (fo=1, routed)           0.000    15.641    ruler/Digit[1]_i_330_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.174 r  ruler/Digit_reg[1]_i_241/CO[3]
                         net (fo=1, routed)           0.000    16.174    ruler/Digit_reg[1]_i_241_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.291 r  ruler/Digit_reg[1]_i_168/CO[3]
                         net (fo=1, routed)           0.000    16.291    ruler/Digit_reg[1]_i_168_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.408 r  ruler/Digit_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000    16.408    ruler/Digit_reg[1]_i_68_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.525 r  ruler/Digit_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.525    ruler/Digit_reg[1]_i_32_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.848 r  ruler/Digit_reg[1]_i_12/O[1]
                         net (fo=3, routed)           1.135    17.982    reader/Digit_reg[1]_i_11[1]
    SLICE_X8Y82          LUT4 (Prop_lut4_I2_O)        0.306    18.288 r  reader/Digit[1]_i_64/O
                         net (fo=1, routed)           0.000    18.288    ruler/Digit_reg[1]_i_11_0[3]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.664 r  ruler/Digit_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.664    ruler/Digit_reg[1]_i_29_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.918 r  ruler/Digit_reg[1]_i_11/CO[0]
                         net (fo=32, routed)          2.318    21.236    ruler/Digit_reg[1]_i_11_n_3
    SLICE_X9Y77          LUT6 (Prop_lut6_I4_O)        0.367    21.603 r  ruler/error_z[11]_i_5/O
                         net (fo=1, routed)           0.000    21.603    control/error_z_reg[11]_0[0]
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    22.150 f  control/error_z_reg[11]_i_1/O[2]
                         net (fo=6, routed)           1.447    23.597    control/error_z_reg[11]_i_1_n_5
    SLICE_X13Y80         LUT1 (Prop_lut1_I0_O)        0.302    23.899 r  control/I_accum[31]_i_17/O
                         net (fo=1, routed)           0.000    23.899    control/I_accum[31]_i_17_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.449 r  control/I_accum_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.449    ruler/i__carry__0_i_6__0[0]
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.783 f  ruler/i__carry__0_i_10/O[1]
                         net (fo=4, routed)           1.009    25.793    ruler/i__carry__0_i_13_0[1]
    SLICE_X15Y81         LUT4 (Prop_lut4_I2_O)        0.303    26.096 r  ruler/I_accum[31]_i_13/O
                         net (fo=2, routed)           0.815    26.911    control/I_accum_reg[17]_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I1_O)        0.124    27.035 r  control/i__carry_i_22/O
                         net (fo=1, routed)           0.151    27.186    control/i__carry_i_22_n_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I5_O)        0.124    27.310 r  control/i__carry_i_11/O
                         net (fo=2, routed)           0.951    28.261    control/i__carry_i_11_n_0
    SLICE_X14Y79         LUT6 (Prop_lut6_I0_O)        0.124    28.385 r  control/i__carry_i_12/O
                         net (fo=1, routed)           0.794    29.179    control/i__carry_i_12_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I1_O)        0.124    29.303 r  control/i__carry_i_4/O
                         net (fo=1, routed)           0.000    29.303    control/i__carry_i_4_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.816 r  control/I_accum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.816    control/I_accum0_inferred__0/i__carry_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.933 r  control/I_accum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.933    control/I_accum0_inferred__0/i__carry__0_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.050 r  control/I_accum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.050    control/I_accum0_inferred__0/i__carry__1_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.167 r  control/I_accum0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.167    control/I_accum0_inferred__0/i__carry__2_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.284 r  control/I_accum0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.284    control/I_accum0_inferred__0/i__carry__3_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.401 r  control/I_accum0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.401    control/I_accum0_inferred__0/i__carry__4_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.518 r  control/I_accum0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.518    control/I_accum0_inferred__0/i__carry__5_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.833 r  control/I_accum0_inferred__0/i__carry__6/O[3]
                         net (fo=1, routed)           0.424    31.257    control/p_2_in[31]
    SLICE_X14Y85         LUT3 (Prop_lut3_I2_O)        0.302    31.559 r  control/I_accum[31]_i_3/O
                         net (fo=1, routed)           0.000    31.559    control/I_accum[31]_i_3_n_0
    SLICE_X14Y85         FDRE                                         r  control/I_accum_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_period_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/I_accum_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.528ns  (logic 11.412ns (36.196%)  route 20.116ns (63.803%))
  Logic Levels:           45  (CARRY4=28 FDRE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE                         0.000     0.000 r  reader/echo_period_reg[8]/C
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reader/echo_period_reg[8]/Q
                         net (fo=33, routed)          2.689     3.145    reader/Q[7]
    SLICE_X8Y67          LUT2 (Prop_lut2_I1_O)        0.124     3.269 r  reader/Digit[1]_i_408/O
                         net (fo=1, routed)           0.000     3.269    ruler/Digit[1]_i_335_0[0]
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.782 r  ruler/Digit_reg[1]_i_345/CO[3]
                         net (fo=1, routed)           0.000     3.782    ruler/Digit_reg[1]_i_345_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.899 r  ruler/Digit_reg[1]_i_279/CO[3]
                         net (fo=1, routed)           0.000     3.899    ruler/Digit_reg[1]_i_279_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.016 r  ruler/Digit_reg[1]_i_201/CO[3]
                         net (fo=1, routed)           0.000     4.016    ruler/Digit_reg[1]_i_201_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.133 r  ruler/Digit_reg[1]_i_231/CO[3]
                         net (fo=1, routed)           0.000     4.133    ruler/Digit_reg[1]_i_231_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.456 r  ruler/Digit_reg[1]_i_230/O[1]
                         net (fo=3, routed)           1.280     5.737    reader/Digit_reg[1]_i_50[1]
    SLICE_X14Y69         LUT3 (Prop_lut3_I1_O)        0.306     6.043 r  reader/Digit[1]_i_143/O
                         net (fo=1, routed)           0.634     6.677    ruler/Digit[1]_i_45_0[3]
    SLICE_X10Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.073 r  ruler/Digit_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.073    ruler/Digit_reg[1]_i_56_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  ruler/Digit_reg[1]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.190    ruler/Digit_reg[1]_i_50_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.505 r  ruler/error_z_reg[11]_i_23/O[3]
                         net (fo=3, routed)           1.379     8.884    ruler/error_z_reg[11]_i_23_n_4
    SLICE_X6Y74          LUT3 (Prop_lut3_I1_O)        0.307     9.191 r  ruler/error_z[7]_i_16/O
                         net (fo=2, routed)           0.833    10.024    ruler/error_z[7]_i_16_n_0
    SLICE_X6Y73          LUT5 (Prop_lut5_I1_O)        0.124    10.148 r  ruler/error_z[7]_i_8/O
                         net (fo=2, routed)           1.219    11.368    ruler/error_z[7]_i_8_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.492 r  ruler/error_z[7]_i_12/O
                         net (fo=1, routed)           0.000    11.492    ruler/error_z[7]_i_12_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.893 r  ruler/error_z_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.893    ruler/error_z_reg[7]_i_7_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  ruler/error_z_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.009    12.016    ruler/error_z_reg[11]_i_7_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.350 r  ruler/error_z_reg[15]_i_15/O[1]
                         net (fo=9, routed)           1.810    14.160    ruler/error_z_reg[15]_i_15_n_6
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.303    14.463 r  ruler/Digit[1]_i_326/O
                         net (fo=2, routed)           1.054    15.517    ruler/Digit[1]_i_326_n_0
    SLICE_X10Y79         LUT4 (Prop_lut4_I3_O)        0.124    15.641 r  ruler/Digit[1]_i_330/O
                         net (fo=1, routed)           0.000    15.641    ruler/Digit[1]_i_330_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.174 r  ruler/Digit_reg[1]_i_241/CO[3]
                         net (fo=1, routed)           0.000    16.174    ruler/Digit_reg[1]_i_241_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.291 r  ruler/Digit_reg[1]_i_168/CO[3]
                         net (fo=1, routed)           0.000    16.291    ruler/Digit_reg[1]_i_168_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.408 r  ruler/Digit_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000    16.408    ruler/Digit_reg[1]_i_68_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.525 r  ruler/Digit_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.525    ruler/Digit_reg[1]_i_32_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.848 r  ruler/Digit_reg[1]_i_12/O[1]
                         net (fo=3, routed)           1.135    17.982    reader/Digit_reg[1]_i_11[1]
    SLICE_X8Y82          LUT4 (Prop_lut4_I2_O)        0.306    18.288 r  reader/Digit[1]_i_64/O
                         net (fo=1, routed)           0.000    18.288    ruler/Digit_reg[1]_i_11_0[3]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.664 r  ruler/Digit_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.664    ruler/Digit_reg[1]_i_29_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.918 r  ruler/Digit_reg[1]_i_11/CO[0]
                         net (fo=32, routed)          2.318    21.236    ruler/Digit_reg[1]_i_11_n_3
    SLICE_X9Y77          LUT6 (Prop_lut6_I4_O)        0.367    21.603 r  ruler/error_z[11]_i_5/O
                         net (fo=1, routed)           0.000    21.603    control/error_z_reg[11]_0[0]
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    22.150 f  control/error_z_reg[11]_i_1/O[2]
                         net (fo=6, routed)           1.447    23.597    control/error_z_reg[11]_i_1_n_5
    SLICE_X13Y80         LUT1 (Prop_lut1_I0_O)        0.302    23.899 r  control/I_accum[31]_i_17/O
                         net (fo=1, routed)           0.000    23.899    control/I_accum[31]_i_17_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.449 r  control/I_accum_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.449    ruler/i__carry__0_i_6__0[0]
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.783 f  ruler/i__carry__0_i_10/O[1]
                         net (fo=4, routed)           1.009    25.793    ruler/i__carry__0_i_13_0[1]
    SLICE_X15Y81         LUT4 (Prop_lut4_I2_O)        0.303    26.096 r  ruler/I_accum[31]_i_13/O
                         net (fo=2, routed)           0.815    26.911    control/I_accum_reg[17]_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I1_O)        0.124    27.035 r  control/i__carry_i_22/O
                         net (fo=1, routed)           0.151    27.186    control/i__carry_i_22_n_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I5_O)        0.124    27.310 r  control/i__carry_i_11/O
                         net (fo=2, routed)           0.951    28.261    control/i__carry_i_11_n_0
    SLICE_X14Y79         LUT6 (Prop_lut6_I0_O)        0.124    28.385 r  control/i__carry_i_12/O
                         net (fo=1, routed)           0.794    29.179    control/i__carry_i_12_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I1_O)        0.124    29.303 r  control/i__carry_i_4/O
                         net (fo=1, routed)           0.000    29.303    control/i__carry_i_4_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.816 r  control/I_accum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.816    control/I_accum0_inferred__0/i__carry_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.933 r  control/I_accum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.933    control/I_accum0_inferred__0/i__carry__0_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.050 r  control/I_accum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.050    control/I_accum0_inferred__0/i__carry__1_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.167 r  control/I_accum0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.167    control/I_accum0_inferred__0/i__carry__2_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.284 r  control/I_accum0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.284    control/I_accum0_inferred__0/i__carry__3_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.401 r  control/I_accum0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.401    control/I_accum0_inferred__0/i__carry__4_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.640 r  control/I_accum0_inferred__0/i__carry__5/O[2]
                         net (fo=1, routed)           0.587    31.227    control/p_2_in[26]
    SLICE_X14Y85         LUT3 (Prop_lut3_I2_O)        0.301    31.528 r  control/I_accum[26]_i_1/O
                         net (fo=1, routed)           0.000    31.528    control/I_accum[26]_i_1_n_0
    SLICE_X14Y85         FDRE                                         r  control/I_accum_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_period_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/I_accum_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.478ns  (logic 11.150ns (35.421%)  route 20.328ns (64.579%))
  Logic Levels:           42  (CARRY4=25 FDRE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE                         0.000     0.000 r  reader/echo_period_reg[8]/C
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reader/echo_period_reg[8]/Q
                         net (fo=33, routed)          2.689     3.145    reader/Q[7]
    SLICE_X8Y67          LUT2 (Prop_lut2_I1_O)        0.124     3.269 r  reader/Digit[1]_i_408/O
                         net (fo=1, routed)           0.000     3.269    ruler/Digit[1]_i_335_0[0]
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.782 r  ruler/Digit_reg[1]_i_345/CO[3]
                         net (fo=1, routed)           0.000     3.782    ruler/Digit_reg[1]_i_345_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.899 r  ruler/Digit_reg[1]_i_279/CO[3]
                         net (fo=1, routed)           0.000     3.899    ruler/Digit_reg[1]_i_279_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.016 r  ruler/Digit_reg[1]_i_201/CO[3]
                         net (fo=1, routed)           0.000     4.016    ruler/Digit_reg[1]_i_201_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.133 r  ruler/Digit_reg[1]_i_231/CO[3]
                         net (fo=1, routed)           0.000     4.133    ruler/Digit_reg[1]_i_231_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.456 r  ruler/Digit_reg[1]_i_230/O[1]
                         net (fo=3, routed)           1.280     5.737    reader/Digit_reg[1]_i_50[1]
    SLICE_X14Y69         LUT3 (Prop_lut3_I1_O)        0.306     6.043 r  reader/Digit[1]_i_143/O
                         net (fo=1, routed)           0.634     6.677    ruler/Digit[1]_i_45_0[3]
    SLICE_X10Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.073 r  ruler/Digit_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.073    ruler/Digit_reg[1]_i_56_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  ruler/Digit_reg[1]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.190    ruler/Digit_reg[1]_i_50_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.505 r  ruler/error_z_reg[11]_i_23/O[3]
                         net (fo=3, routed)           1.379     8.884    ruler/error_z_reg[11]_i_23_n_4
    SLICE_X6Y74          LUT3 (Prop_lut3_I1_O)        0.307     9.191 r  ruler/error_z[7]_i_16/O
                         net (fo=2, routed)           0.833    10.024    ruler/error_z[7]_i_16_n_0
    SLICE_X6Y73          LUT5 (Prop_lut5_I1_O)        0.124    10.148 r  ruler/error_z[7]_i_8/O
                         net (fo=2, routed)           1.219    11.368    ruler/error_z[7]_i_8_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.492 r  ruler/error_z[7]_i_12/O
                         net (fo=1, routed)           0.000    11.492    ruler/error_z[7]_i_12_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.893 r  ruler/error_z_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.893    ruler/error_z_reg[7]_i_7_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  ruler/error_z_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.009    12.016    ruler/error_z_reg[11]_i_7_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.350 r  ruler/error_z_reg[15]_i_15/O[1]
                         net (fo=9, routed)           1.810    14.160    ruler/error_z_reg[15]_i_15_n_6
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.303    14.463 r  ruler/Digit[1]_i_326/O
                         net (fo=2, routed)           1.054    15.517    ruler/Digit[1]_i_326_n_0
    SLICE_X10Y79         LUT4 (Prop_lut4_I3_O)        0.124    15.641 r  ruler/Digit[1]_i_330/O
                         net (fo=1, routed)           0.000    15.641    ruler/Digit[1]_i_330_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.174 r  ruler/Digit_reg[1]_i_241/CO[3]
                         net (fo=1, routed)           0.000    16.174    ruler/Digit_reg[1]_i_241_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.291 r  ruler/Digit_reg[1]_i_168/CO[3]
                         net (fo=1, routed)           0.000    16.291    ruler/Digit_reg[1]_i_168_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.408 r  ruler/Digit_reg[1]_i_68/CO[3]
                         net (fo=1, routed)           0.000    16.408    ruler/Digit_reg[1]_i_68_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.525 r  ruler/Digit_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.525    ruler/Digit_reg[1]_i_32_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.848 r  ruler/Digit_reg[1]_i_12/O[1]
                         net (fo=3, routed)           1.135    17.982    reader/Digit_reg[1]_i_11[1]
    SLICE_X8Y82          LUT4 (Prop_lut4_I2_O)        0.306    18.288 r  reader/Digit[1]_i_64/O
                         net (fo=1, routed)           0.000    18.288    ruler/Digit_reg[1]_i_11_0[3]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.664 r  ruler/Digit_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.664    ruler/Digit_reg[1]_i_29_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.918 r  ruler/Digit_reg[1]_i_11/CO[0]
                         net (fo=32, routed)          2.318    21.236    ruler/Digit_reg[1]_i_11_n_3
    SLICE_X9Y77          LUT6 (Prop_lut6_I4_O)        0.367    21.603 r  ruler/error_z[11]_i_5/O
                         net (fo=1, routed)           0.000    21.603    control/error_z_reg[11]_0[0]
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    22.150 f  control/error_z_reg[11]_i_1/O[2]
                         net (fo=6, routed)           1.447    23.597    control/error_z_reg[11]_i_1_n_5
    SLICE_X13Y80         LUT1 (Prop_lut1_I0_O)        0.302    23.899 r  control/I_accum[31]_i_17/O
                         net (fo=1, routed)           0.000    23.899    control/I_accum[31]_i_17_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.449 r  control/I_accum_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.449    ruler/i__carry__0_i_6__0[0]
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.783 f  ruler/i__carry__0_i_10/O[1]
                         net (fo=4, routed)           1.009    25.793    ruler/i__carry__0_i_13_0[1]
    SLICE_X15Y81         LUT4 (Prop_lut4_I2_O)        0.303    26.096 r  ruler/I_accum[31]_i_13/O
                         net (fo=2, routed)           0.815    26.911    control/I_accum_reg[17]_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I1_O)        0.124    27.035 r  control/i__carry_i_22/O
                         net (fo=1, routed)           0.151    27.186    control/i__carry_i_22_n_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I5_O)        0.124    27.310 r  control/i__carry_i_11/O
                         net (fo=2, routed)           0.951    28.261    control/i__carry_i_11_n_0
    SLICE_X14Y79         LUT6 (Prop_lut6_I0_O)        0.124    28.385 r  control/i__carry_i_12/O
                         net (fo=1, routed)           0.794    29.179    control/i__carry_i_12_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I1_O)        0.124    29.303 r  control/i__carry_i_4/O
                         net (fo=1, routed)           0.000    29.303    control/i__carry_i_4_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.816 r  control/I_accum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.816    control/I_accum0_inferred__0/i__carry_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.933 r  control/I_accum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.933    control/I_accum0_inferred__0/i__carry__0_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.050 r  control/I_accum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.050    control/I_accum0_inferred__0/i__carry__1_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.373 r  control/I_accum0_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.799    31.172    control/p_2_in[13]
    SLICE_X14Y83         LUT3 (Prop_lut3_I2_O)        0.306    31.478 r  control/I_accum[13]_i_1/O
                         net (fo=1, routed)           0.000    31.478    control/I_accum[13]_i_1_n_0
    SLICE_X14Y83         FDSE                                         r  control/I_accum_reg[13]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reader/echo_pulse_time_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reader/echo_period_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE                         0.000     0.000 r  reader/echo_pulse_time_reg[6]/C
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reader/echo_pulse_time_reg[6]/Q
                         net (fo=2, routed)           0.113     0.254    reader/echo_pulse_time_reg[6]
    SLICE_X6Y80          FDRE                                         r  reader/echo_period_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_pulse_time_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reader/echo_period_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE                         0.000     0.000 r  reader/echo_pulse_time_reg[0]/C
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reader/echo_pulse_time_reg[0]/Q
                         net (fo=2, routed)           0.121     0.262    reader/echo_pulse_time_reg[0]
    SLICE_X5Y78          FDRE                                         r  reader/echo_period_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/FSM_onehot_State_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reader/counter_reg[12]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.439%)  route 0.144ns (50.561%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE                         0.000     0.000 r  reader/FSM_onehot_State_reg[0]/C
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reader/FSM_onehot_State_reg[0]/Q
                         net (fo=67, routed)          0.144     0.285    reader/counter0
    SLICE_X4Y91          FDRE                                         r  reader/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/FSM_onehot_State_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reader/counter_reg[13]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.439%)  route 0.144ns (50.561%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE                         0.000     0.000 r  reader/FSM_onehot_State_reg[0]/C
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reader/FSM_onehot_State_reg[0]/Q
                         net (fo=67, routed)          0.144     0.285    reader/counter0
    SLICE_X4Y91          FDRE                                         r  reader/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/FSM_onehot_State_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reader/counter_reg[14]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.439%)  route 0.144ns (50.561%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE                         0.000     0.000 r  reader/FSM_onehot_State_reg[0]/C
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reader/FSM_onehot_State_reg[0]/Q
                         net (fo=67, routed)          0.144     0.285    reader/counter0
    SLICE_X4Y91          FDRE                                         r  reader/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/FSM_onehot_State_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reader/counter_reg[15]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.439%)  route 0.144ns (50.561%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE                         0.000     0.000 r  reader/FSM_onehot_State_reg[0]/C
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reader/FSM_onehot_State_reg[0]/Q
                         net (fo=67, routed)          0.144     0.285    reader/counter0
    SLICE_X4Y91          FDRE                                         r  reader/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_pulse_time_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reader/echo_period_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.883%)  route 0.153ns (52.117%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE                         0.000     0.000 r  reader/echo_pulse_time_reg[13]/C
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reader/echo_pulse_time_reg[13]/Q
                         net (fo=2, routed)           0.153     0.294    reader/echo_pulse_time_reg[13]
    SLICE_X4Y80          FDRE                                         r  reader/echo_period_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_pulse_time_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reader/echo_period_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.193%)  route 0.164ns (53.807%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE                         0.000     0.000 r  reader/echo_pulse_time_reg[20]/C
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reader/echo_pulse_time_reg[20]/Q
                         net (fo=2, routed)           0.164     0.305    reader/echo_pulse_time_reg[20]
    SLICE_X6Y82          FDRE                                         r  reader/echo_period_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_pulse_time_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reader/echo_period_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.047%)  route 0.165ns (53.953%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE                         0.000     0.000 r  reader/echo_pulse_time_reg[14]/C
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reader/echo_pulse_time_reg[14]/Q
                         net (fo=2, routed)           0.165     0.306    reader/echo_pulse_time_reg[14]
    SLICE_X6Y80          FDRE                                         r  reader/echo_period_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_pulse_time_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reader/echo_period_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.897%)  route 0.166ns (54.103%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE                         0.000     0.000 r  reader/echo_pulse_time_reg[12]/C
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reader/echo_pulse_time_reg[12]/Q
                         net (fo=2, routed)           0.166     0.307    reader/echo_pulse_time_reg[12]
    SLICE_X6Y80          FDRE                                         r  reader/echo_period_reg[12]/D
  -------------------------------------------------------------------    -------------------





