Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/cs141/Documents/GitHub/CS141-Labs/lab2_alu/test_alu_isim_beh.exe -prj C:/Users/cs141/Documents/GitHub/CS141-Labs/lab2_alu/test_alu_beh.prj work.test_alu work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/cs141/Documents/GitHub/CS141-Labs/lab2_alu/param_2_to_1_mux.v" into library work
Analyzing Verilog file "C:/Users/cs141/Documents/GitHub/CS141-Labs/lab2_alu/add_rca_2_bit.v" into library work
Analyzing Verilog file "C:/Users/cs141/Documents/GitHub/CS141-Labs/lab2_alu/param_4_to_1_mux.v" into library work
Analyzing Verilog file "C:/Users/cs141/Documents/GitHub/CS141-Labs/lab2_alu/add_rca_8_bit.v" into library work
Analyzing Verilog file "C:/Users/cs141/Documents/GitHub/CS141-Labs/lab2_alu/SRL.v" into library work
Analyzing Verilog file "C:/Users/cs141/Documents/GitHub/CS141-Labs/lab2_alu/SRA.v" into library work
Analyzing Verilog file "C:/Users/cs141/Documents/GitHub/CS141-Labs/lab2_alu/SLL.v" into library work
Analyzing Verilog file "C:/Users/cs141/Documents/GitHub/CS141-Labs/lab2_alu/add_rca_32_bit.v" into library work
Analyzing Verilog file "C:/Users/cs141/Documents/GitHub/CS141-Labs/lab2_alu/alu.v" into library work
Analyzing Verilog file "C:/Users/cs141/Documents/GitHub/CS141-Labs/lab2_alu/test_alu.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:267 - "C:/Users/cs141/Documents/GitHub/CS141-Labs/lab2_alu/alu.v" Line 41: Cannot find port overflow on this module
ERROR:HDLCompiler:1654 - "C:/Users/cs141/Documents/GitHub/CS141-Labs/lab2_alu/add_rca_2_bit.v" Line 17: Instantiating <adder_1> from unknown module <full_adder>
ERROR:HDLCompiler:1654 - "C:/Users/cs141/Documents/GitHub/CS141-Labs/lab2_alu/alu.v" Line 49: Instantiating <OUTPUT_SUB> from unknown module <sub_rca_32_bit>
ERROR:HDLCompiler:1654 - "C:/Users/cs141/Documents/GitHub/CS141-Labs/lab2_alu/alu.v" Line 72: Instantiating <OUTPUT_MUX> from unknown module <mux_16to1>
ERROR:Simulator:778 - Static elaboration of top level Verilog design unit(s) in library work failed
