
ADC_HOME.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000030f0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000011e  00800060  000030f0  00003184  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000c  0080017e  0080017e  000032a2  2**0
                  ALLOC
  3 .stab         00002d18  00000000  00000000  000032a4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000015d5  00000000  00000000  00005fbc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  00007591  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f2  00000000  00000000  00007731  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000240b  00000000  00000000  00007923  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001386  00000000  00000000  00009d2e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000011d6  00000000  00000000  0000b0b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  0000c28c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002f6  00000000  00000000  0000c44c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000096e  00000000  00000000  0000c742  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000d0b0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 6e 0a 	jmp	0x14dc	; 0x14dc <__vector_1>
       8:	0c 94 9b 0a 	jmp	0x1536	; 0x1536 <__vector_2>
       c:	0c 94 c8 0a 	jmp	0x1590	; 0x1590 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 4d 0e 	jmp	0x1c9a	; 0x1c9a <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e0 ef       	ldi	r30, 0xF0	; 240
      68:	f0 e3       	ldi	r31, 0x30	; 48
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ae 37       	cpi	r26, 0x7E	; 126
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	ae e7       	ldi	r26, 0x7E	; 126
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	aa 38       	cpi	r26, 0x8A	; 138
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 6d 16 	call	0x2cda	; 0x2cda <main>
      8a:	0c 94 76 18 	jmp	0x30ec	; 0x30ec <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 3f 18 	jmp	0x307e	; 0x307e <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a4 e7       	ldi	r26, 0x74	; 116
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 5b 18 	jmp	0x30b6	; 0x30b6 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 4b 18 	jmp	0x3096	; 0x3096 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 67 18 	jmp	0x30ce	; 0x30ce <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 4b 18 	jmp	0x3096	; 0x3096 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 67 18 	jmp	0x30ce	; 0x30ce <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 3f 18 	jmp	0x307e	; 0x307e <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	84 e7       	ldi	r24, 0x74	; 116
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 5b 18 	jmp	0x30b6	; 0x30b6 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 47 18 	jmp	0x308e	; 0x308e <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	64 e7       	ldi	r22, 0x74	; 116
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 63 18 	jmp	0x30c6	; 0x30c6 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 4b 18 	jmp	0x3096	; 0x3096 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 67 18 	jmp	0x30ce	; 0x30ce <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 4b 18 	jmp	0x3096	; 0x3096 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 67 18 	jmp	0x30ce	; 0x30ce <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 4b 18 	jmp	0x3096	; 0x3096 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 67 18 	jmp	0x30ce	; 0x30ce <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 4f 18 	jmp	0x309e	; 0x309e <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__epilogue_restores__+0x20>

00000952 <__floatunsisf>:
     952:	a8 e0       	ldi	r26, 0x08	; 8
     954:	b0 e0       	ldi	r27, 0x00	; 0
     956:	ef ea       	ldi	r30, 0xAF	; 175
     958:	f4 e0       	ldi	r31, 0x04	; 4
     95a:	0c 94 47 18 	jmp	0x308e	; 0x308e <__prologue_saves__+0x10>
     95e:	7b 01       	movw	r14, r22
     960:	8c 01       	movw	r16, r24
     962:	61 15       	cp	r22, r1
     964:	71 05       	cpc	r23, r1
     966:	81 05       	cpc	r24, r1
     968:	91 05       	cpc	r25, r1
     96a:	19 f4       	brne	.+6      	; 0x972 <__floatunsisf+0x20>
     96c:	82 e0       	ldi	r24, 0x02	; 2
     96e:	89 83       	std	Y+1, r24	; 0x01
     970:	60 c0       	rjmp	.+192    	; 0xa32 <__floatunsisf+0xe0>
     972:	83 e0       	ldi	r24, 0x03	; 3
     974:	89 83       	std	Y+1, r24	; 0x01
     976:	8e e1       	ldi	r24, 0x1E	; 30
     978:	c8 2e       	mov	r12, r24
     97a:	d1 2c       	mov	r13, r1
     97c:	dc 82       	std	Y+4, r13	; 0x04
     97e:	cb 82       	std	Y+3, r12	; 0x03
     980:	ed 82       	std	Y+5, r14	; 0x05
     982:	fe 82       	std	Y+6, r15	; 0x06
     984:	0f 83       	std	Y+7, r16	; 0x07
     986:	18 87       	std	Y+8, r17	; 0x08
     988:	c8 01       	movw	r24, r16
     98a:	b7 01       	movw	r22, r14
     98c:	0e 94 22 05 	call	0xa44	; 0xa44 <__clzsi2>
     990:	fc 01       	movw	r30, r24
     992:	31 97       	sbiw	r30, 0x01	; 1
     994:	f7 ff       	sbrs	r31, 7
     996:	3b c0       	rjmp	.+118    	; 0xa0e <__floatunsisf+0xbc>
     998:	22 27       	eor	r18, r18
     99a:	33 27       	eor	r19, r19
     99c:	2e 1b       	sub	r18, r30
     99e:	3f 0b       	sbc	r19, r31
     9a0:	57 01       	movw	r10, r14
     9a2:	68 01       	movw	r12, r16
     9a4:	02 2e       	mov	r0, r18
     9a6:	04 c0       	rjmp	.+8      	; 0x9b0 <__floatunsisf+0x5e>
     9a8:	d6 94       	lsr	r13
     9aa:	c7 94       	ror	r12
     9ac:	b7 94       	ror	r11
     9ae:	a7 94       	ror	r10
     9b0:	0a 94       	dec	r0
     9b2:	d2 f7       	brpl	.-12     	; 0x9a8 <__floatunsisf+0x56>
     9b4:	40 e0       	ldi	r20, 0x00	; 0
     9b6:	50 e0       	ldi	r21, 0x00	; 0
     9b8:	60 e0       	ldi	r22, 0x00	; 0
     9ba:	70 e0       	ldi	r23, 0x00	; 0
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	a0 e0       	ldi	r26, 0x00	; 0
     9c2:	b0 e0       	ldi	r27, 0x00	; 0
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__floatunsisf+0x7c>
     9c6:	88 0f       	add	r24, r24
     9c8:	99 1f       	adc	r25, r25
     9ca:	aa 1f       	adc	r26, r26
     9cc:	bb 1f       	adc	r27, r27
     9ce:	2a 95       	dec	r18
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__floatunsisf+0x74>
     9d2:	01 97       	sbiw	r24, 0x01	; 1
     9d4:	a1 09       	sbc	r26, r1
     9d6:	b1 09       	sbc	r27, r1
     9d8:	8e 21       	and	r24, r14
     9da:	9f 21       	and	r25, r15
     9dc:	a0 23       	and	r26, r16
     9de:	b1 23       	and	r27, r17
     9e0:	00 97       	sbiw	r24, 0x00	; 0
     9e2:	a1 05       	cpc	r26, r1
     9e4:	b1 05       	cpc	r27, r1
     9e6:	21 f0       	breq	.+8      	; 0x9f0 <__floatunsisf+0x9e>
     9e8:	41 e0       	ldi	r20, 0x01	; 1
     9ea:	50 e0       	ldi	r21, 0x00	; 0
     9ec:	60 e0       	ldi	r22, 0x00	; 0
     9ee:	70 e0       	ldi	r23, 0x00	; 0
     9f0:	4a 29       	or	r20, r10
     9f2:	5b 29       	or	r21, r11
     9f4:	6c 29       	or	r22, r12
     9f6:	7d 29       	or	r23, r13
     9f8:	4d 83       	std	Y+5, r20	; 0x05
     9fa:	5e 83       	std	Y+6, r21	; 0x06
     9fc:	6f 83       	std	Y+7, r22	; 0x07
     9fe:	78 87       	std	Y+8, r23	; 0x08
     a00:	8e e1       	ldi	r24, 0x1E	; 30
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	8e 1b       	sub	r24, r30
     a06:	9f 0b       	sbc	r25, r31
     a08:	9c 83       	std	Y+4, r25	; 0x04
     a0a:	8b 83       	std	Y+3, r24	; 0x03
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__floatunsisf+0xe0>
     a0e:	30 97       	sbiw	r30, 0x00	; 0
     a10:	81 f0       	breq	.+32     	; 0xa32 <__floatunsisf+0xe0>
     a12:	0e 2e       	mov	r0, r30
     a14:	04 c0       	rjmp	.+8      	; 0xa1e <__floatunsisf+0xcc>
     a16:	ee 0c       	add	r14, r14
     a18:	ff 1c       	adc	r15, r15
     a1a:	00 1f       	adc	r16, r16
     a1c:	11 1f       	adc	r17, r17
     a1e:	0a 94       	dec	r0
     a20:	d2 f7       	brpl	.-12     	; 0xa16 <__floatunsisf+0xc4>
     a22:	ed 82       	std	Y+5, r14	; 0x05
     a24:	fe 82       	std	Y+6, r15	; 0x06
     a26:	0f 83       	std	Y+7, r16	; 0x07
     a28:	18 87       	std	Y+8, r17	; 0x08
     a2a:	ce 1a       	sub	r12, r30
     a2c:	df 0a       	sbc	r13, r31
     a2e:	dc 82       	std	Y+4, r13	; 0x04
     a30:	cb 82       	std	Y+3, r12	; 0x03
     a32:	1a 82       	std	Y+2, r1	; 0x02
     a34:	ce 01       	movw	r24, r28
     a36:	01 96       	adiw	r24, 0x01	; 1
     a38:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     a3c:	28 96       	adiw	r28, 0x08	; 8
     a3e:	ea e0       	ldi	r30, 0x0A	; 10
     a40:	0c 94 63 18 	jmp	0x30c6	; 0x30c6 <__epilogue_restores__+0x10>

00000a44 <__clzsi2>:
     a44:	ef 92       	push	r14
     a46:	ff 92       	push	r15
     a48:	0f 93       	push	r16
     a4a:	1f 93       	push	r17
     a4c:	7b 01       	movw	r14, r22
     a4e:	8c 01       	movw	r16, r24
     a50:	80 e0       	ldi	r24, 0x00	; 0
     a52:	e8 16       	cp	r14, r24
     a54:	80 e0       	ldi	r24, 0x00	; 0
     a56:	f8 06       	cpc	r15, r24
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	08 07       	cpc	r16, r24
     a5c:	80 e0       	ldi	r24, 0x00	; 0
     a5e:	18 07       	cpc	r17, r24
     a60:	88 f4       	brcc	.+34     	; 0xa84 <__clzsi2+0x40>
     a62:	8f ef       	ldi	r24, 0xFF	; 255
     a64:	e8 16       	cp	r14, r24
     a66:	f1 04       	cpc	r15, r1
     a68:	01 05       	cpc	r16, r1
     a6a:	11 05       	cpc	r17, r1
     a6c:	31 f0       	breq	.+12     	; 0xa7a <__clzsi2+0x36>
     a6e:	28 f0       	brcs	.+10     	; 0xa7a <__clzsi2+0x36>
     a70:	88 e0       	ldi	r24, 0x08	; 8
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	a0 e0       	ldi	r26, 0x00	; 0
     a76:	b0 e0       	ldi	r27, 0x00	; 0
     a78:	17 c0       	rjmp	.+46     	; 0xaa8 <__clzsi2+0x64>
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	a0 e0       	ldi	r26, 0x00	; 0
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	12 c0       	rjmp	.+36     	; 0xaa8 <__clzsi2+0x64>
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	e8 16       	cp	r14, r24
     a88:	80 e0       	ldi	r24, 0x00	; 0
     a8a:	f8 06       	cpc	r15, r24
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	08 07       	cpc	r16, r24
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	18 07       	cpc	r17, r24
     a94:	28 f0       	brcs	.+10     	; 0xaa0 <__clzsi2+0x5c>
     a96:	88 e1       	ldi	r24, 0x18	; 24
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__clzsi2+0x64>
     aa0:	80 e1       	ldi	r24, 0x10	; 16
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	a0 e0       	ldi	r26, 0x00	; 0
     aa6:	b0 e0       	ldi	r27, 0x00	; 0
     aa8:	20 e2       	ldi	r18, 0x20	; 32
     aaa:	30 e0       	ldi	r19, 0x00	; 0
     aac:	40 e0       	ldi	r20, 0x00	; 0
     aae:	50 e0       	ldi	r21, 0x00	; 0
     ab0:	28 1b       	sub	r18, r24
     ab2:	39 0b       	sbc	r19, r25
     ab4:	4a 0b       	sbc	r20, r26
     ab6:	5b 0b       	sbc	r21, r27
     ab8:	04 c0       	rjmp	.+8      	; 0xac2 <__clzsi2+0x7e>
     aba:	16 95       	lsr	r17
     abc:	07 95       	ror	r16
     abe:	f7 94       	ror	r15
     ac0:	e7 94       	ror	r14
     ac2:	8a 95       	dec	r24
     ac4:	d2 f7       	brpl	.-12     	; 0xaba <__clzsi2+0x76>
     ac6:	f7 01       	movw	r30, r14
     ac8:	e4 58       	subi	r30, 0x84	; 132
     aca:	ff 4f       	sbci	r31, 0xFF	; 255
     acc:	80 81       	ld	r24, Z
     ace:	28 1b       	sub	r18, r24
     ad0:	31 09       	sbc	r19, r1
     ad2:	41 09       	sbc	r20, r1
     ad4:	51 09       	sbc	r21, r1
     ad6:	c9 01       	movw	r24, r18
     ad8:	1f 91       	pop	r17
     ada:	0f 91       	pop	r16
     adc:	ff 90       	pop	r15
     ade:	ef 90       	pop	r14
     ae0:	08 95       	ret

00000ae2 <__pack_f>:
     ae2:	df 92       	push	r13
     ae4:	ef 92       	push	r14
     ae6:	ff 92       	push	r15
     ae8:	0f 93       	push	r16
     aea:	1f 93       	push	r17
     aec:	fc 01       	movw	r30, r24
     aee:	e4 80       	ldd	r14, Z+4	; 0x04
     af0:	f5 80       	ldd	r15, Z+5	; 0x05
     af2:	06 81       	ldd	r16, Z+6	; 0x06
     af4:	17 81       	ldd	r17, Z+7	; 0x07
     af6:	d1 80       	ldd	r13, Z+1	; 0x01
     af8:	80 81       	ld	r24, Z
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	48 f4       	brcc	.+18     	; 0xb10 <__pack_f+0x2e>
     afe:	80 e0       	ldi	r24, 0x00	; 0
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	a0 e1       	ldi	r26, 0x10	; 16
     b04:	b0 e0       	ldi	r27, 0x00	; 0
     b06:	e8 2a       	or	r14, r24
     b08:	f9 2a       	or	r15, r25
     b0a:	0a 2b       	or	r16, r26
     b0c:	1b 2b       	or	r17, r27
     b0e:	a5 c0       	rjmp	.+330    	; 0xc5a <__pack_f+0x178>
     b10:	84 30       	cpi	r24, 0x04	; 4
     b12:	09 f4       	brne	.+2      	; 0xb16 <__pack_f+0x34>
     b14:	9f c0       	rjmp	.+318    	; 0xc54 <__pack_f+0x172>
     b16:	82 30       	cpi	r24, 0x02	; 2
     b18:	21 f4       	brne	.+8      	; 0xb22 <__pack_f+0x40>
     b1a:	ee 24       	eor	r14, r14
     b1c:	ff 24       	eor	r15, r15
     b1e:	87 01       	movw	r16, r14
     b20:	05 c0       	rjmp	.+10     	; 0xb2c <__pack_f+0x4a>
     b22:	e1 14       	cp	r14, r1
     b24:	f1 04       	cpc	r15, r1
     b26:	01 05       	cpc	r16, r1
     b28:	11 05       	cpc	r17, r1
     b2a:	19 f4       	brne	.+6      	; 0xb32 <__pack_f+0x50>
     b2c:	e0 e0       	ldi	r30, 0x00	; 0
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	96 c0       	rjmp	.+300    	; 0xc5e <__pack_f+0x17c>
     b32:	62 81       	ldd	r22, Z+2	; 0x02
     b34:	73 81       	ldd	r23, Z+3	; 0x03
     b36:	9f ef       	ldi	r25, 0xFF	; 255
     b38:	62 38       	cpi	r22, 0x82	; 130
     b3a:	79 07       	cpc	r23, r25
     b3c:	0c f0       	brlt	.+2      	; 0xb40 <__pack_f+0x5e>
     b3e:	5b c0       	rjmp	.+182    	; 0xbf6 <__pack_f+0x114>
     b40:	22 e8       	ldi	r18, 0x82	; 130
     b42:	3f ef       	ldi	r19, 0xFF	; 255
     b44:	26 1b       	sub	r18, r22
     b46:	37 0b       	sbc	r19, r23
     b48:	2a 31       	cpi	r18, 0x1A	; 26
     b4a:	31 05       	cpc	r19, r1
     b4c:	2c f0       	brlt	.+10     	; 0xb58 <__pack_f+0x76>
     b4e:	20 e0       	ldi	r18, 0x00	; 0
     b50:	30 e0       	ldi	r19, 0x00	; 0
     b52:	40 e0       	ldi	r20, 0x00	; 0
     b54:	50 e0       	ldi	r21, 0x00	; 0
     b56:	2a c0       	rjmp	.+84     	; 0xbac <__pack_f+0xca>
     b58:	b8 01       	movw	r22, r16
     b5a:	a7 01       	movw	r20, r14
     b5c:	02 2e       	mov	r0, r18
     b5e:	04 c0       	rjmp	.+8      	; 0xb68 <__pack_f+0x86>
     b60:	76 95       	lsr	r23
     b62:	67 95       	ror	r22
     b64:	57 95       	ror	r21
     b66:	47 95       	ror	r20
     b68:	0a 94       	dec	r0
     b6a:	d2 f7       	brpl	.-12     	; 0xb60 <__pack_f+0x7e>
     b6c:	81 e0       	ldi	r24, 0x01	; 1
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	a0 e0       	ldi	r26, 0x00	; 0
     b72:	b0 e0       	ldi	r27, 0x00	; 0
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__pack_f+0x9c>
     b76:	88 0f       	add	r24, r24
     b78:	99 1f       	adc	r25, r25
     b7a:	aa 1f       	adc	r26, r26
     b7c:	bb 1f       	adc	r27, r27
     b7e:	2a 95       	dec	r18
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__pack_f+0x94>
     b82:	01 97       	sbiw	r24, 0x01	; 1
     b84:	a1 09       	sbc	r26, r1
     b86:	b1 09       	sbc	r27, r1
     b88:	8e 21       	and	r24, r14
     b8a:	9f 21       	and	r25, r15
     b8c:	a0 23       	and	r26, r16
     b8e:	b1 23       	and	r27, r17
     b90:	00 97       	sbiw	r24, 0x00	; 0
     b92:	a1 05       	cpc	r26, r1
     b94:	b1 05       	cpc	r27, r1
     b96:	21 f0       	breq	.+8      	; 0xba0 <__pack_f+0xbe>
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	9a 01       	movw	r18, r20
     ba2:	ab 01       	movw	r20, r22
     ba4:	28 2b       	or	r18, r24
     ba6:	39 2b       	or	r19, r25
     ba8:	4a 2b       	or	r20, r26
     baa:	5b 2b       	or	r21, r27
     bac:	da 01       	movw	r26, r20
     bae:	c9 01       	movw	r24, r18
     bb0:	8f 77       	andi	r24, 0x7F	; 127
     bb2:	90 70       	andi	r25, 0x00	; 0
     bb4:	a0 70       	andi	r26, 0x00	; 0
     bb6:	b0 70       	andi	r27, 0x00	; 0
     bb8:	80 34       	cpi	r24, 0x40	; 64
     bba:	91 05       	cpc	r25, r1
     bbc:	a1 05       	cpc	r26, r1
     bbe:	b1 05       	cpc	r27, r1
     bc0:	39 f4       	brne	.+14     	; 0xbd0 <__pack_f+0xee>
     bc2:	27 ff       	sbrs	r18, 7
     bc4:	09 c0       	rjmp	.+18     	; 0xbd8 <__pack_f+0xf6>
     bc6:	20 5c       	subi	r18, 0xC0	; 192
     bc8:	3f 4f       	sbci	r19, 0xFF	; 255
     bca:	4f 4f       	sbci	r20, 0xFF	; 255
     bcc:	5f 4f       	sbci	r21, 0xFF	; 255
     bce:	04 c0       	rjmp	.+8      	; 0xbd8 <__pack_f+0xf6>
     bd0:	21 5c       	subi	r18, 0xC1	; 193
     bd2:	3f 4f       	sbci	r19, 0xFF	; 255
     bd4:	4f 4f       	sbci	r20, 0xFF	; 255
     bd6:	5f 4f       	sbci	r21, 0xFF	; 255
     bd8:	e0 e0       	ldi	r30, 0x00	; 0
     bda:	f0 e0       	ldi	r31, 0x00	; 0
     bdc:	20 30       	cpi	r18, 0x00	; 0
     bde:	a0 e0       	ldi	r26, 0x00	; 0
     be0:	3a 07       	cpc	r19, r26
     be2:	a0 e0       	ldi	r26, 0x00	; 0
     be4:	4a 07       	cpc	r20, r26
     be6:	a0 e4       	ldi	r26, 0x40	; 64
     be8:	5a 07       	cpc	r21, r26
     bea:	10 f0       	brcs	.+4      	; 0xbf0 <__pack_f+0x10e>
     bec:	e1 e0       	ldi	r30, 0x01	; 1
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	79 01       	movw	r14, r18
     bf2:	8a 01       	movw	r16, r20
     bf4:	27 c0       	rjmp	.+78     	; 0xc44 <__pack_f+0x162>
     bf6:	60 38       	cpi	r22, 0x80	; 128
     bf8:	71 05       	cpc	r23, r1
     bfa:	64 f5       	brge	.+88     	; 0xc54 <__pack_f+0x172>
     bfc:	fb 01       	movw	r30, r22
     bfe:	e1 58       	subi	r30, 0x81	; 129
     c00:	ff 4f       	sbci	r31, 0xFF	; 255
     c02:	d8 01       	movw	r26, r16
     c04:	c7 01       	movw	r24, r14
     c06:	8f 77       	andi	r24, 0x7F	; 127
     c08:	90 70       	andi	r25, 0x00	; 0
     c0a:	a0 70       	andi	r26, 0x00	; 0
     c0c:	b0 70       	andi	r27, 0x00	; 0
     c0e:	80 34       	cpi	r24, 0x40	; 64
     c10:	91 05       	cpc	r25, r1
     c12:	a1 05       	cpc	r26, r1
     c14:	b1 05       	cpc	r27, r1
     c16:	39 f4       	brne	.+14     	; 0xc26 <__pack_f+0x144>
     c18:	e7 fe       	sbrs	r14, 7
     c1a:	0d c0       	rjmp	.+26     	; 0xc36 <__pack_f+0x154>
     c1c:	80 e4       	ldi	r24, 0x40	; 64
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	a0 e0       	ldi	r26, 0x00	; 0
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	04 c0       	rjmp	.+8      	; 0xc2e <__pack_f+0x14c>
     c26:	8f e3       	ldi	r24, 0x3F	; 63
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	a0 e0       	ldi	r26, 0x00	; 0
     c2c:	b0 e0       	ldi	r27, 0x00	; 0
     c2e:	e8 0e       	add	r14, r24
     c30:	f9 1e       	adc	r15, r25
     c32:	0a 1f       	adc	r16, r26
     c34:	1b 1f       	adc	r17, r27
     c36:	17 ff       	sbrs	r17, 7
     c38:	05 c0       	rjmp	.+10     	; 0xc44 <__pack_f+0x162>
     c3a:	16 95       	lsr	r17
     c3c:	07 95       	ror	r16
     c3e:	f7 94       	ror	r15
     c40:	e7 94       	ror	r14
     c42:	31 96       	adiw	r30, 0x01	; 1
     c44:	87 e0       	ldi	r24, 0x07	; 7
     c46:	16 95       	lsr	r17
     c48:	07 95       	ror	r16
     c4a:	f7 94       	ror	r15
     c4c:	e7 94       	ror	r14
     c4e:	8a 95       	dec	r24
     c50:	d1 f7       	brne	.-12     	; 0xc46 <__pack_f+0x164>
     c52:	05 c0       	rjmp	.+10     	; 0xc5e <__pack_f+0x17c>
     c54:	ee 24       	eor	r14, r14
     c56:	ff 24       	eor	r15, r15
     c58:	87 01       	movw	r16, r14
     c5a:	ef ef       	ldi	r30, 0xFF	; 255
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	6e 2f       	mov	r22, r30
     c60:	67 95       	ror	r22
     c62:	66 27       	eor	r22, r22
     c64:	67 95       	ror	r22
     c66:	90 2f       	mov	r25, r16
     c68:	9f 77       	andi	r25, 0x7F	; 127
     c6a:	d7 94       	ror	r13
     c6c:	dd 24       	eor	r13, r13
     c6e:	d7 94       	ror	r13
     c70:	8e 2f       	mov	r24, r30
     c72:	86 95       	lsr	r24
     c74:	49 2f       	mov	r20, r25
     c76:	46 2b       	or	r20, r22
     c78:	58 2f       	mov	r21, r24
     c7a:	5d 29       	or	r21, r13
     c7c:	b7 01       	movw	r22, r14
     c7e:	ca 01       	movw	r24, r20
     c80:	1f 91       	pop	r17
     c82:	0f 91       	pop	r16
     c84:	ff 90       	pop	r15
     c86:	ef 90       	pop	r14
     c88:	df 90       	pop	r13
     c8a:	08 95       	ret

00000c8c <__unpack_f>:
     c8c:	fc 01       	movw	r30, r24
     c8e:	db 01       	movw	r26, r22
     c90:	40 81       	ld	r20, Z
     c92:	51 81       	ldd	r21, Z+1	; 0x01
     c94:	22 81       	ldd	r18, Z+2	; 0x02
     c96:	62 2f       	mov	r22, r18
     c98:	6f 77       	andi	r22, 0x7F	; 127
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	22 1f       	adc	r18, r18
     c9e:	22 27       	eor	r18, r18
     ca0:	22 1f       	adc	r18, r18
     ca2:	93 81       	ldd	r25, Z+3	; 0x03
     ca4:	89 2f       	mov	r24, r25
     ca6:	88 0f       	add	r24, r24
     ca8:	82 2b       	or	r24, r18
     caa:	28 2f       	mov	r18, r24
     cac:	30 e0       	ldi	r19, 0x00	; 0
     cae:	99 1f       	adc	r25, r25
     cb0:	99 27       	eor	r25, r25
     cb2:	99 1f       	adc	r25, r25
     cb4:	11 96       	adiw	r26, 0x01	; 1
     cb6:	9c 93       	st	X, r25
     cb8:	11 97       	sbiw	r26, 0x01	; 1
     cba:	21 15       	cp	r18, r1
     cbc:	31 05       	cpc	r19, r1
     cbe:	a9 f5       	brne	.+106    	; 0xd2a <__unpack_f+0x9e>
     cc0:	41 15       	cp	r20, r1
     cc2:	51 05       	cpc	r21, r1
     cc4:	61 05       	cpc	r22, r1
     cc6:	71 05       	cpc	r23, r1
     cc8:	11 f4       	brne	.+4      	; 0xcce <__unpack_f+0x42>
     cca:	82 e0       	ldi	r24, 0x02	; 2
     ccc:	37 c0       	rjmp	.+110    	; 0xd3c <__unpack_f+0xb0>
     cce:	82 e8       	ldi	r24, 0x82	; 130
     cd0:	9f ef       	ldi	r25, 0xFF	; 255
     cd2:	13 96       	adiw	r26, 0x03	; 3
     cd4:	9c 93       	st	X, r25
     cd6:	8e 93       	st	-X, r24
     cd8:	12 97       	sbiw	r26, 0x02	; 2
     cda:	9a 01       	movw	r18, r20
     cdc:	ab 01       	movw	r20, r22
     cde:	67 e0       	ldi	r22, 0x07	; 7
     ce0:	22 0f       	add	r18, r18
     ce2:	33 1f       	adc	r19, r19
     ce4:	44 1f       	adc	r20, r20
     ce6:	55 1f       	adc	r21, r21
     ce8:	6a 95       	dec	r22
     cea:	d1 f7       	brne	.-12     	; 0xce0 <__unpack_f+0x54>
     cec:	83 e0       	ldi	r24, 0x03	; 3
     cee:	8c 93       	st	X, r24
     cf0:	0d c0       	rjmp	.+26     	; 0xd0c <__unpack_f+0x80>
     cf2:	22 0f       	add	r18, r18
     cf4:	33 1f       	adc	r19, r19
     cf6:	44 1f       	adc	r20, r20
     cf8:	55 1f       	adc	r21, r21
     cfa:	12 96       	adiw	r26, 0x02	; 2
     cfc:	8d 91       	ld	r24, X+
     cfe:	9c 91       	ld	r25, X
     d00:	13 97       	sbiw	r26, 0x03	; 3
     d02:	01 97       	sbiw	r24, 0x01	; 1
     d04:	13 96       	adiw	r26, 0x03	; 3
     d06:	9c 93       	st	X, r25
     d08:	8e 93       	st	-X, r24
     d0a:	12 97       	sbiw	r26, 0x02	; 2
     d0c:	20 30       	cpi	r18, 0x00	; 0
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	38 07       	cpc	r19, r24
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	48 07       	cpc	r20, r24
     d16:	80 e4       	ldi	r24, 0x40	; 64
     d18:	58 07       	cpc	r21, r24
     d1a:	58 f3       	brcs	.-42     	; 0xcf2 <__unpack_f+0x66>
     d1c:	14 96       	adiw	r26, 0x04	; 4
     d1e:	2d 93       	st	X+, r18
     d20:	3d 93       	st	X+, r19
     d22:	4d 93       	st	X+, r20
     d24:	5c 93       	st	X, r21
     d26:	17 97       	sbiw	r26, 0x07	; 7
     d28:	08 95       	ret
     d2a:	2f 3f       	cpi	r18, 0xFF	; 255
     d2c:	31 05       	cpc	r19, r1
     d2e:	79 f4       	brne	.+30     	; 0xd4e <__unpack_f+0xc2>
     d30:	41 15       	cp	r20, r1
     d32:	51 05       	cpc	r21, r1
     d34:	61 05       	cpc	r22, r1
     d36:	71 05       	cpc	r23, r1
     d38:	19 f4       	brne	.+6      	; 0xd40 <__unpack_f+0xb4>
     d3a:	84 e0       	ldi	r24, 0x04	; 4
     d3c:	8c 93       	st	X, r24
     d3e:	08 95       	ret
     d40:	64 ff       	sbrs	r22, 4
     d42:	03 c0       	rjmp	.+6      	; 0xd4a <__unpack_f+0xbe>
     d44:	81 e0       	ldi	r24, 0x01	; 1
     d46:	8c 93       	st	X, r24
     d48:	12 c0       	rjmp	.+36     	; 0xd6e <__unpack_f+0xe2>
     d4a:	1c 92       	st	X, r1
     d4c:	10 c0       	rjmp	.+32     	; 0xd6e <__unpack_f+0xe2>
     d4e:	2f 57       	subi	r18, 0x7F	; 127
     d50:	30 40       	sbci	r19, 0x00	; 0
     d52:	13 96       	adiw	r26, 0x03	; 3
     d54:	3c 93       	st	X, r19
     d56:	2e 93       	st	-X, r18
     d58:	12 97       	sbiw	r26, 0x02	; 2
     d5a:	83 e0       	ldi	r24, 0x03	; 3
     d5c:	8c 93       	st	X, r24
     d5e:	87 e0       	ldi	r24, 0x07	; 7
     d60:	44 0f       	add	r20, r20
     d62:	55 1f       	adc	r21, r21
     d64:	66 1f       	adc	r22, r22
     d66:	77 1f       	adc	r23, r23
     d68:	8a 95       	dec	r24
     d6a:	d1 f7       	brne	.-12     	; 0xd60 <__unpack_f+0xd4>
     d6c:	70 64       	ori	r23, 0x40	; 64
     d6e:	14 96       	adiw	r26, 0x04	; 4
     d70:	4d 93       	st	X+, r20
     d72:	5d 93       	st	X+, r21
     d74:	6d 93       	st	X+, r22
     d76:	7c 93       	st	X, r23
     d78:	17 97       	sbiw	r26, 0x07	; 7
     d7a:	08 95       	ret

00000d7c <__fpcmp_parts_f>:
     d7c:	1f 93       	push	r17
     d7e:	dc 01       	movw	r26, r24
     d80:	fb 01       	movw	r30, r22
     d82:	9c 91       	ld	r25, X
     d84:	92 30       	cpi	r25, 0x02	; 2
     d86:	08 f4       	brcc	.+2      	; 0xd8a <__fpcmp_parts_f+0xe>
     d88:	47 c0       	rjmp	.+142    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d8a:	80 81       	ld	r24, Z
     d8c:	82 30       	cpi	r24, 0x02	; 2
     d8e:	08 f4       	brcc	.+2      	; 0xd92 <__fpcmp_parts_f+0x16>
     d90:	43 c0       	rjmp	.+134    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d92:	94 30       	cpi	r25, 0x04	; 4
     d94:	51 f4       	brne	.+20     	; 0xdaa <__fpcmp_parts_f+0x2e>
     d96:	11 96       	adiw	r26, 0x01	; 1
     d98:	1c 91       	ld	r17, X
     d9a:	84 30       	cpi	r24, 0x04	; 4
     d9c:	99 f5       	brne	.+102    	; 0xe04 <__fpcmp_parts_f+0x88>
     d9e:	81 81       	ldd	r24, Z+1	; 0x01
     da0:	68 2f       	mov	r22, r24
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	61 1b       	sub	r22, r17
     da6:	71 09       	sbc	r23, r1
     da8:	3f c0       	rjmp	.+126    	; 0xe28 <__fpcmp_parts_f+0xac>
     daa:	84 30       	cpi	r24, 0x04	; 4
     dac:	21 f0       	breq	.+8      	; 0xdb6 <__fpcmp_parts_f+0x3a>
     dae:	92 30       	cpi	r25, 0x02	; 2
     db0:	31 f4       	brne	.+12     	; 0xdbe <__fpcmp_parts_f+0x42>
     db2:	82 30       	cpi	r24, 0x02	; 2
     db4:	b9 f1       	breq	.+110    	; 0xe24 <__fpcmp_parts_f+0xa8>
     db6:	81 81       	ldd	r24, Z+1	; 0x01
     db8:	88 23       	and	r24, r24
     dba:	89 f1       	breq	.+98     	; 0xe1e <__fpcmp_parts_f+0xa2>
     dbc:	2d c0       	rjmp	.+90     	; 0xe18 <__fpcmp_parts_f+0x9c>
     dbe:	11 96       	adiw	r26, 0x01	; 1
     dc0:	1c 91       	ld	r17, X
     dc2:	11 97       	sbiw	r26, 0x01	; 1
     dc4:	82 30       	cpi	r24, 0x02	; 2
     dc6:	f1 f0       	breq	.+60     	; 0xe04 <__fpcmp_parts_f+0x88>
     dc8:	81 81       	ldd	r24, Z+1	; 0x01
     dca:	18 17       	cp	r17, r24
     dcc:	d9 f4       	brne	.+54     	; 0xe04 <__fpcmp_parts_f+0x88>
     dce:	12 96       	adiw	r26, 0x02	; 2
     dd0:	2d 91       	ld	r18, X+
     dd2:	3c 91       	ld	r19, X
     dd4:	13 97       	sbiw	r26, 0x03	; 3
     dd6:	82 81       	ldd	r24, Z+2	; 0x02
     dd8:	93 81       	ldd	r25, Z+3	; 0x03
     dda:	82 17       	cp	r24, r18
     ddc:	93 07       	cpc	r25, r19
     dde:	94 f0       	brlt	.+36     	; 0xe04 <__fpcmp_parts_f+0x88>
     de0:	28 17       	cp	r18, r24
     de2:	39 07       	cpc	r19, r25
     de4:	bc f0       	brlt	.+46     	; 0xe14 <__fpcmp_parts_f+0x98>
     de6:	14 96       	adiw	r26, 0x04	; 4
     de8:	8d 91       	ld	r24, X+
     dea:	9d 91       	ld	r25, X+
     dec:	0d 90       	ld	r0, X+
     dee:	bc 91       	ld	r27, X
     df0:	a0 2d       	mov	r26, r0
     df2:	24 81       	ldd	r18, Z+4	; 0x04
     df4:	35 81       	ldd	r19, Z+5	; 0x05
     df6:	46 81       	ldd	r20, Z+6	; 0x06
     df8:	57 81       	ldd	r21, Z+7	; 0x07
     dfa:	28 17       	cp	r18, r24
     dfc:	39 07       	cpc	r19, r25
     dfe:	4a 07       	cpc	r20, r26
     e00:	5b 07       	cpc	r21, r27
     e02:	18 f4       	brcc	.+6      	; 0xe0a <__fpcmp_parts_f+0x8e>
     e04:	11 23       	and	r17, r17
     e06:	41 f0       	breq	.+16     	; 0xe18 <__fpcmp_parts_f+0x9c>
     e08:	0a c0       	rjmp	.+20     	; 0xe1e <__fpcmp_parts_f+0xa2>
     e0a:	82 17       	cp	r24, r18
     e0c:	93 07       	cpc	r25, r19
     e0e:	a4 07       	cpc	r26, r20
     e10:	b5 07       	cpc	r27, r21
     e12:	40 f4       	brcc	.+16     	; 0xe24 <__fpcmp_parts_f+0xa8>
     e14:	11 23       	and	r17, r17
     e16:	19 f0       	breq	.+6      	; 0xe1e <__fpcmp_parts_f+0xa2>
     e18:	61 e0       	ldi	r22, 0x01	; 1
     e1a:	70 e0       	ldi	r23, 0x00	; 0
     e1c:	05 c0       	rjmp	.+10     	; 0xe28 <__fpcmp_parts_f+0xac>
     e1e:	6f ef       	ldi	r22, 0xFF	; 255
     e20:	7f ef       	ldi	r23, 0xFF	; 255
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <__fpcmp_parts_f+0xac>
     e24:	60 e0       	ldi	r22, 0x00	; 0
     e26:	70 e0       	ldi	r23, 0x00	; 0
     e28:	cb 01       	movw	r24, r22
     e2a:	1f 91       	pop	r17
     e2c:	08 95       	ret

00000e2e <PORT_voidInit>:
#include "../../../inc/MCAL/PORT/PORT.h"
#include "../../../inc/MCAL/PORT/PORT_cfg.h"
#include "../../../inc/MCAL/PORT/PORT_prv.h"

void PORT_voidInit(void)
{
     e2e:	df 93       	push	r29
     e30:	cf 93       	push	r28
     e32:	cd b7       	in	r28, 0x3d	; 61
     e34:	de b7       	in	r29, 0x3e	; 62

	#undef PORT_u8PINMODE_INPUUT_PULLUP
	#define PORT_u8PINMODE_INPUUT_PULLUP 0

	
	DDRA =CONC(DIO_u8MODEPORTAPIN7,DIO_u8MODEPORTAPIN6,DIO_u8MODEPORTAPIN5,DIO_u8MODEPORTAPIN4,DIO_u8MODEPORTAPIN3,DIO_u8MODEPORTAPIN2,DIO_u8MODEPORTAPIN1,DIO_u8MODEPORTAPIN0);
     e36:	ea e3       	ldi	r30, 0x3A	; 58
     e38:	f0 e0       	ldi	r31, 0x00	; 0
     e3a:	8f ef       	ldi	r24, 0xFF	; 255
     e3c:	80 83       	st	Z, r24
	DDRB =CONC(DIO_u8MODEPORTBPIN7,DIO_u8MODEPORTBPIN6,DIO_u8MODEPORTBPIN5,DIO_u8MODEPORTBPIN4,DIO_u8MODEPORTBPIN3,DIO_u8MODEPORTBPIN2,DIO_u8MODEPORTBPIN1,DIO_u8MODEPORTBPIN0);
     e3e:	e7 e3       	ldi	r30, 0x37	; 55
     e40:	f0 e0       	ldi	r31, 0x00	; 0
     e42:	8f ef       	ldi	r24, 0xFF	; 255
     e44:	80 83       	st	Z, r24
	DDRC =CONC(DIO_u8MODEPORTCPIN7,DIO_u8MODEPORTCPIN6,DIO_u8MODEPORTCPIN5,DIO_u8MODEPORTCPIN4,DIO_u8MODEPORTCPIN3,DIO_u8MODEPORTCPIN2,DIO_u8MODEPORTCPIN1,DIO_u8MODEPORTCPIN0);
     e46:	e4 e3       	ldi	r30, 0x34	; 52
     e48:	f0 e0       	ldi	r31, 0x00	; 0
     e4a:	8f ef       	ldi	r24, 0xFF	; 255
     e4c:	80 83       	st	Z, r24
	DDRD =CONC(DIO_u8MODEPORTDPIN7,DIO_u8MODEPORTDPIN6,DIO_u8MODEPORTDPIN5,DIO_u8MODEPORTDPIN4,DIO_u8MODEPORTDPIN3,DIO_u8MODEPORTDPIN2,DIO_u8MODEPORTDPIN1,DIO_u8MODEPORTDPIN0);
     e4e:	e1 e3       	ldi	r30, 0x31	; 49
     e50:	f0 e0       	ldi	r31, 0x00	; 0
     e52:	8f ef       	ldi	r24, 0xFF	; 255
     e54:	80 83       	st	Z, r24
	#define PORT_u8PINMODE_INPUT_FLOATING 0

	#undef PORT_u8PINMODE_INPUUT_PULLUP
	#define PORT_u8PINMODE_INPUUT_PULLUP 1
	
	PORTA =CONC(DIO_u8MODEPORTAPIN7,DIO_u8MODEPORTAPIN6,DIO_u8MODEPORTAPIN5,DIO_u8MODEPORTAPIN4,DIO_u8MODEPORTAPIN3,DIO_u8MODEPORTAPIN2,DIO_u8MODEPORTAPIN1,DIO_u8MODEPORTAPIN0);
     e56:	eb e3       	ldi	r30, 0x3B	; 59
     e58:	f0 e0       	ldi	r31, 0x00	; 0
     e5a:	10 82       	st	Z, r1
	PORTB =CONC(DIO_u8MODEPORTBPIN7,DIO_u8MODEPORTBPIN6,DIO_u8MODEPORTBPIN5,DIO_u8MODEPORTBPIN4,DIO_u8MODEPORTBPIN3,DIO_u8MODEPORTBPIN2,DIO_u8MODEPORTBPIN1,DIO_u8MODEPORTBPIN0);
     e5c:	e8 e3       	ldi	r30, 0x38	; 56
     e5e:	f0 e0       	ldi	r31, 0x00	; 0
     e60:	10 82       	st	Z, r1
	PORTC =CONC(DIO_u8MODEPORTCPIN7,DIO_u8MODEPORTCPIN6,DIO_u8MODEPORTCPIN5,DIO_u8MODEPORTCPIN4,DIO_u8MODEPORTCPIN3,DIO_u8MODEPORTCPIN2,DIO_u8MODEPORTCPIN1,DIO_u8MODEPORTCPIN0);
     e62:	e5 e3       	ldi	r30, 0x35	; 53
     e64:	f0 e0       	ldi	r31, 0x00	; 0
     e66:	10 82       	st	Z, r1
	PORTD =CONC(DIO_u8MODEPORTDPIN7,DIO_u8MODEPORTDPIN6,DIO_u8MODEPORTDPIN5,DIO_u8MODEPORTDPIN4,DIO_u8MODEPORTDPIN3,DIO_u8MODEPORTDPIN2,DIO_u8MODEPORTDPIN1,DIO_u8MODEPORTDPIN0);
     e68:	e2 e3       	ldi	r30, 0x32	; 50
     e6a:	f0 e0       	ldi	r31, 0x00	; 0
     e6c:	10 82       	st	Z, r1
	#undef PORT_u8PINMODE_INPUT_FLOATING
	#define PORT_u8PINMODE_INPUT_FLOATING 2

	#undef PORT_u8PINMODE_INPUUT_PULLUP
	#define PORT_u8PINMODE_INPUUT_PULLUP 3
}
     e6e:	cf 91       	pop	r28
     e70:	df 91       	pop	r29
     e72:	08 95       	ret

00000e74 <PORT_enumSET_PINDirection>:
PORT_enumErrStatus PORT_enumSET_PINDirection(u8 Copy_u8PINNum, u8 Copy_u8PINDirection)
{
     e74:	df 93       	push	r29
     e76:	cf 93       	push	r28
     e78:	cd b7       	in	r28, 0x3d	; 61
     e7a:	de b7       	in	r29, 0x3e	; 62
     e7c:	27 97       	sbiw	r28, 0x07	; 7
     e7e:	0f b6       	in	r0, 0x3f	; 63
     e80:	f8 94       	cli
     e82:	de bf       	out	0x3e, r29	; 62
     e84:	0f be       	out	0x3f, r0	; 63
     e86:	cd bf       	out	0x3d, r28	; 61
     e88:	8c 83       	std	Y+4, r24	; 0x04
     e8a:	6d 83       	std	Y+5, r22	; 0x05
	u8 Local_u8PINID = Copy_u8PINNum%8;
     e8c:	8c 81       	ldd	r24, Y+4	; 0x04
     e8e:	87 70       	andi	r24, 0x07	; 7
     e90:	8b 83       	std	Y+3, r24	; 0x03
	u8 Local_u8PORTID = Copy_u8PINNum/8;
     e92:	8c 81       	ldd	r24, Y+4	; 0x04
     e94:	86 95       	lsr	r24
     e96:	86 95       	lsr	r24
     e98:	86 95       	lsr	r24
     e9a:	8a 83       	std	Y+2, r24	; 0x02
	PORT_enumErrStatus Local_enumErrStatus = PORT_enumOK;
     e9c:	19 82       	std	Y+1, r1	; 0x01
	switch(Local_u8PORTID)
     e9e:	8a 81       	ldd	r24, Y+2	; 0x02
     ea0:	28 2f       	mov	r18, r24
     ea2:	30 e0       	ldi	r19, 0x00	; 0
     ea4:	3f 83       	std	Y+7, r19	; 0x07
     ea6:	2e 83       	std	Y+6, r18	; 0x06
     ea8:	8e 81       	ldd	r24, Y+6	; 0x06
     eaa:	9f 81       	ldd	r25, Y+7	; 0x07
     eac:	81 30       	cpi	r24, 0x01	; 1
     eae:	91 05       	cpc	r25, r1
     eb0:	09 f4       	brne	.+2      	; 0xeb4 <PORT_enumSET_PINDirection+0x40>
     eb2:	49 c0       	rjmp	.+146    	; 0xf46 <PORT_enumSET_PINDirection+0xd2>
     eb4:	2e 81       	ldd	r18, Y+6	; 0x06
     eb6:	3f 81       	ldd	r19, Y+7	; 0x07
     eb8:	22 30       	cpi	r18, 0x02	; 2
     eba:	31 05       	cpc	r19, r1
     ebc:	2c f4       	brge	.+10     	; 0xec8 <PORT_enumSET_PINDirection+0x54>
     ebe:	8e 81       	ldd	r24, Y+6	; 0x06
     ec0:	9f 81       	ldd	r25, Y+7	; 0x07
     ec2:	00 97       	sbiw	r24, 0x00	; 0
     ec4:	71 f0       	breq	.+28     	; 0xee2 <PORT_enumSET_PINDirection+0x6e>
     ec6:	d5 c0       	rjmp	.+426    	; 0x1072 <PORT_enumSET_PINDirection+0x1fe>
     ec8:	2e 81       	ldd	r18, Y+6	; 0x06
     eca:	3f 81       	ldd	r19, Y+7	; 0x07
     ecc:	22 30       	cpi	r18, 0x02	; 2
     ece:	31 05       	cpc	r19, r1
     ed0:	09 f4       	brne	.+2      	; 0xed4 <PORT_enumSET_PINDirection+0x60>
     ed2:	6b c0       	rjmp	.+214    	; 0xfaa <PORT_enumSET_PINDirection+0x136>
     ed4:	8e 81       	ldd	r24, Y+6	; 0x06
     ed6:	9f 81       	ldd	r25, Y+7	; 0x07
     ed8:	83 30       	cpi	r24, 0x03	; 3
     eda:	91 05       	cpc	r25, r1
     edc:	09 f4       	brne	.+2      	; 0xee0 <PORT_enumSET_PINDirection+0x6c>
     ede:	97 c0       	rjmp	.+302    	; 0x100e <PORT_enumSET_PINDirection+0x19a>
     ee0:	c8 c0       	rjmp	.+400    	; 0x1072 <PORT_enumSET_PINDirection+0x1fe>
	{
		case PORT_u8PORTA:
			if(Copy_u8PINDirection == PORT_u8PINDIR_OUTPUT)
     ee2:	8d 81       	ldd	r24, Y+5	; 0x05
     ee4:	81 30       	cpi	r24, 0x01	; 1
     ee6:	a1 f4       	brne	.+40     	; 0xf10 <PORT_enumSET_PINDirection+0x9c>
			{
				SET_BIT(DDRA,Local_u8PINID);
     ee8:	aa e3       	ldi	r26, 0x3A	; 58
     eea:	b0 e0       	ldi	r27, 0x00	; 0
     eec:	ea e3       	ldi	r30, 0x3A	; 58
     eee:	f0 e0       	ldi	r31, 0x00	; 0
     ef0:	80 81       	ld	r24, Z
     ef2:	48 2f       	mov	r20, r24
     ef4:	8b 81       	ldd	r24, Y+3	; 0x03
     ef6:	28 2f       	mov	r18, r24
     ef8:	30 e0       	ldi	r19, 0x00	; 0
     efa:	81 e0       	ldi	r24, 0x01	; 1
     efc:	90 e0       	ldi	r25, 0x00	; 0
     efe:	02 2e       	mov	r0, r18
     f00:	02 c0       	rjmp	.+4      	; 0xf06 <PORT_enumSET_PINDirection+0x92>
     f02:	88 0f       	add	r24, r24
     f04:	99 1f       	adc	r25, r25
     f06:	0a 94       	dec	r0
     f08:	e2 f7       	brpl	.-8      	; 0xf02 <PORT_enumSET_PINDirection+0x8e>
     f0a:	84 2b       	or	r24, r20
     f0c:	8c 93       	st	X, r24
     f0e:	b3 c0       	rjmp	.+358    	; 0x1076 <PORT_enumSET_PINDirection+0x202>
			}
			else if(Copy_u8PINDirection == PORT_u8PINDIR_INPUT)
     f10:	8d 81       	ldd	r24, Y+5	; 0x05
     f12:	88 23       	and	r24, r24
     f14:	a9 f4       	brne	.+42     	; 0xf40 <PORT_enumSET_PINDirection+0xcc>
			{
				CLR_BIT(DDRA,Local_u8PINID);
     f16:	aa e3       	ldi	r26, 0x3A	; 58
     f18:	b0 e0       	ldi	r27, 0x00	; 0
     f1a:	ea e3       	ldi	r30, 0x3A	; 58
     f1c:	f0 e0       	ldi	r31, 0x00	; 0
     f1e:	80 81       	ld	r24, Z
     f20:	48 2f       	mov	r20, r24
     f22:	8b 81       	ldd	r24, Y+3	; 0x03
     f24:	28 2f       	mov	r18, r24
     f26:	30 e0       	ldi	r19, 0x00	; 0
     f28:	81 e0       	ldi	r24, 0x01	; 1
     f2a:	90 e0       	ldi	r25, 0x00	; 0
     f2c:	02 2e       	mov	r0, r18
     f2e:	02 c0       	rjmp	.+4      	; 0xf34 <PORT_enumSET_PINDirection+0xc0>
     f30:	88 0f       	add	r24, r24
     f32:	99 1f       	adc	r25, r25
     f34:	0a 94       	dec	r0
     f36:	e2 f7       	brpl	.-8      	; 0xf30 <PORT_enumSET_PINDirection+0xbc>
     f38:	80 95       	com	r24
     f3a:	84 23       	and	r24, r20
     f3c:	8c 93       	st	X, r24
     f3e:	9b c0       	rjmp	.+310    	; 0x1076 <PORT_enumSET_PINDirection+0x202>
			}
			else
			{
				Local_enumErrStatus = PORT_enumDIRerr;
     f40:	82 e0       	ldi	r24, 0x02	; 2
     f42:	89 83       	std	Y+1, r24	; 0x01
     f44:	98 c0       	rjmp	.+304    	; 0x1076 <PORT_enumSET_PINDirection+0x202>
			}
			break;
		case PORT_u8PORTB:
			if(Copy_u8PINDirection == PORT_u8PINDIR_OUTPUT)
     f46:	8d 81       	ldd	r24, Y+5	; 0x05
     f48:	81 30       	cpi	r24, 0x01	; 1
     f4a:	a1 f4       	brne	.+40     	; 0xf74 <PORT_enumSET_PINDirection+0x100>
			{
				SET_BIT(DDRB,Local_u8PINID);
     f4c:	a7 e3       	ldi	r26, 0x37	; 55
     f4e:	b0 e0       	ldi	r27, 0x00	; 0
     f50:	e7 e3       	ldi	r30, 0x37	; 55
     f52:	f0 e0       	ldi	r31, 0x00	; 0
     f54:	80 81       	ld	r24, Z
     f56:	48 2f       	mov	r20, r24
     f58:	8b 81       	ldd	r24, Y+3	; 0x03
     f5a:	28 2f       	mov	r18, r24
     f5c:	30 e0       	ldi	r19, 0x00	; 0
     f5e:	81 e0       	ldi	r24, 0x01	; 1
     f60:	90 e0       	ldi	r25, 0x00	; 0
     f62:	02 2e       	mov	r0, r18
     f64:	02 c0       	rjmp	.+4      	; 0xf6a <PORT_enumSET_PINDirection+0xf6>
     f66:	88 0f       	add	r24, r24
     f68:	99 1f       	adc	r25, r25
     f6a:	0a 94       	dec	r0
     f6c:	e2 f7       	brpl	.-8      	; 0xf66 <PORT_enumSET_PINDirection+0xf2>
     f6e:	84 2b       	or	r24, r20
     f70:	8c 93       	st	X, r24
     f72:	81 c0       	rjmp	.+258    	; 0x1076 <PORT_enumSET_PINDirection+0x202>
			}
			else if(Copy_u8PINDirection == PORT_u8PINDIR_INPUT)
     f74:	8d 81       	ldd	r24, Y+5	; 0x05
     f76:	88 23       	and	r24, r24
     f78:	a9 f4       	brne	.+42     	; 0xfa4 <PORT_enumSET_PINDirection+0x130>
			{
				CLR_BIT(DDRB,Local_u8PINID);
     f7a:	a7 e3       	ldi	r26, 0x37	; 55
     f7c:	b0 e0       	ldi	r27, 0x00	; 0
     f7e:	e7 e3       	ldi	r30, 0x37	; 55
     f80:	f0 e0       	ldi	r31, 0x00	; 0
     f82:	80 81       	ld	r24, Z
     f84:	48 2f       	mov	r20, r24
     f86:	8b 81       	ldd	r24, Y+3	; 0x03
     f88:	28 2f       	mov	r18, r24
     f8a:	30 e0       	ldi	r19, 0x00	; 0
     f8c:	81 e0       	ldi	r24, 0x01	; 1
     f8e:	90 e0       	ldi	r25, 0x00	; 0
     f90:	02 2e       	mov	r0, r18
     f92:	02 c0       	rjmp	.+4      	; 0xf98 <PORT_enumSET_PINDirection+0x124>
     f94:	88 0f       	add	r24, r24
     f96:	99 1f       	adc	r25, r25
     f98:	0a 94       	dec	r0
     f9a:	e2 f7       	brpl	.-8      	; 0xf94 <PORT_enumSET_PINDirection+0x120>
     f9c:	80 95       	com	r24
     f9e:	84 23       	and	r24, r20
     fa0:	8c 93       	st	X, r24
     fa2:	69 c0       	rjmp	.+210    	; 0x1076 <PORT_enumSET_PINDirection+0x202>
			}
			else
			{
				Local_enumErrStatus = PORT_enumDIRerr;
     fa4:	82 e0       	ldi	r24, 0x02	; 2
     fa6:	89 83       	std	Y+1, r24	; 0x01
     fa8:	66 c0       	rjmp	.+204    	; 0x1076 <PORT_enumSET_PINDirection+0x202>
			}
			break;
		case PORT_u8PORTC:
			if(Copy_u8PINDirection == PORT_u8PINDIR_OUTPUT)
     faa:	8d 81       	ldd	r24, Y+5	; 0x05
     fac:	81 30       	cpi	r24, 0x01	; 1
     fae:	a1 f4       	brne	.+40     	; 0xfd8 <PORT_enumSET_PINDirection+0x164>
			{
				SET_BIT(DDRC,Local_u8PINID);
     fb0:	a4 e3       	ldi	r26, 0x34	; 52
     fb2:	b0 e0       	ldi	r27, 0x00	; 0
     fb4:	e4 e3       	ldi	r30, 0x34	; 52
     fb6:	f0 e0       	ldi	r31, 0x00	; 0
     fb8:	80 81       	ld	r24, Z
     fba:	48 2f       	mov	r20, r24
     fbc:	8b 81       	ldd	r24, Y+3	; 0x03
     fbe:	28 2f       	mov	r18, r24
     fc0:	30 e0       	ldi	r19, 0x00	; 0
     fc2:	81 e0       	ldi	r24, 0x01	; 1
     fc4:	90 e0       	ldi	r25, 0x00	; 0
     fc6:	02 2e       	mov	r0, r18
     fc8:	02 c0       	rjmp	.+4      	; 0xfce <PORT_enumSET_PINDirection+0x15a>
     fca:	88 0f       	add	r24, r24
     fcc:	99 1f       	adc	r25, r25
     fce:	0a 94       	dec	r0
     fd0:	e2 f7       	brpl	.-8      	; 0xfca <PORT_enumSET_PINDirection+0x156>
     fd2:	84 2b       	or	r24, r20
     fd4:	8c 93       	st	X, r24
     fd6:	4f c0       	rjmp	.+158    	; 0x1076 <PORT_enumSET_PINDirection+0x202>
			}
			else if(Copy_u8PINDirection == PORT_u8PINDIR_INPUT)
     fd8:	8d 81       	ldd	r24, Y+5	; 0x05
     fda:	88 23       	and	r24, r24
     fdc:	a9 f4       	brne	.+42     	; 0x1008 <PORT_enumSET_PINDirection+0x194>
			{
				CLR_BIT(DDRC,Local_u8PINID);
     fde:	a4 e3       	ldi	r26, 0x34	; 52
     fe0:	b0 e0       	ldi	r27, 0x00	; 0
     fe2:	e4 e3       	ldi	r30, 0x34	; 52
     fe4:	f0 e0       	ldi	r31, 0x00	; 0
     fe6:	80 81       	ld	r24, Z
     fe8:	48 2f       	mov	r20, r24
     fea:	8b 81       	ldd	r24, Y+3	; 0x03
     fec:	28 2f       	mov	r18, r24
     fee:	30 e0       	ldi	r19, 0x00	; 0
     ff0:	81 e0       	ldi	r24, 0x01	; 1
     ff2:	90 e0       	ldi	r25, 0x00	; 0
     ff4:	02 2e       	mov	r0, r18
     ff6:	02 c0       	rjmp	.+4      	; 0xffc <PORT_enumSET_PINDirection+0x188>
     ff8:	88 0f       	add	r24, r24
     ffa:	99 1f       	adc	r25, r25
     ffc:	0a 94       	dec	r0
     ffe:	e2 f7       	brpl	.-8      	; 0xff8 <PORT_enumSET_PINDirection+0x184>
    1000:	80 95       	com	r24
    1002:	84 23       	and	r24, r20
    1004:	8c 93       	st	X, r24
    1006:	37 c0       	rjmp	.+110    	; 0x1076 <PORT_enumSET_PINDirection+0x202>
			}
			else
			{
				Local_enumErrStatus = PORT_enumDIRerr;
    1008:	82 e0       	ldi	r24, 0x02	; 2
    100a:	89 83       	std	Y+1, r24	; 0x01
    100c:	34 c0       	rjmp	.+104    	; 0x1076 <PORT_enumSET_PINDirection+0x202>
			}
			break;
		case PORT_u8PORTD:
			if(Copy_u8PINDirection == PORT_u8PINDIR_OUTPUT)
    100e:	8d 81       	ldd	r24, Y+5	; 0x05
    1010:	81 30       	cpi	r24, 0x01	; 1
    1012:	a1 f4       	brne	.+40     	; 0x103c <PORT_enumSET_PINDirection+0x1c8>
			{
				SET_BIT(DDRD,Local_u8PINID);
    1014:	a1 e3       	ldi	r26, 0x31	; 49
    1016:	b0 e0       	ldi	r27, 0x00	; 0
    1018:	e1 e3       	ldi	r30, 0x31	; 49
    101a:	f0 e0       	ldi	r31, 0x00	; 0
    101c:	80 81       	ld	r24, Z
    101e:	48 2f       	mov	r20, r24
    1020:	8b 81       	ldd	r24, Y+3	; 0x03
    1022:	28 2f       	mov	r18, r24
    1024:	30 e0       	ldi	r19, 0x00	; 0
    1026:	81 e0       	ldi	r24, 0x01	; 1
    1028:	90 e0       	ldi	r25, 0x00	; 0
    102a:	02 2e       	mov	r0, r18
    102c:	02 c0       	rjmp	.+4      	; 0x1032 <PORT_enumSET_PINDirection+0x1be>
    102e:	88 0f       	add	r24, r24
    1030:	99 1f       	adc	r25, r25
    1032:	0a 94       	dec	r0
    1034:	e2 f7       	brpl	.-8      	; 0x102e <PORT_enumSET_PINDirection+0x1ba>
    1036:	84 2b       	or	r24, r20
    1038:	8c 93       	st	X, r24
    103a:	1d c0       	rjmp	.+58     	; 0x1076 <PORT_enumSET_PINDirection+0x202>
			}
			else if(Copy_u8PINDirection == PORT_u8PINDIR_INPUT)
    103c:	8d 81       	ldd	r24, Y+5	; 0x05
    103e:	88 23       	and	r24, r24
    1040:	a9 f4       	brne	.+42     	; 0x106c <PORT_enumSET_PINDirection+0x1f8>
			{
				CLR_BIT(DDRD,Local_u8PINID);
    1042:	a1 e3       	ldi	r26, 0x31	; 49
    1044:	b0 e0       	ldi	r27, 0x00	; 0
    1046:	e1 e3       	ldi	r30, 0x31	; 49
    1048:	f0 e0       	ldi	r31, 0x00	; 0
    104a:	80 81       	ld	r24, Z
    104c:	48 2f       	mov	r20, r24
    104e:	8b 81       	ldd	r24, Y+3	; 0x03
    1050:	28 2f       	mov	r18, r24
    1052:	30 e0       	ldi	r19, 0x00	; 0
    1054:	81 e0       	ldi	r24, 0x01	; 1
    1056:	90 e0       	ldi	r25, 0x00	; 0
    1058:	02 2e       	mov	r0, r18
    105a:	02 c0       	rjmp	.+4      	; 0x1060 <PORT_enumSET_PINDirection+0x1ec>
    105c:	88 0f       	add	r24, r24
    105e:	99 1f       	adc	r25, r25
    1060:	0a 94       	dec	r0
    1062:	e2 f7       	brpl	.-8      	; 0x105c <PORT_enumSET_PINDirection+0x1e8>
    1064:	80 95       	com	r24
    1066:	84 23       	and	r24, r20
    1068:	8c 93       	st	X, r24
    106a:	05 c0       	rjmp	.+10     	; 0x1076 <PORT_enumSET_PINDirection+0x202>
			}
			else
			{
				Local_enumErrStatus = PORT_enumDIRerr;
    106c:	82 e0       	ldi	r24, 0x02	; 2
    106e:	89 83       	std	Y+1, r24	; 0x01
    1070:	02 c0       	rjmp	.+4      	; 0x1076 <PORT_enumSET_PINDirection+0x202>
			}
			break;
		default :
			Local_enumErrStatus = PORT_enumPINerr;
    1072:	81 e0       	ldi	r24, 0x01	; 1
    1074:	89 83       	std	Y+1, r24	; 0x01
			break;
	}
	return Local_enumErrStatus;
    1076:	89 81       	ldd	r24, Y+1	; 0x01
}
    1078:	27 96       	adiw	r28, 0x07	; 7
    107a:	0f b6       	in	r0, 0x3f	; 63
    107c:	f8 94       	cli
    107e:	de bf       	out	0x3e, r29	; 62
    1080:	0f be       	out	0x3f, r0	; 63
    1082:	cd bf       	out	0x3d, r28	; 61
    1084:	cf 91       	pop	r28
    1086:	df 91       	pop	r29
    1088:	08 95       	ret

0000108a <PORT_enumSET_PINMODE>:
PORT_enumErrStatus PORT_enumSET_PINMODE(u8 Copy_u8PINNum, u8 Copy_u8PINMODE)
{
    108a:	df 93       	push	r29
    108c:	cf 93       	push	r28
    108e:	cd b7       	in	r28, 0x3d	; 61
    1090:	de b7       	in	r29, 0x3e	; 62
    1092:	27 97       	sbiw	r28, 0x07	; 7
    1094:	0f b6       	in	r0, 0x3f	; 63
    1096:	f8 94       	cli
    1098:	de bf       	out	0x3e, r29	; 62
    109a:	0f be       	out	0x3f, r0	; 63
    109c:	cd bf       	out	0x3d, r28	; 61
    109e:	8c 83       	std	Y+4, r24	; 0x04
    10a0:	6d 83       	std	Y+5, r22	; 0x05
	u8 Local_u8PINID = Copy_u8PINNum%8;
    10a2:	8c 81       	ldd	r24, Y+4	; 0x04
    10a4:	87 70       	andi	r24, 0x07	; 7
    10a6:	8b 83       	std	Y+3, r24	; 0x03
	u8 Local_u8PORTID = Copy_u8PINNum/8;
    10a8:	8c 81       	ldd	r24, Y+4	; 0x04
    10aa:	86 95       	lsr	r24
    10ac:	86 95       	lsr	r24
    10ae:	86 95       	lsr	r24
    10b0:	8a 83       	std	Y+2, r24	; 0x02
	PORT_enumErrStatus Local_enumErrStatus = PORT_enumOK;
    10b2:	19 82       	std	Y+1, r1	; 0x01
	switch(Local_u8PORTID)
    10b4:	8a 81       	ldd	r24, Y+2	; 0x02
    10b6:	28 2f       	mov	r18, r24
    10b8:	30 e0       	ldi	r19, 0x00	; 0
    10ba:	3f 83       	std	Y+7, r19	; 0x07
    10bc:	2e 83       	std	Y+6, r18	; 0x06
    10be:	8e 81       	ldd	r24, Y+6	; 0x06
    10c0:	9f 81       	ldd	r25, Y+7	; 0x07
    10c2:	81 30       	cpi	r24, 0x01	; 1
    10c4:	91 05       	cpc	r25, r1
    10c6:	09 f4       	brne	.+2      	; 0x10ca <PORT_enumSET_PINMODE+0x40>
    10c8:	4f c0       	rjmp	.+158    	; 0x1168 <PORT_enumSET_PINMODE+0xde>
    10ca:	2e 81       	ldd	r18, Y+6	; 0x06
    10cc:	3f 81       	ldd	r19, Y+7	; 0x07
    10ce:	22 30       	cpi	r18, 0x02	; 2
    10d0:	31 05       	cpc	r19, r1
    10d2:	2c f4       	brge	.+10     	; 0x10de <PORT_enumSET_PINMODE+0x54>
    10d4:	8e 81       	ldd	r24, Y+6	; 0x06
    10d6:	9f 81       	ldd	r25, Y+7	; 0x07
    10d8:	00 97       	sbiw	r24, 0x00	; 0
    10da:	71 f0       	breq	.+28     	; 0x10f8 <PORT_enumSET_PINMODE+0x6e>
    10dc:	ed c0       	rjmp	.+474    	; 0x12b8 <PORT_enumSET_PINMODE+0x22e>
    10de:	2e 81       	ldd	r18, Y+6	; 0x06
    10e0:	3f 81       	ldd	r19, Y+7	; 0x07
    10e2:	22 30       	cpi	r18, 0x02	; 2
    10e4:	31 05       	cpc	r19, r1
    10e6:	09 f4       	brne	.+2      	; 0x10ea <PORT_enumSET_PINMODE+0x60>
    10e8:	77 c0       	rjmp	.+238    	; 0x11d8 <PORT_enumSET_PINMODE+0x14e>
    10ea:	8e 81       	ldd	r24, Y+6	; 0x06
    10ec:	9f 81       	ldd	r25, Y+7	; 0x07
    10ee:	83 30       	cpi	r24, 0x03	; 3
    10f0:	91 05       	cpc	r25, r1
    10f2:	09 f4       	brne	.+2      	; 0x10f6 <PORT_enumSET_PINMODE+0x6c>
    10f4:	a9 c0       	rjmp	.+338    	; 0x1248 <PORT_enumSET_PINMODE+0x1be>
    10f6:	e0 c0       	rjmp	.+448    	; 0x12b8 <PORT_enumSET_PINMODE+0x22e>
	{
		case PORT_u8PORTA:
			if(Copy_u8PINMODE == PORT_u8PINMODE_INPUUT_PULLUP  || Copy_u8PINMODE == PORT_u8PINMODE_OUTPUT_HIGH)
    10f8:	8d 81       	ldd	r24, Y+5	; 0x05
    10fa:	83 30       	cpi	r24, 0x03	; 3
    10fc:	19 f0       	breq	.+6      	; 0x1104 <PORT_enumSET_PINMODE+0x7a>
    10fe:	8d 81       	ldd	r24, Y+5	; 0x05
    1100:	81 30       	cpi	r24, 0x01	; 1
    1102:	a1 f4       	brne	.+40     	; 0x112c <PORT_enumSET_PINMODE+0xa2>
			{
				SET_BIT(PORTA,Local_u8PINID);
    1104:	ab e3       	ldi	r26, 0x3B	; 59
    1106:	b0 e0       	ldi	r27, 0x00	; 0
    1108:	eb e3       	ldi	r30, 0x3B	; 59
    110a:	f0 e0       	ldi	r31, 0x00	; 0
    110c:	80 81       	ld	r24, Z
    110e:	48 2f       	mov	r20, r24
    1110:	8b 81       	ldd	r24, Y+3	; 0x03
    1112:	28 2f       	mov	r18, r24
    1114:	30 e0       	ldi	r19, 0x00	; 0
    1116:	81 e0       	ldi	r24, 0x01	; 1
    1118:	90 e0       	ldi	r25, 0x00	; 0
    111a:	02 2e       	mov	r0, r18
    111c:	02 c0       	rjmp	.+4      	; 0x1122 <PORT_enumSET_PINMODE+0x98>
    111e:	88 0f       	add	r24, r24
    1120:	99 1f       	adc	r25, r25
    1122:	0a 94       	dec	r0
    1124:	e2 f7       	brpl	.-8      	; 0x111e <PORT_enumSET_PINMODE+0x94>
    1126:	84 2b       	or	r24, r20
    1128:	8c 93       	st	X, r24
    112a:	c8 c0       	rjmp	.+400    	; 0x12bc <PORT_enumSET_PINMODE+0x232>
			}
			else if(Copy_u8PINMODE == PORT_u8PINMODE_OUTPUT_LOW  || Copy_u8PINMODE == PORT_u8PINMODE_INPUT_FLOATING)
    112c:	8d 81       	ldd	r24, Y+5	; 0x05
    112e:	88 23       	and	r24, r24
    1130:	19 f0       	breq	.+6      	; 0x1138 <PORT_enumSET_PINMODE+0xae>
    1132:	8d 81       	ldd	r24, Y+5	; 0x05
    1134:	82 30       	cpi	r24, 0x02	; 2
    1136:	a9 f4       	brne	.+42     	; 0x1162 <PORT_enumSET_PINMODE+0xd8>
			{
				CLR_BIT(PORTA,Local_u8PINID);
    1138:	ab e3       	ldi	r26, 0x3B	; 59
    113a:	b0 e0       	ldi	r27, 0x00	; 0
    113c:	eb e3       	ldi	r30, 0x3B	; 59
    113e:	f0 e0       	ldi	r31, 0x00	; 0
    1140:	80 81       	ld	r24, Z
    1142:	48 2f       	mov	r20, r24
    1144:	8b 81       	ldd	r24, Y+3	; 0x03
    1146:	28 2f       	mov	r18, r24
    1148:	30 e0       	ldi	r19, 0x00	; 0
    114a:	81 e0       	ldi	r24, 0x01	; 1
    114c:	90 e0       	ldi	r25, 0x00	; 0
    114e:	02 2e       	mov	r0, r18
    1150:	02 c0       	rjmp	.+4      	; 0x1156 <PORT_enumSET_PINMODE+0xcc>
    1152:	88 0f       	add	r24, r24
    1154:	99 1f       	adc	r25, r25
    1156:	0a 94       	dec	r0
    1158:	e2 f7       	brpl	.-8      	; 0x1152 <PORT_enumSET_PINMODE+0xc8>
    115a:	80 95       	com	r24
    115c:	84 23       	and	r24, r20
    115e:	8c 93       	st	X, r24
    1160:	ad c0       	rjmp	.+346    	; 0x12bc <PORT_enumSET_PINMODE+0x232>
			}
			else
			{
				Local_enumErrStatus = PORT_enumDIRerr;
    1162:	82 e0       	ldi	r24, 0x02	; 2
    1164:	89 83       	std	Y+1, r24	; 0x01
    1166:	aa c0       	rjmp	.+340    	; 0x12bc <PORT_enumSET_PINMODE+0x232>
			}
			break;
		case PORT_u8PORTB:
			if(Copy_u8PINMODE == PORT_u8PINMODE_INPUUT_PULLUP  || Copy_u8PINMODE == PORT_u8PINMODE_OUTPUT_HIGH)
    1168:	8d 81       	ldd	r24, Y+5	; 0x05
    116a:	83 30       	cpi	r24, 0x03	; 3
    116c:	19 f0       	breq	.+6      	; 0x1174 <PORT_enumSET_PINMODE+0xea>
    116e:	8d 81       	ldd	r24, Y+5	; 0x05
    1170:	81 30       	cpi	r24, 0x01	; 1
    1172:	a1 f4       	brne	.+40     	; 0x119c <PORT_enumSET_PINMODE+0x112>
			{
				SET_BIT(PORTB,Local_u8PINID);
    1174:	a8 e3       	ldi	r26, 0x38	; 56
    1176:	b0 e0       	ldi	r27, 0x00	; 0
    1178:	e8 e3       	ldi	r30, 0x38	; 56
    117a:	f0 e0       	ldi	r31, 0x00	; 0
    117c:	80 81       	ld	r24, Z
    117e:	48 2f       	mov	r20, r24
    1180:	8b 81       	ldd	r24, Y+3	; 0x03
    1182:	28 2f       	mov	r18, r24
    1184:	30 e0       	ldi	r19, 0x00	; 0
    1186:	81 e0       	ldi	r24, 0x01	; 1
    1188:	90 e0       	ldi	r25, 0x00	; 0
    118a:	02 2e       	mov	r0, r18
    118c:	02 c0       	rjmp	.+4      	; 0x1192 <PORT_enumSET_PINMODE+0x108>
    118e:	88 0f       	add	r24, r24
    1190:	99 1f       	adc	r25, r25
    1192:	0a 94       	dec	r0
    1194:	e2 f7       	brpl	.-8      	; 0x118e <PORT_enumSET_PINMODE+0x104>
    1196:	84 2b       	or	r24, r20
    1198:	8c 93       	st	X, r24
    119a:	90 c0       	rjmp	.+288    	; 0x12bc <PORT_enumSET_PINMODE+0x232>
			}
			else if(Copy_u8PINMODE == PORT_u8PINMODE_OUTPUT_LOW  || Copy_u8PINMODE == PORT_u8PINMODE_INPUT_FLOATING)
    119c:	8d 81       	ldd	r24, Y+5	; 0x05
    119e:	88 23       	and	r24, r24
    11a0:	19 f0       	breq	.+6      	; 0x11a8 <PORT_enumSET_PINMODE+0x11e>
    11a2:	8d 81       	ldd	r24, Y+5	; 0x05
    11a4:	82 30       	cpi	r24, 0x02	; 2
    11a6:	a9 f4       	brne	.+42     	; 0x11d2 <PORT_enumSET_PINMODE+0x148>
			{
				CLR_BIT(PORTB,Local_u8PINID);
    11a8:	a8 e3       	ldi	r26, 0x38	; 56
    11aa:	b0 e0       	ldi	r27, 0x00	; 0
    11ac:	e8 e3       	ldi	r30, 0x38	; 56
    11ae:	f0 e0       	ldi	r31, 0x00	; 0
    11b0:	80 81       	ld	r24, Z
    11b2:	48 2f       	mov	r20, r24
    11b4:	8b 81       	ldd	r24, Y+3	; 0x03
    11b6:	28 2f       	mov	r18, r24
    11b8:	30 e0       	ldi	r19, 0x00	; 0
    11ba:	81 e0       	ldi	r24, 0x01	; 1
    11bc:	90 e0       	ldi	r25, 0x00	; 0
    11be:	02 2e       	mov	r0, r18
    11c0:	02 c0       	rjmp	.+4      	; 0x11c6 <PORT_enumSET_PINMODE+0x13c>
    11c2:	88 0f       	add	r24, r24
    11c4:	99 1f       	adc	r25, r25
    11c6:	0a 94       	dec	r0
    11c8:	e2 f7       	brpl	.-8      	; 0x11c2 <PORT_enumSET_PINMODE+0x138>
    11ca:	80 95       	com	r24
    11cc:	84 23       	and	r24, r20
    11ce:	8c 93       	st	X, r24
    11d0:	75 c0       	rjmp	.+234    	; 0x12bc <PORT_enumSET_PINMODE+0x232>
			}
			else
			{
				Local_enumErrStatus = PORT_enumDIRerr;
    11d2:	82 e0       	ldi	r24, 0x02	; 2
    11d4:	89 83       	std	Y+1, r24	; 0x01
    11d6:	72 c0       	rjmp	.+228    	; 0x12bc <PORT_enumSET_PINMODE+0x232>
			}
			break;
		case PORT_u8PORTC:
			if(Copy_u8PINMODE == PORT_u8PINMODE_INPUUT_PULLUP  || Copy_u8PINMODE == PORT_u8PINMODE_OUTPUT_HIGH)
    11d8:	8d 81       	ldd	r24, Y+5	; 0x05
    11da:	83 30       	cpi	r24, 0x03	; 3
    11dc:	19 f0       	breq	.+6      	; 0x11e4 <PORT_enumSET_PINMODE+0x15a>
    11de:	8d 81       	ldd	r24, Y+5	; 0x05
    11e0:	81 30       	cpi	r24, 0x01	; 1
    11e2:	a1 f4       	brne	.+40     	; 0x120c <PORT_enumSET_PINMODE+0x182>
			{
				SET_BIT(PORTC,Local_u8PINID);
    11e4:	a5 e3       	ldi	r26, 0x35	; 53
    11e6:	b0 e0       	ldi	r27, 0x00	; 0
    11e8:	e5 e3       	ldi	r30, 0x35	; 53
    11ea:	f0 e0       	ldi	r31, 0x00	; 0
    11ec:	80 81       	ld	r24, Z
    11ee:	48 2f       	mov	r20, r24
    11f0:	8b 81       	ldd	r24, Y+3	; 0x03
    11f2:	28 2f       	mov	r18, r24
    11f4:	30 e0       	ldi	r19, 0x00	; 0
    11f6:	81 e0       	ldi	r24, 0x01	; 1
    11f8:	90 e0       	ldi	r25, 0x00	; 0
    11fa:	02 2e       	mov	r0, r18
    11fc:	02 c0       	rjmp	.+4      	; 0x1202 <PORT_enumSET_PINMODE+0x178>
    11fe:	88 0f       	add	r24, r24
    1200:	99 1f       	adc	r25, r25
    1202:	0a 94       	dec	r0
    1204:	e2 f7       	brpl	.-8      	; 0x11fe <PORT_enumSET_PINMODE+0x174>
    1206:	84 2b       	or	r24, r20
    1208:	8c 93       	st	X, r24
    120a:	58 c0       	rjmp	.+176    	; 0x12bc <PORT_enumSET_PINMODE+0x232>
			}
			else if(Copy_u8PINMODE == PORT_u8PINMODE_OUTPUT_LOW  || Copy_u8PINMODE == PORT_u8PINMODE_INPUT_FLOATING)
    120c:	8d 81       	ldd	r24, Y+5	; 0x05
    120e:	88 23       	and	r24, r24
    1210:	19 f0       	breq	.+6      	; 0x1218 <PORT_enumSET_PINMODE+0x18e>
    1212:	8d 81       	ldd	r24, Y+5	; 0x05
    1214:	82 30       	cpi	r24, 0x02	; 2
    1216:	a9 f4       	brne	.+42     	; 0x1242 <PORT_enumSET_PINMODE+0x1b8>
			{
				CLR_BIT(PORTC,Local_u8PINID);
    1218:	a5 e3       	ldi	r26, 0x35	; 53
    121a:	b0 e0       	ldi	r27, 0x00	; 0
    121c:	e5 e3       	ldi	r30, 0x35	; 53
    121e:	f0 e0       	ldi	r31, 0x00	; 0
    1220:	80 81       	ld	r24, Z
    1222:	48 2f       	mov	r20, r24
    1224:	8b 81       	ldd	r24, Y+3	; 0x03
    1226:	28 2f       	mov	r18, r24
    1228:	30 e0       	ldi	r19, 0x00	; 0
    122a:	81 e0       	ldi	r24, 0x01	; 1
    122c:	90 e0       	ldi	r25, 0x00	; 0
    122e:	02 2e       	mov	r0, r18
    1230:	02 c0       	rjmp	.+4      	; 0x1236 <PORT_enumSET_PINMODE+0x1ac>
    1232:	88 0f       	add	r24, r24
    1234:	99 1f       	adc	r25, r25
    1236:	0a 94       	dec	r0
    1238:	e2 f7       	brpl	.-8      	; 0x1232 <PORT_enumSET_PINMODE+0x1a8>
    123a:	80 95       	com	r24
    123c:	84 23       	and	r24, r20
    123e:	8c 93       	st	X, r24
    1240:	3d c0       	rjmp	.+122    	; 0x12bc <PORT_enumSET_PINMODE+0x232>
			}
			else
			{
				Local_enumErrStatus = PORT_enumDIRerr;
    1242:	82 e0       	ldi	r24, 0x02	; 2
    1244:	89 83       	std	Y+1, r24	; 0x01
    1246:	3a c0       	rjmp	.+116    	; 0x12bc <PORT_enumSET_PINMODE+0x232>
			}
			break;
		case PORT_u8PORTD:
			if(Copy_u8PINMODE == PORT_u8PINMODE_INPUUT_PULLUP  || Copy_u8PINMODE == PORT_u8PINMODE_OUTPUT_HIGH)
    1248:	8d 81       	ldd	r24, Y+5	; 0x05
    124a:	83 30       	cpi	r24, 0x03	; 3
    124c:	19 f0       	breq	.+6      	; 0x1254 <PORT_enumSET_PINMODE+0x1ca>
    124e:	8d 81       	ldd	r24, Y+5	; 0x05
    1250:	81 30       	cpi	r24, 0x01	; 1
    1252:	a1 f4       	brne	.+40     	; 0x127c <PORT_enumSET_PINMODE+0x1f2>
			{
				SET_BIT(PORTD,Local_u8PINID);
    1254:	a2 e3       	ldi	r26, 0x32	; 50
    1256:	b0 e0       	ldi	r27, 0x00	; 0
    1258:	e2 e3       	ldi	r30, 0x32	; 50
    125a:	f0 e0       	ldi	r31, 0x00	; 0
    125c:	80 81       	ld	r24, Z
    125e:	48 2f       	mov	r20, r24
    1260:	8b 81       	ldd	r24, Y+3	; 0x03
    1262:	28 2f       	mov	r18, r24
    1264:	30 e0       	ldi	r19, 0x00	; 0
    1266:	81 e0       	ldi	r24, 0x01	; 1
    1268:	90 e0       	ldi	r25, 0x00	; 0
    126a:	02 2e       	mov	r0, r18
    126c:	02 c0       	rjmp	.+4      	; 0x1272 <PORT_enumSET_PINMODE+0x1e8>
    126e:	88 0f       	add	r24, r24
    1270:	99 1f       	adc	r25, r25
    1272:	0a 94       	dec	r0
    1274:	e2 f7       	brpl	.-8      	; 0x126e <PORT_enumSET_PINMODE+0x1e4>
    1276:	84 2b       	or	r24, r20
    1278:	8c 93       	st	X, r24
    127a:	20 c0       	rjmp	.+64     	; 0x12bc <PORT_enumSET_PINMODE+0x232>
			}
			else if(Copy_u8PINMODE == PORT_u8PINMODE_OUTPUT_LOW  || Copy_u8PINMODE == PORT_u8PINMODE_INPUT_FLOATING)
    127c:	8d 81       	ldd	r24, Y+5	; 0x05
    127e:	88 23       	and	r24, r24
    1280:	19 f0       	breq	.+6      	; 0x1288 <PORT_enumSET_PINMODE+0x1fe>
    1282:	8d 81       	ldd	r24, Y+5	; 0x05
    1284:	82 30       	cpi	r24, 0x02	; 2
    1286:	a9 f4       	brne	.+42     	; 0x12b2 <PORT_enumSET_PINMODE+0x228>
			{
				CLR_BIT(PORTD,Local_u8PINID);
    1288:	a2 e3       	ldi	r26, 0x32	; 50
    128a:	b0 e0       	ldi	r27, 0x00	; 0
    128c:	e2 e3       	ldi	r30, 0x32	; 50
    128e:	f0 e0       	ldi	r31, 0x00	; 0
    1290:	80 81       	ld	r24, Z
    1292:	48 2f       	mov	r20, r24
    1294:	8b 81       	ldd	r24, Y+3	; 0x03
    1296:	28 2f       	mov	r18, r24
    1298:	30 e0       	ldi	r19, 0x00	; 0
    129a:	81 e0       	ldi	r24, 0x01	; 1
    129c:	90 e0       	ldi	r25, 0x00	; 0
    129e:	02 2e       	mov	r0, r18
    12a0:	02 c0       	rjmp	.+4      	; 0x12a6 <PORT_enumSET_PINMODE+0x21c>
    12a2:	88 0f       	add	r24, r24
    12a4:	99 1f       	adc	r25, r25
    12a6:	0a 94       	dec	r0
    12a8:	e2 f7       	brpl	.-8      	; 0x12a2 <PORT_enumSET_PINMODE+0x218>
    12aa:	80 95       	com	r24
    12ac:	84 23       	and	r24, r20
    12ae:	8c 93       	st	X, r24
    12b0:	05 c0       	rjmp	.+10     	; 0x12bc <PORT_enumSET_PINMODE+0x232>
			}
			else
			{
				Local_enumErrStatus = PORT_enumDIRerr;
    12b2:	82 e0       	ldi	r24, 0x02	; 2
    12b4:	89 83       	std	Y+1, r24	; 0x01
    12b6:	02 c0       	rjmp	.+4      	; 0x12bc <PORT_enumSET_PINMODE+0x232>
			}
			break;
		default :
			Local_enumErrStatus = PORT_enumPINerr;
    12b8:	81 e0       	ldi	r24, 0x01	; 1
    12ba:	89 83       	std	Y+1, r24	; 0x01
			break;
	}
	return Local_enumErrStatus;
    12bc:	89 81       	ldd	r24, Y+1	; 0x01
}
    12be:	27 96       	adiw	r28, 0x07	; 7
    12c0:	0f b6       	in	r0, 0x3f	; 63
    12c2:	f8 94       	cli
    12c4:	de bf       	out	0x3e, r29	; 62
    12c6:	0f be       	out	0x3f, r0	; 63
    12c8:	cd bf       	out	0x3d, r28	; 61
    12ca:	cf 91       	pop	r28
    12cc:	df 91       	pop	r29
    12ce:	08 95       	ret

000012d0 <M_GIE_void_EnableGlobalInterrupt>:
#include "../../../inc/MCAL/GIE/GIE_reg.h"

/*
 * Public Function Definition 
 */
void M_GIE_void_EnableGlobalInterrupt(void) {
    12d0:	df 93       	push	r29
    12d2:	cf 93       	push	r28
    12d4:	cd b7       	in	r28, 0x3d	; 61
    12d6:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG,I);
    12d8:	af e5       	ldi	r26, 0x5F	; 95
    12da:	b0 e0       	ldi	r27, 0x00	; 0
    12dc:	ef e5       	ldi	r30, 0x5F	; 95
    12de:	f0 e0       	ldi	r31, 0x00	; 0
    12e0:	80 81       	ld	r24, Z
    12e2:	80 68       	ori	r24, 0x80	; 128
    12e4:	8c 93       	st	X, r24
}
    12e6:	cf 91       	pop	r28
    12e8:	df 91       	pop	r29
    12ea:	08 95       	ret

000012ec <M_GIE_void_DisableGlobalInterrupt>:
void M_GIE_void_DisableGlobalInterrupt(void) {
    12ec:	df 93       	push	r29
    12ee:	cf 93       	push	r28
    12f0:	cd b7       	in	r28, 0x3d	; 61
    12f2:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG,I);
    12f4:	af e5       	ldi	r26, 0x5F	; 95
    12f6:	b0 e0       	ldi	r27, 0x00	; 0
    12f8:	ef e5       	ldi	r30, 0x5F	; 95
    12fa:	f0 e0       	ldi	r31, 0x00	; 0
    12fc:	80 81       	ld	r24, Z
    12fe:	8f 77       	andi	r24, 0x7F	; 127
    1300:	8c 93       	st	X, r24
}
    1302:	cf 91       	pop	r28
    1304:	df 91       	pop	r29
    1306:	08 95       	ret

00001308 <EXTI_voidInit>:
#include "../../../inc/MCAL/GIE/GIE_int.h"

void(*EXTI_GLOBALFUNC[3])(void);

void EXTI_voidInit(void)
{
    1308:	df 93       	push	r29
    130a:	cf 93       	push	r28
    130c:	cd b7       	in	r28, 0x3d	; 61
    130e:	de b7       	in	r29, 0x3e	; 62

	EXTI_voidSetSignal(EXTI_CHOICE,Signal_Choice);
    1310:	80 e0       	ldi	r24, 0x00	; 0
    1312:	62 e0       	ldi	r22, 0x02	; 2
    1314:	0e 94 00 0a 	call	0x1400	; 0x1400 <EXTI_voidSetSignal>
	EXTI_voidEnableInt(EXTI_CHOICE);
    1318:	80 e0       	ldi	r24, 0x00	; 0
    131a:	0e 94 92 09 	call	0x1324	; 0x1324 <EXTI_voidEnableInt>
}
    131e:	cf 91       	pop	r28
    1320:	df 91       	pop	r29
    1322:	08 95       	ret

00001324 <EXTI_voidEnableInt>:
void EXTI_voidEnableInt(u8 Copy_u8IntID)
{
    1324:	df 93       	push	r29
    1326:	cf 93       	push	r28
    1328:	00 d0       	rcall	.+0      	; 0x132a <EXTI_voidEnableInt+0x6>
    132a:	0f 92       	push	r0
    132c:	cd b7       	in	r28, 0x3d	; 61
    132e:	de b7       	in	r29, 0x3e	; 62
    1330:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_u8IntID)
    1332:	89 81       	ldd	r24, Y+1	; 0x01
    1334:	28 2f       	mov	r18, r24
    1336:	30 e0       	ldi	r19, 0x00	; 0
    1338:	3b 83       	std	Y+3, r19	; 0x03
    133a:	2a 83       	std	Y+2, r18	; 0x02
    133c:	8a 81       	ldd	r24, Y+2	; 0x02
    133e:	9b 81       	ldd	r25, Y+3	; 0x03
    1340:	81 30       	cpi	r24, 0x01	; 1
    1342:	91 05       	cpc	r25, r1
    1344:	89 f0       	breq	.+34     	; 0x1368 <EXTI_voidEnableInt+0x44>
    1346:	2a 81       	ldd	r18, Y+2	; 0x02
    1348:	3b 81       	ldd	r19, Y+3	; 0x03
    134a:	22 30       	cpi	r18, 0x02	; 2
    134c:	31 05       	cpc	r19, r1
    134e:	a1 f0       	breq	.+40     	; 0x1378 <EXTI_voidEnableInt+0x54>
    1350:	8a 81       	ldd	r24, Y+2	; 0x02
    1352:	9b 81       	ldd	r25, Y+3	; 0x03
    1354:	00 97       	sbiw	r24, 0x00	; 0
    1356:	b9 f4       	brne	.+46     	; 0x1386 <EXTI_voidEnableInt+0x62>
	{
		case EXTI0:
			SET_BIT(GICR,INT0);
    1358:	ab e5       	ldi	r26, 0x5B	; 91
    135a:	b0 e0       	ldi	r27, 0x00	; 0
    135c:	eb e5       	ldi	r30, 0x5B	; 91
    135e:	f0 e0       	ldi	r31, 0x00	; 0
    1360:	80 81       	ld	r24, Z
    1362:	80 64       	ori	r24, 0x40	; 64
    1364:	8c 93       	st	X, r24
    1366:	0f c0       	rjmp	.+30     	; 0x1386 <EXTI_voidEnableInt+0x62>
		break;
		case EXTI1:
			SET_BIT(GICR,INT1);
    1368:	ab e5       	ldi	r26, 0x5B	; 91
    136a:	b0 e0       	ldi	r27, 0x00	; 0
    136c:	eb e5       	ldi	r30, 0x5B	; 91
    136e:	f0 e0       	ldi	r31, 0x00	; 0
    1370:	80 81       	ld	r24, Z
    1372:	80 68       	ori	r24, 0x80	; 128
    1374:	8c 93       	st	X, r24
    1376:	07 c0       	rjmp	.+14     	; 0x1386 <EXTI_voidEnableInt+0x62>
		break;
		case EXTI2:
			SET_BIT(GICR,INT2);
    1378:	ab e5       	ldi	r26, 0x5B	; 91
    137a:	b0 e0       	ldi	r27, 0x00	; 0
    137c:	eb e5       	ldi	r30, 0x5B	; 91
    137e:	f0 e0       	ldi	r31, 0x00	; 0
    1380:	80 81       	ld	r24, Z
    1382:	80 62       	ori	r24, 0x20	; 32
    1384:	8c 93       	st	X, r24
		break;
	}
}
    1386:	0f 90       	pop	r0
    1388:	0f 90       	pop	r0
    138a:	0f 90       	pop	r0
    138c:	cf 91       	pop	r28
    138e:	df 91       	pop	r29
    1390:	08 95       	ret

00001392 <EXTI_voidDisableInt>:
void EXTI_voidDisableInt(u8 Copy_u8IntID)
{
    1392:	df 93       	push	r29
    1394:	cf 93       	push	r28
    1396:	00 d0       	rcall	.+0      	; 0x1398 <EXTI_voidDisableInt+0x6>
    1398:	0f 92       	push	r0
    139a:	cd b7       	in	r28, 0x3d	; 61
    139c:	de b7       	in	r29, 0x3e	; 62
    139e:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_u8IntID)
    13a0:	89 81       	ldd	r24, Y+1	; 0x01
    13a2:	28 2f       	mov	r18, r24
    13a4:	30 e0       	ldi	r19, 0x00	; 0
    13a6:	3b 83       	std	Y+3, r19	; 0x03
    13a8:	2a 83       	std	Y+2, r18	; 0x02
    13aa:	8a 81       	ldd	r24, Y+2	; 0x02
    13ac:	9b 81       	ldd	r25, Y+3	; 0x03
    13ae:	81 30       	cpi	r24, 0x01	; 1
    13b0:	91 05       	cpc	r25, r1
    13b2:	89 f0       	breq	.+34     	; 0x13d6 <EXTI_voidDisableInt+0x44>
    13b4:	2a 81       	ldd	r18, Y+2	; 0x02
    13b6:	3b 81       	ldd	r19, Y+3	; 0x03
    13b8:	22 30       	cpi	r18, 0x02	; 2
    13ba:	31 05       	cpc	r19, r1
    13bc:	a1 f0       	breq	.+40     	; 0x13e6 <EXTI_voidDisableInt+0x54>
    13be:	8a 81       	ldd	r24, Y+2	; 0x02
    13c0:	9b 81       	ldd	r25, Y+3	; 0x03
    13c2:	00 97       	sbiw	r24, 0x00	; 0
    13c4:	b9 f4       	brne	.+46     	; 0x13f4 <EXTI_voidDisableInt+0x62>
	{
		case EXTI0:
			CLR_BIT(GICR,INT0);
    13c6:	ab e5       	ldi	r26, 0x5B	; 91
    13c8:	b0 e0       	ldi	r27, 0x00	; 0
    13ca:	eb e5       	ldi	r30, 0x5B	; 91
    13cc:	f0 e0       	ldi	r31, 0x00	; 0
    13ce:	80 81       	ld	r24, Z
    13d0:	8f 7b       	andi	r24, 0xBF	; 191
    13d2:	8c 93       	st	X, r24
    13d4:	0f c0       	rjmp	.+30     	; 0x13f4 <EXTI_voidDisableInt+0x62>
		break;
		case EXTI1:
			CLR_BIT(GICR,INT1);
    13d6:	ab e5       	ldi	r26, 0x5B	; 91
    13d8:	b0 e0       	ldi	r27, 0x00	; 0
    13da:	eb e5       	ldi	r30, 0x5B	; 91
    13dc:	f0 e0       	ldi	r31, 0x00	; 0
    13de:	80 81       	ld	r24, Z
    13e0:	8f 77       	andi	r24, 0x7F	; 127
    13e2:	8c 93       	st	X, r24
    13e4:	07 c0       	rjmp	.+14     	; 0x13f4 <EXTI_voidDisableInt+0x62>
		break;
		case EXTI2:
			CLR_BIT(GICR,INT2);
    13e6:	ab e5       	ldi	r26, 0x5B	; 91
    13e8:	b0 e0       	ldi	r27, 0x00	; 0
    13ea:	eb e5       	ldi	r30, 0x5B	; 91
    13ec:	f0 e0       	ldi	r31, 0x00	; 0
    13ee:	80 81       	ld	r24, Z
    13f0:	8f 7d       	andi	r24, 0xDF	; 223
    13f2:	8c 93       	st	X, r24
		break;
	}	
}
    13f4:	0f 90       	pop	r0
    13f6:	0f 90       	pop	r0
    13f8:	0f 90       	pop	r0
    13fa:	cf 91       	pop	r28
    13fc:	df 91       	pop	r29
    13fe:	08 95       	ret

00001400 <EXTI_voidSetSignal>:
void EXTI_voidSetSignal(u8 Copy_u8IntID,u8 Copy_u8SignalID)
{
    1400:	df 93       	push	r29
    1402:	cf 93       	push	r28
    1404:	00 d0       	rcall	.+0      	; 0x1406 <EXTI_voidSetSignal+0x6>
    1406:	00 d0       	rcall	.+0      	; 0x1408 <EXTI_voidSetSignal+0x8>
    1408:	cd b7       	in	r28, 0x3d	; 61
    140a:	de b7       	in	r29, 0x3e	; 62
    140c:	89 83       	std	Y+1, r24	; 0x01
    140e:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_u8IntID)
    1410:	89 81       	ldd	r24, Y+1	; 0x01
    1412:	28 2f       	mov	r18, r24
    1414:	30 e0       	ldi	r19, 0x00	; 0
    1416:	3c 83       	std	Y+4, r19	; 0x04
    1418:	2b 83       	std	Y+3, r18	; 0x03
    141a:	8b 81       	ldd	r24, Y+3	; 0x03
    141c:	9c 81       	ldd	r25, Y+4	; 0x04
    141e:	81 30       	cpi	r24, 0x01	; 1
    1420:	91 05       	cpc	r25, r1
    1422:	a1 f0       	breq	.+40     	; 0x144c <EXTI_voidSetSignal+0x4c>
    1424:	2b 81       	ldd	r18, Y+3	; 0x03
    1426:	3c 81       	ldd	r19, Y+4	; 0x04
    1428:	22 30       	cpi	r18, 0x02	; 2
    142a:	31 05       	cpc	r19, r1
    142c:	01 f1       	breq	.+64     	; 0x146e <EXTI_voidSetSignal+0x6e>
    142e:	8b 81       	ldd	r24, Y+3	; 0x03
    1430:	9c 81       	ldd	r25, Y+4	; 0x04
    1432:	00 97       	sbiw	r24, 0x00	; 0
    1434:	89 f5       	brne	.+98     	; 0x1498 <EXTI_voidSetSignal+0x98>
	{
		case EXTI0:
			MCUCR =((MCUCR &0b11111100)|Copy_u8SignalID);
    1436:	a5 e5       	ldi	r26, 0x55	; 85
    1438:	b0 e0       	ldi	r27, 0x00	; 0
    143a:	e5 e5       	ldi	r30, 0x55	; 85
    143c:	f0 e0       	ldi	r31, 0x00	; 0
    143e:	80 81       	ld	r24, Z
    1440:	98 2f       	mov	r25, r24
    1442:	9c 7f       	andi	r25, 0xFC	; 252
    1444:	8a 81       	ldd	r24, Y+2	; 0x02
    1446:	89 2b       	or	r24, r25
    1448:	8c 93       	st	X, r24
    144a:	26 c0       	rjmp	.+76     	; 0x1498 <EXTI_voidSetSignal+0x98>
		break;
		case EXTI1:
			MCUCR =((MCUCR &0b11110011)|(Copy_u8SignalID<<2));
    144c:	a5 e5       	ldi	r26, 0x55	; 85
    144e:	b0 e0       	ldi	r27, 0x00	; 0
    1450:	e5 e5       	ldi	r30, 0x55	; 85
    1452:	f0 e0       	ldi	r31, 0x00	; 0
    1454:	80 81       	ld	r24, Z
    1456:	28 2f       	mov	r18, r24
    1458:	23 7f       	andi	r18, 0xF3	; 243
    145a:	8a 81       	ldd	r24, Y+2	; 0x02
    145c:	88 2f       	mov	r24, r24
    145e:	90 e0       	ldi	r25, 0x00	; 0
    1460:	88 0f       	add	r24, r24
    1462:	99 1f       	adc	r25, r25
    1464:	88 0f       	add	r24, r24
    1466:	99 1f       	adc	r25, r25
    1468:	82 2b       	or	r24, r18
    146a:	8c 93       	st	X, r24
    146c:	15 c0       	rjmp	.+42     	; 0x1498 <EXTI_voidSetSignal+0x98>
		break;
		case EXTI2:
			if(Copy_u8SignalID == FALLING_EDGE)
    146e:	8a 81       	ldd	r24, Y+2	; 0x02
    1470:	82 30       	cpi	r24, 0x02	; 2
    1472:	41 f4       	brne	.+16     	; 0x1484 <EXTI_voidSetSignal+0x84>
			{
				CLR_BIT(MCUCR,ISC2);
    1474:	a5 e5       	ldi	r26, 0x55	; 85
    1476:	b0 e0       	ldi	r27, 0x00	; 0
    1478:	e5 e5       	ldi	r30, 0x55	; 85
    147a:	f0 e0       	ldi	r31, 0x00	; 0
    147c:	80 81       	ld	r24, Z
    147e:	8f 7d       	andi	r24, 0xDF	; 223
    1480:	8c 93       	st	X, r24
    1482:	0a c0       	rjmp	.+20     	; 0x1498 <EXTI_voidSetSignal+0x98>
			}
			else if(Copy_u8SignalID == RISING_EDGE)
    1484:	8a 81       	ldd	r24, Y+2	; 0x02
    1486:	83 30       	cpi	r24, 0x03	; 3
    1488:	39 f4       	brne	.+14     	; 0x1498 <EXTI_voidSetSignal+0x98>
			{
				SET_BIT(MCUCR,ISC2);
    148a:	a5 e5       	ldi	r26, 0x55	; 85
    148c:	b0 e0       	ldi	r27, 0x00	; 0
    148e:	e5 e5       	ldi	r30, 0x55	; 85
    1490:	f0 e0       	ldi	r31, 0x00	; 0
    1492:	80 81       	ld	r24, Z
    1494:	80 62       	ori	r24, 0x20	; 32
    1496:	8c 93       	st	X, r24
			}
			else
			{}
		break;
	}	
}
    1498:	0f 90       	pop	r0
    149a:	0f 90       	pop	r0
    149c:	0f 90       	pop	r0
    149e:	0f 90       	pop	r0
    14a0:	cf 91       	pop	r28
    14a2:	df 91       	pop	r29
    14a4:	08 95       	ret

000014a6 <EXTI_voidSetCallBack>:
void EXTI_voidSetCallBack(u8 Copy_u8IntID, void(*PTR)(void))
{
    14a6:	df 93       	push	r29
    14a8:	cf 93       	push	r28
    14aa:	00 d0       	rcall	.+0      	; 0x14ac <EXTI_voidSetCallBack+0x6>
    14ac:	0f 92       	push	r0
    14ae:	cd b7       	in	r28, 0x3d	; 61
    14b0:	de b7       	in	r29, 0x3e	; 62
    14b2:	89 83       	std	Y+1, r24	; 0x01
    14b4:	7b 83       	std	Y+3, r23	; 0x03
    14b6:	6a 83       	std	Y+2, r22	; 0x02
	EXTI_GLOBALFUNC[Copy_u8IntID] = PTR;
    14b8:	89 81       	ldd	r24, Y+1	; 0x01
    14ba:	88 2f       	mov	r24, r24
    14bc:	90 e0       	ldi	r25, 0x00	; 0
    14be:	88 0f       	add	r24, r24
    14c0:	99 1f       	adc	r25, r25
    14c2:	fc 01       	movw	r30, r24
    14c4:	e2 58       	subi	r30, 0x82	; 130
    14c6:	fe 4f       	sbci	r31, 0xFE	; 254
    14c8:	8a 81       	ldd	r24, Y+2	; 0x02
    14ca:	9b 81       	ldd	r25, Y+3	; 0x03
    14cc:	91 83       	std	Z+1, r25	; 0x01
    14ce:	80 83       	st	Z, r24
}
    14d0:	0f 90       	pop	r0
    14d2:	0f 90       	pop	r0
    14d4:	0f 90       	pop	r0
    14d6:	cf 91       	pop	r28
    14d8:	df 91       	pop	r29
    14da:	08 95       	ret

000014dc <__vector_1>:
void __vector_1 (void) {
    14dc:	1f 92       	push	r1
    14de:	0f 92       	push	r0
    14e0:	0f b6       	in	r0, 0x3f	; 63
    14e2:	0f 92       	push	r0
    14e4:	11 24       	eor	r1, r1
    14e6:	2f 93       	push	r18
    14e8:	3f 93       	push	r19
    14ea:	4f 93       	push	r20
    14ec:	5f 93       	push	r21
    14ee:	6f 93       	push	r22
    14f0:	7f 93       	push	r23
    14f2:	8f 93       	push	r24
    14f4:	9f 93       	push	r25
    14f6:	af 93       	push	r26
    14f8:	bf 93       	push	r27
    14fa:	ef 93       	push	r30
    14fc:	ff 93       	push	r31
    14fe:	df 93       	push	r29
    1500:	cf 93       	push	r28
    1502:	cd b7       	in	r28, 0x3d	; 61
    1504:	de b7       	in	r29, 0x3e	; 62
	EXTI_GLOBALFUNC[0]();
    1506:	e0 91 7e 01 	lds	r30, 0x017E
    150a:	f0 91 7f 01 	lds	r31, 0x017F
    150e:	09 95       	icall
}
    1510:	cf 91       	pop	r28
    1512:	df 91       	pop	r29
    1514:	ff 91       	pop	r31
    1516:	ef 91       	pop	r30
    1518:	bf 91       	pop	r27
    151a:	af 91       	pop	r26
    151c:	9f 91       	pop	r25
    151e:	8f 91       	pop	r24
    1520:	7f 91       	pop	r23
    1522:	6f 91       	pop	r22
    1524:	5f 91       	pop	r21
    1526:	4f 91       	pop	r20
    1528:	3f 91       	pop	r19
    152a:	2f 91       	pop	r18
    152c:	0f 90       	pop	r0
    152e:	0f be       	out	0x3f, r0	; 63
    1530:	0f 90       	pop	r0
    1532:	1f 90       	pop	r1
    1534:	18 95       	reti

00001536 <__vector_2>:

void __vector_2 (void) {
    1536:	1f 92       	push	r1
    1538:	0f 92       	push	r0
    153a:	0f b6       	in	r0, 0x3f	; 63
    153c:	0f 92       	push	r0
    153e:	11 24       	eor	r1, r1
    1540:	2f 93       	push	r18
    1542:	3f 93       	push	r19
    1544:	4f 93       	push	r20
    1546:	5f 93       	push	r21
    1548:	6f 93       	push	r22
    154a:	7f 93       	push	r23
    154c:	8f 93       	push	r24
    154e:	9f 93       	push	r25
    1550:	af 93       	push	r26
    1552:	bf 93       	push	r27
    1554:	ef 93       	push	r30
    1556:	ff 93       	push	r31
    1558:	df 93       	push	r29
    155a:	cf 93       	push	r28
    155c:	cd b7       	in	r28, 0x3d	; 61
    155e:	de b7       	in	r29, 0x3e	; 62
	EXTI_GLOBALFUNC[1]();
    1560:	e0 91 80 01 	lds	r30, 0x0180
    1564:	f0 91 81 01 	lds	r31, 0x0181
    1568:	09 95       	icall
}
    156a:	cf 91       	pop	r28
    156c:	df 91       	pop	r29
    156e:	ff 91       	pop	r31
    1570:	ef 91       	pop	r30
    1572:	bf 91       	pop	r27
    1574:	af 91       	pop	r26
    1576:	9f 91       	pop	r25
    1578:	8f 91       	pop	r24
    157a:	7f 91       	pop	r23
    157c:	6f 91       	pop	r22
    157e:	5f 91       	pop	r21
    1580:	4f 91       	pop	r20
    1582:	3f 91       	pop	r19
    1584:	2f 91       	pop	r18
    1586:	0f 90       	pop	r0
    1588:	0f be       	out	0x3f, r0	; 63
    158a:	0f 90       	pop	r0
    158c:	1f 90       	pop	r1
    158e:	18 95       	reti

00001590 <__vector_3>:

void __vector_3 (void) {
    1590:	1f 92       	push	r1
    1592:	0f 92       	push	r0
    1594:	0f b6       	in	r0, 0x3f	; 63
    1596:	0f 92       	push	r0
    1598:	11 24       	eor	r1, r1
    159a:	2f 93       	push	r18
    159c:	3f 93       	push	r19
    159e:	4f 93       	push	r20
    15a0:	5f 93       	push	r21
    15a2:	6f 93       	push	r22
    15a4:	7f 93       	push	r23
    15a6:	8f 93       	push	r24
    15a8:	9f 93       	push	r25
    15aa:	af 93       	push	r26
    15ac:	bf 93       	push	r27
    15ae:	ef 93       	push	r30
    15b0:	ff 93       	push	r31
    15b2:	df 93       	push	r29
    15b4:	cf 93       	push	r28
    15b6:	cd b7       	in	r28, 0x3d	; 61
    15b8:	de b7       	in	r29, 0x3e	; 62
	EXTI_GLOBALFUNC[2]();
    15ba:	e0 91 82 01 	lds	r30, 0x0182
    15be:	f0 91 83 01 	lds	r31, 0x0183
    15c2:	09 95       	icall
}
    15c4:	cf 91       	pop	r28
    15c6:	df 91       	pop	r29
    15c8:	ff 91       	pop	r31
    15ca:	ef 91       	pop	r30
    15cc:	bf 91       	pop	r27
    15ce:	af 91       	pop	r26
    15d0:	9f 91       	pop	r25
    15d2:	8f 91       	pop	r24
    15d4:	7f 91       	pop	r23
    15d6:	6f 91       	pop	r22
    15d8:	5f 91       	pop	r21
    15da:	4f 91       	pop	r20
    15dc:	3f 91       	pop	r19
    15de:	2f 91       	pop	r18
    15e0:	0f 90       	pop	r0
    15e2:	0f be       	out	0x3f, r0	; 63
    15e4:	0f 90       	pop	r0
    15e6:	1f 90       	pop	r1
    15e8:	18 95       	reti

000015ea <DIO_enum_WriteChannel>:
#include "../../../inc/MCAL/DIO/DIO_cfg.h"
#include "../../../inc/MCAL/DIO/DIO_int.h"
#include "../../../inc/MCAL/DIO/DIO_prv.h"

DIO_enumErrStatus DIO_enum_WriteChannel(u8 Copy_u8ChannelId, u8 Copy_u8Level)
{
    15ea:	df 93       	push	r29
    15ec:	cf 93       	push	r28
    15ee:	cd b7       	in	r28, 0x3d	; 61
    15f0:	de b7       	in	r29, 0x3e	; 62
    15f2:	27 97       	sbiw	r28, 0x07	; 7
    15f4:	0f b6       	in	r0, 0x3f	; 63
    15f6:	f8 94       	cli
    15f8:	de bf       	out	0x3e, r29	; 62
    15fa:	0f be       	out	0x3f, r0	; 63
    15fc:	cd bf       	out	0x3d, r28	; 61
    15fe:	8c 83       	std	Y+4, r24	; 0x04
    1600:	6d 83       	std	Y+5, r22	; 0x05
	u8 Local_u8PINID = Copy_u8ChannelId%8;
    1602:	8c 81       	ldd	r24, Y+4	; 0x04
    1604:	87 70       	andi	r24, 0x07	; 7
    1606:	8b 83       	std	Y+3, r24	; 0x03
	u8 Local_u8PORTID = Copy_u8ChannelId/8;
    1608:	8c 81       	ldd	r24, Y+4	; 0x04
    160a:	86 95       	lsr	r24
    160c:	86 95       	lsr	r24
    160e:	86 95       	lsr	r24
    1610:	8a 83       	std	Y+2, r24	; 0x02
	DIO_enumErrStatus Local_enumErrStatus = DIO_enumOK;
    1612:	19 82       	std	Y+1, r1	; 0x01
	switch(Local_u8PORTID)
    1614:	8a 81       	ldd	r24, Y+2	; 0x02
    1616:	28 2f       	mov	r18, r24
    1618:	30 e0       	ldi	r19, 0x00	; 0
    161a:	3f 83       	std	Y+7, r19	; 0x07
    161c:	2e 83       	std	Y+6, r18	; 0x06
    161e:	8e 81       	ldd	r24, Y+6	; 0x06
    1620:	9f 81       	ldd	r25, Y+7	; 0x07
    1622:	81 30       	cpi	r24, 0x01	; 1
    1624:	91 05       	cpc	r25, r1
    1626:	09 f4       	brne	.+2      	; 0x162a <DIO_enum_WriteChannel+0x40>
    1628:	49 c0       	rjmp	.+146    	; 0x16bc <DIO_enum_WriteChannel+0xd2>
    162a:	2e 81       	ldd	r18, Y+6	; 0x06
    162c:	3f 81       	ldd	r19, Y+7	; 0x07
    162e:	22 30       	cpi	r18, 0x02	; 2
    1630:	31 05       	cpc	r19, r1
    1632:	2c f4       	brge	.+10     	; 0x163e <DIO_enum_WriteChannel+0x54>
    1634:	8e 81       	ldd	r24, Y+6	; 0x06
    1636:	9f 81       	ldd	r25, Y+7	; 0x07
    1638:	00 97       	sbiw	r24, 0x00	; 0
    163a:	71 f0       	breq	.+28     	; 0x1658 <DIO_enum_WriteChannel+0x6e>
    163c:	d5 c0       	rjmp	.+426    	; 0x17e8 <DIO_enum_WriteChannel+0x1fe>
    163e:	2e 81       	ldd	r18, Y+6	; 0x06
    1640:	3f 81       	ldd	r19, Y+7	; 0x07
    1642:	22 30       	cpi	r18, 0x02	; 2
    1644:	31 05       	cpc	r19, r1
    1646:	09 f4       	brne	.+2      	; 0x164a <DIO_enum_WriteChannel+0x60>
    1648:	6b c0       	rjmp	.+214    	; 0x1720 <DIO_enum_WriteChannel+0x136>
    164a:	8e 81       	ldd	r24, Y+6	; 0x06
    164c:	9f 81       	ldd	r25, Y+7	; 0x07
    164e:	83 30       	cpi	r24, 0x03	; 3
    1650:	91 05       	cpc	r25, r1
    1652:	09 f4       	brne	.+2      	; 0x1656 <DIO_enum_WriteChannel+0x6c>
    1654:	97 c0       	rjmp	.+302    	; 0x1784 <DIO_enum_WriteChannel+0x19a>
    1656:	c8 c0       	rjmp	.+400    	; 0x17e8 <DIO_enum_WriteChannel+0x1fe>
	{
		case DIO_u8PORTA:
			if(Copy_u8Level == DIO_u8High)
    1658:	8d 81       	ldd	r24, Y+5	; 0x05
    165a:	81 30       	cpi	r24, 0x01	; 1
    165c:	a1 f4       	brne	.+40     	; 0x1686 <DIO_enum_WriteChannel+0x9c>
			{
				SET_BIT(PORTA,Local_u8PINID);
    165e:	ab e3       	ldi	r26, 0x3B	; 59
    1660:	b0 e0       	ldi	r27, 0x00	; 0
    1662:	eb e3       	ldi	r30, 0x3B	; 59
    1664:	f0 e0       	ldi	r31, 0x00	; 0
    1666:	80 81       	ld	r24, Z
    1668:	48 2f       	mov	r20, r24
    166a:	8b 81       	ldd	r24, Y+3	; 0x03
    166c:	28 2f       	mov	r18, r24
    166e:	30 e0       	ldi	r19, 0x00	; 0
    1670:	81 e0       	ldi	r24, 0x01	; 1
    1672:	90 e0       	ldi	r25, 0x00	; 0
    1674:	02 2e       	mov	r0, r18
    1676:	02 c0       	rjmp	.+4      	; 0x167c <DIO_enum_WriteChannel+0x92>
    1678:	88 0f       	add	r24, r24
    167a:	99 1f       	adc	r25, r25
    167c:	0a 94       	dec	r0
    167e:	e2 f7       	brpl	.-8      	; 0x1678 <DIO_enum_WriteChannel+0x8e>
    1680:	84 2b       	or	r24, r20
    1682:	8c 93       	st	X, r24
    1684:	b3 c0       	rjmp	.+358    	; 0x17ec <DIO_enum_WriteChannel+0x202>
			}
			else if(Copy_u8Level == DIO_u8LOW)
    1686:	8d 81       	ldd	r24, Y+5	; 0x05
    1688:	88 23       	and	r24, r24
    168a:	a9 f4       	brne	.+42     	; 0x16b6 <DIO_enum_WriteChannel+0xcc>
			{
				CLR_BIT(PORTA,Local_u8PINID);
    168c:	ab e3       	ldi	r26, 0x3B	; 59
    168e:	b0 e0       	ldi	r27, 0x00	; 0
    1690:	eb e3       	ldi	r30, 0x3B	; 59
    1692:	f0 e0       	ldi	r31, 0x00	; 0
    1694:	80 81       	ld	r24, Z
    1696:	48 2f       	mov	r20, r24
    1698:	8b 81       	ldd	r24, Y+3	; 0x03
    169a:	28 2f       	mov	r18, r24
    169c:	30 e0       	ldi	r19, 0x00	; 0
    169e:	81 e0       	ldi	r24, 0x01	; 1
    16a0:	90 e0       	ldi	r25, 0x00	; 0
    16a2:	02 2e       	mov	r0, r18
    16a4:	02 c0       	rjmp	.+4      	; 0x16aa <DIO_enum_WriteChannel+0xc0>
    16a6:	88 0f       	add	r24, r24
    16a8:	99 1f       	adc	r25, r25
    16aa:	0a 94       	dec	r0
    16ac:	e2 f7       	brpl	.-8      	; 0x16a6 <DIO_enum_WriteChannel+0xbc>
    16ae:	80 95       	com	r24
    16b0:	84 23       	and	r24, r20
    16b2:	8c 93       	st	X, r24
    16b4:	9b c0       	rjmp	.+310    	; 0x17ec <DIO_enum_WriteChannel+0x202>
			}
			else
			{
				Local_enumErrStatus = DIO_enumLevelErr;
    16b6:	82 e0       	ldi	r24, 0x02	; 2
    16b8:	89 83       	std	Y+1, r24	; 0x01
    16ba:	98 c0       	rjmp	.+304    	; 0x17ec <DIO_enum_WriteChannel+0x202>
			}
			break;
		case DIO_u8PORTB:
			if(Copy_u8Level == DIO_u8High)
    16bc:	8d 81       	ldd	r24, Y+5	; 0x05
    16be:	81 30       	cpi	r24, 0x01	; 1
    16c0:	a1 f4       	brne	.+40     	; 0x16ea <DIO_enum_WriteChannel+0x100>
			{
				SET_BIT(PORTB,Local_u8PINID);
    16c2:	a8 e3       	ldi	r26, 0x38	; 56
    16c4:	b0 e0       	ldi	r27, 0x00	; 0
    16c6:	e8 e3       	ldi	r30, 0x38	; 56
    16c8:	f0 e0       	ldi	r31, 0x00	; 0
    16ca:	80 81       	ld	r24, Z
    16cc:	48 2f       	mov	r20, r24
    16ce:	8b 81       	ldd	r24, Y+3	; 0x03
    16d0:	28 2f       	mov	r18, r24
    16d2:	30 e0       	ldi	r19, 0x00	; 0
    16d4:	81 e0       	ldi	r24, 0x01	; 1
    16d6:	90 e0       	ldi	r25, 0x00	; 0
    16d8:	02 2e       	mov	r0, r18
    16da:	02 c0       	rjmp	.+4      	; 0x16e0 <DIO_enum_WriteChannel+0xf6>
    16dc:	88 0f       	add	r24, r24
    16de:	99 1f       	adc	r25, r25
    16e0:	0a 94       	dec	r0
    16e2:	e2 f7       	brpl	.-8      	; 0x16dc <DIO_enum_WriteChannel+0xf2>
    16e4:	84 2b       	or	r24, r20
    16e6:	8c 93       	st	X, r24
    16e8:	81 c0       	rjmp	.+258    	; 0x17ec <DIO_enum_WriteChannel+0x202>
			}
			else if(Copy_u8Level == DIO_u8LOW)
    16ea:	8d 81       	ldd	r24, Y+5	; 0x05
    16ec:	88 23       	and	r24, r24
    16ee:	a9 f4       	brne	.+42     	; 0x171a <DIO_enum_WriteChannel+0x130>
			{
				CLR_BIT(PORTB,Local_u8PINID);
    16f0:	a8 e3       	ldi	r26, 0x38	; 56
    16f2:	b0 e0       	ldi	r27, 0x00	; 0
    16f4:	e8 e3       	ldi	r30, 0x38	; 56
    16f6:	f0 e0       	ldi	r31, 0x00	; 0
    16f8:	80 81       	ld	r24, Z
    16fa:	48 2f       	mov	r20, r24
    16fc:	8b 81       	ldd	r24, Y+3	; 0x03
    16fe:	28 2f       	mov	r18, r24
    1700:	30 e0       	ldi	r19, 0x00	; 0
    1702:	81 e0       	ldi	r24, 0x01	; 1
    1704:	90 e0       	ldi	r25, 0x00	; 0
    1706:	02 2e       	mov	r0, r18
    1708:	02 c0       	rjmp	.+4      	; 0x170e <DIO_enum_WriteChannel+0x124>
    170a:	88 0f       	add	r24, r24
    170c:	99 1f       	adc	r25, r25
    170e:	0a 94       	dec	r0
    1710:	e2 f7       	brpl	.-8      	; 0x170a <DIO_enum_WriteChannel+0x120>
    1712:	80 95       	com	r24
    1714:	84 23       	and	r24, r20
    1716:	8c 93       	st	X, r24
    1718:	69 c0       	rjmp	.+210    	; 0x17ec <DIO_enum_WriteChannel+0x202>
			}
			else
			{
				Local_enumErrStatus = DIO_enumLevelErr;
    171a:	82 e0       	ldi	r24, 0x02	; 2
    171c:	89 83       	std	Y+1, r24	; 0x01
    171e:	66 c0       	rjmp	.+204    	; 0x17ec <DIO_enum_WriteChannel+0x202>
			}
			break;
		case DIO_u8PORTC:
			if(Copy_u8Level == DIO_u8High)
    1720:	8d 81       	ldd	r24, Y+5	; 0x05
    1722:	81 30       	cpi	r24, 0x01	; 1
    1724:	a1 f4       	brne	.+40     	; 0x174e <DIO_enum_WriteChannel+0x164>
			{
				SET_BIT(PORTC,Local_u8PINID);
    1726:	a5 e3       	ldi	r26, 0x35	; 53
    1728:	b0 e0       	ldi	r27, 0x00	; 0
    172a:	e5 e3       	ldi	r30, 0x35	; 53
    172c:	f0 e0       	ldi	r31, 0x00	; 0
    172e:	80 81       	ld	r24, Z
    1730:	48 2f       	mov	r20, r24
    1732:	8b 81       	ldd	r24, Y+3	; 0x03
    1734:	28 2f       	mov	r18, r24
    1736:	30 e0       	ldi	r19, 0x00	; 0
    1738:	81 e0       	ldi	r24, 0x01	; 1
    173a:	90 e0       	ldi	r25, 0x00	; 0
    173c:	02 2e       	mov	r0, r18
    173e:	02 c0       	rjmp	.+4      	; 0x1744 <DIO_enum_WriteChannel+0x15a>
    1740:	88 0f       	add	r24, r24
    1742:	99 1f       	adc	r25, r25
    1744:	0a 94       	dec	r0
    1746:	e2 f7       	brpl	.-8      	; 0x1740 <DIO_enum_WriteChannel+0x156>
    1748:	84 2b       	or	r24, r20
    174a:	8c 93       	st	X, r24
    174c:	4f c0       	rjmp	.+158    	; 0x17ec <DIO_enum_WriteChannel+0x202>
			}
			else if(Copy_u8Level == DIO_u8LOW)
    174e:	8d 81       	ldd	r24, Y+5	; 0x05
    1750:	88 23       	and	r24, r24
    1752:	a9 f4       	brne	.+42     	; 0x177e <DIO_enum_WriteChannel+0x194>
			{
				CLR_BIT(PORTC,Local_u8PINID);
    1754:	a5 e3       	ldi	r26, 0x35	; 53
    1756:	b0 e0       	ldi	r27, 0x00	; 0
    1758:	e5 e3       	ldi	r30, 0x35	; 53
    175a:	f0 e0       	ldi	r31, 0x00	; 0
    175c:	80 81       	ld	r24, Z
    175e:	48 2f       	mov	r20, r24
    1760:	8b 81       	ldd	r24, Y+3	; 0x03
    1762:	28 2f       	mov	r18, r24
    1764:	30 e0       	ldi	r19, 0x00	; 0
    1766:	81 e0       	ldi	r24, 0x01	; 1
    1768:	90 e0       	ldi	r25, 0x00	; 0
    176a:	02 2e       	mov	r0, r18
    176c:	02 c0       	rjmp	.+4      	; 0x1772 <DIO_enum_WriteChannel+0x188>
    176e:	88 0f       	add	r24, r24
    1770:	99 1f       	adc	r25, r25
    1772:	0a 94       	dec	r0
    1774:	e2 f7       	brpl	.-8      	; 0x176e <DIO_enum_WriteChannel+0x184>
    1776:	80 95       	com	r24
    1778:	84 23       	and	r24, r20
    177a:	8c 93       	st	X, r24
    177c:	37 c0       	rjmp	.+110    	; 0x17ec <DIO_enum_WriteChannel+0x202>
			}
			else
			{
				Local_enumErrStatus = DIO_enumLevelErr;
    177e:	82 e0       	ldi	r24, 0x02	; 2
    1780:	89 83       	std	Y+1, r24	; 0x01
    1782:	34 c0       	rjmp	.+104    	; 0x17ec <DIO_enum_WriteChannel+0x202>
			}
			break;
		case DIO_u8PORTD:
			if(Copy_u8Level == DIO_u8High)
    1784:	8d 81       	ldd	r24, Y+5	; 0x05
    1786:	81 30       	cpi	r24, 0x01	; 1
    1788:	a1 f4       	brne	.+40     	; 0x17b2 <DIO_enum_WriteChannel+0x1c8>
			{
				SET_BIT(PORTD,Local_u8PINID);
    178a:	a2 e3       	ldi	r26, 0x32	; 50
    178c:	b0 e0       	ldi	r27, 0x00	; 0
    178e:	e2 e3       	ldi	r30, 0x32	; 50
    1790:	f0 e0       	ldi	r31, 0x00	; 0
    1792:	80 81       	ld	r24, Z
    1794:	48 2f       	mov	r20, r24
    1796:	8b 81       	ldd	r24, Y+3	; 0x03
    1798:	28 2f       	mov	r18, r24
    179a:	30 e0       	ldi	r19, 0x00	; 0
    179c:	81 e0       	ldi	r24, 0x01	; 1
    179e:	90 e0       	ldi	r25, 0x00	; 0
    17a0:	02 2e       	mov	r0, r18
    17a2:	02 c0       	rjmp	.+4      	; 0x17a8 <DIO_enum_WriteChannel+0x1be>
    17a4:	88 0f       	add	r24, r24
    17a6:	99 1f       	adc	r25, r25
    17a8:	0a 94       	dec	r0
    17aa:	e2 f7       	brpl	.-8      	; 0x17a4 <DIO_enum_WriteChannel+0x1ba>
    17ac:	84 2b       	or	r24, r20
    17ae:	8c 93       	st	X, r24
    17b0:	1d c0       	rjmp	.+58     	; 0x17ec <DIO_enum_WriteChannel+0x202>
			}
			else if(Copy_u8Level == DIO_u8LOW)
    17b2:	8d 81       	ldd	r24, Y+5	; 0x05
    17b4:	88 23       	and	r24, r24
    17b6:	a9 f4       	brne	.+42     	; 0x17e2 <DIO_enum_WriteChannel+0x1f8>
			{
				CLR_BIT(PORTD,Local_u8PINID);
    17b8:	a2 e3       	ldi	r26, 0x32	; 50
    17ba:	b0 e0       	ldi	r27, 0x00	; 0
    17bc:	e2 e3       	ldi	r30, 0x32	; 50
    17be:	f0 e0       	ldi	r31, 0x00	; 0
    17c0:	80 81       	ld	r24, Z
    17c2:	48 2f       	mov	r20, r24
    17c4:	8b 81       	ldd	r24, Y+3	; 0x03
    17c6:	28 2f       	mov	r18, r24
    17c8:	30 e0       	ldi	r19, 0x00	; 0
    17ca:	81 e0       	ldi	r24, 0x01	; 1
    17cc:	90 e0       	ldi	r25, 0x00	; 0
    17ce:	02 2e       	mov	r0, r18
    17d0:	02 c0       	rjmp	.+4      	; 0x17d6 <DIO_enum_WriteChannel+0x1ec>
    17d2:	88 0f       	add	r24, r24
    17d4:	99 1f       	adc	r25, r25
    17d6:	0a 94       	dec	r0
    17d8:	e2 f7       	brpl	.-8      	; 0x17d2 <DIO_enum_WriteChannel+0x1e8>
    17da:	80 95       	com	r24
    17dc:	84 23       	and	r24, r20
    17de:	8c 93       	st	X, r24
    17e0:	05 c0       	rjmp	.+10     	; 0x17ec <DIO_enum_WriteChannel+0x202>
			}
			else
			{
				Local_enumErrStatus = DIO_enumLevelErr;
    17e2:	82 e0       	ldi	r24, 0x02	; 2
    17e4:	89 83       	std	Y+1, r24	; 0x01
    17e6:	02 c0       	rjmp	.+4      	; 0x17ec <DIO_enum_WriteChannel+0x202>
			}
			break;
		default :
			Local_enumErrStatus = DIO_enumChannelErr;
    17e8:	81 e0       	ldi	r24, 0x01	; 1
    17ea:	89 83       	std	Y+1, r24	; 0x01
			break;
	}
	return Local_enumErrStatus;
    17ec:	89 81       	ldd	r24, Y+1	; 0x01
}
    17ee:	27 96       	adiw	r28, 0x07	; 7
    17f0:	0f b6       	in	r0, 0x3f	; 63
    17f2:	f8 94       	cli
    17f4:	de bf       	out	0x3e, r29	; 62
    17f6:	0f be       	out	0x3f, r0	; 63
    17f8:	cd bf       	out	0x3d, r28	; 61
    17fa:	cf 91       	pop	r28
    17fc:	df 91       	pop	r29
    17fe:	08 95       	ret

00001800 <DIO_enum_ReadChannel>:

DIO_enumErrStatus DIO_enum_ReadChannel (u8 Copy_u8ChannelId, pu8 Add_pu8channelLevel)
{
    1800:	df 93       	push	r29
    1802:	cf 93       	push	r28
    1804:	cd b7       	in	r28, 0x3d	; 61
    1806:	de b7       	in	r29, 0x3e	; 62
    1808:	28 97       	sbiw	r28, 0x08	; 8
    180a:	0f b6       	in	r0, 0x3f	; 63
    180c:	f8 94       	cli
    180e:	de bf       	out	0x3e, r29	; 62
    1810:	0f be       	out	0x3f, r0	; 63
    1812:	cd bf       	out	0x3d, r28	; 61
    1814:	8c 83       	std	Y+4, r24	; 0x04
    1816:	7e 83       	std	Y+6, r23	; 0x06
    1818:	6d 83       	std	Y+5, r22	; 0x05
	u8 Local_u8PINID = Copy_u8ChannelId%8;
    181a:	8c 81       	ldd	r24, Y+4	; 0x04
    181c:	87 70       	andi	r24, 0x07	; 7
    181e:	8b 83       	std	Y+3, r24	; 0x03
	u8 Local_u8PORTID = Copy_u8ChannelId/8;
    1820:	8c 81       	ldd	r24, Y+4	; 0x04
    1822:	86 95       	lsr	r24
    1824:	86 95       	lsr	r24
    1826:	86 95       	lsr	r24
    1828:	8a 83       	std	Y+2, r24	; 0x02
	DIO_enumErrStatus Local_enumErrStatus = DIO_enumOK;
    182a:	19 82       	std	Y+1, r1	; 0x01
	if(Add_pu8channelLevel != NULL)
    182c:	8d 81       	ldd	r24, Y+5	; 0x05
    182e:	9e 81       	ldd	r25, Y+6	; 0x06
    1830:	00 97       	sbiw	r24, 0x00	; 0
    1832:	09 f4       	brne	.+2      	; 0x1836 <DIO_enum_ReadChannel+0x36>
    1834:	74 c0       	rjmp	.+232    	; 0x191e <DIO_enum_ReadChannel+0x11e>
	{
		switch(Local_u8PORTID)
    1836:	8a 81       	ldd	r24, Y+2	; 0x02
    1838:	28 2f       	mov	r18, r24
    183a:	30 e0       	ldi	r19, 0x00	; 0
    183c:	38 87       	std	Y+8, r19	; 0x08
    183e:	2f 83       	std	Y+7, r18	; 0x07
    1840:	4f 81       	ldd	r20, Y+7	; 0x07
    1842:	58 85       	ldd	r21, Y+8	; 0x08
    1844:	41 30       	cpi	r20, 0x01	; 1
    1846:	51 05       	cpc	r21, r1
    1848:	59 f1       	breq	.+86     	; 0x18a0 <DIO_enum_ReadChannel+0xa0>
    184a:	8f 81       	ldd	r24, Y+7	; 0x07
    184c:	98 85       	ldd	r25, Y+8	; 0x08
    184e:	82 30       	cpi	r24, 0x02	; 2
    1850:	91 05       	cpc	r25, r1
    1852:	34 f4       	brge	.+12     	; 0x1860 <DIO_enum_ReadChannel+0x60>
    1854:	2f 81       	ldd	r18, Y+7	; 0x07
    1856:	38 85       	ldd	r19, Y+8	; 0x08
    1858:	21 15       	cp	r18, r1
    185a:	31 05       	cpc	r19, r1
    185c:	69 f0       	breq	.+26     	; 0x1878 <DIO_enum_ReadChannel+0x78>
    185e:	5c c0       	rjmp	.+184    	; 0x1918 <DIO_enum_ReadChannel+0x118>
    1860:	4f 81       	ldd	r20, Y+7	; 0x07
    1862:	58 85       	ldd	r21, Y+8	; 0x08
    1864:	42 30       	cpi	r20, 0x02	; 2
    1866:	51 05       	cpc	r21, r1
    1868:	79 f1       	breq	.+94     	; 0x18c8 <DIO_enum_ReadChannel+0xc8>
    186a:	8f 81       	ldd	r24, Y+7	; 0x07
    186c:	98 85       	ldd	r25, Y+8	; 0x08
    186e:	83 30       	cpi	r24, 0x03	; 3
    1870:	91 05       	cpc	r25, r1
    1872:	09 f4       	brne	.+2      	; 0x1876 <DIO_enum_ReadChannel+0x76>
    1874:	3d c0       	rjmp	.+122    	; 0x18f0 <DIO_enum_ReadChannel+0xf0>
    1876:	50 c0       	rjmp	.+160    	; 0x1918 <DIO_enum_ReadChannel+0x118>
		{
			case DIO_u8PORTA:
					*Add_pu8channelLevel = GET_BIT(PINA,Local_u8PINID);
    1878:	e9 e3       	ldi	r30, 0x39	; 57
    187a:	f0 e0       	ldi	r31, 0x00	; 0
    187c:	80 81       	ld	r24, Z
    187e:	28 2f       	mov	r18, r24
    1880:	30 e0       	ldi	r19, 0x00	; 0
    1882:	8b 81       	ldd	r24, Y+3	; 0x03
    1884:	88 2f       	mov	r24, r24
    1886:	90 e0       	ldi	r25, 0x00	; 0
    1888:	a9 01       	movw	r20, r18
    188a:	02 c0       	rjmp	.+4      	; 0x1890 <DIO_enum_ReadChannel+0x90>
    188c:	55 95       	asr	r21
    188e:	47 95       	ror	r20
    1890:	8a 95       	dec	r24
    1892:	e2 f7       	brpl	.-8      	; 0x188c <DIO_enum_ReadChannel+0x8c>
    1894:	ca 01       	movw	r24, r20
    1896:	81 70       	andi	r24, 0x01	; 1
    1898:	ed 81       	ldd	r30, Y+5	; 0x05
    189a:	fe 81       	ldd	r31, Y+6	; 0x06
    189c:	80 83       	st	Z, r24
    189e:	41 c0       	rjmp	.+130    	; 0x1922 <DIO_enum_ReadChannel+0x122>
				break;
			case DIO_u8PORTB:
					*Add_pu8channelLevel = GET_BIT(PINB,Local_u8PINID);
    18a0:	e6 e3       	ldi	r30, 0x36	; 54
    18a2:	f0 e0       	ldi	r31, 0x00	; 0
    18a4:	80 81       	ld	r24, Z
    18a6:	28 2f       	mov	r18, r24
    18a8:	30 e0       	ldi	r19, 0x00	; 0
    18aa:	8b 81       	ldd	r24, Y+3	; 0x03
    18ac:	88 2f       	mov	r24, r24
    18ae:	90 e0       	ldi	r25, 0x00	; 0
    18b0:	a9 01       	movw	r20, r18
    18b2:	02 c0       	rjmp	.+4      	; 0x18b8 <DIO_enum_ReadChannel+0xb8>
    18b4:	55 95       	asr	r21
    18b6:	47 95       	ror	r20
    18b8:	8a 95       	dec	r24
    18ba:	e2 f7       	brpl	.-8      	; 0x18b4 <DIO_enum_ReadChannel+0xb4>
    18bc:	ca 01       	movw	r24, r20
    18be:	81 70       	andi	r24, 0x01	; 1
    18c0:	ed 81       	ldd	r30, Y+5	; 0x05
    18c2:	fe 81       	ldd	r31, Y+6	; 0x06
    18c4:	80 83       	st	Z, r24
    18c6:	2d c0       	rjmp	.+90     	; 0x1922 <DIO_enum_ReadChannel+0x122>
				break;
			case DIO_u8PORTC:
					*Add_pu8channelLevel = GET_BIT(PINC,Local_u8PINID);
    18c8:	e3 e3       	ldi	r30, 0x33	; 51
    18ca:	f0 e0       	ldi	r31, 0x00	; 0
    18cc:	80 81       	ld	r24, Z
    18ce:	28 2f       	mov	r18, r24
    18d0:	30 e0       	ldi	r19, 0x00	; 0
    18d2:	8b 81       	ldd	r24, Y+3	; 0x03
    18d4:	88 2f       	mov	r24, r24
    18d6:	90 e0       	ldi	r25, 0x00	; 0
    18d8:	a9 01       	movw	r20, r18
    18da:	02 c0       	rjmp	.+4      	; 0x18e0 <DIO_enum_ReadChannel+0xe0>
    18dc:	55 95       	asr	r21
    18de:	47 95       	ror	r20
    18e0:	8a 95       	dec	r24
    18e2:	e2 f7       	brpl	.-8      	; 0x18dc <DIO_enum_ReadChannel+0xdc>
    18e4:	ca 01       	movw	r24, r20
    18e6:	81 70       	andi	r24, 0x01	; 1
    18e8:	ed 81       	ldd	r30, Y+5	; 0x05
    18ea:	fe 81       	ldd	r31, Y+6	; 0x06
    18ec:	80 83       	st	Z, r24
    18ee:	19 c0       	rjmp	.+50     	; 0x1922 <DIO_enum_ReadChannel+0x122>
				break;
			case DIO_u8PORTD:
					*Add_pu8channelLevel = GET_BIT(PIND,Local_u8PINID);
    18f0:	e0 e3       	ldi	r30, 0x30	; 48
    18f2:	f0 e0       	ldi	r31, 0x00	; 0
    18f4:	80 81       	ld	r24, Z
    18f6:	28 2f       	mov	r18, r24
    18f8:	30 e0       	ldi	r19, 0x00	; 0
    18fa:	8b 81       	ldd	r24, Y+3	; 0x03
    18fc:	88 2f       	mov	r24, r24
    18fe:	90 e0       	ldi	r25, 0x00	; 0
    1900:	a9 01       	movw	r20, r18
    1902:	02 c0       	rjmp	.+4      	; 0x1908 <DIO_enum_ReadChannel+0x108>
    1904:	55 95       	asr	r21
    1906:	47 95       	ror	r20
    1908:	8a 95       	dec	r24
    190a:	e2 f7       	brpl	.-8      	; 0x1904 <DIO_enum_ReadChannel+0x104>
    190c:	ca 01       	movw	r24, r20
    190e:	81 70       	andi	r24, 0x01	; 1
    1910:	ed 81       	ldd	r30, Y+5	; 0x05
    1912:	fe 81       	ldd	r31, Y+6	; 0x06
    1914:	80 83       	st	Z, r24
    1916:	05 c0       	rjmp	.+10     	; 0x1922 <DIO_enum_ReadChannel+0x122>
				break;
			default :
				Local_enumErrStatus = DIO_enumChannelErr;
    1918:	81 e0       	ldi	r24, 0x01	; 1
    191a:	89 83       	std	Y+1, r24	; 0x01
    191c:	02 c0       	rjmp	.+4      	; 0x1922 <DIO_enum_ReadChannel+0x122>
				break;
		}
	}
	else
	{
		Local_enumErrStatus = DIO_enumNULLptrErr;
    191e:	84 e0       	ldi	r24, 0x04	; 4
    1920:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_enumErrStatus;
    1922:	89 81       	ldd	r24, Y+1	; 0x01
}
    1924:	28 96       	adiw	r28, 0x08	; 8
    1926:	0f b6       	in	r0, 0x3f	; 63
    1928:	f8 94       	cli
    192a:	de bf       	out	0x3e, r29	; 62
    192c:	0f be       	out	0x3f, r0	; 63
    192e:	cd bf       	out	0x3d, r28	; 61
    1930:	cf 91       	pop	r28
    1932:	df 91       	pop	r29
    1934:	08 95       	ret

00001936 <DIO_enum_FlipChannel>:
DIO_enumErrStatus DIO_enum_FlipChannel(u8 Copy_u8ChannelId)
{
    1936:	df 93       	push	r29
    1938:	cf 93       	push	r28
    193a:	00 d0       	rcall	.+0      	; 0x193c <DIO_enum_FlipChannel+0x6>
    193c:	00 d0       	rcall	.+0      	; 0x193e <DIO_enum_FlipChannel+0x8>
    193e:	00 d0       	rcall	.+0      	; 0x1940 <DIO_enum_FlipChannel+0xa>
    1940:	cd b7       	in	r28, 0x3d	; 61
    1942:	de b7       	in	r29, 0x3e	; 62
    1944:	8c 83       	std	Y+4, r24	; 0x04
	u8 Local_u8PINID = Copy_u8ChannelId%8;
    1946:	8c 81       	ldd	r24, Y+4	; 0x04
    1948:	87 70       	andi	r24, 0x07	; 7
    194a:	8b 83       	std	Y+3, r24	; 0x03
	u8 Local_u8PORTID = Copy_u8ChannelId/8;
    194c:	8c 81       	ldd	r24, Y+4	; 0x04
    194e:	86 95       	lsr	r24
    1950:	86 95       	lsr	r24
    1952:	86 95       	lsr	r24
    1954:	8a 83       	std	Y+2, r24	; 0x02
	DIO_enumErrStatus Local_enumErrStatus = DIO_enumOK;
    1956:	19 82       	std	Y+1, r1	; 0x01
		switch(Local_u8PORTID)
    1958:	8a 81       	ldd	r24, Y+2	; 0x02
    195a:	28 2f       	mov	r18, r24
    195c:	30 e0       	ldi	r19, 0x00	; 0
    195e:	3e 83       	std	Y+6, r19	; 0x06
    1960:	2d 83       	std	Y+5, r18	; 0x05
    1962:	8d 81       	ldd	r24, Y+5	; 0x05
    1964:	9e 81       	ldd	r25, Y+6	; 0x06
    1966:	81 30       	cpi	r24, 0x01	; 1
    1968:	91 05       	cpc	r25, r1
    196a:	49 f1       	breq	.+82     	; 0x19be <DIO_enum_FlipChannel+0x88>
    196c:	2d 81       	ldd	r18, Y+5	; 0x05
    196e:	3e 81       	ldd	r19, Y+6	; 0x06
    1970:	22 30       	cpi	r18, 0x02	; 2
    1972:	31 05       	cpc	r19, r1
    1974:	2c f4       	brge	.+10     	; 0x1980 <DIO_enum_FlipChannel+0x4a>
    1976:	8d 81       	ldd	r24, Y+5	; 0x05
    1978:	9e 81       	ldd	r25, Y+6	; 0x06
    197a:	00 97       	sbiw	r24, 0x00	; 0
    197c:	61 f0       	breq	.+24     	; 0x1996 <DIO_enum_FlipChannel+0x60>
    197e:	5b c0       	rjmp	.+182    	; 0x1a36 <DIO_enum_FlipChannel+0x100>
    1980:	2d 81       	ldd	r18, Y+5	; 0x05
    1982:	3e 81       	ldd	r19, Y+6	; 0x06
    1984:	22 30       	cpi	r18, 0x02	; 2
    1986:	31 05       	cpc	r19, r1
    1988:	71 f1       	breq	.+92     	; 0x19e6 <DIO_enum_FlipChannel+0xb0>
    198a:	8d 81       	ldd	r24, Y+5	; 0x05
    198c:	9e 81       	ldd	r25, Y+6	; 0x06
    198e:	83 30       	cpi	r24, 0x03	; 3
    1990:	91 05       	cpc	r25, r1
    1992:	e9 f1       	breq	.+122    	; 0x1a0e <DIO_enum_FlipChannel+0xd8>
    1994:	50 c0       	rjmp	.+160    	; 0x1a36 <DIO_enum_FlipChannel+0x100>
		{
			case DIO_u8PORTA:
					TGL_BIT(PORTA,Local_u8PINID);
    1996:	ab e3       	ldi	r26, 0x3B	; 59
    1998:	b0 e0       	ldi	r27, 0x00	; 0
    199a:	eb e3       	ldi	r30, 0x3B	; 59
    199c:	f0 e0       	ldi	r31, 0x00	; 0
    199e:	80 81       	ld	r24, Z
    19a0:	48 2f       	mov	r20, r24
    19a2:	8b 81       	ldd	r24, Y+3	; 0x03
    19a4:	28 2f       	mov	r18, r24
    19a6:	30 e0       	ldi	r19, 0x00	; 0
    19a8:	81 e0       	ldi	r24, 0x01	; 1
    19aa:	90 e0       	ldi	r25, 0x00	; 0
    19ac:	02 2e       	mov	r0, r18
    19ae:	02 c0       	rjmp	.+4      	; 0x19b4 <DIO_enum_FlipChannel+0x7e>
    19b0:	88 0f       	add	r24, r24
    19b2:	99 1f       	adc	r25, r25
    19b4:	0a 94       	dec	r0
    19b6:	e2 f7       	brpl	.-8      	; 0x19b0 <DIO_enum_FlipChannel+0x7a>
    19b8:	84 27       	eor	r24, r20
    19ba:	8c 93       	st	X, r24
    19bc:	3e c0       	rjmp	.+124    	; 0x1a3a <DIO_enum_FlipChannel+0x104>
				break;
			case DIO_u8PORTB:
					TGL_BIT(PORTB,Local_u8PINID);
    19be:	a8 e3       	ldi	r26, 0x38	; 56
    19c0:	b0 e0       	ldi	r27, 0x00	; 0
    19c2:	e8 e3       	ldi	r30, 0x38	; 56
    19c4:	f0 e0       	ldi	r31, 0x00	; 0
    19c6:	80 81       	ld	r24, Z
    19c8:	48 2f       	mov	r20, r24
    19ca:	8b 81       	ldd	r24, Y+3	; 0x03
    19cc:	28 2f       	mov	r18, r24
    19ce:	30 e0       	ldi	r19, 0x00	; 0
    19d0:	81 e0       	ldi	r24, 0x01	; 1
    19d2:	90 e0       	ldi	r25, 0x00	; 0
    19d4:	02 2e       	mov	r0, r18
    19d6:	02 c0       	rjmp	.+4      	; 0x19dc <DIO_enum_FlipChannel+0xa6>
    19d8:	88 0f       	add	r24, r24
    19da:	99 1f       	adc	r25, r25
    19dc:	0a 94       	dec	r0
    19de:	e2 f7       	brpl	.-8      	; 0x19d8 <DIO_enum_FlipChannel+0xa2>
    19e0:	84 27       	eor	r24, r20
    19e2:	8c 93       	st	X, r24
    19e4:	2a c0       	rjmp	.+84     	; 0x1a3a <DIO_enum_FlipChannel+0x104>
				break;
			case DIO_u8PORTC:
					TGL_BIT(PORTC,Local_u8PINID);
    19e6:	a5 e3       	ldi	r26, 0x35	; 53
    19e8:	b0 e0       	ldi	r27, 0x00	; 0
    19ea:	e5 e3       	ldi	r30, 0x35	; 53
    19ec:	f0 e0       	ldi	r31, 0x00	; 0
    19ee:	80 81       	ld	r24, Z
    19f0:	48 2f       	mov	r20, r24
    19f2:	8b 81       	ldd	r24, Y+3	; 0x03
    19f4:	28 2f       	mov	r18, r24
    19f6:	30 e0       	ldi	r19, 0x00	; 0
    19f8:	81 e0       	ldi	r24, 0x01	; 1
    19fa:	90 e0       	ldi	r25, 0x00	; 0
    19fc:	02 2e       	mov	r0, r18
    19fe:	02 c0       	rjmp	.+4      	; 0x1a04 <DIO_enum_FlipChannel+0xce>
    1a00:	88 0f       	add	r24, r24
    1a02:	99 1f       	adc	r25, r25
    1a04:	0a 94       	dec	r0
    1a06:	e2 f7       	brpl	.-8      	; 0x1a00 <DIO_enum_FlipChannel+0xca>
    1a08:	84 27       	eor	r24, r20
    1a0a:	8c 93       	st	X, r24
    1a0c:	16 c0       	rjmp	.+44     	; 0x1a3a <DIO_enum_FlipChannel+0x104>
				break;
			case DIO_u8PORTD:
					TGL_BIT(PORTD,Local_u8PINID);
    1a0e:	a2 e3       	ldi	r26, 0x32	; 50
    1a10:	b0 e0       	ldi	r27, 0x00	; 0
    1a12:	e2 e3       	ldi	r30, 0x32	; 50
    1a14:	f0 e0       	ldi	r31, 0x00	; 0
    1a16:	80 81       	ld	r24, Z
    1a18:	48 2f       	mov	r20, r24
    1a1a:	8b 81       	ldd	r24, Y+3	; 0x03
    1a1c:	28 2f       	mov	r18, r24
    1a1e:	30 e0       	ldi	r19, 0x00	; 0
    1a20:	81 e0       	ldi	r24, 0x01	; 1
    1a22:	90 e0       	ldi	r25, 0x00	; 0
    1a24:	02 2e       	mov	r0, r18
    1a26:	02 c0       	rjmp	.+4      	; 0x1a2c <DIO_enum_FlipChannel+0xf6>
    1a28:	88 0f       	add	r24, r24
    1a2a:	99 1f       	adc	r25, r25
    1a2c:	0a 94       	dec	r0
    1a2e:	e2 f7       	brpl	.-8      	; 0x1a28 <DIO_enum_FlipChannel+0xf2>
    1a30:	84 27       	eor	r24, r20
    1a32:	8c 93       	st	X, r24
    1a34:	02 c0       	rjmp	.+4      	; 0x1a3a <DIO_enum_FlipChannel+0x104>
				break;
			default :
				Local_enumErrStatus = DIO_enumChannelErr;
    1a36:	81 e0       	ldi	r24, 0x01	; 1
    1a38:	89 83       	std	Y+1, r24	; 0x01
				break;
		}

	return Local_enumErrStatus;	
    1a3a:	89 81       	ldd	r24, Y+1	; 0x01
}
    1a3c:	26 96       	adiw	r28, 0x06	; 6
    1a3e:	0f b6       	in	r0, 0x3f	; 63
    1a40:	f8 94       	cli
    1a42:	de bf       	out	0x3e, r29	; 62
    1a44:	0f be       	out	0x3f, r0	; 63
    1a46:	cd bf       	out	0x3d, r28	; 61
    1a48:	cf 91       	pop	r28
    1a4a:	df 91       	pop	r29
    1a4c:	08 95       	ret

00001a4e <DIO_enum_WritePort>:
DIO_enumErrStatus DIO_enum_WritePort(u8 Copy_u8PORTId, u8 Copy_u8PORTVal)
{
    1a4e:	df 93       	push	r29
    1a50:	cf 93       	push	r28
    1a52:	00 d0       	rcall	.+0      	; 0x1a54 <DIO_enum_WritePort+0x6>
    1a54:	00 d0       	rcall	.+0      	; 0x1a56 <DIO_enum_WritePort+0x8>
    1a56:	0f 92       	push	r0
    1a58:	cd b7       	in	r28, 0x3d	; 61
    1a5a:	de b7       	in	r29, 0x3e	; 62
    1a5c:	8a 83       	std	Y+2, r24	; 0x02
    1a5e:	6b 83       	std	Y+3, r22	; 0x03
		DIO_enumErrStatus Local_enumErrStatus = DIO_enumOK;
    1a60:	19 82       	std	Y+1, r1	; 0x01
		switch(Copy_u8PORTId)
    1a62:	8a 81       	ldd	r24, Y+2	; 0x02
    1a64:	28 2f       	mov	r18, r24
    1a66:	30 e0       	ldi	r19, 0x00	; 0
    1a68:	3d 83       	std	Y+5, r19	; 0x05
    1a6a:	2c 83       	std	Y+4, r18	; 0x04
    1a6c:	8c 81       	ldd	r24, Y+4	; 0x04
    1a6e:	9d 81       	ldd	r25, Y+5	; 0x05
    1a70:	81 30       	cpi	r24, 0x01	; 1
    1a72:	91 05       	cpc	r25, r1
    1a74:	d1 f0       	breq	.+52     	; 0x1aaa <DIO_enum_WritePort+0x5c>
    1a76:	2c 81       	ldd	r18, Y+4	; 0x04
    1a78:	3d 81       	ldd	r19, Y+5	; 0x05
    1a7a:	22 30       	cpi	r18, 0x02	; 2
    1a7c:	31 05       	cpc	r19, r1
    1a7e:	2c f4       	brge	.+10     	; 0x1a8a <DIO_enum_WritePort+0x3c>
    1a80:	8c 81       	ldd	r24, Y+4	; 0x04
    1a82:	9d 81       	ldd	r25, Y+5	; 0x05
    1a84:	00 97       	sbiw	r24, 0x00	; 0
    1a86:	61 f0       	breq	.+24     	; 0x1aa0 <DIO_enum_WritePort+0x52>
    1a88:	1f c0       	rjmp	.+62     	; 0x1ac8 <DIO_enum_WritePort+0x7a>
    1a8a:	2c 81       	ldd	r18, Y+4	; 0x04
    1a8c:	3d 81       	ldd	r19, Y+5	; 0x05
    1a8e:	22 30       	cpi	r18, 0x02	; 2
    1a90:	31 05       	cpc	r19, r1
    1a92:	81 f0       	breq	.+32     	; 0x1ab4 <DIO_enum_WritePort+0x66>
    1a94:	8c 81       	ldd	r24, Y+4	; 0x04
    1a96:	9d 81       	ldd	r25, Y+5	; 0x05
    1a98:	83 30       	cpi	r24, 0x03	; 3
    1a9a:	91 05       	cpc	r25, r1
    1a9c:	81 f0       	breq	.+32     	; 0x1abe <DIO_enum_WritePort+0x70>
    1a9e:	14 c0       	rjmp	.+40     	; 0x1ac8 <DIO_enum_WritePort+0x7a>
		{
			case DIO_u8PORTA:
					PORTA = Copy_u8PORTVal;
    1aa0:	eb e3       	ldi	r30, 0x3B	; 59
    1aa2:	f0 e0       	ldi	r31, 0x00	; 0
    1aa4:	8b 81       	ldd	r24, Y+3	; 0x03
    1aa6:	80 83       	st	Z, r24
    1aa8:	11 c0       	rjmp	.+34     	; 0x1acc <DIO_enum_WritePort+0x7e>
				break;
			case DIO_u8PORTB:
					PORTB = Copy_u8PORTVal;
    1aaa:	e8 e3       	ldi	r30, 0x38	; 56
    1aac:	f0 e0       	ldi	r31, 0x00	; 0
    1aae:	8b 81       	ldd	r24, Y+3	; 0x03
    1ab0:	80 83       	st	Z, r24
    1ab2:	0c c0       	rjmp	.+24     	; 0x1acc <DIO_enum_WritePort+0x7e>
				break;
			case DIO_u8PORTC:
					PORTC = Copy_u8PORTVal;
    1ab4:	e5 e3       	ldi	r30, 0x35	; 53
    1ab6:	f0 e0       	ldi	r31, 0x00	; 0
    1ab8:	8b 81       	ldd	r24, Y+3	; 0x03
    1aba:	80 83       	st	Z, r24
    1abc:	07 c0       	rjmp	.+14     	; 0x1acc <DIO_enum_WritePort+0x7e>
				break;
			case DIO_u8PORTD:
					PORTD = Copy_u8PORTVal;
    1abe:	e2 e3       	ldi	r30, 0x32	; 50
    1ac0:	f0 e0       	ldi	r31, 0x00	; 0
    1ac2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ac4:	80 83       	st	Z, r24
    1ac6:	02 c0       	rjmp	.+4      	; 0x1acc <DIO_enum_WritePort+0x7e>
				break;
			default :
				Local_enumErrStatus = DIO_enumChannelErr;
    1ac8:	81 e0       	ldi	r24, 0x01	; 1
    1aca:	89 83       	std	Y+1, r24	; 0x01
				break;
		}
		return Local_enumErrStatus;	
    1acc:	89 81       	ldd	r24, Y+1	; 0x01
}
    1ace:	0f 90       	pop	r0
    1ad0:	0f 90       	pop	r0
    1ad2:	0f 90       	pop	r0
    1ad4:	0f 90       	pop	r0
    1ad6:	0f 90       	pop	r0
    1ad8:	cf 91       	pop	r28
    1ada:	df 91       	pop	r29
    1adc:	08 95       	ret

00001ade <DIO_enum_ReadPort>:
DIO_enumErrStatus DIO_enum_ReadPort (u8 Copy_u8PORTId, pu8 Add_pu8PORTVal)
{
    1ade:	df 93       	push	r29
    1ae0:	cf 93       	push	r28
    1ae2:	00 d0       	rcall	.+0      	; 0x1ae4 <DIO_enum_ReadPort+0x6>
    1ae4:	00 d0       	rcall	.+0      	; 0x1ae6 <DIO_enum_ReadPort+0x8>
    1ae6:	00 d0       	rcall	.+0      	; 0x1ae8 <DIO_enum_ReadPort+0xa>
    1ae8:	cd b7       	in	r28, 0x3d	; 61
    1aea:	de b7       	in	r29, 0x3e	; 62
    1aec:	8a 83       	std	Y+2, r24	; 0x02
    1aee:	7c 83       	std	Y+4, r23	; 0x04
    1af0:	6b 83       	std	Y+3, r22	; 0x03
		DIO_enumErrStatus Local_enumErrStatus = DIO_enumOK;
    1af2:	19 82       	std	Y+1, r1	; 0x01
		switch(Copy_u8PORTId)
    1af4:	8a 81       	ldd	r24, Y+2	; 0x02
    1af6:	28 2f       	mov	r18, r24
    1af8:	30 e0       	ldi	r19, 0x00	; 0
    1afa:	3e 83       	std	Y+6, r19	; 0x06
    1afc:	2d 83       	std	Y+5, r18	; 0x05
    1afe:	8d 81       	ldd	r24, Y+5	; 0x05
    1b00:	9e 81       	ldd	r25, Y+6	; 0x06
    1b02:	81 30       	cpi	r24, 0x01	; 1
    1b04:	91 05       	cpc	r25, r1
    1b06:	e1 f0       	breq	.+56     	; 0x1b40 <DIO_enum_ReadPort+0x62>
    1b08:	2d 81       	ldd	r18, Y+5	; 0x05
    1b0a:	3e 81       	ldd	r19, Y+6	; 0x06
    1b0c:	22 30       	cpi	r18, 0x02	; 2
    1b0e:	31 05       	cpc	r19, r1
    1b10:	2c f4       	brge	.+10     	; 0x1b1c <DIO_enum_ReadPort+0x3e>
    1b12:	8d 81       	ldd	r24, Y+5	; 0x05
    1b14:	9e 81       	ldd	r25, Y+6	; 0x06
    1b16:	00 97       	sbiw	r24, 0x00	; 0
    1b18:	61 f0       	breq	.+24     	; 0x1b32 <DIO_enum_ReadPort+0x54>
    1b1a:	27 c0       	rjmp	.+78     	; 0x1b6a <DIO_enum_ReadPort+0x8c>
    1b1c:	2d 81       	ldd	r18, Y+5	; 0x05
    1b1e:	3e 81       	ldd	r19, Y+6	; 0x06
    1b20:	22 30       	cpi	r18, 0x02	; 2
    1b22:	31 05       	cpc	r19, r1
    1b24:	a1 f0       	breq	.+40     	; 0x1b4e <DIO_enum_ReadPort+0x70>
    1b26:	8d 81       	ldd	r24, Y+5	; 0x05
    1b28:	9e 81       	ldd	r25, Y+6	; 0x06
    1b2a:	83 30       	cpi	r24, 0x03	; 3
    1b2c:	91 05       	cpc	r25, r1
    1b2e:	b1 f0       	breq	.+44     	; 0x1b5c <DIO_enum_ReadPort+0x7e>
    1b30:	1c c0       	rjmp	.+56     	; 0x1b6a <DIO_enum_ReadPort+0x8c>
		{
			case DIO_u8PORTA:
					*Add_pu8PORTVal = PINA;
    1b32:	e9 e3       	ldi	r30, 0x39	; 57
    1b34:	f0 e0       	ldi	r31, 0x00	; 0
    1b36:	80 81       	ld	r24, Z
    1b38:	eb 81       	ldd	r30, Y+3	; 0x03
    1b3a:	fc 81       	ldd	r31, Y+4	; 0x04
    1b3c:	80 83       	st	Z, r24
    1b3e:	17 c0       	rjmp	.+46     	; 0x1b6e <DIO_enum_ReadPort+0x90>
				break;
			case DIO_u8PORTB:
					*Add_pu8PORTVal = PINB;
    1b40:	e6 e3       	ldi	r30, 0x36	; 54
    1b42:	f0 e0       	ldi	r31, 0x00	; 0
    1b44:	80 81       	ld	r24, Z
    1b46:	eb 81       	ldd	r30, Y+3	; 0x03
    1b48:	fc 81       	ldd	r31, Y+4	; 0x04
    1b4a:	80 83       	st	Z, r24
    1b4c:	10 c0       	rjmp	.+32     	; 0x1b6e <DIO_enum_ReadPort+0x90>
				break;
			case DIO_u8PORTC:
					*Add_pu8PORTVal = PINC;
    1b4e:	e3 e3       	ldi	r30, 0x33	; 51
    1b50:	f0 e0       	ldi	r31, 0x00	; 0
    1b52:	80 81       	ld	r24, Z
    1b54:	eb 81       	ldd	r30, Y+3	; 0x03
    1b56:	fc 81       	ldd	r31, Y+4	; 0x04
    1b58:	80 83       	st	Z, r24
    1b5a:	09 c0       	rjmp	.+18     	; 0x1b6e <DIO_enum_ReadPort+0x90>
				break;
			case DIO_u8PORTD:
					*Add_pu8PORTVal = PIND;
    1b5c:	e0 e3       	ldi	r30, 0x30	; 48
    1b5e:	f0 e0       	ldi	r31, 0x00	; 0
    1b60:	80 81       	ld	r24, Z
    1b62:	eb 81       	ldd	r30, Y+3	; 0x03
    1b64:	fc 81       	ldd	r31, Y+4	; 0x04
    1b66:	80 83       	st	Z, r24
    1b68:	02 c0       	rjmp	.+4      	; 0x1b6e <DIO_enum_ReadPort+0x90>
				break;
			default :
				Local_enumErrStatus = DIO_enumChannelErr;
    1b6a:	81 e0       	ldi	r24, 0x01	; 1
    1b6c:	89 83       	std	Y+1, r24	; 0x01
				break;
		}
		return Local_enumErrStatus;		
    1b6e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1b70:	26 96       	adiw	r28, 0x06	; 6
    1b72:	0f b6       	in	r0, 0x3f	; 63
    1b74:	f8 94       	cli
    1b76:	de bf       	out	0x3e, r29	; 62
    1b78:	0f be       	out	0x3f, r0	; 63
    1b7a:	cd bf       	out	0x3d, r28	; 61
    1b7c:	cf 91       	pop	r28
    1b7e:	df 91       	pop	r29
    1b80:	08 95       	ret

00001b82 <ADC_voidInit>:

volatile pu16 G_Ptr_AdcReading;
void(*G_ptr_AdcIsrNotification)(u16 Global_pu16Data);

void ADC_voidInit(void)
{
    1b82:	df 93       	push	r29
    1b84:	cf 93       	push	r28
    1b86:	cd b7       	in	r28, 0x3d	; 61
    1b88:	de b7       	in	r29, 0x3e	; 62
	#if Refernce_Selection == AREF_PIN
	CLR_BIT(ADMUX,REFS0);
	CLR_BIT(ADMUX,REFS1);
	#elif Refernce_Selection == AVCC
	SET_BIT(ADMUX,REFS0);
    1b8a:	a7 e2       	ldi	r26, 0x27	; 39
    1b8c:	b0 e0       	ldi	r27, 0x00	; 0
    1b8e:	e7 e2       	ldi	r30, 0x27	; 39
    1b90:	f0 e0       	ldi	r31, 0x00	; 0
    1b92:	80 81       	ld	r24, Z
    1b94:	80 64       	ori	r24, 0x40	; 64
    1b96:	8c 93       	st	X, r24
	CLR_BIT(ADMUX,REFS1);
    1b98:	a7 e2       	ldi	r26, 0x27	; 39
    1b9a:	b0 e0       	ldi	r27, 0x00	; 0
    1b9c:	e7 e2       	ldi	r30, 0x27	; 39
    1b9e:	f0 e0       	ldi	r31, 0x00	; 0
    1ba0:	80 81       	ld	r24, Z
    1ba2:	8f 77       	andi	r24, 0x7F	; 127
    1ba4:	8c 93       	st	X, r24
	#endif
	
	#if		LEFT_ADJUST == ENABLE
	SET_BIT(ADMUX,ADLAR);
	#elif	LEFT_ADJUST == DISABLE
	CLR_BIT(ADMUX,ADLAR);
    1ba6:	a7 e2       	ldi	r26, 0x27	; 39
    1ba8:	b0 e0       	ldi	r27, 0x00	; 0
    1baa:	e7 e2       	ldi	r30, 0x27	; 39
    1bac:	f0 e0       	ldi	r31, 0x00	; 0
    1bae:	80 81       	ld	r24, Z
    1bb0:	8f 7d       	andi	r24, 0xDF	; 223
    1bb2:	8c 93       	st	X, r24
	#endif
	
	ADCSRA=((ADCSRA&0b11111000)|ADC_Prescaller);
    1bb4:	a6 e2       	ldi	r26, 0x26	; 38
    1bb6:	b0 e0       	ldi	r27, 0x00	; 0
    1bb8:	e6 e2       	ldi	r30, 0x26	; 38
    1bba:	f0 e0       	ldi	r31, 0x00	; 0
    1bbc:	80 81       	ld	r24, Z
    1bbe:	88 7f       	andi	r24, 0xF8	; 248
    1bc0:	8c 93       	st	X, r24
#if Interrupt_EN == ENABLE
	ADC_voidEnablePeripheralInterrupt();
    1bc2:	0e 94 04 0e 	call	0x1c08	; 0x1c08 <ADC_voidEnablePeripheralInterrupt>
#elif Interrupt_EN == DISABLE
	ADC_voidDisablePeripheralInterrupt();
#endif

	ADC_voidEnablePeripheral();
    1bc6:	0e 94 e8 0d 	call	0x1bd0	; 0x1bd0 <ADC_voidEnablePeripheral>
	
}
    1bca:	cf 91       	pop	r28
    1bcc:	df 91       	pop	r29
    1bce:	08 95       	ret

00001bd0 <ADC_voidEnablePeripheral>:

void ADC_voidEnablePeripheral(void)
{
    1bd0:	df 93       	push	r29
    1bd2:	cf 93       	push	r28
    1bd4:	cd b7       	in	r28, 0x3d	; 61
    1bd6:	de b7       	in	r29, 0x3e	; 62
		SET_BIT(ADCSRA,ADEN);
    1bd8:	a6 e2       	ldi	r26, 0x26	; 38
    1bda:	b0 e0       	ldi	r27, 0x00	; 0
    1bdc:	e6 e2       	ldi	r30, 0x26	; 38
    1bde:	f0 e0       	ldi	r31, 0x00	; 0
    1be0:	80 81       	ld	r24, Z
    1be2:	80 68       	ori	r24, 0x80	; 128
    1be4:	8c 93       	st	X, r24
}
    1be6:	cf 91       	pop	r28
    1be8:	df 91       	pop	r29
    1bea:	08 95       	ret

00001bec <ADC_voidDisablePeripheral>:

void ADC_voidDisablePeripheral(void)
{
    1bec:	df 93       	push	r29
    1bee:	cf 93       	push	r28
    1bf0:	cd b7       	in	r28, 0x3d	; 61
    1bf2:	de b7       	in	r29, 0x3e	; 62
		CLR_BIT(ADMUX,ADEN);
    1bf4:	a7 e2       	ldi	r26, 0x27	; 39
    1bf6:	b0 e0       	ldi	r27, 0x00	; 0
    1bf8:	e7 e2       	ldi	r30, 0x27	; 39
    1bfa:	f0 e0       	ldi	r31, 0x00	; 0
    1bfc:	80 81       	ld	r24, Z
    1bfe:	8f 77       	andi	r24, 0x7F	; 127
    1c00:	8c 93       	st	X, r24
}
    1c02:	cf 91       	pop	r28
    1c04:	df 91       	pop	r29
    1c06:	08 95       	ret

00001c08 <ADC_voidEnablePeripheralInterrupt>:
void ADC_voidEnablePeripheralInterrupt(void)
{
    1c08:	df 93       	push	r29
    1c0a:	cf 93       	push	r28
    1c0c:	cd b7       	in	r28, 0x3d	; 61
    1c0e:	de b7       	in	r29, 0x3e	; 62
		SET_BIT(ADCSRA, ADIE);
    1c10:	a6 e2       	ldi	r26, 0x26	; 38
    1c12:	b0 e0       	ldi	r27, 0x00	; 0
    1c14:	e6 e2       	ldi	r30, 0x26	; 38
    1c16:	f0 e0       	ldi	r31, 0x00	; 0
    1c18:	80 81       	ld	r24, Z
    1c1a:	88 60       	ori	r24, 0x08	; 8
    1c1c:	8c 93       	st	X, r24
}
    1c1e:	cf 91       	pop	r28
    1c20:	df 91       	pop	r29
    1c22:	08 95       	ret

00001c24 <ADC_voidDisablePeripheralInterrupt>:
void ADC_voidDisablePeripheralInterrupt(void)
{
    1c24:	df 93       	push	r29
    1c26:	cf 93       	push	r28
    1c28:	cd b7       	in	r28, 0x3d	; 61
    1c2a:	de b7       	in	r29, 0x3e	; 62
		CLR_BIT(ADCSRA, ADIE);
    1c2c:	a6 e2       	ldi	r26, 0x26	; 38
    1c2e:	b0 e0       	ldi	r27, 0x00	; 0
    1c30:	e6 e2       	ldi	r30, 0x26	; 38
    1c32:	f0 e0       	ldi	r31, 0x00	; 0
    1c34:	80 81       	ld	r24, Z
    1c36:	87 7f       	andi	r24, 0xF7	; 247
    1c38:	8c 93       	st	X, r24
}
    1c3a:	cf 91       	pop	r28
    1c3c:	df 91       	pop	r29
    1c3e:	08 95       	ret

00001c40 <ADC_voidStartConversion>:
void ADC_voidStartConversion(u8 Copy_u8ChannelID)
{
    1c40:	df 93       	push	r29
    1c42:	cf 93       	push	r28
    1c44:	0f 92       	push	r0
    1c46:	cd b7       	in	r28, 0x3d	; 61
    1c48:	de b7       	in	r29, 0x3e	; 62
    1c4a:	89 83       	std	Y+1, r24	; 0x01
	ADMUX=((ADMUX&0b11100000)|Copy_u8ChannelID);
    1c4c:	a7 e2       	ldi	r26, 0x27	; 39
    1c4e:	b0 e0       	ldi	r27, 0x00	; 0
    1c50:	e7 e2       	ldi	r30, 0x27	; 39
    1c52:	f0 e0       	ldi	r31, 0x00	; 0
    1c54:	80 81       	ld	r24, Z
    1c56:	98 2f       	mov	r25, r24
    1c58:	90 7e       	andi	r25, 0xE0	; 224
    1c5a:	89 81       	ldd	r24, Y+1	; 0x01
    1c5c:	89 2b       	or	r24, r25
    1c5e:	8c 93       	st	X, r24
	SET_BIT(ADCSRA,ADSC);
    1c60:	a6 e2       	ldi	r26, 0x26	; 38
    1c62:	b0 e0       	ldi	r27, 0x00	; 0
    1c64:	e6 e2       	ldi	r30, 0x26	; 38
    1c66:	f0 e0       	ldi	r31, 0x00	; 0
    1c68:	80 81       	ld	r24, Z
    1c6a:	80 64       	ori	r24, 0x40	; 64
    1c6c:	8c 93       	st	X, r24
}
    1c6e:	0f 90       	pop	r0
    1c70:	cf 91       	pop	r28
    1c72:	df 91       	pop	r29
    1c74:	08 95       	ret

00001c76 <ADC_voidReadVal_Async>:

void ADC_voidReadVal_Async(void(*LocaL_PtrToFunc)(u16 Ptr_pu16CopyData))
{
    1c76:	df 93       	push	r29
    1c78:	cf 93       	push	r28
    1c7a:	00 d0       	rcall	.+0      	; 0x1c7c <ADC_voidReadVal_Async+0x6>
    1c7c:	cd b7       	in	r28, 0x3d	; 61
    1c7e:	de b7       	in	r29, 0x3e	; 62
    1c80:	9a 83       	std	Y+2, r25	; 0x02
    1c82:	89 83       	std	Y+1, r24	; 0x01
	G_ptr_AdcIsrNotification=LocaL_PtrToFunc;
    1c84:	89 81       	ldd	r24, Y+1	; 0x01
    1c86:	9a 81       	ldd	r25, Y+2	; 0x02
    1c88:	90 93 87 01 	sts	0x0187, r25
    1c8c:	80 93 86 01 	sts	0x0186, r24

}
    1c90:	0f 90       	pop	r0
    1c92:	0f 90       	pop	r0
    1c94:	cf 91       	pop	r28
    1c96:	df 91       	pop	r29
    1c98:	08 95       	ret

00001c9a <__vector_16>:
void __vector_16 (void) 
{
    1c9a:	1f 92       	push	r1
    1c9c:	0f 92       	push	r0
    1c9e:	0f b6       	in	r0, 0x3f	; 63
    1ca0:	0f 92       	push	r0
    1ca2:	11 24       	eor	r1, r1
    1ca4:	2f 93       	push	r18
    1ca6:	3f 93       	push	r19
    1ca8:	4f 93       	push	r20
    1caa:	5f 93       	push	r21
    1cac:	6f 93       	push	r22
    1cae:	7f 93       	push	r23
    1cb0:	8f 93       	push	r24
    1cb2:	9f 93       	push	r25
    1cb4:	af 93       	push	r26
    1cb6:	bf 93       	push	r27
    1cb8:	ef 93       	push	r30
    1cba:	ff 93       	push	r31
    1cbc:	df 93       	push	r29
    1cbe:	cf 93       	push	r28
    1cc0:	00 d0       	rcall	.+0      	; 0x1cc2 <__vector_16+0x28>
    1cc2:	cd b7       	in	r28, 0x3d	; 61
    1cc4:	de b7       	in	r29, 0x3e	; 62
	
	u16 data = ADC_DATA;
    1cc6:	e4 e2       	ldi	r30, 0x24	; 36
    1cc8:	f0 e0       	ldi	r31, 0x00	; 0
    1cca:	80 81       	ld	r24, Z
    1ccc:	91 81       	ldd	r25, Z+1	; 0x01
    1cce:	9a 83       	std	Y+2, r25	; 0x02
    1cd0:	89 83       	std	Y+1, r24	; 0x01
	(*G_ptr_AdcIsrNotification)(data);
    1cd2:	e0 91 86 01 	lds	r30, 0x0186
    1cd6:	f0 91 87 01 	lds	r31, 0x0187
    1cda:	89 81       	ldd	r24, Y+1	; 0x01
    1cdc:	9a 81       	ldd	r25, Y+2	; 0x02
    1cde:	09 95       	icall

}
    1ce0:	0f 90       	pop	r0
    1ce2:	0f 90       	pop	r0
    1ce4:	cf 91       	pop	r28
    1ce6:	df 91       	pop	r29
    1ce8:	ff 91       	pop	r31
    1cea:	ef 91       	pop	r30
    1cec:	bf 91       	pop	r27
    1cee:	af 91       	pop	r26
    1cf0:	9f 91       	pop	r25
    1cf2:	8f 91       	pop	r24
    1cf4:	7f 91       	pop	r23
    1cf6:	6f 91       	pop	r22
    1cf8:	5f 91       	pop	r21
    1cfa:	4f 91       	pop	r20
    1cfc:	3f 91       	pop	r19
    1cfe:	2f 91       	pop	r18
    1d00:	0f 90       	pop	r0
    1d02:	0f be       	out	0x3f, r0	; 63
    1d04:	0f 90       	pop	r0
    1d06:	1f 90       	pop	r1
    1d08:	18 95       	reti

00001d0a <LCD_voidInit>:

#include "../../../inc/MCAL/DIO/DIO_int.h"
#include "../../../inc/MCAL/PORT/PORT.h"

void LCD_voidInit(void)
{
    1d0a:	0f 93       	push	r16
    1d0c:	1f 93       	push	r17
    1d0e:	df 93       	push	r29
    1d10:	cf 93       	push	r28
    1d12:	cd b7       	in	r28, 0x3d	; 61
    1d14:	de b7       	in	r29, 0x3e	; 62
    1d16:	c4 55       	subi	r28, 0x54	; 84
    1d18:	d0 40       	sbci	r29, 0x00	; 0
    1d1a:	0f b6       	in	r0, 0x3f	; 63
    1d1c:	f8 94       	cli
    1d1e:	de bf       	out	0x3e, r29	; 62
    1d20:	0f be       	out	0x3f, r0	; 63
    1d22:	cd bf       	out	0x3d, r28	; 61
	PORT_enumSET_PINDirection(RS, PORT_u8PINDIR_OUTPUT);
    1d24:	83 e0       	ldi	r24, 0x03	; 3
    1d26:	61 e0       	ldi	r22, 0x01	; 1
    1d28:	0e 94 3a 07 	call	0xe74	; 0xe74 <PORT_enumSET_PINDirection>
	PORT_enumSET_PINDirection(EN, PORT_u8PINDIR_OUTPUT);
    1d2c:	82 e0       	ldi	r24, 0x02	; 2
    1d2e:	61 e0       	ldi	r22, 0x01	; 1
    1d30:	0e 94 3a 07 	call	0xe74	; 0xe74 <PORT_enumSET_PINDirection>
	PORT_enumSET_PINDirection(D4 , PORT_u8PINDIR_OUTPUT);
    1d34:	88 e0       	ldi	r24, 0x08	; 8
    1d36:	61 e0       	ldi	r22, 0x01	; 1
    1d38:	0e 94 3a 07 	call	0xe74	; 0xe74 <PORT_enumSET_PINDirection>
	PORT_enumSET_PINDirection(D5 , PORT_u8PINDIR_OUTPUT);
    1d3c:	89 e0       	ldi	r24, 0x09	; 9
    1d3e:	61 e0       	ldi	r22, 0x01	; 1
    1d40:	0e 94 3a 07 	call	0xe74	; 0xe74 <PORT_enumSET_PINDirection>
	PORT_enumSET_PINDirection(D6 , PORT_u8PINDIR_OUTPUT);
    1d44:	8a e0       	ldi	r24, 0x0A	; 10
    1d46:	61 e0       	ldi	r22, 0x01	; 1
    1d48:	0e 94 3a 07 	call	0xe74	; 0xe74 <PORT_enumSET_PINDirection>
	PORT_enumSET_PINDirection(D7 , PORT_u8PINDIR_OUTPUT);
    1d4c:	8c e0       	ldi	r24, 0x0C	; 12
    1d4e:	61 e0       	ldi	r22, 0x01	; 1
    1d50:	0e 94 3a 07 	call	0xe74	; 0xe74 <PORT_enumSET_PINDirection>
    1d54:	fe 01       	movw	r30, r28
    1d56:	ef 5a       	subi	r30, 0xAF	; 175
    1d58:	ff 4f       	sbci	r31, 0xFF	; 255
    1d5a:	80 e0       	ldi	r24, 0x00	; 0
    1d5c:	90 e0       	ldi	r25, 0x00	; 0
    1d5e:	a0 ef       	ldi	r26, 0xF0	; 240
    1d60:	b1 e4       	ldi	r27, 0x41	; 65
    1d62:	80 83       	st	Z, r24
    1d64:	91 83       	std	Z+1, r25	; 0x01
    1d66:	a2 83       	std	Z+2, r26	; 0x02
    1d68:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d6a:	8e 01       	movw	r16, r28
    1d6c:	03 5b       	subi	r16, 0xB3	; 179
    1d6e:	1f 4f       	sbci	r17, 0xFF	; 255
    1d70:	fe 01       	movw	r30, r28
    1d72:	ef 5a       	subi	r30, 0xAF	; 175
    1d74:	ff 4f       	sbci	r31, 0xFF	; 255
    1d76:	60 81       	ld	r22, Z
    1d78:	71 81       	ldd	r23, Z+1	; 0x01
    1d7a:	82 81       	ldd	r24, Z+2	; 0x02
    1d7c:	93 81       	ldd	r25, Z+3	; 0x03
    1d7e:	20 e0       	ldi	r18, 0x00	; 0
    1d80:	30 e0       	ldi	r19, 0x00	; 0
    1d82:	4a ef       	ldi	r20, 0xFA	; 250
    1d84:	54 e4       	ldi	r21, 0x44	; 68
    1d86:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d8a:	dc 01       	movw	r26, r24
    1d8c:	cb 01       	movw	r24, r22
    1d8e:	f8 01       	movw	r30, r16
    1d90:	80 83       	st	Z, r24
    1d92:	91 83       	std	Z+1, r25	; 0x01
    1d94:	a2 83       	std	Z+2, r26	; 0x02
    1d96:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1d98:	fe 01       	movw	r30, r28
    1d9a:	e3 5b       	subi	r30, 0xB3	; 179
    1d9c:	ff 4f       	sbci	r31, 0xFF	; 255
    1d9e:	60 81       	ld	r22, Z
    1da0:	71 81       	ldd	r23, Z+1	; 0x01
    1da2:	82 81       	ldd	r24, Z+2	; 0x02
    1da4:	93 81       	ldd	r25, Z+3	; 0x03
    1da6:	20 e0       	ldi	r18, 0x00	; 0
    1da8:	30 e0       	ldi	r19, 0x00	; 0
    1daa:	40 e8       	ldi	r20, 0x80	; 128
    1dac:	5f e3       	ldi	r21, 0x3F	; 63
    1dae:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1db2:	88 23       	and	r24, r24
    1db4:	44 f4       	brge	.+16     	; 0x1dc6 <LCD_voidInit+0xbc>
		__ticks = 1;
    1db6:	fe 01       	movw	r30, r28
    1db8:	e5 5b       	subi	r30, 0xB5	; 181
    1dba:	ff 4f       	sbci	r31, 0xFF	; 255
    1dbc:	81 e0       	ldi	r24, 0x01	; 1
    1dbe:	90 e0       	ldi	r25, 0x00	; 0
    1dc0:	91 83       	std	Z+1, r25	; 0x01
    1dc2:	80 83       	st	Z, r24
    1dc4:	64 c0       	rjmp	.+200    	; 0x1e8e <LCD_voidInit+0x184>
	else if (__tmp > 65535)
    1dc6:	fe 01       	movw	r30, r28
    1dc8:	e3 5b       	subi	r30, 0xB3	; 179
    1dca:	ff 4f       	sbci	r31, 0xFF	; 255
    1dcc:	60 81       	ld	r22, Z
    1dce:	71 81       	ldd	r23, Z+1	; 0x01
    1dd0:	82 81       	ldd	r24, Z+2	; 0x02
    1dd2:	93 81       	ldd	r25, Z+3	; 0x03
    1dd4:	20 e0       	ldi	r18, 0x00	; 0
    1dd6:	3f ef       	ldi	r19, 0xFF	; 255
    1dd8:	4f e7       	ldi	r20, 0x7F	; 127
    1dda:	57 e4       	ldi	r21, 0x47	; 71
    1ddc:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1de0:	18 16       	cp	r1, r24
    1de2:	0c f0       	brlt	.+2      	; 0x1de6 <LCD_voidInit+0xdc>
    1de4:	43 c0       	rjmp	.+134    	; 0x1e6c <LCD_voidInit+0x162>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1de6:	fe 01       	movw	r30, r28
    1de8:	ef 5a       	subi	r30, 0xAF	; 175
    1dea:	ff 4f       	sbci	r31, 0xFF	; 255
    1dec:	60 81       	ld	r22, Z
    1dee:	71 81       	ldd	r23, Z+1	; 0x01
    1df0:	82 81       	ldd	r24, Z+2	; 0x02
    1df2:	93 81       	ldd	r25, Z+3	; 0x03
    1df4:	20 e0       	ldi	r18, 0x00	; 0
    1df6:	30 e0       	ldi	r19, 0x00	; 0
    1df8:	40 e2       	ldi	r20, 0x20	; 32
    1dfa:	51 e4       	ldi	r21, 0x41	; 65
    1dfc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e00:	dc 01       	movw	r26, r24
    1e02:	cb 01       	movw	r24, r22
    1e04:	8e 01       	movw	r16, r28
    1e06:	05 5b       	subi	r16, 0xB5	; 181
    1e08:	1f 4f       	sbci	r17, 0xFF	; 255
    1e0a:	bc 01       	movw	r22, r24
    1e0c:	cd 01       	movw	r24, r26
    1e0e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e12:	dc 01       	movw	r26, r24
    1e14:	cb 01       	movw	r24, r22
    1e16:	f8 01       	movw	r30, r16
    1e18:	91 83       	std	Z+1, r25	; 0x01
    1e1a:	80 83       	st	Z, r24
    1e1c:	1f c0       	rjmp	.+62     	; 0x1e5c <LCD_voidInit+0x152>
    1e1e:	fe 01       	movw	r30, r28
    1e20:	e7 5b       	subi	r30, 0xB7	; 183
    1e22:	ff 4f       	sbci	r31, 0xFF	; 255
    1e24:	88 ec       	ldi	r24, 0xC8	; 200
    1e26:	90 e0       	ldi	r25, 0x00	; 0
    1e28:	91 83       	std	Z+1, r25	; 0x01
    1e2a:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1e2c:	fe 01       	movw	r30, r28
    1e2e:	e7 5b       	subi	r30, 0xB7	; 183
    1e30:	ff 4f       	sbci	r31, 0xFF	; 255
    1e32:	80 81       	ld	r24, Z
    1e34:	91 81       	ldd	r25, Z+1	; 0x01
    1e36:	01 97       	sbiw	r24, 0x01	; 1
    1e38:	f1 f7       	brne	.-4      	; 0x1e36 <LCD_voidInit+0x12c>
    1e3a:	fe 01       	movw	r30, r28
    1e3c:	e7 5b       	subi	r30, 0xB7	; 183
    1e3e:	ff 4f       	sbci	r31, 0xFF	; 255
    1e40:	91 83       	std	Z+1, r25	; 0x01
    1e42:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e44:	de 01       	movw	r26, r28
    1e46:	a5 5b       	subi	r26, 0xB5	; 181
    1e48:	bf 4f       	sbci	r27, 0xFF	; 255
    1e4a:	fe 01       	movw	r30, r28
    1e4c:	e5 5b       	subi	r30, 0xB5	; 181
    1e4e:	ff 4f       	sbci	r31, 0xFF	; 255
    1e50:	80 81       	ld	r24, Z
    1e52:	91 81       	ldd	r25, Z+1	; 0x01
    1e54:	01 97       	sbiw	r24, 0x01	; 1
    1e56:	11 96       	adiw	r26, 0x01	; 1
    1e58:	9c 93       	st	X, r25
    1e5a:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e5c:	fe 01       	movw	r30, r28
    1e5e:	e5 5b       	subi	r30, 0xB5	; 181
    1e60:	ff 4f       	sbci	r31, 0xFF	; 255
    1e62:	80 81       	ld	r24, Z
    1e64:	91 81       	ldd	r25, Z+1	; 0x01
    1e66:	00 97       	sbiw	r24, 0x00	; 0
    1e68:	d1 f6       	brne	.-76     	; 0x1e1e <LCD_voidInit+0x114>
    1e6a:	27 c0       	rjmp	.+78     	; 0x1eba <LCD_voidInit+0x1b0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e6c:	8e 01       	movw	r16, r28
    1e6e:	05 5b       	subi	r16, 0xB5	; 181
    1e70:	1f 4f       	sbci	r17, 0xFF	; 255
    1e72:	fe 01       	movw	r30, r28
    1e74:	e3 5b       	subi	r30, 0xB3	; 179
    1e76:	ff 4f       	sbci	r31, 0xFF	; 255
    1e78:	60 81       	ld	r22, Z
    1e7a:	71 81       	ldd	r23, Z+1	; 0x01
    1e7c:	82 81       	ldd	r24, Z+2	; 0x02
    1e7e:	93 81       	ldd	r25, Z+3	; 0x03
    1e80:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e84:	dc 01       	movw	r26, r24
    1e86:	cb 01       	movw	r24, r22
    1e88:	f8 01       	movw	r30, r16
    1e8a:	91 83       	std	Z+1, r25	; 0x01
    1e8c:	80 83       	st	Z, r24
    1e8e:	de 01       	movw	r26, r28
    1e90:	a9 5b       	subi	r26, 0xB9	; 185
    1e92:	bf 4f       	sbci	r27, 0xFF	; 255
    1e94:	fe 01       	movw	r30, r28
    1e96:	e5 5b       	subi	r30, 0xB5	; 181
    1e98:	ff 4f       	sbci	r31, 0xFF	; 255
    1e9a:	80 81       	ld	r24, Z
    1e9c:	91 81       	ldd	r25, Z+1	; 0x01
    1e9e:	8d 93       	st	X+, r24
    1ea0:	9c 93       	st	X, r25
    1ea2:	fe 01       	movw	r30, r28
    1ea4:	e9 5b       	subi	r30, 0xB9	; 185
    1ea6:	ff 4f       	sbci	r31, 0xFF	; 255
    1ea8:	80 81       	ld	r24, Z
    1eaa:	91 81       	ldd	r25, Z+1	; 0x01
    1eac:	01 97       	sbiw	r24, 0x01	; 1
    1eae:	f1 f7       	brne	.-4      	; 0x1eac <LCD_voidInit+0x1a2>
    1eb0:	fe 01       	movw	r30, r28
    1eb2:	e9 5b       	subi	r30, 0xB9	; 185
    1eb4:	ff 4f       	sbci	r31, 0xFF	; 255
    1eb6:	91 83       	std	Z+1, r25	; 0x01
    1eb8:	80 83       	st	Z, r24
	_delay_ms (30);

	LCD_voidSendCommand(LCD_RETURN_HOME);
    1eba:	82 e0       	ldi	r24, 0x02	; 2
    1ebc:	0e 94 dd 11 	call	0x23ba	; 0x23ba <LCD_voidSendCommand>
    1ec0:	fe 01       	movw	r30, r28
    1ec2:	ed 5b       	subi	r30, 0xBD	; 189
    1ec4:	ff 4f       	sbci	r31, 0xFF	; 255
    1ec6:	80 e0       	ldi	r24, 0x00	; 0
    1ec8:	90 e0       	ldi	r25, 0x00	; 0
    1eca:	a0 e7       	ldi	r26, 0x70	; 112
    1ecc:	b1 e4       	ldi	r27, 0x41	; 65
    1ece:	80 83       	st	Z, r24
    1ed0:	91 83       	std	Z+1, r25	; 0x01
    1ed2:	a2 83       	std	Z+2, r26	; 0x02
    1ed4:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ed6:	8e 01       	movw	r16, r28
    1ed8:	01 5c       	subi	r16, 0xC1	; 193
    1eda:	1f 4f       	sbci	r17, 0xFF	; 255
    1edc:	fe 01       	movw	r30, r28
    1ede:	ed 5b       	subi	r30, 0xBD	; 189
    1ee0:	ff 4f       	sbci	r31, 0xFF	; 255
    1ee2:	60 81       	ld	r22, Z
    1ee4:	71 81       	ldd	r23, Z+1	; 0x01
    1ee6:	82 81       	ldd	r24, Z+2	; 0x02
    1ee8:	93 81       	ldd	r25, Z+3	; 0x03
    1eea:	20 e0       	ldi	r18, 0x00	; 0
    1eec:	30 e0       	ldi	r19, 0x00	; 0
    1eee:	4a ef       	ldi	r20, 0xFA	; 250
    1ef0:	54 e4       	ldi	r21, 0x44	; 68
    1ef2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ef6:	dc 01       	movw	r26, r24
    1ef8:	cb 01       	movw	r24, r22
    1efa:	f8 01       	movw	r30, r16
    1efc:	80 83       	st	Z, r24
    1efe:	91 83       	std	Z+1, r25	; 0x01
    1f00:	a2 83       	std	Z+2, r26	; 0x02
    1f02:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1f04:	fe 01       	movw	r30, r28
    1f06:	ff 96       	adiw	r30, 0x3f	; 63
    1f08:	60 81       	ld	r22, Z
    1f0a:	71 81       	ldd	r23, Z+1	; 0x01
    1f0c:	82 81       	ldd	r24, Z+2	; 0x02
    1f0e:	93 81       	ldd	r25, Z+3	; 0x03
    1f10:	20 e0       	ldi	r18, 0x00	; 0
    1f12:	30 e0       	ldi	r19, 0x00	; 0
    1f14:	40 e8       	ldi	r20, 0x80	; 128
    1f16:	5f e3       	ldi	r21, 0x3F	; 63
    1f18:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1f1c:	88 23       	and	r24, r24
    1f1e:	2c f4       	brge	.+10     	; 0x1f2a <LCD_voidInit+0x220>
		__ticks = 1;
    1f20:	81 e0       	ldi	r24, 0x01	; 1
    1f22:	90 e0       	ldi	r25, 0x00	; 0
    1f24:	9e af       	std	Y+62, r25	; 0x3e
    1f26:	8d af       	std	Y+61, r24	; 0x3d
    1f28:	46 c0       	rjmp	.+140    	; 0x1fb6 <LCD_voidInit+0x2ac>
	else if (__tmp > 65535)
    1f2a:	fe 01       	movw	r30, r28
    1f2c:	ff 96       	adiw	r30, 0x3f	; 63
    1f2e:	60 81       	ld	r22, Z
    1f30:	71 81       	ldd	r23, Z+1	; 0x01
    1f32:	82 81       	ldd	r24, Z+2	; 0x02
    1f34:	93 81       	ldd	r25, Z+3	; 0x03
    1f36:	20 e0       	ldi	r18, 0x00	; 0
    1f38:	3f ef       	ldi	r19, 0xFF	; 255
    1f3a:	4f e7       	ldi	r20, 0x7F	; 127
    1f3c:	57 e4       	ldi	r21, 0x47	; 71
    1f3e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1f42:	18 16       	cp	r1, r24
    1f44:	64 f5       	brge	.+88     	; 0x1f9e <LCD_voidInit+0x294>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f46:	fe 01       	movw	r30, r28
    1f48:	ed 5b       	subi	r30, 0xBD	; 189
    1f4a:	ff 4f       	sbci	r31, 0xFF	; 255
    1f4c:	60 81       	ld	r22, Z
    1f4e:	71 81       	ldd	r23, Z+1	; 0x01
    1f50:	82 81       	ldd	r24, Z+2	; 0x02
    1f52:	93 81       	ldd	r25, Z+3	; 0x03
    1f54:	20 e0       	ldi	r18, 0x00	; 0
    1f56:	30 e0       	ldi	r19, 0x00	; 0
    1f58:	40 e2       	ldi	r20, 0x20	; 32
    1f5a:	51 e4       	ldi	r21, 0x41	; 65
    1f5c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f60:	dc 01       	movw	r26, r24
    1f62:	cb 01       	movw	r24, r22
    1f64:	bc 01       	movw	r22, r24
    1f66:	cd 01       	movw	r24, r26
    1f68:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f6c:	dc 01       	movw	r26, r24
    1f6e:	cb 01       	movw	r24, r22
    1f70:	9e af       	std	Y+62, r25	; 0x3e
    1f72:	8d af       	std	Y+61, r24	; 0x3d
    1f74:	0f c0       	rjmp	.+30     	; 0x1f94 <LCD_voidInit+0x28a>
    1f76:	88 ec       	ldi	r24, 0xC8	; 200
    1f78:	90 e0       	ldi	r25, 0x00	; 0
    1f7a:	9c af       	std	Y+60, r25	; 0x3c
    1f7c:	8b af       	std	Y+59, r24	; 0x3b
    1f7e:	8b ad       	ldd	r24, Y+59	; 0x3b
    1f80:	9c ad       	ldd	r25, Y+60	; 0x3c
    1f82:	01 97       	sbiw	r24, 0x01	; 1
    1f84:	f1 f7       	brne	.-4      	; 0x1f82 <LCD_voidInit+0x278>
    1f86:	9c af       	std	Y+60, r25	; 0x3c
    1f88:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1f8a:	8d ad       	ldd	r24, Y+61	; 0x3d
    1f8c:	9e ad       	ldd	r25, Y+62	; 0x3e
    1f8e:	01 97       	sbiw	r24, 0x01	; 1
    1f90:	9e af       	std	Y+62, r25	; 0x3e
    1f92:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1f94:	8d ad       	ldd	r24, Y+61	; 0x3d
    1f96:	9e ad       	ldd	r25, Y+62	; 0x3e
    1f98:	00 97       	sbiw	r24, 0x00	; 0
    1f9a:	69 f7       	brne	.-38     	; 0x1f76 <LCD_voidInit+0x26c>
    1f9c:	16 c0       	rjmp	.+44     	; 0x1fca <LCD_voidInit+0x2c0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1f9e:	fe 01       	movw	r30, r28
    1fa0:	ff 96       	adiw	r30, 0x3f	; 63
    1fa2:	60 81       	ld	r22, Z
    1fa4:	71 81       	ldd	r23, Z+1	; 0x01
    1fa6:	82 81       	ldd	r24, Z+2	; 0x02
    1fa8:	93 81       	ldd	r25, Z+3	; 0x03
    1faa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1fae:	dc 01       	movw	r26, r24
    1fb0:	cb 01       	movw	r24, r22
    1fb2:	9e af       	std	Y+62, r25	; 0x3e
    1fb4:	8d af       	std	Y+61, r24	; 0x3d
    1fb6:	8d ad       	ldd	r24, Y+61	; 0x3d
    1fb8:	9e ad       	ldd	r25, Y+62	; 0x3e
    1fba:	9a af       	std	Y+58, r25	; 0x3a
    1fbc:	89 af       	std	Y+57, r24	; 0x39
    1fbe:	89 ad       	ldd	r24, Y+57	; 0x39
    1fc0:	9a ad       	ldd	r25, Y+58	; 0x3a
    1fc2:	01 97       	sbiw	r24, 0x01	; 1
    1fc4:	f1 f7       	brne	.-4      	; 0x1fc2 <LCD_voidInit+0x2b8>
    1fc6:	9a af       	std	Y+58, r25	; 0x3a
    1fc8:	89 af       	std	Y+57, r24	; 0x39
	_delay_ms (15);
	LCD_voidSendCommand(FunctionSet1_Command);
    1fca:	82 e2       	ldi	r24, 0x22	; 34
    1fcc:	0e 94 dd 11 	call	0x23ba	; 0x23ba <LCD_voidSendCommand>
	DIO_enum_WriteChannel(EN, DIO_u8High);
    1fd0:	82 e0       	ldi	r24, 0x02	; 2
    1fd2:	61 e0       	ldi	r22, 0x01	; 1
    1fd4:	0e 94 f5 0a 	call	0x15ea	; 0x15ea <DIO_enum_WriteChannel>

	DIO_enum_WriteChannel(D4, GET_BIT(FunctionSet2_Command,4));
    1fd8:	88 e0       	ldi	r24, 0x08	; 8
    1fda:	60 e0       	ldi	r22, 0x00	; 0
    1fdc:	0e 94 f5 0a 	call	0x15ea	; 0x15ea <DIO_enum_WriteChannel>
	DIO_enum_WriteChannel(D5, GET_BIT(FunctionSet2_Command,5));
    1fe0:	89 e0       	ldi	r24, 0x09	; 9
    1fe2:	60 e0       	ldi	r22, 0x00	; 0
    1fe4:	0e 94 f5 0a 	call	0x15ea	; 0x15ea <DIO_enum_WriteChannel>
	DIO_enum_WriteChannel(D6, GET_BIT(FunctionSet2_Command,6));
    1fe8:	8a e0       	ldi	r24, 0x0A	; 10
    1fea:	60 e0       	ldi	r22, 0x00	; 0
    1fec:	0e 94 f5 0a 	call	0x15ea	; 0x15ea <DIO_enum_WriteChannel>
	DIO_enum_WriteChannel(D7, GET_BIT(FunctionSet2_Command,7));
    1ff0:	8c e0       	ldi	r24, 0x0C	; 12
    1ff2:	61 e0       	ldi	r22, 0x01	; 1
    1ff4:	0e 94 f5 0a 	call	0x15ea	; 0x15ea <DIO_enum_WriteChannel>
	
	DIO_enum_WriteChannel(EN, DIO_u8LOW);
    1ff8:	82 e0       	ldi	r24, 0x02	; 2
    1ffa:	60 e0       	ldi	r22, 0x00	; 0
    1ffc:	0e 94 f5 0a 	call	0x15ea	; 0x15ea <DIO_enum_WriteChannel>
    2000:	80 e0       	ldi	r24, 0x00	; 0
    2002:	90 e0       	ldi	r25, 0x00	; 0
    2004:	a0 e8       	ldi	r26, 0x80	; 128
    2006:	bf e3       	ldi	r27, 0x3F	; 63
    2008:	8d ab       	std	Y+53, r24	; 0x35
    200a:	9e ab       	std	Y+54, r25	; 0x36
    200c:	af ab       	std	Y+55, r26	; 0x37
    200e:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2010:	6d a9       	ldd	r22, Y+53	; 0x35
    2012:	7e a9       	ldd	r23, Y+54	; 0x36
    2014:	8f a9       	ldd	r24, Y+55	; 0x37
    2016:	98 ad       	ldd	r25, Y+56	; 0x38
    2018:	20 e0       	ldi	r18, 0x00	; 0
    201a:	30 e0       	ldi	r19, 0x00	; 0
    201c:	4a ef       	ldi	r20, 0xFA	; 250
    201e:	54 e4       	ldi	r21, 0x44	; 68
    2020:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2024:	dc 01       	movw	r26, r24
    2026:	cb 01       	movw	r24, r22
    2028:	89 ab       	std	Y+49, r24	; 0x31
    202a:	9a ab       	std	Y+50, r25	; 0x32
    202c:	ab ab       	std	Y+51, r26	; 0x33
    202e:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    2030:	69 a9       	ldd	r22, Y+49	; 0x31
    2032:	7a a9       	ldd	r23, Y+50	; 0x32
    2034:	8b a9       	ldd	r24, Y+51	; 0x33
    2036:	9c a9       	ldd	r25, Y+52	; 0x34
    2038:	20 e0       	ldi	r18, 0x00	; 0
    203a:	30 e0       	ldi	r19, 0x00	; 0
    203c:	40 e8       	ldi	r20, 0x80	; 128
    203e:	5f e3       	ldi	r21, 0x3F	; 63
    2040:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2044:	88 23       	and	r24, r24
    2046:	2c f4       	brge	.+10     	; 0x2052 <LCD_voidInit+0x348>
		__ticks = 1;
    2048:	81 e0       	ldi	r24, 0x01	; 1
    204a:	90 e0       	ldi	r25, 0x00	; 0
    204c:	98 ab       	std	Y+48, r25	; 0x30
    204e:	8f a7       	std	Y+47, r24	; 0x2f
    2050:	3f c0       	rjmp	.+126    	; 0x20d0 <LCD_voidInit+0x3c6>
	else if (__tmp > 65535)
    2052:	69 a9       	ldd	r22, Y+49	; 0x31
    2054:	7a a9       	ldd	r23, Y+50	; 0x32
    2056:	8b a9       	ldd	r24, Y+51	; 0x33
    2058:	9c a9       	ldd	r25, Y+52	; 0x34
    205a:	20 e0       	ldi	r18, 0x00	; 0
    205c:	3f ef       	ldi	r19, 0xFF	; 255
    205e:	4f e7       	ldi	r20, 0x7F	; 127
    2060:	57 e4       	ldi	r21, 0x47	; 71
    2062:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2066:	18 16       	cp	r1, r24
    2068:	4c f5       	brge	.+82     	; 0x20bc <LCD_voidInit+0x3b2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    206a:	6d a9       	ldd	r22, Y+53	; 0x35
    206c:	7e a9       	ldd	r23, Y+54	; 0x36
    206e:	8f a9       	ldd	r24, Y+55	; 0x37
    2070:	98 ad       	ldd	r25, Y+56	; 0x38
    2072:	20 e0       	ldi	r18, 0x00	; 0
    2074:	30 e0       	ldi	r19, 0x00	; 0
    2076:	40 e2       	ldi	r20, 0x20	; 32
    2078:	51 e4       	ldi	r21, 0x41	; 65
    207a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    207e:	dc 01       	movw	r26, r24
    2080:	cb 01       	movw	r24, r22
    2082:	bc 01       	movw	r22, r24
    2084:	cd 01       	movw	r24, r26
    2086:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    208a:	dc 01       	movw	r26, r24
    208c:	cb 01       	movw	r24, r22
    208e:	98 ab       	std	Y+48, r25	; 0x30
    2090:	8f a7       	std	Y+47, r24	; 0x2f
    2092:	0f c0       	rjmp	.+30     	; 0x20b2 <LCD_voidInit+0x3a8>
    2094:	88 ec       	ldi	r24, 0xC8	; 200
    2096:	90 e0       	ldi	r25, 0x00	; 0
    2098:	9e a7       	std	Y+46, r25	; 0x2e
    209a:	8d a7       	std	Y+45, r24	; 0x2d
    209c:	8d a5       	ldd	r24, Y+45	; 0x2d
    209e:	9e a5       	ldd	r25, Y+46	; 0x2e
    20a0:	01 97       	sbiw	r24, 0x01	; 1
    20a2:	f1 f7       	brne	.-4      	; 0x20a0 <LCD_voidInit+0x396>
    20a4:	9e a7       	std	Y+46, r25	; 0x2e
    20a6:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    20a8:	8f a5       	ldd	r24, Y+47	; 0x2f
    20aa:	98 a9       	ldd	r25, Y+48	; 0x30
    20ac:	01 97       	sbiw	r24, 0x01	; 1
    20ae:	98 ab       	std	Y+48, r25	; 0x30
    20b0:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    20b2:	8f a5       	ldd	r24, Y+47	; 0x2f
    20b4:	98 a9       	ldd	r25, Y+48	; 0x30
    20b6:	00 97       	sbiw	r24, 0x00	; 0
    20b8:	69 f7       	brne	.-38     	; 0x2094 <LCD_voidInit+0x38a>
    20ba:	14 c0       	rjmp	.+40     	; 0x20e4 <LCD_voidInit+0x3da>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    20bc:	69 a9       	ldd	r22, Y+49	; 0x31
    20be:	7a a9       	ldd	r23, Y+50	; 0x32
    20c0:	8b a9       	ldd	r24, Y+51	; 0x33
    20c2:	9c a9       	ldd	r25, Y+52	; 0x34
    20c4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    20c8:	dc 01       	movw	r26, r24
    20ca:	cb 01       	movw	r24, r22
    20cc:	98 ab       	std	Y+48, r25	; 0x30
    20ce:	8f a7       	std	Y+47, r24	; 0x2f
    20d0:	8f a5       	ldd	r24, Y+47	; 0x2f
    20d2:	98 a9       	ldd	r25, Y+48	; 0x30
    20d4:	9c a7       	std	Y+44, r25	; 0x2c
    20d6:	8b a7       	std	Y+43, r24	; 0x2b
    20d8:	8b a5       	ldd	r24, Y+43	; 0x2b
    20da:	9c a5       	ldd	r25, Y+44	; 0x2c
    20dc:	01 97       	sbiw	r24, 0x01	; 1
    20de:	f1 f7       	brne	.-4      	; 0x20dc <LCD_voidInit+0x3d2>
    20e0:	9c a7       	std	Y+44, r25	; 0x2c
    20e2:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms (1);
	LCD_voidSendCommand(LCD_DISPLAY_ON);
    20e4:	8c e0       	ldi	r24, 0x0C	; 12
    20e6:	0e 94 dd 11 	call	0x23ba	; 0x23ba <LCD_voidSendCommand>
    20ea:	80 e0       	ldi	r24, 0x00	; 0
    20ec:	90 e0       	ldi	r25, 0x00	; 0
    20ee:	a0 e8       	ldi	r26, 0x80	; 128
    20f0:	bf e3       	ldi	r27, 0x3F	; 63
    20f2:	8f a3       	std	Y+39, r24	; 0x27
    20f4:	98 a7       	std	Y+40, r25	; 0x28
    20f6:	a9 a7       	std	Y+41, r26	; 0x29
    20f8:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    20fa:	6f a1       	ldd	r22, Y+39	; 0x27
    20fc:	78 a5       	ldd	r23, Y+40	; 0x28
    20fe:	89 a5       	ldd	r24, Y+41	; 0x29
    2100:	9a a5       	ldd	r25, Y+42	; 0x2a
    2102:	20 e0       	ldi	r18, 0x00	; 0
    2104:	30 e0       	ldi	r19, 0x00	; 0
    2106:	4a ef       	ldi	r20, 0xFA	; 250
    2108:	54 e4       	ldi	r21, 0x44	; 68
    210a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    210e:	dc 01       	movw	r26, r24
    2110:	cb 01       	movw	r24, r22
    2112:	8b a3       	std	Y+35, r24	; 0x23
    2114:	9c a3       	std	Y+36, r25	; 0x24
    2116:	ad a3       	std	Y+37, r26	; 0x25
    2118:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    211a:	6b a1       	ldd	r22, Y+35	; 0x23
    211c:	7c a1       	ldd	r23, Y+36	; 0x24
    211e:	8d a1       	ldd	r24, Y+37	; 0x25
    2120:	9e a1       	ldd	r25, Y+38	; 0x26
    2122:	20 e0       	ldi	r18, 0x00	; 0
    2124:	30 e0       	ldi	r19, 0x00	; 0
    2126:	40 e8       	ldi	r20, 0x80	; 128
    2128:	5f e3       	ldi	r21, 0x3F	; 63
    212a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    212e:	88 23       	and	r24, r24
    2130:	2c f4       	brge	.+10     	; 0x213c <LCD_voidInit+0x432>
		__ticks = 1;
    2132:	81 e0       	ldi	r24, 0x01	; 1
    2134:	90 e0       	ldi	r25, 0x00	; 0
    2136:	9a a3       	std	Y+34, r25	; 0x22
    2138:	89 a3       	std	Y+33, r24	; 0x21
    213a:	3f c0       	rjmp	.+126    	; 0x21ba <LCD_voidInit+0x4b0>
	else if (__tmp > 65535)
    213c:	6b a1       	ldd	r22, Y+35	; 0x23
    213e:	7c a1       	ldd	r23, Y+36	; 0x24
    2140:	8d a1       	ldd	r24, Y+37	; 0x25
    2142:	9e a1       	ldd	r25, Y+38	; 0x26
    2144:	20 e0       	ldi	r18, 0x00	; 0
    2146:	3f ef       	ldi	r19, 0xFF	; 255
    2148:	4f e7       	ldi	r20, 0x7F	; 127
    214a:	57 e4       	ldi	r21, 0x47	; 71
    214c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2150:	18 16       	cp	r1, r24
    2152:	4c f5       	brge	.+82     	; 0x21a6 <LCD_voidInit+0x49c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2154:	6f a1       	ldd	r22, Y+39	; 0x27
    2156:	78 a5       	ldd	r23, Y+40	; 0x28
    2158:	89 a5       	ldd	r24, Y+41	; 0x29
    215a:	9a a5       	ldd	r25, Y+42	; 0x2a
    215c:	20 e0       	ldi	r18, 0x00	; 0
    215e:	30 e0       	ldi	r19, 0x00	; 0
    2160:	40 e2       	ldi	r20, 0x20	; 32
    2162:	51 e4       	ldi	r21, 0x41	; 65
    2164:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2168:	dc 01       	movw	r26, r24
    216a:	cb 01       	movw	r24, r22
    216c:	bc 01       	movw	r22, r24
    216e:	cd 01       	movw	r24, r26
    2170:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2174:	dc 01       	movw	r26, r24
    2176:	cb 01       	movw	r24, r22
    2178:	9a a3       	std	Y+34, r25	; 0x22
    217a:	89 a3       	std	Y+33, r24	; 0x21
    217c:	0f c0       	rjmp	.+30     	; 0x219c <LCD_voidInit+0x492>
    217e:	88 ec       	ldi	r24, 0xC8	; 200
    2180:	90 e0       	ldi	r25, 0x00	; 0
    2182:	98 a3       	std	Y+32, r25	; 0x20
    2184:	8f 8f       	std	Y+31, r24	; 0x1f
    2186:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2188:	98 a1       	ldd	r25, Y+32	; 0x20
    218a:	01 97       	sbiw	r24, 0x01	; 1
    218c:	f1 f7       	brne	.-4      	; 0x218a <LCD_voidInit+0x480>
    218e:	98 a3       	std	Y+32, r25	; 0x20
    2190:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2192:	89 a1       	ldd	r24, Y+33	; 0x21
    2194:	9a a1       	ldd	r25, Y+34	; 0x22
    2196:	01 97       	sbiw	r24, 0x01	; 1
    2198:	9a a3       	std	Y+34, r25	; 0x22
    219a:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    219c:	89 a1       	ldd	r24, Y+33	; 0x21
    219e:	9a a1       	ldd	r25, Y+34	; 0x22
    21a0:	00 97       	sbiw	r24, 0x00	; 0
    21a2:	69 f7       	brne	.-38     	; 0x217e <LCD_voidInit+0x474>
    21a4:	14 c0       	rjmp	.+40     	; 0x21ce <LCD_voidInit+0x4c4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    21a6:	6b a1       	ldd	r22, Y+35	; 0x23
    21a8:	7c a1       	ldd	r23, Y+36	; 0x24
    21aa:	8d a1       	ldd	r24, Y+37	; 0x25
    21ac:	9e a1       	ldd	r25, Y+38	; 0x26
    21ae:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    21b2:	dc 01       	movw	r26, r24
    21b4:	cb 01       	movw	r24, r22
    21b6:	9a a3       	std	Y+34, r25	; 0x22
    21b8:	89 a3       	std	Y+33, r24	; 0x21
    21ba:	89 a1       	ldd	r24, Y+33	; 0x21
    21bc:	9a a1       	ldd	r25, Y+34	; 0x22
    21be:	9e 8f       	std	Y+30, r25	; 0x1e
    21c0:	8d 8f       	std	Y+29, r24	; 0x1d
    21c2:	8d 8d       	ldd	r24, Y+29	; 0x1d
    21c4:	9e 8d       	ldd	r25, Y+30	; 0x1e
    21c6:	01 97       	sbiw	r24, 0x01	; 1
    21c8:	f1 f7       	brne	.-4      	; 0x21c6 <LCD_voidInit+0x4bc>
    21ca:	9e 8f       	std	Y+30, r25	; 0x1e
    21cc:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms (1);
	LCD_voidSendCommand(LCD_CLEAR);
    21ce:	81 e0       	ldi	r24, 0x01	; 1
    21d0:	0e 94 dd 11 	call	0x23ba	; 0x23ba <LCD_voidSendCommand>
    21d4:	80 e0       	ldi	r24, 0x00	; 0
    21d6:	90 e0       	ldi	r25, 0x00	; 0
    21d8:	a0 e7       	ldi	r26, 0x70	; 112
    21da:	b1 e4       	ldi	r27, 0x41	; 65
    21dc:	89 8f       	std	Y+25, r24	; 0x19
    21de:	9a 8f       	std	Y+26, r25	; 0x1a
    21e0:	ab 8f       	std	Y+27, r26	; 0x1b
    21e2:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    21e4:	69 8d       	ldd	r22, Y+25	; 0x19
    21e6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    21e8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    21ea:	9c 8d       	ldd	r25, Y+28	; 0x1c
    21ec:	20 e0       	ldi	r18, 0x00	; 0
    21ee:	30 e0       	ldi	r19, 0x00	; 0
    21f0:	4a ef       	ldi	r20, 0xFA	; 250
    21f2:	54 e4       	ldi	r21, 0x44	; 68
    21f4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    21f8:	dc 01       	movw	r26, r24
    21fa:	cb 01       	movw	r24, r22
    21fc:	8d 8b       	std	Y+21, r24	; 0x15
    21fe:	9e 8b       	std	Y+22, r25	; 0x16
    2200:	af 8b       	std	Y+23, r26	; 0x17
    2202:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2204:	6d 89       	ldd	r22, Y+21	; 0x15
    2206:	7e 89       	ldd	r23, Y+22	; 0x16
    2208:	8f 89       	ldd	r24, Y+23	; 0x17
    220a:	98 8d       	ldd	r25, Y+24	; 0x18
    220c:	20 e0       	ldi	r18, 0x00	; 0
    220e:	30 e0       	ldi	r19, 0x00	; 0
    2210:	40 e8       	ldi	r20, 0x80	; 128
    2212:	5f e3       	ldi	r21, 0x3F	; 63
    2214:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2218:	88 23       	and	r24, r24
    221a:	2c f4       	brge	.+10     	; 0x2226 <LCD_voidInit+0x51c>
		__ticks = 1;
    221c:	81 e0       	ldi	r24, 0x01	; 1
    221e:	90 e0       	ldi	r25, 0x00	; 0
    2220:	9c 8b       	std	Y+20, r25	; 0x14
    2222:	8b 8b       	std	Y+19, r24	; 0x13
    2224:	3f c0       	rjmp	.+126    	; 0x22a4 <LCD_voidInit+0x59a>
	else if (__tmp > 65535)
    2226:	6d 89       	ldd	r22, Y+21	; 0x15
    2228:	7e 89       	ldd	r23, Y+22	; 0x16
    222a:	8f 89       	ldd	r24, Y+23	; 0x17
    222c:	98 8d       	ldd	r25, Y+24	; 0x18
    222e:	20 e0       	ldi	r18, 0x00	; 0
    2230:	3f ef       	ldi	r19, 0xFF	; 255
    2232:	4f e7       	ldi	r20, 0x7F	; 127
    2234:	57 e4       	ldi	r21, 0x47	; 71
    2236:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    223a:	18 16       	cp	r1, r24
    223c:	4c f5       	brge	.+82     	; 0x2290 <LCD_voidInit+0x586>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    223e:	69 8d       	ldd	r22, Y+25	; 0x19
    2240:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2242:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2244:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2246:	20 e0       	ldi	r18, 0x00	; 0
    2248:	30 e0       	ldi	r19, 0x00	; 0
    224a:	40 e2       	ldi	r20, 0x20	; 32
    224c:	51 e4       	ldi	r21, 0x41	; 65
    224e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2252:	dc 01       	movw	r26, r24
    2254:	cb 01       	movw	r24, r22
    2256:	bc 01       	movw	r22, r24
    2258:	cd 01       	movw	r24, r26
    225a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    225e:	dc 01       	movw	r26, r24
    2260:	cb 01       	movw	r24, r22
    2262:	9c 8b       	std	Y+20, r25	; 0x14
    2264:	8b 8b       	std	Y+19, r24	; 0x13
    2266:	0f c0       	rjmp	.+30     	; 0x2286 <LCD_voidInit+0x57c>
    2268:	88 ec       	ldi	r24, 0xC8	; 200
    226a:	90 e0       	ldi	r25, 0x00	; 0
    226c:	9a 8b       	std	Y+18, r25	; 0x12
    226e:	89 8b       	std	Y+17, r24	; 0x11
    2270:	89 89       	ldd	r24, Y+17	; 0x11
    2272:	9a 89       	ldd	r25, Y+18	; 0x12
    2274:	01 97       	sbiw	r24, 0x01	; 1
    2276:	f1 f7       	brne	.-4      	; 0x2274 <LCD_voidInit+0x56a>
    2278:	9a 8b       	std	Y+18, r25	; 0x12
    227a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    227c:	8b 89       	ldd	r24, Y+19	; 0x13
    227e:	9c 89       	ldd	r25, Y+20	; 0x14
    2280:	01 97       	sbiw	r24, 0x01	; 1
    2282:	9c 8b       	std	Y+20, r25	; 0x14
    2284:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2286:	8b 89       	ldd	r24, Y+19	; 0x13
    2288:	9c 89       	ldd	r25, Y+20	; 0x14
    228a:	00 97       	sbiw	r24, 0x00	; 0
    228c:	69 f7       	brne	.-38     	; 0x2268 <LCD_voidInit+0x55e>
    228e:	14 c0       	rjmp	.+40     	; 0x22b8 <LCD_voidInit+0x5ae>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2290:	6d 89       	ldd	r22, Y+21	; 0x15
    2292:	7e 89       	ldd	r23, Y+22	; 0x16
    2294:	8f 89       	ldd	r24, Y+23	; 0x17
    2296:	98 8d       	ldd	r25, Y+24	; 0x18
    2298:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    229c:	dc 01       	movw	r26, r24
    229e:	cb 01       	movw	r24, r22
    22a0:	9c 8b       	std	Y+20, r25	; 0x14
    22a2:	8b 8b       	std	Y+19, r24	; 0x13
    22a4:	8b 89       	ldd	r24, Y+19	; 0x13
    22a6:	9c 89       	ldd	r25, Y+20	; 0x14
    22a8:	98 8b       	std	Y+16, r25	; 0x10
    22aa:	8f 87       	std	Y+15, r24	; 0x0f
    22ac:	8f 85       	ldd	r24, Y+15	; 0x0f
    22ae:	98 89       	ldd	r25, Y+16	; 0x10
    22b0:	01 97       	sbiw	r24, 0x01	; 1
    22b2:	f1 f7       	brne	.-4      	; 0x22b0 <LCD_voidInit+0x5a6>
    22b4:	98 8b       	std	Y+16, r25	; 0x10
    22b6:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms (15);
	LCD_voidSendCommand(LCD_ENTRY_MODE);
    22b8:	86 e0       	ldi	r24, 0x06	; 6
    22ba:	0e 94 dd 11 	call	0x23ba	; 0x23ba <LCD_voidSendCommand>
    22be:	80 e0       	ldi	r24, 0x00	; 0
    22c0:	90 e0       	ldi	r25, 0x00	; 0
    22c2:	a0 e0       	ldi	r26, 0x00	; 0
    22c4:	b0 e4       	ldi	r27, 0x40	; 64
    22c6:	8b 87       	std	Y+11, r24	; 0x0b
    22c8:	9c 87       	std	Y+12, r25	; 0x0c
    22ca:	ad 87       	std	Y+13, r26	; 0x0d
    22cc:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    22ce:	6b 85       	ldd	r22, Y+11	; 0x0b
    22d0:	7c 85       	ldd	r23, Y+12	; 0x0c
    22d2:	8d 85       	ldd	r24, Y+13	; 0x0d
    22d4:	9e 85       	ldd	r25, Y+14	; 0x0e
    22d6:	20 e0       	ldi	r18, 0x00	; 0
    22d8:	30 e0       	ldi	r19, 0x00	; 0
    22da:	4a ef       	ldi	r20, 0xFA	; 250
    22dc:	54 e4       	ldi	r21, 0x44	; 68
    22de:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    22e2:	dc 01       	movw	r26, r24
    22e4:	cb 01       	movw	r24, r22
    22e6:	8f 83       	std	Y+7, r24	; 0x07
    22e8:	98 87       	std	Y+8, r25	; 0x08
    22ea:	a9 87       	std	Y+9, r26	; 0x09
    22ec:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    22ee:	6f 81       	ldd	r22, Y+7	; 0x07
    22f0:	78 85       	ldd	r23, Y+8	; 0x08
    22f2:	89 85       	ldd	r24, Y+9	; 0x09
    22f4:	9a 85       	ldd	r25, Y+10	; 0x0a
    22f6:	20 e0       	ldi	r18, 0x00	; 0
    22f8:	30 e0       	ldi	r19, 0x00	; 0
    22fa:	40 e8       	ldi	r20, 0x80	; 128
    22fc:	5f e3       	ldi	r21, 0x3F	; 63
    22fe:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2302:	88 23       	and	r24, r24
    2304:	2c f4       	brge	.+10     	; 0x2310 <LCD_voidInit+0x606>
		__ticks = 1;
    2306:	81 e0       	ldi	r24, 0x01	; 1
    2308:	90 e0       	ldi	r25, 0x00	; 0
    230a:	9e 83       	std	Y+6, r25	; 0x06
    230c:	8d 83       	std	Y+5, r24	; 0x05
    230e:	3f c0       	rjmp	.+126    	; 0x238e <LCD_voidInit+0x684>
	else if (__tmp > 65535)
    2310:	6f 81       	ldd	r22, Y+7	; 0x07
    2312:	78 85       	ldd	r23, Y+8	; 0x08
    2314:	89 85       	ldd	r24, Y+9	; 0x09
    2316:	9a 85       	ldd	r25, Y+10	; 0x0a
    2318:	20 e0       	ldi	r18, 0x00	; 0
    231a:	3f ef       	ldi	r19, 0xFF	; 255
    231c:	4f e7       	ldi	r20, 0x7F	; 127
    231e:	57 e4       	ldi	r21, 0x47	; 71
    2320:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2324:	18 16       	cp	r1, r24
    2326:	4c f5       	brge	.+82     	; 0x237a <LCD_voidInit+0x670>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2328:	6b 85       	ldd	r22, Y+11	; 0x0b
    232a:	7c 85       	ldd	r23, Y+12	; 0x0c
    232c:	8d 85       	ldd	r24, Y+13	; 0x0d
    232e:	9e 85       	ldd	r25, Y+14	; 0x0e
    2330:	20 e0       	ldi	r18, 0x00	; 0
    2332:	30 e0       	ldi	r19, 0x00	; 0
    2334:	40 e2       	ldi	r20, 0x20	; 32
    2336:	51 e4       	ldi	r21, 0x41	; 65
    2338:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    233c:	dc 01       	movw	r26, r24
    233e:	cb 01       	movw	r24, r22
    2340:	bc 01       	movw	r22, r24
    2342:	cd 01       	movw	r24, r26
    2344:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2348:	dc 01       	movw	r26, r24
    234a:	cb 01       	movw	r24, r22
    234c:	9e 83       	std	Y+6, r25	; 0x06
    234e:	8d 83       	std	Y+5, r24	; 0x05
    2350:	0f c0       	rjmp	.+30     	; 0x2370 <LCD_voidInit+0x666>
    2352:	88 ec       	ldi	r24, 0xC8	; 200
    2354:	90 e0       	ldi	r25, 0x00	; 0
    2356:	9c 83       	std	Y+4, r25	; 0x04
    2358:	8b 83       	std	Y+3, r24	; 0x03
    235a:	8b 81       	ldd	r24, Y+3	; 0x03
    235c:	9c 81       	ldd	r25, Y+4	; 0x04
    235e:	01 97       	sbiw	r24, 0x01	; 1
    2360:	f1 f7       	brne	.-4      	; 0x235e <LCD_voidInit+0x654>
    2362:	9c 83       	std	Y+4, r25	; 0x04
    2364:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2366:	8d 81       	ldd	r24, Y+5	; 0x05
    2368:	9e 81       	ldd	r25, Y+6	; 0x06
    236a:	01 97       	sbiw	r24, 0x01	; 1
    236c:	9e 83       	std	Y+6, r25	; 0x06
    236e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2370:	8d 81       	ldd	r24, Y+5	; 0x05
    2372:	9e 81       	ldd	r25, Y+6	; 0x06
    2374:	00 97       	sbiw	r24, 0x00	; 0
    2376:	69 f7       	brne	.-38     	; 0x2352 <LCD_voidInit+0x648>
    2378:	14 c0       	rjmp	.+40     	; 0x23a2 <LCD_voidInit+0x698>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    237a:	6f 81       	ldd	r22, Y+7	; 0x07
    237c:	78 85       	ldd	r23, Y+8	; 0x08
    237e:	89 85       	ldd	r24, Y+9	; 0x09
    2380:	9a 85       	ldd	r25, Y+10	; 0x0a
    2382:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2386:	dc 01       	movw	r26, r24
    2388:	cb 01       	movw	r24, r22
    238a:	9e 83       	std	Y+6, r25	; 0x06
    238c:	8d 83       	std	Y+5, r24	; 0x05
    238e:	8d 81       	ldd	r24, Y+5	; 0x05
    2390:	9e 81       	ldd	r25, Y+6	; 0x06
    2392:	9a 83       	std	Y+2, r25	; 0x02
    2394:	89 83       	std	Y+1, r24	; 0x01
    2396:	89 81       	ldd	r24, Y+1	; 0x01
    2398:	9a 81       	ldd	r25, Y+2	; 0x02
    239a:	01 97       	sbiw	r24, 0x01	; 1
    239c:	f1 f7       	brne	.-4      	; 0x239a <LCD_voidInit+0x690>
    239e:	9a 83       	std	Y+2, r25	; 0x02
    23a0:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms (2);

}
    23a2:	cc 5a       	subi	r28, 0xAC	; 172
    23a4:	df 4f       	sbci	r29, 0xFF	; 255
    23a6:	0f b6       	in	r0, 0x3f	; 63
    23a8:	f8 94       	cli
    23aa:	de bf       	out	0x3e, r29	; 62
    23ac:	0f be       	out	0x3f, r0	; 63
    23ae:	cd bf       	out	0x3d, r28	; 61
    23b0:	cf 91       	pop	r28
    23b2:	df 91       	pop	r29
    23b4:	1f 91       	pop	r17
    23b6:	0f 91       	pop	r16
    23b8:	08 95       	ret

000023ba <LCD_voidSendCommand>:

void LCD_voidSendCommand(u8 Copy_u8Command)
{
    23ba:	df 93       	push	r29
    23bc:	cf 93       	push	r28
    23be:	0f 92       	push	r0
    23c0:	cd b7       	in	r28, 0x3d	; 61
    23c2:	de b7       	in	r29, 0x3e	; 62
    23c4:	89 83       	std	Y+1, r24	; 0x01
	DIO_enum_WriteChannel(RS, DIO_u8LOW);
    23c6:	83 e0       	ldi	r24, 0x03	; 3
    23c8:	60 e0       	ldi	r22, 0x00	; 0
    23ca:	0e 94 f5 0a 	call	0x15ea	; 0x15ea <DIO_enum_WriteChannel>
	LCD_voidSendDataBus(Copy_u8Command);
    23ce:	89 81       	ldd	r24, Y+1	; 0x01
    23d0:	0e 94 ff 11 	call	0x23fe	; 0x23fe <LCD_voidSendDataBus>
}
    23d4:	0f 90       	pop	r0
    23d6:	cf 91       	pop	r28
    23d8:	df 91       	pop	r29
    23da:	08 95       	ret

000023dc <LCD_voidSendData>:
void LCD_voidSendData(u8 Copy_u8Data)
{
    23dc:	df 93       	push	r29
    23de:	cf 93       	push	r28
    23e0:	0f 92       	push	r0
    23e2:	cd b7       	in	r28, 0x3d	; 61
    23e4:	de b7       	in	r29, 0x3e	; 62
    23e6:	89 83       	std	Y+1, r24	; 0x01
	DIO_enum_WriteChannel(RS, DIO_u8High);
    23e8:	83 e0       	ldi	r24, 0x03	; 3
    23ea:	61 e0       	ldi	r22, 0x01	; 1
    23ec:	0e 94 f5 0a 	call	0x15ea	; 0x15ea <DIO_enum_WriteChannel>
	LCD_voidSendDataBus(Copy_u8Data);
    23f0:	89 81       	ldd	r24, Y+1	; 0x01
    23f2:	0e 94 ff 11 	call	0x23fe	; 0x23fe <LCD_voidSendDataBus>
}
    23f6:	0f 90       	pop	r0
    23f8:	cf 91       	pop	r28
    23fa:	df 91       	pop	r29
    23fc:	08 95       	ret

000023fe <LCD_voidSendDataBus>:
void LCD_voidSendDataBus(u8 Copy_u8BUS)
{
    23fe:	df 93       	push	r29
    2400:	cf 93       	push	r28
    2402:	cd b7       	in	r28, 0x3d	; 61
    2404:	de b7       	in	r29, 0x3e	; 62
    2406:	e1 97       	sbiw	r28, 0x31	; 49
    2408:	0f b6       	in	r0, 0x3f	; 63
    240a:	f8 94       	cli
    240c:	de bf       	out	0x3e, r29	; 62
    240e:	0f be       	out	0x3f, r0	; 63
    2410:	cd bf       	out	0x3d, r28	; 61
    2412:	89 ab       	std	Y+49, r24	; 0x31
	DIO_enum_WriteChannel(EN, DIO_u8High);
    2414:	82 e0       	ldi	r24, 0x02	; 2
    2416:	61 e0       	ldi	r22, 0x01	; 1
    2418:	0e 94 f5 0a 	call	0x15ea	; 0x15ea <DIO_enum_WriteChannel>

	DIO_enum_WriteChannel(D7, GET_BIT(Copy_u8BUS,7));
    241c:	89 a9       	ldd	r24, Y+49	; 0x31
    241e:	98 2f       	mov	r25, r24
    2420:	99 1f       	adc	r25, r25
    2422:	99 27       	eor	r25, r25
    2424:	99 1f       	adc	r25, r25
    2426:	8c e0       	ldi	r24, 0x0C	; 12
    2428:	69 2f       	mov	r22, r25
    242a:	0e 94 f5 0a 	call	0x15ea	; 0x15ea <DIO_enum_WriteChannel>
	DIO_enum_WriteChannel(D6, GET_BIT(Copy_u8BUS,6));
    242e:	89 a9       	ldd	r24, Y+49	; 0x31
    2430:	82 95       	swap	r24
    2432:	86 95       	lsr	r24
    2434:	86 95       	lsr	r24
    2436:	83 70       	andi	r24, 0x03	; 3
    2438:	98 2f       	mov	r25, r24
    243a:	91 70       	andi	r25, 0x01	; 1
    243c:	8a e0       	ldi	r24, 0x0A	; 10
    243e:	69 2f       	mov	r22, r25
    2440:	0e 94 f5 0a 	call	0x15ea	; 0x15ea <DIO_enum_WriteChannel>
	DIO_enum_WriteChannel(D5, GET_BIT(Copy_u8BUS,5));
    2444:	89 a9       	ldd	r24, Y+49	; 0x31
    2446:	82 95       	swap	r24
    2448:	86 95       	lsr	r24
    244a:	87 70       	andi	r24, 0x07	; 7
    244c:	98 2f       	mov	r25, r24
    244e:	91 70       	andi	r25, 0x01	; 1
    2450:	89 e0       	ldi	r24, 0x09	; 9
    2452:	69 2f       	mov	r22, r25
    2454:	0e 94 f5 0a 	call	0x15ea	; 0x15ea <DIO_enum_WriteChannel>
	DIO_enum_WriteChannel(D4, GET_BIT(Copy_u8BUS,4));
    2458:	89 a9       	ldd	r24, Y+49	; 0x31
    245a:	82 95       	swap	r24
    245c:	8f 70       	andi	r24, 0x0F	; 15
    245e:	98 2f       	mov	r25, r24
    2460:	91 70       	andi	r25, 0x01	; 1
    2462:	88 e0       	ldi	r24, 0x08	; 8
    2464:	69 2f       	mov	r22, r25
    2466:	0e 94 f5 0a 	call	0x15ea	; 0x15ea <DIO_enum_WriteChannel>
	
	DIO_enum_WriteChannel(EN, DIO_u8LOW);
    246a:	82 e0       	ldi	r24, 0x02	; 2
    246c:	60 e0       	ldi	r22, 0x00	; 0
    246e:	0e 94 f5 0a 	call	0x15ea	; 0x15ea <DIO_enum_WriteChannel>
    2472:	80 e0       	ldi	r24, 0x00	; 0
    2474:	90 e0       	ldi	r25, 0x00	; 0
    2476:	a0 ea       	ldi	r26, 0xA0	; 160
    2478:	b0 e4       	ldi	r27, 0x40	; 64
    247a:	8d a7       	std	Y+45, r24	; 0x2d
    247c:	9e a7       	std	Y+46, r25	; 0x2e
    247e:	af a7       	std	Y+47, r26	; 0x2f
    2480:	b8 ab       	std	Y+48, r27	; 0x30
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    2482:	6d a5       	ldd	r22, Y+45	; 0x2d
    2484:	7e a5       	ldd	r23, Y+46	; 0x2e
    2486:	8f a5       	ldd	r24, Y+47	; 0x2f
    2488:	98 a9       	ldd	r25, Y+48	; 0x30
    248a:	2b ea       	ldi	r18, 0xAB	; 171
    248c:	3a ea       	ldi	r19, 0xAA	; 170
    248e:	4a e2       	ldi	r20, 0x2A	; 42
    2490:	50 e4       	ldi	r21, 0x40	; 64
    2492:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2496:	dc 01       	movw	r26, r24
    2498:	cb 01       	movw	r24, r22
    249a:	89 a7       	std	Y+41, r24	; 0x29
    249c:	9a a7       	std	Y+42, r25	; 0x2a
    249e:	ab a7       	std	Y+43, r26	; 0x2b
    24a0:	bc a7       	std	Y+44, r27	; 0x2c
	if (__tmp < 1.0)
    24a2:	69 a5       	ldd	r22, Y+41	; 0x29
    24a4:	7a a5       	ldd	r23, Y+42	; 0x2a
    24a6:	8b a5       	ldd	r24, Y+43	; 0x2b
    24a8:	9c a5       	ldd	r25, Y+44	; 0x2c
    24aa:	20 e0       	ldi	r18, 0x00	; 0
    24ac:	30 e0       	ldi	r19, 0x00	; 0
    24ae:	40 e8       	ldi	r20, 0x80	; 128
    24b0:	5f e3       	ldi	r21, 0x3F	; 63
    24b2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    24b6:	88 23       	and	r24, r24
    24b8:	1c f4       	brge	.+6      	; 0x24c0 <LCD_voidSendDataBus+0xc2>
		__ticks = 1;
    24ba:	81 e0       	ldi	r24, 0x01	; 1
    24bc:	88 a7       	std	Y+40, r24	; 0x28
    24be:	91 c0       	rjmp	.+290    	; 0x25e2 <LCD_voidSendDataBus+0x1e4>
	else if (__tmp > 255)
    24c0:	69 a5       	ldd	r22, Y+41	; 0x29
    24c2:	7a a5       	ldd	r23, Y+42	; 0x2a
    24c4:	8b a5       	ldd	r24, Y+43	; 0x2b
    24c6:	9c a5       	ldd	r25, Y+44	; 0x2c
    24c8:	20 e0       	ldi	r18, 0x00	; 0
    24ca:	30 e0       	ldi	r19, 0x00	; 0
    24cc:	4f e7       	ldi	r20, 0x7F	; 127
    24ce:	53 e4       	ldi	r21, 0x43	; 67
    24d0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    24d4:	18 16       	cp	r1, r24
    24d6:	0c f0       	brlt	.+2      	; 0x24da <LCD_voidSendDataBus+0xdc>
    24d8:	7b c0       	rjmp	.+246    	; 0x25d0 <LCD_voidSendDataBus+0x1d2>
	{
		_delay_ms(__us / 1000.0);
    24da:	6d a5       	ldd	r22, Y+45	; 0x2d
    24dc:	7e a5       	ldd	r23, Y+46	; 0x2e
    24de:	8f a5       	ldd	r24, Y+47	; 0x2f
    24e0:	98 a9       	ldd	r25, Y+48	; 0x30
    24e2:	20 e0       	ldi	r18, 0x00	; 0
    24e4:	30 e0       	ldi	r19, 0x00	; 0
    24e6:	4a e7       	ldi	r20, 0x7A	; 122
    24e8:	54 e4       	ldi	r21, 0x44	; 68
    24ea:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    24ee:	dc 01       	movw	r26, r24
    24f0:	cb 01       	movw	r24, r22
    24f2:	8c a3       	std	Y+36, r24	; 0x24
    24f4:	9d a3       	std	Y+37, r25	; 0x25
    24f6:	ae a3       	std	Y+38, r26	; 0x26
    24f8:	bf a3       	std	Y+39, r27	; 0x27
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    24fa:	6c a1       	ldd	r22, Y+36	; 0x24
    24fc:	7d a1       	ldd	r23, Y+37	; 0x25
    24fe:	8e a1       	ldd	r24, Y+38	; 0x26
    2500:	9f a1       	ldd	r25, Y+39	; 0x27
    2502:	20 e0       	ldi	r18, 0x00	; 0
    2504:	30 e0       	ldi	r19, 0x00	; 0
    2506:	4a ef       	ldi	r20, 0xFA	; 250
    2508:	54 e4       	ldi	r21, 0x44	; 68
    250a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    250e:	dc 01       	movw	r26, r24
    2510:	cb 01       	movw	r24, r22
    2512:	88 a3       	std	Y+32, r24	; 0x20
    2514:	99 a3       	std	Y+33, r25	; 0x21
    2516:	aa a3       	std	Y+34, r26	; 0x22
    2518:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
    251a:	68 a1       	ldd	r22, Y+32	; 0x20
    251c:	79 a1       	ldd	r23, Y+33	; 0x21
    251e:	8a a1       	ldd	r24, Y+34	; 0x22
    2520:	9b a1       	ldd	r25, Y+35	; 0x23
    2522:	20 e0       	ldi	r18, 0x00	; 0
    2524:	30 e0       	ldi	r19, 0x00	; 0
    2526:	40 e8       	ldi	r20, 0x80	; 128
    2528:	5f e3       	ldi	r21, 0x3F	; 63
    252a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    252e:	88 23       	and	r24, r24
    2530:	2c f4       	brge	.+10     	; 0x253c <LCD_voidSendDataBus+0x13e>
		__ticks = 1;
    2532:	81 e0       	ldi	r24, 0x01	; 1
    2534:	90 e0       	ldi	r25, 0x00	; 0
    2536:	9f 8f       	std	Y+31, r25	; 0x1f
    2538:	8e 8f       	std	Y+30, r24	; 0x1e
    253a:	3f c0       	rjmp	.+126    	; 0x25ba <LCD_voidSendDataBus+0x1bc>
	else if (__tmp > 65535)
    253c:	68 a1       	ldd	r22, Y+32	; 0x20
    253e:	79 a1       	ldd	r23, Y+33	; 0x21
    2540:	8a a1       	ldd	r24, Y+34	; 0x22
    2542:	9b a1       	ldd	r25, Y+35	; 0x23
    2544:	20 e0       	ldi	r18, 0x00	; 0
    2546:	3f ef       	ldi	r19, 0xFF	; 255
    2548:	4f e7       	ldi	r20, 0x7F	; 127
    254a:	57 e4       	ldi	r21, 0x47	; 71
    254c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2550:	18 16       	cp	r1, r24
    2552:	4c f5       	brge	.+82     	; 0x25a6 <LCD_voidSendDataBus+0x1a8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2554:	6c a1       	ldd	r22, Y+36	; 0x24
    2556:	7d a1       	ldd	r23, Y+37	; 0x25
    2558:	8e a1       	ldd	r24, Y+38	; 0x26
    255a:	9f a1       	ldd	r25, Y+39	; 0x27
    255c:	20 e0       	ldi	r18, 0x00	; 0
    255e:	30 e0       	ldi	r19, 0x00	; 0
    2560:	40 e2       	ldi	r20, 0x20	; 32
    2562:	51 e4       	ldi	r21, 0x41	; 65
    2564:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2568:	dc 01       	movw	r26, r24
    256a:	cb 01       	movw	r24, r22
    256c:	bc 01       	movw	r22, r24
    256e:	cd 01       	movw	r24, r26
    2570:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2574:	dc 01       	movw	r26, r24
    2576:	cb 01       	movw	r24, r22
    2578:	9f 8f       	std	Y+31, r25	; 0x1f
    257a:	8e 8f       	std	Y+30, r24	; 0x1e
    257c:	0f c0       	rjmp	.+30     	; 0x259c <LCD_voidSendDataBus+0x19e>
    257e:	88 ec       	ldi	r24, 0xC8	; 200
    2580:	90 e0       	ldi	r25, 0x00	; 0
    2582:	9d 8f       	std	Y+29, r25	; 0x1d
    2584:	8c 8f       	std	Y+28, r24	; 0x1c
    2586:	8c 8d       	ldd	r24, Y+28	; 0x1c
    2588:	9d 8d       	ldd	r25, Y+29	; 0x1d
    258a:	01 97       	sbiw	r24, 0x01	; 1
    258c:	f1 f7       	brne	.-4      	; 0x258a <LCD_voidSendDataBus+0x18c>
    258e:	9d 8f       	std	Y+29, r25	; 0x1d
    2590:	8c 8f       	std	Y+28, r24	; 0x1c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2592:	8e 8d       	ldd	r24, Y+30	; 0x1e
    2594:	9f 8d       	ldd	r25, Y+31	; 0x1f
    2596:	01 97       	sbiw	r24, 0x01	; 1
    2598:	9f 8f       	std	Y+31, r25	; 0x1f
    259a:	8e 8f       	std	Y+30, r24	; 0x1e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    259c:	8e 8d       	ldd	r24, Y+30	; 0x1e
    259e:	9f 8d       	ldd	r25, Y+31	; 0x1f
    25a0:	00 97       	sbiw	r24, 0x00	; 0
    25a2:	69 f7       	brne	.-38     	; 0x257e <LCD_voidSendDataBus+0x180>
    25a4:	24 c0       	rjmp	.+72     	; 0x25ee <LCD_voidSendDataBus+0x1f0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    25a6:	68 a1       	ldd	r22, Y+32	; 0x20
    25a8:	79 a1       	ldd	r23, Y+33	; 0x21
    25aa:	8a a1       	ldd	r24, Y+34	; 0x22
    25ac:	9b a1       	ldd	r25, Y+35	; 0x23
    25ae:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    25b2:	dc 01       	movw	r26, r24
    25b4:	cb 01       	movw	r24, r22
    25b6:	9f 8f       	std	Y+31, r25	; 0x1f
    25b8:	8e 8f       	std	Y+30, r24	; 0x1e
    25ba:	8e 8d       	ldd	r24, Y+30	; 0x1e
    25bc:	9f 8d       	ldd	r25, Y+31	; 0x1f
    25be:	9b 8f       	std	Y+27, r25	; 0x1b
    25c0:	8a 8f       	std	Y+26, r24	; 0x1a
    25c2:	8a 8d       	ldd	r24, Y+26	; 0x1a
    25c4:	9b 8d       	ldd	r25, Y+27	; 0x1b
    25c6:	01 97       	sbiw	r24, 0x01	; 1
    25c8:	f1 f7       	brne	.-4      	; 0x25c6 <LCD_voidSendDataBus+0x1c8>
    25ca:	9b 8f       	std	Y+27, r25	; 0x1b
    25cc:	8a 8f       	std	Y+26, r24	; 0x1a
    25ce:	0f c0       	rjmp	.+30     	; 0x25ee <LCD_voidSendDataBus+0x1f0>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    25d0:	69 a5       	ldd	r22, Y+41	; 0x29
    25d2:	7a a5       	ldd	r23, Y+42	; 0x2a
    25d4:	8b a5       	ldd	r24, Y+43	; 0x2b
    25d6:	9c a5       	ldd	r25, Y+44	; 0x2c
    25d8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    25dc:	dc 01       	movw	r26, r24
    25de:	cb 01       	movw	r24, r22
    25e0:	88 a7       	std	Y+40, r24	; 0x28
    25e2:	88 a5       	ldd	r24, Y+40	; 0x28
    25e4:	89 8f       	std	Y+25, r24	; 0x19
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    25e6:	89 8d       	ldd	r24, Y+25	; 0x19
    25e8:	8a 95       	dec	r24
    25ea:	f1 f7       	brne	.-4      	; 0x25e8 <LCD_voidSendDataBus+0x1ea>
    25ec:	89 8f       	std	Y+25, r24	; 0x19
	_delay_us (5);
	DIO_enum_WriteChannel(EN, DIO_u8High);
    25ee:	82 e0       	ldi	r24, 0x02	; 2
    25f0:	61 e0       	ldi	r22, 0x01	; 1
    25f2:	0e 94 f5 0a 	call	0x15ea	; 0x15ea <DIO_enum_WriteChannel>

	DIO_enum_WriteChannel(D7, GET_BIT(Copy_u8BUS,3));
    25f6:	89 a9       	ldd	r24, Y+49	; 0x31
    25f8:	86 95       	lsr	r24
    25fa:	86 95       	lsr	r24
    25fc:	86 95       	lsr	r24
    25fe:	98 2f       	mov	r25, r24
    2600:	91 70       	andi	r25, 0x01	; 1
    2602:	8c e0       	ldi	r24, 0x0C	; 12
    2604:	69 2f       	mov	r22, r25
    2606:	0e 94 f5 0a 	call	0x15ea	; 0x15ea <DIO_enum_WriteChannel>
	DIO_enum_WriteChannel(D6, GET_BIT(Copy_u8BUS,2));
    260a:	89 a9       	ldd	r24, Y+49	; 0x31
    260c:	86 95       	lsr	r24
    260e:	86 95       	lsr	r24
    2610:	98 2f       	mov	r25, r24
    2612:	91 70       	andi	r25, 0x01	; 1
    2614:	8a e0       	ldi	r24, 0x0A	; 10
    2616:	69 2f       	mov	r22, r25
    2618:	0e 94 f5 0a 	call	0x15ea	; 0x15ea <DIO_enum_WriteChannel>
	DIO_enum_WriteChannel(D5, GET_BIT(Copy_u8BUS,1));
    261c:	89 a9       	ldd	r24, Y+49	; 0x31
    261e:	86 95       	lsr	r24
    2620:	98 2f       	mov	r25, r24
    2622:	91 70       	andi	r25, 0x01	; 1
    2624:	89 e0       	ldi	r24, 0x09	; 9
    2626:	69 2f       	mov	r22, r25
    2628:	0e 94 f5 0a 	call	0x15ea	; 0x15ea <DIO_enum_WriteChannel>
	DIO_enum_WriteChannel(D4, GET_BIT(Copy_u8BUS,0));
    262c:	89 a9       	ldd	r24, Y+49	; 0x31
    262e:	98 2f       	mov	r25, r24
    2630:	91 70       	andi	r25, 0x01	; 1
    2632:	88 e0       	ldi	r24, 0x08	; 8
    2634:	69 2f       	mov	r22, r25
    2636:	0e 94 f5 0a 	call	0x15ea	; 0x15ea <DIO_enum_WriteChannel>
	
	DIO_enum_WriteChannel(EN, DIO_u8LOW);
    263a:	82 e0       	ldi	r24, 0x02	; 2
    263c:	60 e0       	ldi	r22, 0x00	; 0
    263e:	0e 94 f5 0a 	call	0x15ea	; 0x15ea <DIO_enum_WriteChannel>
    2642:	80 e0       	ldi	r24, 0x00	; 0
    2644:	90 e0       	ldi	r25, 0x00	; 0
    2646:	a0 ea       	ldi	r26, 0xA0	; 160
    2648:	b0 e4       	ldi	r27, 0x40	; 64
    264a:	8d 8b       	std	Y+21, r24	; 0x15
    264c:	9e 8b       	std	Y+22, r25	; 0x16
    264e:	af 8b       	std	Y+23, r26	; 0x17
    2650:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    2652:	6d 89       	ldd	r22, Y+21	; 0x15
    2654:	7e 89       	ldd	r23, Y+22	; 0x16
    2656:	8f 89       	ldd	r24, Y+23	; 0x17
    2658:	98 8d       	ldd	r25, Y+24	; 0x18
    265a:	2b ea       	ldi	r18, 0xAB	; 171
    265c:	3a ea       	ldi	r19, 0xAA	; 170
    265e:	4a e2       	ldi	r20, 0x2A	; 42
    2660:	50 e4       	ldi	r21, 0x40	; 64
    2662:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2666:	dc 01       	movw	r26, r24
    2668:	cb 01       	movw	r24, r22
    266a:	89 8b       	std	Y+17, r24	; 0x11
    266c:	9a 8b       	std	Y+18, r25	; 0x12
    266e:	ab 8b       	std	Y+19, r26	; 0x13
    2670:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    2672:	69 89       	ldd	r22, Y+17	; 0x11
    2674:	7a 89       	ldd	r23, Y+18	; 0x12
    2676:	8b 89       	ldd	r24, Y+19	; 0x13
    2678:	9c 89       	ldd	r25, Y+20	; 0x14
    267a:	20 e0       	ldi	r18, 0x00	; 0
    267c:	30 e0       	ldi	r19, 0x00	; 0
    267e:	40 e8       	ldi	r20, 0x80	; 128
    2680:	5f e3       	ldi	r21, 0x3F	; 63
    2682:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2686:	88 23       	and	r24, r24
    2688:	1c f4       	brge	.+6      	; 0x2690 <LCD_voidSendDataBus+0x292>
		__ticks = 1;
    268a:	81 e0       	ldi	r24, 0x01	; 1
    268c:	88 8b       	std	Y+16, r24	; 0x10
    268e:	91 c0       	rjmp	.+290    	; 0x27b2 <LCD_voidSendDataBus+0x3b4>
	else if (__tmp > 255)
    2690:	69 89       	ldd	r22, Y+17	; 0x11
    2692:	7a 89       	ldd	r23, Y+18	; 0x12
    2694:	8b 89       	ldd	r24, Y+19	; 0x13
    2696:	9c 89       	ldd	r25, Y+20	; 0x14
    2698:	20 e0       	ldi	r18, 0x00	; 0
    269a:	30 e0       	ldi	r19, 0x00	; 0
    269c:	4f e7       	ldi	r20, 0x7F	; 127
    269e:	53 e4       	ldi	r21, 0x43	; 67
    26a0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    26a4:	18 16       	cp	r1, r24
    26a6:	0c f0       	brlt	.+2      	; 0x26aa <LCD_voidSendDataBus+0x2ac>
    26a8:	7b c0       	rjmp	.+246    	; 0x27a0 <LCD_voidSendDataBus+0x3a2>
	{
		_delay_ms(__us / 1000.0);
    26aa:	6d 89       	ldd	r22, Y+21	; 0x15
    26ac:	7e 89       	ldd	r23, Y+22	; 0x16
    26ae:	8f 89       	ldd	r24, Y+23	; 0x17
    26b0:	98 8d       	ldd	r25, Y+24	; 0x18
    26b2:	20 e0       	ldi	r18, 0x00	; 0
    26b4:	30 e0       	ldi	r19, 0x00	; 0
    26b6:	4a e7       	ldi	r20, 0x7A	; 122
    26b8:	54 e4       	ldi	r21, 0x44	; 68
    26ba:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    26be:	dc 01       	movw	r26, r24
    26c0:	cb 01       	movw	r24, r22
    26c2:	8c 87       	std	Y+12, r24	; 0x0c
    26c4:	9d 87       	std	Y+13, r25	; 0x0d
    26c6:	ae 87       	std	Y+14, r26	; 0x0e
    26c8:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    26ca:	6c 85       	ldd	r22, Y+12	; 0x0c
    26cc:	7d 85       	ldd	r23, Y+13	; 0x0d
    26ce:	8e 85       	ldd	r24, Y+14	; 0x0e
    26d0:	9f 85       	ldd	r25, Y+15	; 0x0f
    26d2:	20 e0       	ldi	r18, 0x00	; 0
    26d4:	30 e0       	ldi	r19, 0x00	; 0
    26d6:	4a ef       	ldi	r20, 0xFA	; 250
    26d8:	54 e4       	ldi	r21, 0x44	; 68
    26da:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    26de:	dc 01       	movw	r26, r24
    26e0:	cb 01       	movw	r24, r22
    26e2:	88 87       	std	Y+8, r24	; 0x08
    26e4:	99 87       	std	Y+9, r25	; 0x09
    26e6:	aa 87       	std	Y+10, r26	; 0x0a
    26e8:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    26ea:	68 85       	ldd	r22, Y+8	; 0x08
    26ec:	79 85       	ldd	r23, Y+9	; 0x09
    26ee:	8a 85       	ldd	r24, Y+10	; 0x0a
    26f0:	9b 85       	ldd	r25, Y+11	; 0x0b
    26f2:	20 e0       	ldi	r18, 0x00	; 0
    26f4:	30 e0       	ldi	r19, 0x00	; 0
    26f6:	40 e8       	ldi	r20, 0x80	; 128
    26f8:	5f e3       	ldi	r21, 0x3F	; 63
    26fa:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    26fe:	88 23       	and	r24, r24
    2700:	2c f4       	brge	.+10     	; 0x270c <LCD_voidSendDataBus+0x30e>
		__ticks = 1;
    2702:	81 e0       	ldi	r24, 0x01	; 1
    2704:	90 e0       	ldi	r25, 0x00	; 0
    2706:	9f 83       	std	Y+7, r25	; 0x07
    2708:	8e 83       	std	Y+6, r24	; 0x06
    270a:	3f c0       	rjmp	.+126    	; 0x278a <LCD_voidSendDataBus+0x38c>
	else if (__tmp > 65535)
    270c:	68 85       	ldd	r22, Y+8	; 0x08
    270e:	79 85       	ldd	r23, Y+9	; 0x09
    2710:	8a 85       	ldd	r24, Y+10	; 0x0a
    2712:	9b 85       	ldd	r25, Y+11	; 0x0b
    2714:	20 e0       	ldi	r18, 0x00	; 0
    2716:	3f ef       	ldi	r19, 0xFF	; 255
    2718:	4f e7       	ldi	r20, 0x7F	; 127
    271a:	57 e4       	ldi	r21, 0x47	; 71
    271c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2720:	18 16       	cp	r1, r24
    2722:	4c f5       	brge	.+82     	; 0x2776 <LCD_voidSendDataBus+0x378>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2724:	6c 85       	ldd	r22, Y+12	; 0x0c
    2726:	7d 85       	ldd	r23, Y+13	; 0x0d
    2728:	8e 85       	ldd	r24, Y+14	; 0x0e
    272a:	9f 85       	ldd	r25, Y+15	; 0x0f
    272c:	20 e0       	ldi	r18, 0x00	; 0
    272e:	30 e0       	ldi	r19, 0x00	; 0
    2730:	40 e2       	ldi	r20, 0x20	; 32
    2732:	51 e4       	ldi	r21, 0x41	; 65
    2734:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2738:	dc 01       	movw	r26, r24
    273a:	cb 01       	movw	r24, r22
    273c:	bc 01       	movw	r22, r24
    273e:	cd 01       	movw	r24, r26
    2740:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2744:	dc 01       	movw	r26, r24
    2746:	cb 01       	movw	r24, r22
    2748:	9f 83       	std	Y+7, r25	; 0x07
    274a:	8e 83       	std	Y+6, r24	; 0x06
    274c:	0f c0       	rjmp	.+30     	; 0x276c <LCD_voidSendDataBus+0x36e>
    274e:	88 ec       	ldi	r24, 0xC8	; 200
    2750:	90 e0       	ldi	r25, 0x00	; 0
    2752:	9d 83       	std	Y+5, r25	; 0x05
    2754:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2756:	8c 81       	ldd	r24, Y+4	; 0x04
    2758:	9d 81       	ldd	r25, Y+5	; 0x05
    275a:	01 97       	sbiw	r24, 0x01	; 1
    275c:	f1 f7       	brne	.-4      	; 0x275a <LCD_voidSendDataBus+0x35c>
    275e:	9d 83       	std	Y+5, r25	; 0x05
    2760:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2762:	8e 81       	ldd	r24, Y+6	; 0x06
    2764:	9f 81       	ldd	r25, Y+7	; 0x07
    2766:	01 97       	sbiw	r24, 0x01	; 1
    2768:	9f 83       	std	Y+7, r25	; 0x07
    276a:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    276c:	8e 81       	ldd	r24, Y+6	; 0x06
    276e:	9f 81       	ldd	r25, Y+7	; 0x07
    2770:	00 97       	sbiw	r24, 0x00	; 0
    2772:	69 f7       	brne	.-38     	; 0x274e <LCD_voidSendDataBus+0x350>
    2774:	24 c0       	rjmp	.+72     	; 0x27be <LCD_voidSendDataBus+0x3c0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2776:	68 85       	ldd	r22, Y+8	; 0x08
    2778:	79 85       	ldd	r23, Y+9	; 0x09
    277a:	8a 85       	ldd	r24, Y+10	; 0x0a
    277c:	9b 85       	ldd	r25, Y+11	; 0x0b
    277e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2782:	dc 01       	movw	r26, r24
    2784:	cb 01       	movw	r24, r22
    2786:	9f 83       	std	Y+7, r25	; 0x07
    2788:	8e 83       	std	Y+6, r24	; 0x06
    278a:	8e 81       	ldd	r24, Y+6	; 0x06
    278c:	9f 81       	ldd	r25, Y+7	; 0x07
    278e:	9b 83       	std	Y+3, r25	; 0x03
    2790:	8a 83       	std	Y+2, r24	; 0x02
    2792:	8a 81       	ldd	r24, Y+2	; 0x02
    2794:	9b 81       	ldd	r25, Y+3	; 0x03
    2796:	01 97       	sbiw	r24, 0x01	; 1
    2798:	f1 f7       	brne	.-4      	; 0x2796 <LCD_voidSendDataBus+0x398>
    279a:	9b 83       	std	Y+3, r25	; 0x03
    279c:	8a 83       	std	Y+2, r24	; 0x02
    279e:	0f c0       	rjmp	.+30     	; 0x27be <LCD_voidSendDataBus+0x3c0>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    27a0:	69 89       	ldd	r22, Y+17	; 0x11
    27a2:	7a 89       	ldd	r23, Y+18	; 0x12
    27a4:	8b 89       	ldd	r24, Y+19	; 0x13
    27a6:	9c 89       	ldd	r25, Y+20	; 0x14
    27a8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    27ac:	dc 01       	movw	r26, r24
    27ae:	cb 01       	movw	r24, r22
    27b0:	88 8b       	std	Y+16, r24	; 0x10
    27b2:	88 89       	ldd	r24, Y+16	; 0x10
    27b4:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    27b6:	89 81       	ldd	r24, Y+1	; 0x01
    27b8:	8a 95       	dec	r24
    27ba:	f1 f7       	brne	.-4      	; 0x27b8 <LCD_voidSendDataBus+0x3ba>
    27bc:	89 83       	std	Y+1, r24	; 0x01
	_delay_us (5);

}
    27be:	e1 96       	adiw	r28, 0x31	; 49
    27c0:	0f b6       	in	r0, 0x3f	; 63
    27c2:	f8 94       	cli
    27c4:	de bf       	out	0x3e, r29	; 62
    27c6:	0f be       	out	0x3f, r0	; 63
    27c8:	cd bf       	out	0x3d, r28	; 61
    27ca:	cf 91       	pop	r28
    27cc:	df 91       	pop	r29
    27ce:	08 95       	ret

000027d0 <LCD_voidWriteChar>:
void LCD_voidWriteChar(u8 Copy_u8Character)
{
    27d0:	df 93       	push	r29
    27d2:	cf 93       	push	r28
    27d4:	0f 92       	push	r0
    27d6:	cd b7       	in	r28, 0x3d	; 61
    27d8:	de b7       	in	r29, 0x3e	; 62
    27da:	89 83       	std	Y+1, r24	; 0x01
	DIO_enum_WriteChannel(RS, DIO_u8High);
    27dc:	83 e0       	ldi	r24, 0x03	; 3
    27de:	61 e0       	ldi	r22, 0x01	; 1
    27e0:	0e 94 f5 0a 	call	0x15ea	; 0x15ea <DIO_enum_WriteChannel>
	LCD_voidSendDataBus(Copy_u8Character);	
    27e4:	89 81       	ldd	r24, Y+1	; 0x01
    27e6:	0e 94 ff 11 	call	0x23fe	; 0x23fe <LCD_voidSendDataBus>
}
    27ea:	0f 90       	pop	r0
    27ec:	cf 91       	pop	r28
    27ee:	df 91       	pop	r29
    27f0:	08 95       	ret

000027f2 <LCD_voidWriteString>:
void LCD_voidWriteString(pu8 Ptr_u8String)
{
    27f2:	df 93       	push	r29
    27f4:	cf 93       	push	r28
    27f6:	cd b7       	in	r28, 0x3d	; 61
    27f8:	de b7       	in	r29, 0x3e	; 62
    27fa:	6b 97       	sbiw	r28, 0x1b	; 27
    27fc:	0f b6       	in	r0, 0x3f	; 63
    27fe:	f8 94       	cli
    2800:	de bf       	out	0x3e, r29	; 62
    2802:	0f be       	out	0x3f, r0	; 63
    2804:	cd bf       	out	0x3d, r28	; 61
    2806:	9b 8f       	std	Y+27, r25	; 0x1b
    2808:	8a 8f       	std	Y+26, r24	; 0x1a
	u8 Local_u8Counter = 0;
    280a:	19 8e       	std	Y+25, r1	; 0x19
    280c:	cc c0       	rjmp	.+408    	; 0x29a6 <LCD_voidWriteString+0x1b4>
	while(Ptr_u8String[Local_u8Counter] != '\0')
	{
		LCD_voidWriteChar(Ptr_u8String[Local_u8Counter]);
    280e:	89 8d       	ldd	r24, Y+25	; 0x19
    2810:	28 2f       	mov	r18, r24
    2812:	30 e0       	ldi	r19, 0x00	; 0
    2814:	8a 8d       	ldd	r24, Y+26	; 0x1a
    2816:	9b 8d       	ldd	r25, Y+27	; 0x1b
    2818:	fc 01       	movw	r30, r24
    281a:	e2 0f       	add	r30, r18
    281c:	f3 1f       	adc	r31, r19
    281e:	80 81       	ld	r24, Z
    2820:	0e 94 e8 13 	call	0x27d0	; 0x27d0 <LCD_voidWriteChar>
		Local_u8Counter++;
    2824:	89 8d       	ldd	r24, Y+25	; 0x19
    2826:	8f 5f       	subi	r24, 0xFF	; 255
    2828:	89 8f       	std	Y+25, r24	; 0x19
    282a:	80 e0       	ldi	r24, 0x00	; 0
    282c:	90 e0       	ldi	r25, 0x00	; 0
    282e:	a0 e0       	ldi	r26, 0x00	; 0
    2830:	b0 e4       	ldi	r27, 0x40	; 64
    2832:	8d 8b       	std	Y+21, r24	; 0x15
    2834:	9e 8b       	std	Y+22, r25	; 0x16
    2836:	af 8b       	std	Y+23, r26	; 0x17
    2838:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    283a:	6d 89       	ldd	r22, Y+21	; 0x15
    283c:	7e 89       	ldd	r23, Y+22	; 0x16
    283e:	8f 89       	ldd	r24, Y+23	; 0x17
    2840:	98 8d       	ldd	r25, Y+24	; 0x18
    2842:	2b ea       	ldi	r18, 0xAB	; 171
    2844:	3a ea       	ldi	r19, 0xAA	; 170
    2846:	4a e2       	ldi	r20, 0x2A	; 42
    2848:	50 e4       	ldi	r21, 0x40	; 64
    284a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    284e:	dc 01       	movw	r26, r24
    2850:	cb 01       	movw	r24, r22
    2852:	89 8b       	std	Y+17, r24	; 0x11
    2854:	9a 8b       	std	Y+18, r25	; 0x12
    2856:	ab 8b       	std	Y+19, r26	; 0x13
    2858:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    285a:	69 89       	ldd	r22, Y+17	; 0x11
    285c:	7a 89       	ldd	r23, Y+18	; 0x12
    285e:	8b 89       	ldd	r24, Y+19	; 0x13
    2860:	9c 89       	ldd	r25, Y+20	; 0x14
    2862:	20 e0       	ldi	r18, 0x00	; 0
    2864:	30 e0       	ldi	r19, 0x00	; 0
    2866:	40 e8       	ldi	r20, 0x80	; 128
    2868:	5f e3       	ldi	r21, 0x3F	; 63
    286a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    286e:	88 23       	and	r24, r24
    2870:	1c f4       	brge	.+6      	; 0x2878 <LCD_voidWriteString+0x86>
		__ticks = 1;
    2872:	81 e0       	ldi	r24, 0x01	; 1
    2874:	88 8b       	std	Y+16, r24	; 0x10
    2876:	91 c0       	rjmp	.+290    	; 0x299a <LCD_voidWriteString+0x1a8>
	else if (__tmp > 255)
    2878:	69 89       	ldd	r22, Y+17	; 0x11
    287a:	7a 89       	ldd	r23, Y+18	; 0x12
    287c:	8b 89       	ldd	r24, Y+19	; 0x13
    287e:	9c 89       	ldd	r25, Y+20	; 0x14
    2880:	20 e0       	ldi	r18, 0x00	; 0
    2882:	30 e0       	ldi	r19, 0x00	; 0
    2884:	4f e7       	ldi	r20, 0x7F	; 127
    2886:	53 e4       	ldi	r21, 0x43	; 67
    2888:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    288c:	18 16       	cp	r1, r24
    288e:	0c f0       	brlt	.+2      	; 0x2892 <LCD_voidWriteString+0xa0>
    2890:	7b c0       	rjmp	.+246    	; 0x2988 <LCD_voidWriteString+0x196>
	{
		_delay_ms(__us / 1000.0);
    2892:	6d 89       	ldd	r22, Y+21	; 0x15
    2894:	7e 89       	ldd	r23, Y+22	; 0x16
    2896:	8f 89       	ldd	r24, Y+23	; 0x17
    2898:	98 8d       	ldd	r25, Y+24	; 0x18
    289a:	20 e0       	ldi	r18, 0x00	; 0
    289c:	30 e0       	ldi	r19, 0x00	; 0
    289e:	4a e7       	ldi	r20, 0x7A	; 122
    28a0:	54 e4       	ldi	r21, 0x44	; 68
    28a2:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    28a6:	dc 01       	movw	r26, r24
    28a8:	cb 01       	movw	r24, r22
    28aa:	8c 87       	std	Y+12, r24	; 0x0c
    28ac:	9d 87       	std	Y+13, r25	; 0x0d
    28ae:	ae 87       	std	Y+14, r26	; 0x0e
    28b0:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    28b2:	6c 85       	ldd	r22, Y+12	; 0x0c
    28b4:	7d 85       	ldd	r23, Y+13	; 0x0d
    28b6:	8e 85       	ldd	r24, Y+14	; 0x0e
    28b8:	9f 85       	ldd	r25, Y+15	; 0x0f
    28ba:	20 e0       	ldi	r18, 0x00	; 0
    28bc:	30 e0       	ldi	r19, 0x00	; 0
    28be:	4a ef       	ldi	r20, 0xFA	; 250
    28c0:	54 e4       	ldi	r21, 0x44	; 68
    28c2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    28c6:	dc 01       	movw	r26, r24
    28c8:	cb 01       	movw	r24, r22
    28ca:	88 87       	std	Y+8, r24	; 0x08
    28cc:	99 87       	std	Y+9, r25	; 0x09
    28ce:	aa 87       	std	Y+10, r26	; 0x0a
    28d0:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    28d2:	68 85       	ldd	r22, Y+8	; 0x08
    28d4:	79 85       	ldd	r23, Y+9	; 0x09
    28d6:	8a 85       	ldd	r24, Y+10	; 0x0a
    28d8:	9b 85       	ldd	r25, Y+11	; 0x0b
    28da:	20 e0       	ldi	r18, 0x00	; 0
    28dc:	30 e0       	ldi	r19, 0x00	; 0
    28de:	40 e8       	ldi	r20, 0x80	; 128
    28e0:	5f e3       	ldi	r21, 0x3F	; 63
    28e2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    28e6:	88 23       	and	r24, r24
    28e8:	2c f4       	brge	.+10     	; 0x28f4 <LCD_voidWriteString+0x102>
		__ticks = 1;
    28ea:	81 e0       	ldi	r24, 0x01	; 1
    28ec:	90 e0       	ldi	r25, 0x00	; 0
    28ee:	9f 83       	std	Y+7, r25	; 0x07
    28f0:	8e 83       	std	Y+6, r24	; 0x06
    28f2:	3f c0       	rjmp	.+126    	; 0x2972 <LCD_voidWriteString+0x180>
	else if (__tmp > 65535)
    28f4:	68 85       	ldd	r22, Y+8	; 0x08
    28f6:	79 85       	ldd	r23, Y+9	; 0x09
    28f8:	8a 85       	ldd	r24, Y+10	; 0x0a
    28fa:	9b 85       	ldd	r25, Y+11	; 0x0b
    28fc:	20 e0       	ldi	r18, 0x00	; 0
    28fe:	3f ef       	ldi	r19, 0xFF	; 255
    2900:	4f e7       	ldi	r20, 0x7F	; 127
    2902:	57 e4       	ldi	r21, 0x47	; 71
    2904:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2908:	18 16       	cp	r1, r24
    290a:	4c f5       	brge	.+82     	; 0x295e <LCD_voidWriteString+0x16c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    290c:	6c 85       	ldd	r22, Y+12	; 0x0c
    290e:	7d 85       	ldd	r23, Y+13	; 0x0d
    2910:	8e 85       	ldd	r24, Y+14	; 0x0e
    2912:	9f 85       	ldd	r25, Y+15	; 0x0f
    2914:	20 e0       	ldi	r18, 0x00	; 0
    2916:	30 e0       	ldi	r19, 0x00	; 0
    2918:	40 e2       	ldi	r20, 0x20	; 32
    291a:	51 e4       	ldi	r21, 0x41	; 65
    291c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2920:	dc 01       	movw	r26, r24
    2922:	cb 01       	movw	r24, r22
    2924:	bc 01       	movw	r22, r24
    2926:	cd 01       	movw	r24, r26
    2928:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    292c:	dc 01       	movw	r26, r24
    292e:	cb 01       	movw	r24, r22
    2930:	9f 83       	std	Y+7, r25	; 0x07
    2932:	8e 83       	std	Y+6, r24	; 0x06
    2934:	0f c0       	rjmp	.+30     	; 0x2954 <LCD_voidWriteString+0x162>
    2936:	88 ec       	ldi	r24, 0xC8	; 200
    2938:	90 e0       	ldi	r25, 0x00	; 0
    293a:	9d 83       	std	Y+5, r25	; 0x05
    293c:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    293e:	8c 81       	ldd	r24, Y+4	; 0x04
    2940:	9d 81       	ldd	r25, Y+5	; 0x05
    2942:	01 97       	sbiw	r24, 0x01	; 1
    2944:	f1 f7       	brne	.-4      	; 0x2942 <LCD_voidWriteString+0x150>
    2946:	9d 83       	std	Y+5, r25	; 0x05
    2948:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    294a:	8e 81       	ldd	r24, Y+6	; 0x06
    294c:	9f 81       	ldd	r25, Y+7	; 0x07
    294e:	01 97       	sbiw	r24, 0x01	; 1
    2950:	9f 83       	std	Y+7, r25	; 0x07
    2952:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2954:	8e 81       	ldd	r24, Y+6	; 0x06
    2956:	9f 81       	ldd	r25, Y+7	; 0x07
    2958:	00 97       	sbiw	r24, 0x00	; 0
    295a:	69 f7       	brne	.-38     	; 0x2936 <LCD_voidWriteString+0x144>
    295c:	24 c0       	rjmp	.+72     	; 0x29a6 <LCD_voidWriteString+0x1b4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    295e:	68 85       	ldd	r22, Y+8	; 0x08
    2960:	79 85       	ldd	r23, Y+9	; 0x09
    2962:	8a 85       	ldd	r24, Y+10	; 0x0a
    2964:	9b 85       	ldd	r25, Y+11	; 0x0b
    2966:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    296a:	dc 01       	movw	r26, r24
    296c:	cb 01       	movw	r24, r22
    296e:	9f 83       	std	Y+7, r25	; 0x07
    2970:	8e 83       	std	Y+6, r24	; 0x06
    2972:	8e 81       	ldd	r24, Y+6	; 0x06
    2974:	9f 81       	ldd	r25, Y+7	; 0x07
    2976:	9b 83       	std	Y+3, r25	; 0x03
    2978:	8a 83       	std	Y+2, r24	; 0x02
    297a:	8a 81       	ldd	r24, Y+2	; 0x02
    297c:	9b 81       	ldd	r25, Y+3	; 0x03
    297e:	01 97       	sbiw	r24, 0x01	; 1
    2980:	f1 f7       	brne	.-4      	; 0x297e <LCD_voidWriteString+0x18c>
    2982:	9b 83       	std	Y+3, r25	; 0x03
    2984:	8a 83       	std	Y+2, r24	; 0x02
    2986:	0f c0       	rjmp	.+30     	; 0x29a6 <LCD_voidWriteString+0x1b4>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    2988:	69 89       	ldd	r22, Y+17	; 0x11
    298a:	7a 89       	ldd	r23, Y+18	; 0x12
    298c:	8b 89       	ldd	r24, Y+19	; 0x13
    298e:	9c 89       	ldd	r25, Y+20	; 0x14
    2990:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2994:	dc 01       	movw	r26, r24
    2996:	cb 01       	movw	r24, r22
    2998:	88 8b       	std	Y+16, r24	; 0x10
    299a:	88 89       	ldd	r24, Y+16	; 0x10
    299c:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    299e:	89 81       	ldd	r24, Y+1	; 0x01
    29a0:	8a 95       	dec	r24
    29a2:	f1 f7       	brne	.-4      	; 0x29a0 <LCD_voidWriteString+0x1ae>
    29a4:	89 83       	std	Y+1, r24	; 0x01
	LCD_voidSendDataBus(Copy_u8Character);	
}
void LCD_voidWriteString(pu8 Ptr_u8String)
{
	u8 Local_u8Counter = 0;
	while(Ptr_u8String[Local_u8Counter] != '\0')
    29a6:	89 8d       	ldd	r24, Y+25	; 0x19
    29a8:	28 2f       	mov	r18, r24
    29aa:	30 e0       	ldi	r19, 0x00	; 0
    29ac:	8a 8d       	ldd	r24, Y+26	; 0x1a
    29ae:	9b 8d       	ldd	r25, Y+27	; 0x1b
    29b0:	fc 01       	movw	r30, r24
    29b2:	e2 0f       	add	r30, r18
    29b4:	f3 1f       	adc	r31, r19
    29b6:	80 81       	ld	r24, Z
    29b8:	88 23       	and	r24, r24
    29ba:	09 f0       	breq	.+2      	; 0x29be <LCD_voidWriteString+0x1cc>
    29bc:	28 cf       	rjmp	.-432    	; 0x280e <LCD_voidWriteString+0x1c>
		LCD_voidWriteChar(Ptr_u8String[Local_u8Counter]);
		Local_u8Counter++;
		_delay_us (2);
	}
	
}
    29be:	6b 96       	adiw	r28, 0x1b	; 27
    29c0:	0f b6       	in	r0, 0x3f	; 63
    29c2:	f8 94       	cli
    29c4:	de bf       	out	0x3e, r29	; 62
    29c6:	0f be       	out	0x3f, r0	; 63
    29c8:	cd bf       	out	0x3d, r28	; 61
    29ca:	cf 91       	pop	r28
    29cc:	df 91       	pop	r29
    29ce:	08 95       	ret

000029d0 <LCD_voidWriteNumbers>:
void LCD_voidWriteNumbers(f32 Copy_f32Number)
{
    29d0:	0f 93       	push	r16
    29d2:	1f 93       	push	r17
    29d4:	df 93       	push	r29
    29d6:	cf 93       	push	r28
    29d8:	cd b7       	in	r28, 0x3d	; 61
    29da:	de b7       	in	r29, 0x3e	; 62
    29dc:	e5 97       	sbiw	r28, 0x35	; 53
    29de:	0f b6       	in	r0, 0x3f	; 63
    29e0:	f8 94       	cli
    29e2:	de bf       	out	0x3e, r29	; 62
    29e4:	0f be       	out	0x3f, r0	; 63
    29e6:	cd bf       	out	0x3d, r28	; 61
    29e8:	6a ab       	std	Y+50, r22	; 0x32
    29ea:	7b ab       	std	Y+51, r23	; 0x33
    29ec:	8c ab       	std	Y+52, r24	; 0x34
    29ee:	9d ab       	std	Y+53, r25	; 0x35
	u8 Local_u8Array[20];
	u32 Local_f32Number = (u32)(Copy_f32Number*100);
    29f0:	6a a9       	ldd	r22, Y+50	; 0x32
    29f2:	7b a9       	ldd	r23, Y+51	; 0x33
    29f4:	8c a9       	ldd	r24, Y+52	; 0x34
    29f6:	9d a9       	ldd	r25, Y+53	; 0x35
    29f8:	20 e0       	ldi	r18, 0x00	; 0
    29fa:	30 e0       	ldi	r19, 0x00	; 0
    29fc:	48 ec       	ldi	r20, 0xC8	; 200
    29fe:	52 e4       	ldi	r21, 0x42	; 66
    2a00:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a04:	dc 01       	movw	r26, r24
    2a06:	cb 01       	movw	r24, r22
    2a08:	bc 01       	movw	r22, r24
    2a0a:	cd 01       	movw	r24, r26
    2a0c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2a10:	dc 01       	movw	r26, r24
    2a12:	cb 01       	movw	r24, r22
    2a14:	8a 8f       	std	Y+26, r24	; 0x1a
    2a16:	9b 8f       	std	Y+27, r25	; 0x1b
    2a18:	ac 8f       	std	Y+28, r26	; 0x1c
    2a1a:	bd 8f       	std	Y+29, r27	; 0x1d
	s8 Local_s8Counter = 0;
    2a1c:	19 8e       	std	Y+25, r1	; 0x19
    2a1e:	2f c0       	rjmp	.+94     	; 0x2a7e <LCD_voidWriteNumbers+0xae>
	//Local_f32Number*=100;
	while (Local_f32Number != 0)
	{
		Local_u8Array[Local_s8Counter] = Local_f32Number%10;
    2a20:	89 8d       	ldd	r24, Y+25	; 0x19
    2a22:	08 2f       	mov	r16, r24
    2a24:	11 27       	eor	r17, r17
    2a26:	07 fd       	sbrc	r16, 7
    2a28:	10 95       	com	r17
    2a2a:	8a 8d       	ldd	r24, Y+26	; 0x1a
    2a2c:	9b 8d       	ldd	r25, Y+27	; 0x1b
    2a2e:	ac 8d       	ldd	r26, Y+28	; 0x1c
    2a30:	bd 8d       	ldd	r27, Y+29	; 0x1d
    2a32:	2a e0       	ldi	r18, 0x0A	; 10
    2a34:	30 e0       	ldi	r19, 0x00	; 0
    2a36:	40 e0       	ldi	r20, 0x00	; 0
    2a38:	50 e0       	ldi	r21, 0x00	; 0
    2a3a:	bc 01       	movw	r22, r24
    2a3c:	cd 01       	movw	r24, r26
    2a3e:	0e 94 1d 18 	call	0x303a	; 0x303a <__udivmodsi4>
    2a42:	dc 01       	movw	r26, r24
    2a44:	cb 01       	movw	r24, r22
    2a46:	28 2f       	mov	r18, r24
    2a48:	ce 01       	movw	r24, r28
    2a4a:	4e 96       	adiw	r24, 0x1e	; 30
    2a4c:	fc 01       	movw	r30, r24
    2a4e:	e0 0f       	add	r30, r16
    2a50:	f1 1f       	adc	r31, r17
    2a52:	20 83       	st	Z, r18
		Local_f32Number/=10;
    2a54:	8a 8d       	ldd	r24, Y+26	; 0x1a
    2a56:	9b 8d       	ldd	r25, Y+27	; 0x1b
    2a58:	ac 8d       	ldd	r26, Y+28	; 0x1c
    2a5a:	bd 8d       	ldd	r27, Y+29	; 0x1d
    2a5c:	2a e0       	ldi	r18, 0x0A	; 10
    2a5e:	30 e0       	ldi	r19, 0x00	; 0
    2a60:	40 e0       	ldi	r20, 0x00	; 0
    2a62:	50 e0       	ldi	r21, 0x00	; 0
    2a64:	bc 01       	movw	r22, r24
    2a66:	cd 01       	movw	r24, r26
    2a68:	0e 94 1d 18 	call	0x303a	; 0x303a <__udivmodsi4>
    2a6c:	da 01       	movw	r26, r20
    2a6e:	c9 01       	movw	r24, r18
    2a70:	8a 8f       	std	Y+26, r24	; 0x1a
    2a72:	9b 8f       	std	Y+27, r25	; 0x1b
    2a74:	ac 8f       	std	Y+28, r26	; 0x1c
    2a76:	bd 8f       	std	Y+29, r27	; 0x1d
		Local_s8Counter++;
    2a78:	89 8d       	ldd	r24, Y+25	; 0x19
    2a7a:	8f 5f       	subi	r24, 0xFF	; 255
    2a7c:	89 8f       	std	Y+25, r24	; 0x19
{
	u8 Local_u8Array[20];
	u32 Local_f32Number = (u32)(Copy_f32Number*100);
	s8 Local_s8Counter = 0;
	//Local_f32Number*=100;
	while (Local_f32Number != 0)
    2a7e:	8a 8d       	ldd	r24, Y+26	; 0x1a
    2a80:	9b 8d       	ldd	r25, Y+27	; 0x1b
    2a82:	ac 8d       	ldd	r26, Y+28	; 0x1c
    2a84:	bd 8d       	ldd	r27, Y+29	; 0x1d
    2a86:	00 97       	sbiw	r24, 0x00	; 0
    2a88:	a1 05       	cpc	r26, r1
    2a8a:	b1 05       	cpc	r27, r1
    2a8c:	49 f6       	brne	.-110    	; 0x2a20 <LCD_voidWriteNumbers+0x50>
    2a8e:	d5 c0       	rjmp	.+426    	; 0x2c3a <LCD_voidWriteNumbers+0x26a>
		Local_f32Number/=10;
		Local_s8Counter++;
	}
	while(Local_s8Counter>0)
	{
		if(Local_s8Counter == 2)
    2a90:	89 8d       	ldd	r24, Y+25	; 0x19
    2a92:	82 30       	cpi	r24, 0x02	; 2
    2a94:	19 f4       	brne	.+6      	; 0x2a9c <LCD_voidWriteNumbers+0xcc>
		{
			LCD_voidWriteChar('.');
    2a96:	8e e2       	ldi	r24, 0x2E	; 46
    2a98:	0e 94 e8 13 	call	0x27d0	; 0x27d0 <LCD_voidWriteChar>
		}
		Local_s8Counter--;
    2a9c:	89 8d       	ldd	r24, Y+25	; 0x19
    2a9e:	81 50       	subi	r24, 0x01	; 1
    2aa0:	89 8f       	std	Y+25, r24	; 0x19
		LCD_voidWriteChar(Local_u8Array[Local_s8Counter]+'0');
    2aa2:	89 8d       	ldd	r24, Y+25	; 0x19
    2aa4:	28 2f       	mov	r18, r24
    2aa6:	33 27       	eor	r19, r19
    2aa8:	27 fd       	sbrc	r18, 7
    2aaa:	30 95       	com	r19
    2aac:	ce 01       	movw	r24, r28
    2aae:	4e 96       	adiw	r24, 0x1e	; 30
    2ab0:	fc 01       	movw	r30, r24
    2ab2:	e2 0f       	add	r30, r18
    2ab4:	f3 1f       	adc	r31, r19
    2ab6:	80 81       	ld	r24, Z
    2ab8:	80 5d       	subi	r24, 0xD0	; 208
    2aba:	0e 94 e8 13 	call	0x27d0	; 0x27d0 <LCD_voidWriteChar>
    2abe:	80 e0       	ldi	r24, 0x00	; 0
    2ac0:	90 e0       	ldi	r25, 0x00	; 0
    2ac2:	a0 e0       	ldi	r26, 0x00	; 0
    2ac4:	b0 e4       	ldi	r27, 0x40	; 64
    2ac6:	8d 8b       	std	Y+21, r24	; 0x15
    2ac8:	9e 8b       	std	Y+22, r25	; 0x16
    2aca:	af 8b       	std	Y+23, r26	; 0x17
    2acc:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    2ace:	6d 89       	ldd	r22, Y+21	; 0x15
    2ad0:	7e 89       	ldd	r23, Y+22	; 0x16
    2ad2:	8f 89       	ldd	r24, Y+23	; 0x17
    2ad4:	98 8d       	ldd	r25, Y+24	; 0x18
    2ad6:	2b ea       	ldi	r18, 0xAB	; 171
    2ad8:	3a ea       	ldi	r19, 0xAA	; 170
    2ada:	4a e2       	ldi	r20, 0x2A	; 42
    2adc:	50 e4       	ldi	r21, 0x40	; 64
    2ade:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ae2:	dc 01       	movw	r26, r24
    2ae4:	cb 01       	movw	r24, r22
    2ae6:	89 8b       	std	Y+17, r24	; 0x11
    2ae8:	9a 8b       	std	Y+18, r25	; 0x12
    2aea:	ab 8b       	std	Y+19, r26	; 0x13
    2aec:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    2aee:	69 89       	ldd	r22, Y+17	; 0x11
    2af0:	7a 89       	ldd	r23, Y+18	; 0x12
    2af2:	8b 89       	ldd	r24, Y+19	; 0x13
    2af4:	9c 89       	ldd	r25, Y+20	; 0x14
    2af6:	20 e0       	ldi	r18, 0x00	; 0
    2af8:	30 e0       	ldi	r19, 0x00	; 0
    2afa:	40 e8       	ldi	r20, 0x80	; 128
    2afc:	5f e3       	ldi	r21, 0x3F	; 63
    2afe:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2b02:	88 23       	and	r24, r24
    2b04:	1c f4       	brge	.+6      	; 0x2b0c <LCD_voidWriteNumbers+0x13c>
		__ticks = 1;
    2b06:	81 e0       	ldi	r24, 0x01	; 1
    2b08:	88 8b       	std	Y+16, r24	; 0x10
    2b0a:	91 c0       	rjmp	.+290    	; 0x2c2e <LCD_voidWriteNumbers+0x25e>
	else if (__tmp > 255)
    2b0c:	69 89       	ldd	r22, Y+17	; 0x11
    2b0e:	7a 89       	ldd	r23, Y+18	; 0x12
    2b10:	8b 89       	ldd	r24, Y+19	; 0x13
    2b12:	9c 89       	ldd	r25, Y+20	; 0x14
    2b14:	20 e0       	ldi	r18, 0x00	; 0
    2b16:	30 e0       	ldi	r19, 0x00	; 0
    2b18:	4f e7       	ldi	r20, 0x7F	; 127
    2b1a:	53 e4       	ldi	r21, 0x43	; 67
    2b1c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2b20:	18 16       	cp	r1, r24
    2b22:	0c f0       	brlt	.+2      	; 0x2b26 <LCD_voidWriteNumbers+0x156>
    2b24:	7b c0       	rjmp	.+246    	; 0x2c1c <LCD_voidWriteNumbers+0x24c>
	{
		_delay_ms(__us / 1000.0);
    2b26:	6d 89       	ldd	r22, Y+21	; 0x15
    2b28:	7e 89       	ldd	r23, Y+22	; 0x16
    2b2a:	8f 89       	ldd	r24, Y+23	; 0x17
    2b2c:	98 8d       	ldd	r25, Y+24	; 0x18
    2b2e:	20 e0       	ldi	r18, 0x00	; 0
    2b30:	30 e0       	ldi	r19, 0x00	; 0
    2b32:	4a e7       	ldi	r20, 0x7A	; 122
    2b34:	54 e4       	ldi	r21, 0x44	; 68
    2b36:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2b3a:	dc 01       	movw	r26, r24
    2b3c:	cb 01       	movw	r24, r22
    2b3e:	8c 87       	std	Y+12, r24	; 0x0c
    2b40:	9d 87       	std	Y+13, r25	; 0x0d
    2b42:	ae 87       	std	Y+14, r26	; 0x0e
    2b44:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2b46:	6c 85       	ldd	r22, Y+12	; 0x0c
    2b48:	7d 85       	ldd	r23, Y+13	; 0x0d
    2b4a:	8e 85       	ldd	r24, Y+14	; 0x0e
    2b4c:	9f 85       	ldd	r25, Y+15	; 0x0f
    2b4e:	20 e0       	ldi	r18, 0x00	; 0
    2b50:	30 e0       	ldi	r19, 0x00	; 0
    2b52:	4a ef       	ldi	r20, 0xFA	; 250
    2b54:	54 e4       	ldi	r21, 0x44	; 68
    2b56:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b5a:	dc 01       	movw	r26, r24
    2b5c:	cb 01       	movw	r24, r22
    2b5e:	88 87       	std	Y+8, r24	; 0x08
    2b60:	99 87       	std	Y+9, r25	; 0x09
    2b62:	aa 87       	std	Y+10, r26	; 0x0a
    2b64:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    2b66:	68 85       	ldd	r22, Y+8	; 0x08
    2b68:	79 85       	ldd	r23, Y+9	; 0x09
    2b6a:	8a 85       	ldd	r24, Y+10	; 0x0a
    2b6c:	9b 85       	ldd	r25, Y+11	; 0x0b
    2b6e:	20 e0       	ldi	r18, 0x00	; 0
    2b70:	30 e0       	ldi	r19, 0x00	; 0
    2b72:	40 e8       	ldi	r20, 0x80	; 128
    2b74:	5f e3       	ldi	r21, 0x3F	; 63
    2b76:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2b7a:	88 23       	and	r24, r24
    2b7c:	2c f4       	brge	.+10     	; 0x2b88 <LCD_voidWriteNumbers+0x1b8>
		__ticks = 1;
    2b7e:	81 e0       	ldi	r24, 0x01	; 1
    2b80:	90 e0       	ldi	r25, 0x00	; 0
    2b82:	9f 83       	std	Y+7, r25	; 0x07
    2b84:	8e 83       	std	Y+6, r24	; 0x06
    2b86:	3f c0       	rjmp	.+126    	; 0x2c06 <LCD_voidWriteNumbers+0x236>
	else if (__tmp > 65535)
    2b88:	68 85       	ldd	r22, Y+8	; 0x08
    2b8a:	79 85       	ldd	r23, Y+9	; 0x09
    2b8c:	8a 85       	ldd	r24, Y+10	; 0x0a
    2b8e:	9b 85       	ldd	r25, Y+11	; 0x0b
    2b90:	20 e0       	ldi	r18, 0x00	; 0
    2b92:	3f ef       	ldi	r19, 0xFF	; 255
    2b94:	4f e7       	ldi	r20, 0x7F	; 127
    2b96:	57 e4       	ldi	r21, 0x47	; 71
    2b98:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2b9c:	18 16       	cp	r1, r24
    2b9e:	4c f5       	brge	.+82     	; 0x2bf2 <LCD_voidWriteNumbers+0x222>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2ba0:	6c 85       	ldd	r22, Y+12	; 0x0c
    2ba2:	7d 85       	ldd	r23, Y+13	; 0x0d
    2ba4:	8e 85       	ldd	r24, Y+14	; 0x0e
    2ba6:	9f 85       	ldd	r25, Y+15	; 0x0f
    2ba8:	20 e0       	ldi	r18, 0x00	; 0
    2baa:	30 e0       	ldi	r19, 0x00	; 0
    2bac:	40 e2       	ldi	r20, 0x20	; 32
    2bae:	51 e4       	ldi	r21, 0x41	; 65
    2bb0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2bb4:	dc 01       	movw	r26, r24
    2bb6:	cb 01       	movw	r24, r22
    2bb8:	bc 01       	movw	r22, r24
    2bba:	cd 01       	movw	r24, r26
    2bbc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2bc0:	dc 01       	movw	r26, r24
    2bc2:	cb 01       	movw	r24, r22
    2bc4:	9f 83       	std	Y+7, r25	; 0x07
    2bc6:	8e 83       	std	Y+6, r24	; 0x06
    2bc8:	0f c0       	rjmp	.+30     	; 0x2be8 <LCD_voidWriteNumbers+0x218>
    2bca:	88 ec       	ldi	r24, 0xC8	; 200
    2bcc:	90 e0       	ldi	r25, 0x00	; 0
    2bce:	9d 83       	std	Y+5, r25	; 0x05
    2bd0:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2bd2:	8c 81       	ldd	r24, Y+4	; 0x04
    2bd4:	9d 81       	ldd	r25, Y+5	; 0x05
    2bd6:	01 97       	sbiw	r24, 0x01	; 1
    2bd8:	f1 f7       	brne	.-4      	; 0x2bd6 <LCD_voidWriteNumbers+0x206>
    2bda:	9d 83       	std	Y+5, r25	; 0x05
    2bdc:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2bde:	8e 81       	ldd	r24, Y+6	; 0x06
    2be0:	9f 81       	ldd	r25, Y+7	; 0x07
    2be2:	01 97       	sbiw	r24, 0x01	; 1
    2be4:	9f 83       	std	Y+7, r25	; 0x07
    2be6:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2be8:	8e 81       	ldd	r24, Y+6	; 0x06
    2bea:	9f 81       	ldd	r25, Y+7	; 0x07
    2bec:	00 97       	sbiw	r24, 0x00	; 0
    2bee:	69 f7       	brne	.-38     	; 0x2bca <LCD_voidWriteNumbers+0x1fa>
    2bf0:	24 c0       	rjmp	.+72     	; 0x2c3a <LCD_voidWriteNumbers+0x26a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2bf2:	68 85       	ldd	r22, Y+8	; 0x08
    2bf4:	79 85       	ldd	r23, Y+9	; 0x09
    2bf6:	8a 85       	ldd	r24, Y+10	; 0x0a
    2bf8:	9b 85       	ldd	r25, Y+11	; 0x0b
    2bfa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2bfe:	dc 01       	movw	r26, r24
    2c00:	cb 01       	movw	r24, r22
    2c02:	9f 83       	std	Y+7, r25	; 0x07
    2c04:	8e 83       	std	Y+6, r24	; 0x06
    2c06:	8e 81       	ldd	r24, Y+6	; 0x06
    2c08:	9f 81       	ldd	r25, Y+7	; 0x07
    2c0a:	9b 83       	std	Y+3, r25	; 0x03
    2c0c:	8a 83       	std	Y+2, r24	; 0x02
    2c0e:	8a 81       	ldd	r24, Y+2	; 0x02
    2c10:	9b 81       	ldd	r25, Y+3	; 0x03
    2c12:	01 97       	sbiw	r24, 0x01	; 1
    2c14:	f1 f7       	brne	.-4      	; 0x2c12 <LCD_voidWriteNumbers+0x242>
    2c16:	9b 83       	std	Y+3, r25	; 0x03
    2c18:	8a 83       	std	Y+2, r24	; 0x02
    2c1a:	0f c0       	rjmp	.+30     	; 0x2c3a <LCD_voidWriteNumbers+0x26a>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    2c1c:	69 89       	ldd	r22, Y+17	; 0x11
    2c1e:	7a 89       	ldd	r23, Y+18	; 0x12
    2c20:	8b 89       	ldd	r24, Y+19	; 0x13
    2c22:	9c 89       	ldd	r25, Y+20	; 0x14
    2c24:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c28:	dc 01       	movw	r26, r24
    2c2a:	cb 01       	movw	r24, r22
    2c2c:	88 8b       	std	Y+16, r24	; 0x10
    2c2e:	88 89       	ldd	r24, Y+16	; 0x10
    2c30:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    2c32:	89 81       	ldd	r24, Y+1	; 0x01
    2c34:	8a 95       	dec	r24
    2c36:	f1 f7       	brne	.-4      	; 0x2c34 <LCD_voidWriteNumbers+0x264>
    2c38:	89 83       	std	Y+1, r24	; 0x01
	{
		Local_u8Array[Local_s8Counter] = Local_f32Number%10;
		Local_f32Number/=10;
		Local_s8Counter++;
	}
	while(Local_s8Counter>0)
    2c3a:	89 8d       	ldd	r24, Y+25	; 0x19
    2c3c:	18 16       	cp	r1, r24
    2c3e:	0c f4       	brge	.+2      	; 0x2c42 <LCD_voidWriteNumbers+0x272>
    2c40:	27 cf       	rjmp	.-434    	; 0x2a90 <LCD_voidWriteNumbers+0xc0>
		Local_s8Counter--;
		LCD_voidWriteChar(Local_u8Array[Local_s8Counter]+'0');
		_delay_us (2);

	}
}
    2c42:	e5 96       	adiw	r28, 0x35	; 53
    2c44:	0f b6       	in	r0, 0x3f	; 63
    2c46:	f8 94       	cli
    2c48:	de bf       	out	0x3e, r29	; 62
    2c4a:	0f be       	out	0x3f, r0	; 63
    2c4c:	cd bf       	out	0x3d, r28	; 61
    2c4e:	cf 91       	pop	r28
    2c50:	df 91       	pop	r29
    2c52:	1f 91       	pop	r17
    2c54:	0f 91       	pop	r16
    2c56:	08 95       	ret

00002c58 <LCD_voidSetCursorToX_y>:
void LCD_voidSetCursorToX_y(u8 Copy_u8Row,u8 Copy_u8Coloumn)
{
    2c58:	df 93       	push	r29
    2c5a:	cf 93       	push	r28
    2c5c:	00 d0       	rcall	.+0      	; 0x2c5e <LCD_voidSetCursorToX_y+0x6>
    2c5e:	00 d0       	rcall	.+0      	; 0x2c60 <LCD_voidSetCursorToX_y+0x8>
    2c60:	cd b7       	in	r28, 0x3d	; 61
    2c62:	de b7       	in	r29, 0x3e	; 62
    2c64:	89 83       	std	Y+1, r24	; 0x01
    2c66:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_u8Row)
    2c68:	89 81       	ldd	r24, Y+1	; 0x01
    2c6a:	28 2f       	mov	r18, r24
    2c6c:	30 e0       	ldi	r19, 0x00	; 0
    2c6e:	3c 83       	std	Y+4, r19	; 0x04
    2c70:	2b 83       	std	Y+3, r18	; 0x03
    2c72:	8b 81       	ldd	r24, Y+3	; 0x03
    2c74:	9c 81       	ldd	r25, Y+4	; 0x04
    2c76:	81 30       	cpi	r24, 0x01	; 1
    2c78:	91 05       	cpc	r25, r1
    2c7a:	d1 f0       	breq	.+52     	; 0x2cb0 <LCD_voidSetCursorToX_y+0x58>
    2c7c:	2b 81       	ldd	r18, Y+3	; 0x03
    2c7e:	3c 81       	ldd	r19, Y+4	; 0x04
    2c80:	22 30       	cpi	r18, 0x02	; 2
    2c82:	31 05       	cpc	r19, r1
    2c84:	2c f4       	brge	.+10     	; 0x2c90 <LCD_voidSetCursorToX_y+0x38>
    2c86:	8b 81       	ldd	r24, Y+3	; 0x03
    2c88:	9c 81       	ldd	r25, Y+4	; 0x04
    2c8a:	00 97       	sbiw	r24, 0x00	; 0
    2c8c:	61 f0       	breq	.+24     	; 0x2ca6 <LCD_voidSetCursorToX_y+0x4e>
    2c8e:	1e c0       	rjmp	.+60     	; 0x2ccc <LCD_voidSetCursorToX_y+0x74>
    2c90:	2b 81       	ldd	r18, Y+3	; 0x03
    2c92:	3c 81       	ldd	r19, Y+4	; 0x04
    2c94:	22 30       	cpi	r18, 0x02	; 2
    2c96:	31 05       	cpc	r19, r1
    2c98:	81 f0       	breq	.+32     	; 0x2cba <LCD_voidSetCursorToX_y+0x62>
    2c9a:	8b 81       	ldd	r24, Y+3	; 0x03
    2c9c:	9c 81       	ldd	r25, Y+4	; 0x04
    2c9e:	83 30       	cpi	r24, 0x03	; 3
    2ca0:	91 05       	cpc	r25, r1
    2ca2:	81 f0       	breq	.+32     	; 0x2cc4 <LCD_voidSetCursorToX_y+0x6c>
    2ca4:	13 c0       	rjmp	.+38     	; 0x2ccc <LCD_voidSetCursorToX_y+0x74>
	{
		case LCD_ROW0:
			LCD_voidSendCommand(0x80+Copy_u8Coloumn);
    2ca6:	8a 81       	ldd	r24, Y+2	; 0x02
    2ca8:	80 58       	subi	r24, 0x80	; 128
    2caa:	0e 94 dd 11 	call	0x23ba	; 0x23ba <LCD_voidSendCommand>
    2cae:	0e c0       	rjmp	.+28     	; 0x2ccc <LCD_voidSetCursorToX_y+0x74>
			break;
		case LCD_ROW1:
			LCD_voidSendCommand(0x80+0x40+Copy_u8Coloumn);
    2cb0:	8a 81       	ldd	r24, Y+2	; 0x02
    2cb2:	80 54       	subi	r24, 0x40	; 64
    2cb4:	0e 94 dd 11 	call	0x23ba	; 0x23ba <LCD_voidSendCommand>
    2cb8:	09 c0       	rjmp	.+18     	; 0x2ccc <LCD_voidSetCursorToX_y+0x74>
			break;
		case LCD_ROW2:
			LCD_voidSendCommand(0x80+0x40+0x14+Copy_u8Coloumn);
    2cba:	8a 81       	ldd	r24, Y+2	; 0x02
    2cbc:	8c 52       	subi	r24, 0x2C	; 44
    2cbe:	0e 94 dd 11 	call	0x23ba	; 0x23ba <LCD_voidSendCommand>
    2cc2:	04 c0       	rjmp	.+8      	; 0x2ccc <LCD_voidSetCursorToX_y+0x74>
			break;

		case LCD_ROW3:
			LCD_voidSendCommand(0x80+0x40+0x14+0x54+Copy_u8Coloumn);
    2cc4:	8a 81       	ldd	r24, Y+2	; 0x02
    2cc6:	88 5d       	subi	r24, 0xD8	; 216
    2cc8:	0e 94 dd 11 	call	0x23ba	; 0x23ba <LCD_voidSendCommand>
			break;
	}
}
    2ccc:	0f 90       	pop	r0
    2cce:	0f 90       	pop	r0
    2cd0:	0f 90       	pop	r0
    2cd2:	0f 90       	pop	r0
    2cd4:	cf 91       	pop	r28
    2cd6:	df 91       	pop	r29
    2cd8:	08 95       	ret

00002cda <main>:
void func(u16 Ptr_pu16CopyData);
void func2(void);
volatile int FLAG=1;
volatile u16 POINTERR ;
int main(void)
{
    2cda:	df 93       	push	r29
    2cdc:	cf 93       	push	r28
    2cde:	cd b7       	in	r28, 0x3d	; 61
    2ce0:	de b7       	in	r29, 0x3e	; 62
    2ce2:	6c 97       	sbiw	r28, 0x1c	; 28
    2ce4:	0f b6       	in	r0, 0x3f	; 63
    2ce6:	f8 94       	cli
    2ce8:	de bf       	out	0x3e, r29	; 62
    2cea:	0f be       	out	0x3f, r0	; 63
    2cec:	cd bf       	out	0x3d, r28	; 61
	/**/
	PORT_voidInit();
    2cee:	0e 94 17 07 	call	0xe2e	; 0xe2e <PORT_voidInit>
	PORT_enumSET_PINDirection(PORT_u8PORTAPIN0, PORT_u8PINDIR_INPUT);
    2cf2:	80 e0       	ldi	r24, 0x00	; 0
    2cf4:	60 e0       	ldi	r22, 0x00	; 0
    2cf6:	0e 94 3a 07 	call	0xe74	; 0xe74 <PORT_enumSET_PINDirection>
	PORT_enumSET_PINMODE(PORT_u8PORTAPIN0, PORT_u8PINMODE_INPUUT_PULLUP);
    2cfa:	80 e0       	ldi	r24, 0x00	; 0
    2cfc:	63 e0       	ldi	r22, 0x03	; 3
    2cfe:	0e 94 45 08 	call	0x108a	; 0x108a <PORT_enumSET_PINMODE>

	PORT_enumSET_PINDirection(PORT_u8PORTDPIN2, PORT_u8PINDIR_INPUT);
    2d02:	8a e1       	ldi	r24, 0x1A	; 26
    2d04:	60 e0       	ldi	r22, 0x00	; 0
    2d06:	0e 94 3a 07 	call	0xe74	; 0xe74 <PORT_enumSET_PINDirection>
	PORT_enumSET_PINMODE(PORT_u8PORTDPIN2, PORT_u8PINMODE_INPUUT_PULLUP);
    2d0a:	8a e1       	ldi	r24, 0x1A	; 26
    2d0c:	63 e0       	ldi	r22, 0x03	; 3
    2d0e:	0e 94 45 08 	call	0x108a	; 0x108a <PORT_enumSET_PINMODE>


	LCD_voidInit();
    2d12:	0e 94 85 0e 	call	0x1d0a	; 0x1d0a <LCD_voidInit>


	ADC_voidInit();
    2d16:	0e 94 c1 0d 	call	0x1b82	; 0x1b82 <ADC_voidInit>
	ADC_voidReadVal_Async(func);
    2d1a:	89 ee       	ldi	r24, 0xE9	; 233
    2d1c:	97 e1       	ldi	r25, 0x17	; 23
    2d1e:	0e 94 3b 0e 	call	0x1c76	; 0x1c76 <ADC_voidReadVal_Async>


	EXTI_voidInit();
    2d22:	0e 94 84 09 	call	0x1308	; 0x1308 <EXTI_voidInit>
	EXTI_voidSetCallBack(EXTI0, func2);
    2d26:	2b ef       	ldi	r18, 0xFB	; 251
    2d28:	37 e1       	ldi	r19, 0x17	; 23
    2d2a:	80 e0       	ldi	r24, 0x00	; 0
    2d2c:	b9 01       	movw	r22, r18
    2d2e:	0e 94 53 0a 	call	0x14a6	; 0x14a6 <EXTI_voidSetCallBack>

	M_GIE_void_EnableGlobalInterrupt();
    2d32:	0e 94 68 09 	call	0x12d0	; 0x12d0 <M_GIE_void_EnableGlobalInterrupt>

	LCD_voidInit();
    2d36:	0e 94 85 0e 	call	0x1d0a	; 0x1d0a <LCD_voidInit>
	volatile f64 num = 0;
    2d3a:	80 e0       	ldi	r24, 0x00	; 0
    2d3c:	90 e0       	ldi	r25, 0x00	; 0
    2d3e:	a0 e0       	ldi	r26, 0x00	; 0
    2d40:	b0 e0       	ldi	r27, 0x00	; 0
    2d42:	89 8f       	std	Y+25, r24	; 0x19
    2d44:	9a 8f       	std	Y+26, r25	; 0x1a
    2d46:	ab 8f       	std	Y+27, r26	; 0x1b
    2d48:	bc 8f       	std	Y+28, r27	; 0x1c

	while(1)
	{
		ADC_voidStartConversion(0);
    2d4a:	80 e0       	ldi	r24, 0x00	; 0
    2d4c:	0e 94 20 0e 	call	0x1c40	; 0x1c40 <ADC_voidStartConversion>
		LCD_voidSetCursorToX_y(LCD_ROW0,LCD_Coloumn0);
    2d50:	80 e0       	ldi	r24, 0x00	; 0
    2d52:	60 e0       	ldi	r22, 0x00	; 0
    2d54:	0e 94 2c 16 	call	0x2c58	; 0x2c58 <LCD_voidSetCursorToX_y>
		LCD_voidWriteString("VOLT = ");
    2d58:	80 e6       	ldi	r24, 0x60	; 96
    2d5a:	90 e0       	ldi	r25, 0x00	; 0
    2d5c:	0e 94 f9 13 	call	0x27f2	; 0x27f2 <LCD_voidWriteString>
		LCD_voidSetCursorToX_y(LCD_ROW0,LCD_Coloumn10);
    2d60:	80 e0       	ldi	r24, 0x00	; 0
    2d62:	6a e0       	ldi	r22, 0x0A	; 10
    2d64:	0e 94 2c 16 	call	0x2c58	; 0x2c58 <LCD_voidSetCursorToX_y>

		if(FLAG == 1)
    2d68:	80 91 7c 01 	lds	r24, 0x017C
    2d6c:	90 91 7d 01 	lds	r25, 0x017D
    2d70:	81 30       	cpi	r24, 0x01	; 1
    2d72:	91 05       	cpc	r25, r1
    2d74:	99 f5       	brne	.+102    	; 0x2ddc <main+0x102>
		{
			num = (f64)(POINTERR*5)/1023;
    2d76:	20 91 88 01 	lds	r18, 0x0188
    2d7a:	30 91 89 01 	lds	r19, 0x0189
    2d7e:	c9 01       	movw	r24, r18
    2d80:	88 0f       	add	r24, r24
    2d82:	99 1f       	adc	r25, r25
    2d84:	88 0f       	add	r24, r24
    2d86:	99 1f       	adc	r25, r25
    2d88:	82 0f       	add	r24, r18
    2d8a:	93 1f       	adc	r25, r19
    2d8c:	cc 01       	movw	r24, r24
    2d8e:	a0 e0       	ldi	r26, 0x00	; 0
    2d90:	b0 e0       	ldi	r27, 0x00	; 0
    2d92:	bc 01       	movw	r22, r24
    2d94:	cd 01       	movw	r24, r26
    2d96:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    2d9a:	dc 01       	movw	r26, r24
    2d9c:	cb 01       	movw	r24, r22
    2d9e:	bc 01       	movw	r22, r24
    2da0:	cd 01       	movw	r24, r26
    2da2:	20 e0       	ldi	r18, 0x00	; 0
    2da4:	30 ec       	ldi	r19, 0xC0	; 192
    2da6:	4f e7       	ldi	r20, 0x7F	; 127
    2da8:	54 e4       	ldi	r21, 0x44	; 68
    2daa:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2dae:	dc 01       	movw	r26, r24
    2db0:	cb 01       	movw	r24, r22
    2db2:	89 8f       	std	Y+25, r24	; 0x19
    2db4:	9a 8f       	std	Y+26, r25	; 0x1a
    2db6:	ab 8f       	std	Y+27, r26	; 0x1b
    2db8:	bc 8f       	std	Y+28, r27	; 0x1c
			LCD_voidWriteNumbers(num);
    2dba:	89 8d       	ldd	r24, Y+25	; 0x19
    2dbc:	9a 8d       	ldd	r25, Y+26	; 0x1a
    2dbe:	ab 8d       	ldd	r26, Y+27	; 0x1b
    2dc0:	bc 8d       	ldd	r27, Y+28	; 0x1c
    2dc2:	bc 01       	movw	r22, r24
    2dc4:	cd 01       	movw	r24, r26
    2dc6:	0e 94 e8 14 	call	0x29d0	; 0x29d0 <LCD_voidWriteNumbers>
			LCD_voidWriteString(" V");
    2dca:	88 e6       	ldi	r24, 0x68	; 104
    2dcc:	90 e0       	ldi	r25, 0x00	; 0
    2dce:	0e 94 f9 13 	call	0x27f2	; 0x27f2 <LCD_voidWriteString>
			LCD_voidWriteString("    ");
    2dd2:	8b e6       	ldi	r24, 0x6B	; 107
    2dd4:	90 e0       	ldi	r25, 0x00	; 0
    2dd6:	0e 94 f9 13 	call	0x27f2	; 0x27f2 <LCD_voidWriteString>
    2dda:	3c c0       	rjmp	.+120    	; 0x2e54 <main+0x17a>
		}
		else if(FLAG == 2)
    2ddc:	80 91 7c 01 	lds	r24, 0x017C
    2de0:	90 91 7d 01 	lds	r25, 0x017D
    2de4:	82 30       	cpi	r24, 0x02	; 2
    2de6:	91 05       	cpc	r25, r1
    2de8:	a9 f5       	brne	.+106    	; 0x2e54 <main+0x17a>
		{

			num = (f64)(POINTERR)*5000/1023;
    2dea:	80 91 88 01 	lds	r24, 0x0188
    2dee:	90 91 89 01 	lds	r25, 0x0189
    2df2:	cc 01       	movw	r24, r24
    2df4:	a0 e0       	ldi	r26, 0x00	; 0
    2df6:	b0 e0       	ldi	r27, 0x00	; 0
    2df8:	bc 01       	movw	r22, r24
    2dfa:	cd 01       	movw	r24, r26
    2dfc:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    2e00:	dc 01       	movw	r26, r24
    2e02:	cb 01       	movw	r24, r22
    2e04:	bc 01       	movw	r22, r24
    2e06:	cd 01       	movw	r24, r26
    2e08:	20 e0       	ldi	r18, 0x00	; 0
    2e0a:	30 e4       	ldi	r19, 0x40	; 64
    2e0c:	4c e9       	ldi	r20, 0x9C	; 156
    2e0e:	55 e4       	ldi	r21, 0x45	; 69
    2e10:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e14:	dc 01       	movw	r26, r24
    2e16:	cb 01       	movw	r24, r22
    2e18:	bc 01       	movw	r22, r24
    2e1a:	cd 01       	movw	r24, r26
    2e1c:	20 e0       	ldi	r18, 0x00	; 0
    2e1e:	30 ec       	ldi	r19, 0xC0	; 192
    2e20:	4f e7       	ldi	r20, 0x7F	; 127
    2e22:	54 e4       	ldi	r21, 0x44	; 68
    2e24:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2e28:	dc 01       	movw	r26, r24
    2e2a:	cb 01       	movw	r24, r22
    2e2c:	89 8f       	std	Y+25, r24	; 0x19
    2e2e:	9a 8f       	std	Y+26, r25	; 0x1a
    2e30:	ab 8f       	std	Y+27, r26	; 0x1b
    2e32:	bc 8f       	std	Y+28, r27	; 0x1c
			LCD_voidWriteNumbers(num);
    2e34:	89 8d       	ldd	r24, Y+25	; 0x19
    2e36:	9a 8d       	ldd	r25, Y+26	; 0x1a
    2e38:	ab 8d       	ldd	r26, Y+27	; 0x1b
    2e3a:	bc 8d       	ldd	r27, Y+28	; 0x1c
    2e3c:	bc 01       	movw	r22, r24
    2e3e:	cd 01       	movw	r24, r26
    2e40:	0e 94 e8 14 	call	0x29d0	; 0x29d0 <LCD_voidWriteNumbers>
			LCD_voidWriteString(" mV");
    2e44:	80 e7       	ldi	r24, 0x70	; 112
    2e46:	90 e0       	ldi	r25, 0x00	; 0
    2e48:	0e 94 f9 13 	call	0x27f2	; 0x27f2 <LCD_voidWriteString>
			LCD_voidWriteString("    ");
    2e4c:	8b e6       	ldi	r24, 0x6B	; 107
    2e4e:	90 e0       	ldi	r25, 0x00	; 0
    2e50:	0e 94 f9 13 	call	0x27f2	; 0x27f2 <LCD_voidWriteString>
    2e54:	80 e0       	ldi	r24, 0x00	; 0
    2e56:	90 e0       	ldi	r25, 0x00	; 0
    2e58:	a1 e6       	ldi	r26, 0x61	; 97
    2e5a:	b4 e4       	ldi	r27, 0x44	; 68
    2e5c:	8d 8b       	std	Y+21, r24	; 0x15
    2e5e:	9e 8b       	std	Y+22, r25	; 0x16
    2e60:	af 8b       	std	Y+23, r26	; 0x17
    2e62:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    2e64:	6d 89       	ldd	r22, Y+21	; 0x15
    2e66:	7e 89       	ldd	r23, Y+22	; 0x16
    2e68:	8f 89       	ldd	r24, Y+23	; 0x17
    2e6a:	98 8d       	ldd	r25, Y+24	; 0x18
    2e6c:	2b ea       	ldi	r18, 0xAB	; 171
    2e6e:	3a ea       	ldi	r19, 0xAA	; 170
    2e70:	4a e2       	ldi	r20, 0x2A	; 42
    2e72:	50 e4       	ldi	r21, 0x40	; 64
    2e74:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e78:	dc 01       	movw	r26, r24
    2e7a:	cb 01       	movw	r24, r22
    2e7c:	89 8b       	std	Y+17, r24	; 0x11
    2e7e:	9a 8b       	std	Y+18, r25	; 0x12
    2e80:	ab 8b       	std	Y+19, r26	; 0x13
    2e82:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    2e84:	69 89       	ldd	r22, Y+17	; 0x11
    2e86:	7a 89       	ldd	r23, Y+18	; 0x12
    2e88:	8b 89       	ldd	r24, Y+19	; 0x13
    2e8a:	9c 89       	ldd	r25, Y+20	; 0x14
    2e8c:	20 e0       	ldi	r18, 0x00	; 0
    2e8e:	30 e0       	ldi	r19, 0x00	; 0
    2e90:	40 e8       	ldi	r20, 0x80	; 128
    2e92:	5f e3       	ldi	r21, 0x3F	; 63
    2e94:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2e98:	88 23       	and	r24, r24
    2e9a:	1c f4       	brge	.+6      	; 0x2ea2 <main+0x1c8>
		__ticks = 1;
    2e9c:	81 e0       	ldi	r24, 0x01	; 1
    2e9e:	88 8b       	std	Y+16, r24	; 0x10
    2ea0:	91 c0       	rjmp	.+290    	; 0x2fc4 <main+0x2ea>
	else if (__tmp > 255)
    2ea2:	69 89       	ldd	r22, Y+17	; 0x11
    2ea4:	7a 89       	ldd	r23, Y+18	; 0x12
    2ea6:	8b 89       	ldd	r24, Y+19	; 0x13
    2ea8:	9c 89       	ldd	r25, Y+20	; 0x14
    2eaa:	20 e0       	ldi	r18, 0x00	; 0
    2eac:	30 e0       	ldi	r19, 0x00	; 0
    2eae:	4f e7       	ldi	r20, 0x7F	; 127
    2eb0:	53 e4       	ldi	r21, 0x43	; 67
    2eb2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2eb6:	18 16       	cp	r1, r24
    2eb8:	0c f0       	brlt	.+2      	; 0x2ebc <main+0x1e2>
    2eba:	7b c0       	rjmp	.+246    	; 0x2fb2 <main+0x2d8>
	{
		_delay_ms(__us / 1000.0);
    2ebc:	6d 89       	ldd	r22, Y+21	; 0x15
    2ebe:	7e 89       	ldd	r23, Y+22	; 0x16
    2ec0:	8f 89       	ldd	r24, Y+23	; 0x17
    2ec2:	98 8d       	ldd	r25, Y+24	; 0x18
    2ec4:	20 e0       	ldi	r18, 0x00	; 0
    2ec6:	30 e0       	ldi	r19, 0x00	; 0
    2ec8:	4a e7       	ldi	r20, 0x7A	; 122
    2eca:	54 e4       	ldi	r21, 0x44	; 68
    2ecc:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2ed0:	dc 01       	movw	r26, r24
    2ed2:	cb 01       	movw	r24, r22
    2ed4:	8c 87       	std	Y+12, r24	; 0x0c
    2ed6:	9d 87       	std	Y+13, r25	; 0x0d
    2ed8:	ae 87       	std	Y+14, r26	; 0x0e
    2eda:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2edc:	6c 85       	ldd	r22, Y+12	; 0x0c
    2ede:	7d 85       	ldd	r23, Y+13	; 0x0d
    2ee0:	8e 85       	ldd	r24, Y+14	; 0x0e
    2ee2:	9f 85       	ldd	r25, Y+15	; 0x0f
    2ee4:	20 e0       	ldi	r18, 0x00	; 0
    2ee6:	30 e0       	ldi	r19, 0x00	; 0
    2ee8:	4a ef       	ldi	r20, 0xFA	; 250
    2eea:	54 e4       	ldi	r21, 0x44	; 68
    2eec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ef0:	dc 01       	movw	r26, r24
    2ef2:	cb 01       	movw	r24, r22
    2ef4:	88 87       	std	Y+8, r24	; 0x08
    2ef6:	99 87       	std	Y+9, r25	; 0x09
    2ef8:	aa 87       	std	Y+10, r26	; 0x0a
    2efa:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    2efc:	68 85       	ldd	r22, Y+8	; 0x08
    2efe:	79 85       	ldd	r23, Y+9	; 0x09
    2f00:	8a 85       	ldd	r24, Y+10	; 0x0a
    2f02:	9b 85       	ldd	r25, Y+11	; 0x0b
    2f04:	20 e0       	ldi	r18, 0x00	; 0
    2f06:	30 e0       	ldi	r19, 0x00	; 0
    2f08:	40 e8       	ldi	r20, 0x80	; 128
    2f0a:	5f e3       	ldi	r21, 0x3F	; 63
    2f0c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2f10:	88 23       	and	r24, r24
    2f12:	2c f4       	brge	.+10     	; 0x2f1e <main+0x244>
		__ticks = 1;
    2f14:	81 e0       	ldi	r24, 0x01	; 1
    2f16:	90 e0       	ldi	r25, 0x00	; 0
    2f18:	9f 83       	std	Y+7, r25	; 0x07
    2f1a:	8e 83       	std	Y+6, r24	; 0x06
    2f1c:	3f c0       	rjmp	.+126    	; 0x2f9c <main+0x2c2>
	else if (__tmp > 65535)
    2f1e:	68 85       	ldd	r22, Y+8	; 0x08
    2f20:	79 85       	ldd	r23, Y+9	; 0x09
    2f22:	8a 85       	ldd	r24, Y+10	; 0x0a
    2f24:	9b 85       	ldd	r25, Y+11	; 0x0b
    2f26:	20 e0       	ldi	r18, 0x00	; 0
    2f28:	3f ef       	ldi	r19, 0xFF	; 255
    2f2a:	4f e7       	ldi	r20, 0x7F	; 127
    2f2c:	57 e4       	ldi	r21, 0x47	; 71
    2f2e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2f32:	18 16       	cp	r1, r24
    2f34:	4c f5       	brge	.+82     	; 0x2f88 <main+0x2ae>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2f36:	6c 85       	ldd	r22, Y+12	; 0x0c
    2f38:	7d 85       	ldd	r23, Y+13	; 0x0d
    2f3a:	8e 85       	ldd	r24, Y+14	; 0x0e
    2f3c:	9f 85       	ldd	r25, Y+15	; 0x0f
    2f3e:	20 e0       	ldi	r18, 0x00	; 0
    2f40:	30 e0       	ldi	r19, 0x00	; 0
    2f42:	40 e2       	ldi	r20, 0x20	; 32
    2f44:	51 e4       	ldi	r21, 0x41	; 65
    2f46:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2f4a:	dc 01       	movw	r26, r24
    2f4c:	cb 01       	movw	r24, r22
    2f4e:	bc 01       	movw	r22, r24
    2f50:	cd 01       	movw	r24, r26
    2f52:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2f56:	dc 01       	movw	r26, r24
    2f58:	cb 01       	movw	r24, r22
    2f5a:	9f 83       	std	Y+7, r25	; 0x07
    2f5c:	8e 83       	std	Y+6, r24	; 0x06
    2f5e:	0f c0       	rjmp	.+30     	; 0x2f7e <main+0x2a4>
    2f60:	88 ec       	ldi	r24, 0xC8	; 200
    2f62:	90 e0       	ldi	r25, 0x00	; 0
    2f64:	9d 83       	std	Y+5, r25	; 0x05
    2f66:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2f68:	8c 81       	ldd	r24, Y+4	; 0x04
    2f6a:	9d 81       	ldd	r25, Y+5	; 0x05
    2f6c:	01 97       	sbiw	r24, 0x01	; 1
    2f6e:	f1 f7       	brne	.-4      	; 0x2f6c <main+0x292>
    2f70:	9d 83       	std	Y+5, r25	; 0x05
    2f72:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2f74:	8e 81       	ldd	r24, Y+6	; 0x06
    2f76:	9f 81       	ldd	r25, Y+7	; 0x07
    2f78:	01 97       	sbiw	r24, 0x01	; 1
    2f7a:	9f 83       	std	Y+7, r25	; 0x07
    2f7c:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2f7e:	8e 81       	ldd	r24, Y+6	; 0x06
    2f80:	9f 81       	ldd	r25, Y+7	; 0x07
    2f82:	00 97       	sbiw	r24, 0x00	; 0
    2f84:	69 f7       	brne	.-38     	; 0x2f60 <main+0x286>
    2f86:	e1 ce       	rjmp	.-574    	; 0x2d4a <main+0x70>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2f88:	68 85       	ldd	r22, Y+8	; 0x08
    2f8a:	79 85       	ldd	r23, Y+9	; 0x09
    2f8c:	8a 85       	ldd	r24, Y+10	; 0x0a
    2f8e:	9b 85       	ldd	r25, Y+11	; 0x0b
    2f90:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2f94:	dc 01       	movw	r26, r24
    2f96:	cb 01       	movw	r24, r22
    2f98:	9f 83       	std	Y+7, r25	; 0x07
    2f9a:	8e 83       	std	Y+6, r24	; 0x06
    2f9c:	8e 81       	ldd	r24, Y+6	; 0x06
    2f9e:	9f 81       	ldd	r25, Y+7	; 0x07
    2fa0:	9b 83       	std	Y+3, r25	; 0x03
    2fa2:	8a 83       	std	Y+2, r24	; 0x02
    2fa4:	8a 81       	ldd	r24, Y+2	; 0x02
    2fa6:	9b 81       	ldd	r25, Y+3	; 0x03
    2fa8:	01 97       	sbiw	r24, 0x01	; 1
    2faa:	f1 f7       	brne	.-4      	; 0x2fa8 <main+0x2ce>
    2fac:	9b 83       	std	Y+3, r25	; 0x03
    2fae:	8a 83       	std	Y+2, r24	; 0x02
    2fb0:	cc ce       	rjmp	.-616    	; 0x2d4a <main+0x70>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    2fb2:	69 89       	ldd	r22, Y+17	; 0x11
    2fb4:	7a 89       	ldd	r23, Y+18	; 0x12
    2fb6:	8b 89       	ldd	r24, Y+19	; 0x13
    2fb8:	9c 89       	ldd	r25, Y+20	; 0x14
    2fba:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2fbe:	dc 01       	movw	r26, r24
    2fc0:	cb 01       	movw	r24, r22
    2fc2:	88 8b       	std	Y+16, r24	; 0x10
    2fc4:	88 89       	ldd	r24, Y+16	; 0x10
    2fc6:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    2fc8:	89 81       	ldd	r24, Y+1	; 0x01
    2fca:	8a 95       	dec	r24
    2fcc:	f1 f7       	brne	.-4      	; 0x2fca <main+0x2f0>
    2fce:	89 83       	std	Y+1, r24	; 0x01
    2fd0:	bc ce       	rjmp	.-648    	; 0x2d4a <main+0x70>

00002fd2 <func>:
	}
	return 0;
}

void func(u16 Ptr_pu16CopyData)
{
    2fd2:	df 93       	push	r29
    2fd4:	cf 93       	push	r28
    2fd6:	00 d0       	rcall	.+0      	; 0x2fd8 <func+0x6>
    2fd8:	cd b7       	in	r28, 0x3d	; 61
    2fda:	de b7       	in	r29, 0x3e	; 62
    2fdc:	9a 83       	std	Y+2, r25	; 0x02
    2fde:	89 83       	std	Y+1, r24	; 0x01
	POINTERR = Ptr_pu16CopyData ;
    2fe0:	89 81       	ldd	r24, Y+1	; 0x01
    2fe2:	9a 81       	ldd	r25, Y+2	; 0x02
    2fe4:	90 93 89 01 	sts	0x0189, r25
    2fe8:	80 93 88 01 	sts	0x0188, r24
}
    2fec:	0f 90       	pop	r0
    2fee:	0f 90       	pop	r0
    2ff0:	cf 91       	pop	r28
    2ff2:	df 91       	pop	r29
    2ff4:	08 95       	ret

00002ff6 <func2>:
void func2(void)
{
    2ff6:	df 93       	push	r29
    2ff8:	cf 93       	push	r28
    2ffa:	cd b7       	in	r28, 0x3d	; 61
    2ffc:	de b7       	in	r29, 0x3e	; 62
	if(FLAG == 1)
    2ffe:	80 91 7c 01 	lds	r24, 0x017C
    3002:	90 91 7d 01 	lds	r25, 0x017D
    3006:	81 30       	cpi	r24, 0x01	; 1
    3008:	91 05       	cpc	r25, r1
    300a:	39 f4       	brne	.+14     	; 0x301a <func2+0x24>
	{
		FLAG=2;
    300c:	82 e0       	ldi	r24, 0x02	; 2
    300e:	90 e0       	ldi	r25, 0x00	; 0
    3010:	90 93 7d 01 	sts	0x017D, r25
    3014:	80 93 7c 01 	sts	0x017C, r24
    3018:	0d c0       	rjmp	.+26     	; 0x3034 <func2+0x3e>
	}
	else if(FLAG == 2)
    301a:	80 91 7c 01 	lds	r24, 0x017C
    301e:	90 91 7d 01 	lds	r25, 0x017D
    3022:	82 30       	cpi	r24, 0x02	; 2
    3024:	91 05       	cpc	r25, r1
    3026:	31 f4       	brne	.+12     	; 0x3034 <func2+0x3e>
	{
		FLAG=1;
    3028:	81 e0       	ldi	r24, 0x01	; 1
    302a:	90 e0       	ldi	r25, 0x00	; 0
    302c:	90 93 7d 01 	sts	0x017D, r25
    3030:	80 93 7c 01 	sts	0x017C, r24
	}
}
    3034:	cf 91       	pop	r28
    3036:	df 91       	pop	r29
    3038:	08 95       	ret

0000303a <__udivmodsi4>:
    303a:	a1 e2       	ldi	r26, 0x21	; 33
    303c:	1a 2e       	mov	r1, r26
    303e:	aa 1b       	sub	r26, r26
    3040:	bb 1b       	sub	r27, r27
    3042:	fd 01       	movw	r30, r26
    3044:	0d c0       	rjmp	.+26     	; 0x3060 <__udivmodsi4_ep>

00003046 <__udivmodsi4_loop>:
    3046:	aa 1f       	adc	r26, r26
    3048:	bb 1f       	adc	r27, r27
    304a:	ee 1f       	adc	r30, r30
    304c:	ff 1f       	adc	r31, r31
    304e:	a2 17       	cp	r26, r18
    3050:	b3 07       	cpc	r27, r19
    3052:	e4 07       	cpc	r30, r20
    3054:	f5 07       	cpc	r31, r21
    3056:	20 f0       	brcs	.+8      	; 0x3060 <__udivmodsi4_ep>
    3058:	a2 1b       	sub	r26, r18
    305a:	b3 0b       	sbc	r27, r19
    305c:	e4 0b       	sbc	r30, r20
    305e:	f5 0b       	sbc	r31, r21

00003060 <__udivmodsi4_ep>:
    3060:	66 1f       	adc	r22, r22
    3062:	77 1f       	adc	r23, r23
    3064:	88 1f       	adc	r24, r24
    3066:	99 1f       	adc	r25, r25
    3068:	1a 94       	dec	r1
    306a:	69 f7       	brne	.-38     	; 0x3046 <__udivmodsi4_loop>
    306c:	60 95       	com	r22
    306e:	70 95       	com	r23
    3070:	80 95       	com	r24
    3072:	90 95       	com	r25
    3074:	9b 01       	movw	r18, r22
    3076:	ac 01       	movw	r20, r24
    3078:	bd 01       	movw	r22, r26
    307a:	cf 01       	movw	r24, r30
    307c:	08 95       	ret

0000307e <__prologue_saves__>:
    307e:	2f 92       	push	r2
    3080:	3f 92       	push	r3
    3082:	4f 92       	push	r4
    3084:	5f 92       	push	r5
    3086:	6f 92       	push	r6
    3088:	7f 92       	push	r7
    308a:	8f 92       	push	r8
    308c:	9f 92       	push	r9
    308e:	af 92       	push	r10
    3090:	bf 92       	push	r11
    3092:	cf 92       	push	r12
    3094:	df 92       	push	r13
    3096:	ef 92       	push	r14
    3098:	ff 92       	push	r15
    309a:	0f 93       	push	r16
    309c:	1f 93       	push	r17
    309e:	cf 93       	push	r28
    30a0:	df 93       	push	r29
    30a2:	cd b7       	in	r28, 0x3d	; 61
    30a4:	de b7       	in	r29, 0x3e	; 62
    30a6:	ca 1b       	sub	r28, r26
    30a8:	db 0b       	sbc	r29, r27
    30aa:	0f b6       	in	r0, 0x3f	; 63
    30ac:	f8 94       	cli
    30ae:	de bf       	out	0x3e, r29	; 62
    30b0:	0f be       	out	0x3f, r0	; 63
    30b2:	cd bf       	out	0x3d, r28	; 61
    30b4:	09 94       	ijmp

000030b6 <__epilogue_restores__>:
    30b6:	2a 88       	ldd	r2, Y+18	; 0x12
    30b8:	39 88       	ldd	r3, Y+17	; 0x11
    30ba:	48 88       	ldd	r4, Y+16	; 0x10
    30bc:	5f 84       	ldd	r5, Y+15	; 0x0f
    30be:	6e 84       	ldd	r6, Y+14	; 0x0e
    30c0:	7d 84       	ldd	r7, Y+13	; 0x0d
    30c2:	8c 84       	ldd	r8, Y+12	; 0x0c
    30c4:	9b 84       	ldd	r9, Y+11	; 0x0b
    30c6:	aa 84       	ldd	r10, Y+10	; 0x0a
    30c8:	b9 84       	ldd	r11, Y+9	; 0x09
    30ca:	c8 84       	ldd	r12, Y+8	; 0x08
    30cc:	df 80       	ldd	r13, Y+7	; 0x07
    30ce:	ee 80       	ldd	r14, Y+6	; 0x06
    30d0:	fd 80       	ldd	r15, Y+5	; 0x05
    30d2:	0c 81       	ldd	r16, Y+4	; 0x04
    30d4:	1b 81       	ldd	r17, Y+3	; 0x03
    30d6:	aa 81       	ldd	r26, Y+2	; 0x02
    30d8:	b9 81       	ldd	r27, Y+1	; 0x01
    30da:	ce 0f       	add	r28, r30
    30dc:	d1 1d       	adc	r29, r1
    30de:	0f b6       	in	r0, 0x3f	; 63
    30e0:	f8 94       	cli
    30e2:	de bf       	out	0x3e, r29	; 62
    30e4:	0f be       	out	0x3f, r0	; 63
    30e6:	cd bf       	out	0x3d, r28	; 61
    30e8:	ed 01       	movw	r28, r26
    30ea:	08 95       	ret

000030ec <_exit>:
    30ec:	f8 94       	cli

000030ee <__stop_program>:
    30ee:	ff cf       	rjmp	.-2      	; 0x30ee <__stop_program>
