
BLUETOOTH_P2P_EXAMPLE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007604  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00407604  00407604  00017604  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20400000  0040760c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000018c  204009c0  00407fcc  000209c0  2**2
                  ALLOC
  4 .stack        00002004  20400b4c  00408158  000209c0  2**0
                  ALLOC
  5 .heap         00000200  20402b50  0040a15c  000209c0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209ee  2**0
                  CONTENTS, READONLY
  8 .debug_info   00017e19  00000000  00000000  00020a47  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002bec  00000000  00000000  00038860  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00008620  00000000  00000000  0003b44c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000e38  00000000  00000000  00043a6c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000da0  00000000  00000000  000448a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00008800  00000000  00000000  00045644  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000d166  00000000  00000000  0004de44  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008cf2f  00000000  00000000  0005afaa  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00004908  00000000  00000000  000e7edc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	50 2b 40 20 d1 1a 40 00 81 1b 40 00 81 1b 40 00     P+@ ..@...@...@.
  400010:	81 1b 40 00 81 1b 40 00 81 1b 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	81 1b 40 00 81 1b 40 00 00 00 00 00 81 1b 40 00     ..@...@.......@.
  40003c:	1d 22 40 00 81 1b 40 00 81 1b 40 00 81 1b 40 00     ."@...@...@...@.
  40004c:	81 1b 40 00 81 1b 40 00 81 1b 40 00 81 1b 40 00     ..@...@...@...@.
  40005c:	81 1b 40 00 81 1b 40 00 00 00 00 00 89 16 40 00     ..@...@.......@.
  40006c:	a1 16 40 00 b9 16 40 00 81 1b 40 00 81 1b 40 00     ..@...@...@...@.
  40007c:	81 1b 40 00 d1 16 40 00 e9 16 40 00 81 1b 40 00     ..@...@...@...@.
  40008c:	81 1b 40 00 81 1b 40 00 81 1b 40 00 81 1b 40 00     ..@...@...@...@.
  40009c:	4d 21 40 00 81 1b 40 00 81 1b 40 00 81 1b 40 00     M!@...@...@...@.
  4000ac:	81 1b 40 00 81 1b 40 00 0d 03 40 00 81 1b 40 00     ..@...@...@...@.
  4000bc:	81 1b 40 00 81 1b 40 00 81 1b 40 00 81 1b 40 00     ..@...@...@...@.
  4000cc:	81 1b 40 00 00 00 00 00 81 1b 40 00 00 00 00 00     ..@.......@.....
  4000dc:	81 1b 40 00 25 03 40 00 81 1b 40 00 81 1b 40 00     ..@.%.@...@...@.
  4000ec:	81 1b 40 00 81 1b 40 00 81 1b 40 00 81 1b 40 00     ..@...@...@...@.
  4000fc:	81 1b 40 00 81 1b 40 00 81 1b 40 00 81 1b 40 00     ..@...@...@...@.
  40010c:	81 1b 40 00 81 1b 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 81 1b 40 00 81 1b 40 00 81 1b 40 00     ......@...@...@.
  40012c:	81 1b 40 00 81 1b 40 00 00 00 00 00 81 1b 40 00     ..@...@.......@.
  40013c:	81 1b 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009c0 	.word	0x204009c0
  40015c:	00000000 	.word	0x00000000
  400160:	0040760c 	.word	0x0040760c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040760c 	.word	0x0040760c
  4001a0:	204009c4 	.word	0x204009c4
  4001a4:	0040760c 	.word	0x0040760c
  4001a8:	00000000 	.word	0x00000000

004001ac <afec_get_interrupt_status>:
 * \param afec  Base address of the AFEC.
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
  4001ac:	b480      	push	{r7}
  4001ae:	b083      	sub	sp, #12
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	return afec->AFEC_ISR;
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  4001b8:	4618      	mov	r0, r3
  4001ba:	370c      	adds	r7, #12
  4001bc:	46bd      	mov	sp, r7
  4001be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001c2:	4770      	bx	lr

004001c4 <afec_get_interrupt_mask>:
 * \param afec  Base address of the AFEC.
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
  4001c4:	b480      	push	{r7}
  4001c6:	b083      	sub	sp, #12
  4001c8:	af00      	add	r7, sp, #0
  4001ca:	6078      	str	r0, [r7, #4]
	return afec->AFEC_IMR;
  4001cc:	687b      	ldr	r3, [r7, #4]
  4001ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
  4001d0:	4618      	mov	r0, r3
  4001d2:	370c      	adds	r7, #12
  4001d4:	46bd      	mov	sp, r7
  4001d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001da:	4770      	bx	lr

004001dc <afec_find_inst_num>:
 * \param afec  Base address of the AFEC
 *
 * \return   AFEC instance number
 */
static uint32_t afec_find_inst_num(Afec *const afec)
{
  4001dc:	b480      	push	{r7}
  4001de:	b083      	sub	sp, #12
  4001e0:	af00      	add	r7, sp, #0
  4001e2:	6078      	str	r0, [r7, #4]
#if defined(AFEC1)
	if (afec == AFEC1) {
  4001e4:	687b      	ldr	r3, [r7, #4]
  4001e6:	4a09      	ldr	r2, [pc, #36]	; (40020c <afec_find_inst_num+0x30>)
  4001e8:	4293      	cmp	r3, r2
  4001ea:	d101      	bne.n	4001f0 <afec_find_inst_num+0x14>
		return 1;
  4001ec:	2301      	movs	r3, #1
  4001ee:	e006      	b.n	4001fe <afec_find_inst_num+0x22>
	}
#endif
#if defined(AFEC0)
	if (afec == AFEC0) {
  4001f0:	687b      	ldr	r3, [r7, #4]
  4001f2:	4a07      	ldr	r2, [pc, #28]	; (400210 <afec_find_inst_num+0x34>)
  4001f4:	4293      	cmp	r3, r2
  4001f6:	d101      	bne.n	4001fc <afec_find_inst_num+0x20>
		return 0;
  4001f8:	2300      	movs	r3, #0
  4001fa:	e000      	b.n	4001fe <afec_find_inst_num+0x22>
	}
#endif
	return 0;
  4001fc:	2300      	movs	r3, #0
}
  4001fe:	4618      	mov	r0, r3
  400200:	370c      	adds	r7, #12
  400202:	46bd      	mov	sp, r7
  400204:	f85d 7b04 	ldr.w	r7, [sp], #4
  400208:	4770      	bx	lr
  40020a:	bf00      	nop
  40020c:	40064000 	.word	0x40064000
  400210:	4003c000 	.word	0x4003c000

00400214 <afec_interrupt>:
 * \param inst_num AFEC instance number to handle interrupt for
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
  400214:	b580      	push	{r7, lr}
  400216:	b082      	sub	sp, #8
  400218:	af00      	add	r7, sp, #0
  40021a:	4603      	mov	r3, r0
  40021c:	6039      	str	r1, [r7, #0]
  40021e:	71fb      	strb	r3, [r7, #7]
	if (afec_callback_pointer[inst_num][source]) {
  400220:	79fb      	ldrb	r3, [r7, #7]
  400222:	490a      	ldr	r1, [pc, #40]	; (40024c <afec_interrupt+0x38>)
  400224:	011a      	lsls	r2, r3, #4
  400226:	683b      	ldr	r3, [r7, #0]
  400228:	4413      	add	r3, r2
  40022a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  40022e:	2b00      	cmp	r3, #0
  400230:	d007      	beq.n	400242 <afec_interrupt+0x2e>
		afec_callback_pointer[inst_num][source]();
  400232:	79fb      	ldrb	r3, [r7, #7]
  400234:	4905      	ldr	r1, [pc, #20]	; (40024c <afec_interrupt+0x38>)
  400236:	011a      	lsls	r2, r3, #4
  400238:	683b      	ldr	r3, [r7, #0]
  40023a:	4413      	add	r3, r2
  40023c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  400240:	4798      	blx	r3
	}
}
  400242:	bf00      	nop
  400244:	3708      	adds	r7, #8
  400246:	46bd      	mov	sp, r7
  400248:	bd80      	pop	{r7, pc}
  40024a:	bf00      	nop
  40024c:	20400a9c 	.word	0x20400a9c

00400250 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  400250:	b590      	push	{r4, r7, lr}
  400252:	b087      	sub	sp, #28
  400254:	af00      	add	r7, sp, #0
  400256:	6078      	str	r0, [r7, #4]
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  400258:	6878      	ldr	r0, [r7, #4]
  40025a:	4b28      	ldr	r3, [pc, #160]	; (4002fc <afec_process_callback+0xac>)
  40025c:	4798      	blx	r3
  40025e:	4604      	mov	r4, r0
  400260:	6878      	ldr	r0, [r7, #4]
  400262:	4b27      	ldr	r3, [pc, #156]	; (400300 <afec_process_callback+0xb0>)
  400264:	4798      	blx	r3
  400266:	4603      	mov	r3, r0
  400268:	4023      	ands	r3, r4
  40026a:	60fb      	str	r3, [r7, #12]
	inst_num = afec_find_inst_num(afec);
  40026c:	6878      	ldr	r0, [r7, #4]
  40026e:	4b25      	ldr	r3, [pc, #148]	; (400304 <afec_process_callback+0xb4>)
  400270:	4798      	blx	r3
  400272:	6138      	str	r0, [r7, #16]

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400274:	2300      	movs	r3, #0
  400276:	617b      	str	r3, [r7, #20]
  400278:	e039      	b.n	4002ee <afec_process_callback+0x9e>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  40027a:	697b      	ldr	r3, [r7, #20]
  40027c:	2b0b      	cmp	r3, #11
  40027e:	d80f      	bhi.n	4002a0 <afec_process_callback+0x50>
				if (status & (1 << cnt)) {
					afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
				}
			}
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
  400280:	2201      	movs	r2, #1
  400282:	697b      	ldr	r3, [r7, #20]
  400284:	fa02 f303 	lsl.w	r3, r2, r3
  400288:	461a      	mov	r2, r3
  40028a:	68fb      	ldr	r3, [r7, #12]
  40028c:	4013      	ands	r3, r2
  40028e:	2b00      	cmp	r3, #0
  400290:	d02a      	beq.n	4002e8 <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  400292:	693b      	ldr	r3, [r7, #16]
  400294:	b2db      	uxtb	r3, r3
  400296:	6979      	ldr	r1, [r7, #20]
  400298:	4618      	mov	r0, r3
  40029a:	4b1b      	ldr	r3, [pc, #108]	; (400308 <afec_process_callback+0xb8>)
  40029c:	4798      	blx	r3
  40029e:	e023      	b.n	4002e8 <afec_process_callback+0x98>
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  4002a0:	697b      	ldr	r3, [r7, #20]
  4002a2:	2b0e      	cmp	r3, #14
  4002a4:	d810      	bhi.n	4002c8 <afec_process_callback+0x78>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  4002a6:	697b      	ldr	r3, [r7, #20]
  4002a8:	330c      	adds	r3, #12
  4002aa:	2201      	movs	r2, #1
  4002ac:	fa02 f303 	lsl.w	r3, r2, r3
  4002b0:	461a      	mov	r2, r3
  4002b2:	68fb      	ldr	r3, [r7, #12]
  4002b4:	4013      	ands	r3, r2
  4002b6:	2b00      	cmp	r3, #0
  4002b8:	d016      	beq.n	4002e8 <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  4002ba:	693b      	ldr	r3, [r7, #16]
  4002bc:	b2db      	uxtb	r3, r3
  4002be:	6979      	ldr	r1, [r7, #20]
  4002c0:	4618      	mov	r0, r3
  4002c2:	4b11      	ldr	r3, [pc, #68]	; (400308 <afec_process_callback+0xb8>)
  4002c4:	4798      	blx	r3
  4002c6:	e00f      	b.n	4002e8 <afec_process_callback+0x98>
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  4002c8:	697b      	ldr	r3, [r7, #20]
  4002ca:	330f      	adds	r3, #15
  4002cc:	2201      	movs	r2, #1
  4002ce:	fa02 f303 	lsl.w	r3, r2, r3
  4002d2:	461a      	mov	r2, r3
  4002d4:	68fb      	ldr	r3, [r7, #12]
  4002d6:	4013      	ands	r3, r2
  4002d8:	2b00      	cmp	r3, #0
  4002da:	d005      	beq.n	4002e8 <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  4002dc:	693b      	ldr	r3, [r7, #16]
  4002de:	b2db      	uxtb	r3, r3
  4002e0:	6979      	ldr	r1, [r7, #20]
  4002e2:	4618      	mov	r0, r3
  4002e4:	4b08      	ldr	r3, [pc, #32]	; (400308 <afec_process_callback+0xb8>)
  4002e6:	4798      	blx	r3
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4002e8:	697b      	ldr	r3, [r7, #20]
  4002ea:	3301      	adds	r3, #1
  4002ec:	617b      	str	r3, [r7, #20]
  4002ee:	697b      	ldr	r3, [r7, #20]
  4002f0:	2b0f      	cmp	r3, #15
  4002f2:	d9c2      	bls.n	40027a <afec_process_callback+0x2a>
			}
		}
	}
}
  4002f4:	bf00      	nop
  4002f6:	371c      	adds	r7, #28
  4002f8:	46bd      	mov	sp, r7
  4002fa:	bd90      	pop	{r4, r7, pc}
  4002fc:	004001ad 	.word	0x004001ad
  400300:	004001c5 	.word	0x004001c5
  400304:	004001dd 	.word	0x004001dd
  400308:	00400215 	.word	0x00400215

0040030c <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  40030c:	b580      	push	{r7, lr}
  40030e:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC0);
  400310:	4802      	ldr	r0, [pc, #8]	; (40031c <AFEC0_Handler+0x10>)
  400312:	4b03      	ldr	r3, [pc, #12]	; (400320 <AFEC0_Handler+0x14>)
  400314:	4798      	blx	r3
}
  400316:	bf00      	nop
  400318:	bd80      	pop	{r7, pc}
  40031a:	bf00      	nop
  40031c:	4003c000 	.word	0x4003c000
  400320:	00400251 	.word	0x00400251

00400324 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  400324:	b580      	push	{r7, lr}
  400326:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC1);
  400328:	4802      	ldr	r0, [pc, #8]	; (400334 <AFEC1_Handler+0x10>)
  40032a:	4b03      	ldr	r3, [pc, #12]	; (400338 <AFEC1_Handler+0x14>)
  40032c:	4798      	blx	r3
}
  40032e:	bf00      	nop
  400330:	bd80      	pop	{r7, pc}
  400332:	bf00      	nop
  400334:	40064000 	.word	0x40064000
  400338:	00400251 	.word	0x00400251

0040033c <dacc_reset>:
 * \brief Reset DACC.
 *
 * \param p_dacc Pointer to a DACC instance. 
 */
void dacc_reset(Dacc *p_dacc)
{
  40033c:	b480      	push	{r7}
  40033e:	b083      	sub	sp, #12
  400340:	af00      	add	r7, sp, #0
  400342:	6078      	str	r0, [r7, #4]
	p_dacc->DACC_CR = DACC_CR_SWRST;
  400344:	687b      	ldr	r3, [r7, #4]
  400346:	2201      	movs	r2, #1
  400348:	601a      	str	r2, [r3, #0]
}
  40034a:	bf00      	nop
  40034c:	370c      	adds	r7, #12
  40034e:	46bd      	mov	sp, r7
  400350:	f85d 7b04 	ldr.w	r7, [sp], #4
  400354:	4770      	bx	lr

00400356 <dacc_enable_channel>:
 * \param ul_channel The output channel to enable.
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_enable_channel(Dacc *p_dacc, uint32_t ul_channel)
{
  400356:	b480      	push	{r7}
  400358:	b083      	sub	sp, #12
  40035a:	af00      	add	r7, sp, #0
  40035c:	6078      	str	r0, [r7, #4]
  40035e:	6039      	str	r1, [r7, #0]
	if (ul_channel > MAX_CH_NB)
  400360:	683b      	ldr	r3, [r7, #0]
  400362:	2b01      	cmp	r3, #1
  400364:	d901      	bls.n	40036a <dacc_enable_channel+0x14>
		return DACC_RC_INVALID_PARAM;
  400366:	2301      	movs	r3, #1
  400368:	e005      	b.n	400376 <dacc_enable_channel+0x20>

	p_dacc->DACC_CHER = DACC_CHER_CH0 << ul_channel;
  40036a:	2201      	movs	r2, #1
  40036c:	683b      	ldr	r3, [r7, #0]
  40036e:	409a      	lsls	r2, r3
  400370:	687b      	ldr	r3, [r7, #4]
  400372:	611a      	str	r2, [r3, #16]
	return DACC_RC_OK;
  400374:	2300      	movs	r3, #0
}
  400376:	4618      	mov	r0, r3
  400378:	370c      	adds	r7, #12
  40037a:	46bd      	mov	sp, r7
  40037c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400380:	4770      	bx	lr

00400382 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400382:	b480      	push	{r7}
  400384:	b087      	sub	sp, #28
  400386:	af00      	add	r7, sp, #0
  400388:	60f8      	str	r0, [r7, #12]
  40038a:	60b9      	str	r1, [r7, #8]
  40038c:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40038e:	68fa      	ldr	r2, [r7, #12]
  400390:	68bb      	ldr	r3, [r7, #8]
  400392:	019b      	lsls	r3, r3, #6
  400394:	4413      	add	r3, r2
  400396:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400398:	697b      	ldr	r3, [r7, #20]
  40039a:	2202      	movs	r2, #2
  40039c:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  40039e:	697b      	ldr	r3, [r7, #20]
  4003a0:	f04f 32ff 	mov.w	r2, #4294967295
  4003a4:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4003a6:	697b      	ldr	r3, [r7, #20]
  4003a8:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4003aa:	697b      	ldr	r3, [r7, #20]
  4003ac:	687a      	ldr	r2, [r7, #4]
  4003ae:	605a      	str	r2, [r3, #4]
}
  4003b0:	bf00      	nop
  4003b2:	371c      	adds	r7, #28
  4003b4:	46bd      	mov	sp, r7
  4003b6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4003ba:	4770      	bx	lr

004003bc <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  4003bc:	b480      	push	{r7}
  4003be:	b083      	sub	sp, #12
  4003c0:	af00      	add	r7, sp, #0
  4003c2:	6078      	str	r0, [r7, #4]
  4003c4:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4003c6:	687a      	ldr	r2, [r7, #4]
  4003c8:	683b      	ldr	r3, [r7, #0]
  4003ca:	019b      	lsls	r3, r3, #6
  4003cc:	4413      	add	r3, r2
  4003ce:	2205      	movs	r2, #5
  4003d0:	601a      	str	r2, [r3, #0]
}
  4003d2:	bf00      	nop
  4003d4:	370c      	adds	r7, #12
  4003d6:	46bd      	mov	sp, r7
  4003d8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4003dc:	4770      	bx	lr

004003de <tc_write_ra>:
 */
void tc_write_ra(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  4003de:	b480      	push	{r7}
  4003e0:	b085      	sub	sp, #20
  4003e2:	af00      	add	r7, sp, #0
  4003e4:	60f8      	str	r0, [r7, #12]
  4003e6:	60b9      	str	r1, [r7, #8]
  4003e8:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RA = ul_value;
  4003ea:	68fa      	ldr	r2, [r7, #12]
  4003ec:	68bb      	ldr	r3, [r7, #8]
  4003ee:	019b      	lsls	r3, r3, #6
  4003f0:	4413      	add	r3, r2
  4003f2:	3314      	adds	r3, #20
  4003f4:	687a      	ldr	r2, [r7, #4]
  4003f6:	601a      	str	r2, [r3, #0]
}
  4003f8:	bf00      	nop
  4003fa:	3714      	adds	r7, #20
  4003fc:	46bd      	mov	sp, r7
  4003fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400402:	4770      	bx	lr

00400404 <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  400404:	b480      	push	{r7}
  400406:	b085      	sub	sp, #20
  400408:	af00      	add	r7, sp, #0
  40040a:	60f8      	str	r0, [r7, #12]
  40040c:	60b9      	str	r1, [r7, #8]
  40040e:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400410:	68fa      	ldr	r2, [r7, #12]
  400412:	68bb      	ldr	r3, [r7, #8]
  400414:	019b      	lsls	r3, r3, #6
  400416:	4413      	add	r3, r2
  400418:	331c      	adds	r3, #28
  40041a:	687a      	ldr	r2, [r7, #4]
  40041c:	601a      	str	r2, [r3, #0]
}
  40041e:	bf00      	nop
  400420:	3714      	adds	r7, #20
  400422:	46bd      	mov	sp, r7
  400424:	f85d 7b04 	ldr.w	r7, [sp], #4
  400428:	4770      	bx	lr

0040042a <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  40042a:	b480      	push	{r7}
  40042c:	b085      	sub	sp, #20
  40042e:	af00      	add	r7, sp, #0
  400430:	6078      	str	r0, [r7, #4]
  400432:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400434:	687a      	ldr	r2, [r7, #4]
  400436:	683b      	ldr	r3, [r7, #0]
  400438:	019b      	lsls	r3, r3, #6
  40043a:	4413      	add	r3, r2
  40043c:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  40043e:	68fb      	ldr	r3, [r7, #12]
  400440:	6a1b      	ldr	r3, [r3, #32]
}
  400442:	4618      	mov	r0, r3
  400444:	3714      	adds	r7, #20
  400446:	46bd      	mov	sp, r7
  400448:	f85d 7b04 	ldr.w	r7, [sp], #4
  40044c:	4770      	bx	lr

0040044e <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  40044e:	b480      	push	{r7}
  400450:	b08d      	sub	sp, #52	; 0x34
  400452:	af00      	add	r7, sp, #0
  400454:	60f8      	str	r0, [r7, #12]
  400456:	60b9      	str	r1, [r7, #8]
  400458:	607a      	str	r2, [r7, #4]
  40045a:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40045c:	2302      	movs	r3, #2
  40045e:	613b      	str	r3, [r7, #16]
  400460:	2308      	movs	r3, #8
  400462:	617b      	str	r3, [r7, #20]
  400464:	2320      	movs	r3, #32
  400466:	61bb      	str	r3, [r7, #24]
  400468:	2380      	movs	r3, #128	; 0x80
  40046a:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  40046c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  40046e:	0bdb      	lsrs	r3, r3, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400470:	623b      	str	r3, [r7, #32]
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400472:	2300      	movs	r3, #0
  400474:	62fb      	str	r3, [r7, #44]	; 0x2c
  400476:	e01a      	b.n	4004ae <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  400478:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40047a:	009b      	lsls	r3, r3, #2
  40047c:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400480:	4413      	add	r3, r2
  400482:	f853 3c20 	ldr.w	r3, [r3, #-32]
  400486:	68ba      	ldr	r2, [r7, #8]
  400488:	fbb2 f3f3 	udiv	r3, r2, r3
  40048c:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  40048e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400490:	0c1b      	lsrs	r3, r3, #16
  400492:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  400494:	68fa      	ldr	r2, [r7, #12]
  400496:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400498:	429a      	cmp	r2, r3
  40049a:	d901      	bls.n	4004a0 <tc_find_mck_divisor+0x52>
			return 0;
  40049c:	2300      	movs	r3, #0
  40049e:	e023      	b.n	4004e8 <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  4004a0:	68fa      	ldr	r2, [r7, #12]
  4004a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4004a4:	429a      	cmp	r2, r3
  4004a6:	d206      	bcs.n	4004b6 <tc_find_mck_divisor+0x68>
			ul_index++) {
  4004a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4004aa:	3301      	adds	r3, #1
  4004ac:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (ul_index = 0;
  4004ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4004b0:	2b04      	cmp	r3, #4
  4004b2:	d9e1      	bls.n	400478 <tc_find_mck_divisor+0x2a>
  4004b4:	e000      	b.n	4004b8 <tc_find_mck_divisor+0x6a>
			break;
  4004b6:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  4004b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4004ba:	2b04      	cmp	r3, #4
  4004bc:	d901      	bls.n	4004c2 <tc_find_mck_divisor+0x74>
		return 0;
  4004be:	2300      	movs	r3, #0
  4004c0:	e012      	b.n	4004e8 <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  4004c2:	687b      	ldr	r3, [r7, #4]
  4004c4:	2b00      	cmp	r3, #0
  4004c6:	d008      	beq.n	4004da <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  4004c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4004ca:	009b      	lsls	r3, r3, #2
  4004cc:	f107 0230 	add.w	r2, r7, #48	; 0x30
  4004d0:	4413      	add	r3, r2
  4004d2:	f853 2c20 	ldr.w	r2, [r3, #-32]
  4004d6:	687b      	ldr	r3, [r7, #4]
  4004d8:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  4004da:	683b      	ldr	r3, [r7, #0]
  4004dc:	2b00      	cmp	r3, #0
  4004de:	d002      	beq.n	4004e6 <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  4004e0:	683b      	ldr	r3, [r7, #0]
  4004e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  4004e4:	601a      	str	r2, [r3, #0]
	}

	return 1;
  4004e6:	2301      	movs	r3, #1
}
  4004e8:	4618      	mov	r0, r3
  4004ea:	3734      	adds	r7, #52	; 0x34
  4004ec:	46bd      	mov	sp, r7
  4004ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004f2:	4770      	bx	lr

004004f4 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4004f4:	b480      	push	{r7}
  4004f6:	b089      	sub	sp, #36	; 0x24
  4004f8:	af00      	add	r7, sp, #0
  4004fa:	60f8      	str	r0, [r7, #12]
  4004fc:	60b9      	str	r1, [r7, #8]
  4004fe:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400500:	68bb      	ldr	r3, [r7, #8]
  400502:	011a      	lsls	r2, r3, #4
  400504:	687b      	ldr	r3, [r7, #4]
  400506:	429a      	cmp	r2, r3
  400508:	d802      	bhi.n	400510 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  40050a:	2310      	movs	r3, #16
  40050c:	61fb      	str	r3, [r7, #28]
  40050e:	e001      	b.n	400514 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  400510:	2308      	movs	r3, #8
  400512:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400514:	687b      	ldr	r3, [r7, #4]
  400516:	00da      	lsls	r2, r3, #3
  400518:	69fb      	ldr	r3, [r7, #28]
  40051a:	68b9      	ldr	r1, [r7, #8]
  40051c:	fb01 f303 	mul.w	r3, r1, r3
  400520:	085b      	lsrs	r3, r3, #1
  400522:	441a      	add	r2, r3
  400524:	69fb      	ldr	r3, [r7, #28]
  400526:	68b9      	ldr	r1, [r7, #8]
  400528:	fb01 f303 	mul.w	r3, r1, r3
  40052c:	fbb2 f3f3 	udiv	r3, r2, r3
  400530:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  400532:	69bb      	ldr	r3, [r7, #24]
  400534:	08db      	lsrs	r3, r3, #3
  400536:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  400538:	69bb      	ldr	r3, [r7, #24]
  40053a:	f003 0307 	and.w	r3, r3, #7
  40053e:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400540:	697b      	ldr	r3, [r7, #20]
  400542:	2b00      	cmp	r3, #0
  400544:	d003      	beq.n	40054e <usart_set_async_baudrate+0x5a>
  400546:	697b      	ldr	r3, [r7, #20]
  400548:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  40054c:	d301      	bcc.n	400552 <usart_set_async_baudrate+0x5e>
		return 1;
  40054e:	2301      	movs	r3, #1
  400550:	e00f      	b.n	400572 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  400552:	69fb      	ldr	r3, [r7, #28]
  400554:	2b08      	cmp	r3, #8
  400556:	d105      	bne.n	400564 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  400558:	68fb      	ldr	r3, [r7, #12]
  40055a:	685b      	ldr	r3, [r3, #4]
  40055c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  400560:	68fb      	ldr	r3, [r7, #12]
  400562:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400564:	693b      	ldr	r3, [r7, #16]
  400566:	041a      	lsls	r2, r3, #16
  400568:	697b      	ldr	r3, [r7, #20]
  40056a:	431a      	orrs	r2, r3
  40056c:	68fb      	ldr	r3, [r7, #12]
  40056e:	621a      	str	r2, [r3, #32]

	return 0;
  400570:	2300      	movs	r3, #0
}
  400572:	4618      	mov	r0, r3
  400574:	3724      	adds	r7, #36	; 0x24
  400576:	46bd      	mov	sp, r7
  400578:	f85d 7b04 	ldr.w	r7, [sp], #4
  40057c:	4770      	bx	lr
	...

00400580 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  400580:	b580      	push	{r7, lr}
  400582:	b082      	sub	sp, #8
  400584:	af00      	add	r7, sp, #0
  400586:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  400588:	6878      	ldr	r0, [r7, #4]
  40058a:	4b0d      	ldr	r3, [pc, #52]	; (4005c0 <usart_reset+0x40>)
  40058c:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  40058e:	687b      	ldr	r3, [r7, #4]
  400590:	2200      	movs	r2, #0
  400592:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  400594:	687b      	ldr	r3, [r7, #4]
  400596:	2200      	movs	r2, #0
  400598:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  40059a:	687b      	ldr	r3, [r7, #4]
  40059c:	2200      	movs	r2, #0
  40059e:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  4005a0:	6878      	ldr	r0, [r7, #4]
  4005a2:	4b08      	ldr	r3, [pc, #32]	; (4005c4 <usart_reset+0x44>)
  4005a4:	4798      	blx	r3
	usart_reset_rx(p_usart);
  4005a6:	6878      	ldr	r0, [r7, #4]
  4005a8:	4b07      	ldr	r3, [pc, #28]	; (4005c8 <usart_reset+0x48>)
  4005aa:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  4005ac:	6878      	ldr	r0, [r7, #4]
  4005ae:	4b07      	ldr	r3, [pc, #28]	; (4005cc <usart_reset+0x4c>)
  4005b0:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  4005b2:	6878      	ldr	r0, [r7, #4]
  4005b4:	4b06      	ldr	r3, [pc, #24]	; (4005d0 <usart_reset+0x50>)
  4005b6:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  4005b8:	bf00      	nop
  4005ba:	3708      	adds	r7, #8
  4005bc:	46bd      	mov	sp, r7
  4005be:	bd80      	pop	{r7, pc}
  4005c0:	00400761 	.word	0x00400761
  4005c4:	00400673 	.word	0x00400673
  4005c8:	004006a7 	.word	0x004006a7
  4005cc:	004006c1 	.word	0x004006c1
  4005d0:	004006dd 	.word	0x004006dd

004005d4 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  4005d4:	b580      	push	{r7, lr}
  4005d6:	b084      	sub	sp, #16
  4005d8:	af00      	add	r7, sp, #0
  4005da:	60f8      	str	r0, [r7, #12]
  4005dc:	60b9      	str	r1, [r7, #8]
  4005de:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  4005e0:	68f8      	ldr	r0, [r7, #12]
  4005e2:	4b1a      	ldr	r3, [pc, #104]	; (40064c <usart_init_rs232+0x78>)
  4005e4:	4798      	blx	r3

	ul_reg_val = 0;
  4005e6:	4b1a      	ldr	r3, [pc, #104]	; (400650 <usart_init_rs232+0x7c>)
  4005e8:	2200      	movs	r2, #0
  4005ea:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4005ec:	68bb      	ldr	r3, [r7, #8]
  4005ee:	2b00      	cmp	r3, #0
  4005f0:	d009      	beq.n	400606 <usart_init_rs232+0x32>
  4005f2:	68bb      	ldr	r3, [r7, #8]
  4005f4:	681b      	ldr	r3, [r3, #0]
  4005f6:	687a      	ldr	r2, [r7, #4]
  4005f8:	4619      	mov	r1, r3
  4005fa:	68f8      	ldr	r0, [r7, #12]
  4005fc:	4b15      	ldr	r3, [pc, #84]	; (400654 <usart_init_rs232+0x80>)
  4005fe:	4798      	blx	r3
  400600:	4603      	mov	r3, r0
  400602:	2b00      	cmp	r3, #0
  400604:	d001      	beq.n	40060a <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  400606:	2301      	movs	r3, #1
  400608:	e01b      	b.n	400642 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40060a:	68bb      	ldr	r3, [r7, #8]
  40060c:	685a      	ldr	r2, [r3, #4]
  40060e:	68bb      	ldr	r3, [r7, #8]
  400610:	689b      	ldr	r3, [r3, #8]
  400612:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400614:	68bb      	ldr	r3, [r7, #8]
  400616:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400618:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40061a:	68bb      	ldr	r3, [r7, #8]
  40061c:	68db      	ldr	r3, [r3, #12]
  40061e:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400620:	4b0b      	ldr	r3, [pc, #44]	; (400650 <usart_init_rs232+0x7c>)
  400622:	681b      	ldr	r3, [r3, #0]
  400624:	4313      	orrs	r3, r2
  400626:	4a0a      	ldr	r2, [pc, #40]	; (400650 <usart_init_rs232+0x7c>)
  400628:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  40062a:	4b09      	ldr	r3, [pc, #36]	; (400650 <usart_init_rs232+0x7c>)
  40062c:	681b      	ldr	r3, [r3, #0]
  40062e:	4a08      	ldr	r2, [pc, #32]	; (400650 <usart_init_rs232+0x7c>)
  400630:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  400632:	68fb      	ldr	r3, [r7, #12]
  400634:	685a      	ldr	r2, [r3, #4]
  400636:	4b06      	ldr	r3, [pc, #24]	; (400650 <usart_init_rs232+0x7c>)
  400638:	681b      	ldr	r3, [r3, #0]
  40063a:	431a      	orrs	r2, r3
  40063c:	68fb      	ldr	r3, [r7, #12]
  40063e:	605a      	str	r2, [r3, #4]

	return 0;
  400640:	2300      	movs	r3, #0
}
  400642:	4618      	mov	r0, r3
  400644:	3710      	adds	r7, #16
  400646:	46bd      	mov	sp, r7
  400648:	bd80      	pop	{r7, pc}
  40064a:	bf00      	nop
  40064c:	00400581 	.word	0x00400581
  400650:	204009dc 	.word	0x204009dc
  400654:	004004f5 	.word	0x004004f5

00400658 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  400658:	b480      	push	{r7}
  40065a:	b083      	sub	sp, #12
  40065c:	af00      	add	r7, sp, #0
  40065e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  400660:	687b      	ldr	r3, [r7, #4]
  400662:	2240      	movs	r2, #64	; 0x40
  400664:	601a      	str	r2, [r3, #0]
}
  400666:	bf00      	nop
  400668:	370c      	adds	r7, #12
  40066a:	46bd      	mov	sp, r7
  40066c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400670:	4770      	bx	lr

00400672 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  400672:	b480      	push	{r7}
  400674:	b083      	sub	sp, #12
  400676:	af00      	add	r7, sp, #0
  400678:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40067a:	687b      	ldr	r3, [r7, #4]
  40067c:	2288      	movs	r2, #136	; 0x88
  40067e:	601a      	str	r2, [r3, #0]
}
  400680:	bf00      	nop
  400682:	370c      	adds	r7, #12
  400684:	46bd      	mov	sp, r7
  400686:	f85d 7b04 	ldr.w	r7, [sp], #4
  40068a:	4770      	bx	lr

0040068c <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  40068c:	b480      	push	{r7}
  40068e:	b083      	sub	sp, #12
  400690:	af00      	add	r7, sp, #0
  400692:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  400694:	687b      	ldr	r3, [r7, #4]
  400696:	2210      	movs	r2, #16
  400698:	601a      	str	r2, [r3, #0]
}
  40069a:	bf00      	nop
  40069c:	370c      	adds	r7, #12
  40069e:	46bd      	mov	sp, r7
  4006a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006a4:	4770      	bx	lr

004006a6 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  4006a6:	b480      	push	{r7}
  4006a8:	b083      	sub	sp, #12
  4006aa:	af00      	add	r7, sp, #0
  4006ac:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4006ae:	687b      	ldr	r3, [r7, #4]
  4006b0:	2224      	movs	r2, #36	; 0x24
  4006b2:	601a      	str	r2, [r3, #0]
}
  4006b4:	bf00      	nop
  4006b6:	370c      	adds	r7, #12
  4006b8:	46bd      	mov	sp, r7
  4006ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006be:	4770      	bx	lr

004006c0 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  4006c0:	b480      	push	{r7}
  4006c2:	b083      	sub	sp, #12
  4006c4:	af00      	add	r7, sp, #0
  4006c6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  4006c8:	687b      	ldr	r3, [r7, #4]
  4006ca:	f44f 7280 	mov.w	r2, #256	; 0x100
  4006ce:	601a      	str	r2, [r3, #0]
}
  4006d0:	bf00      	nop
  4006d2:	370c      	adds	r7, #12
  4006d4:	46bd      	mov	sp, r7
  4006d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006da:	4770      	bx	lr

004006dc <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  4006dc:	b480      	push	{r7}
  4006de:	b083      	sub	sp, #12
  4006e0:	af00      	add	r7, sp, #0
  4006e2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  4006e4:	687b      	ldr	r3, [r7, #4]
  4006e6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4006ea:	601a      	str	r2, [r3, #0]
}
  4006ec:	bf00      	nop
  4006ee:	370c      	adds	r7, #12
  4006f0:	46bd      	mov	sp, r7
  4006f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006f6:	4770      	bx	lr

004006f8 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  4006f8:	b480      	push	{r7}
  4006fa:	b083      	sub	sp, #12
  4006fc:	af00      	add	r7, sp, #0
  4006fe:	6078      	str	r0, [r7, #4]
  400700:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400702:	687b      	ldr	r3, [r7, #4]
  400704:	695b      	ldr	r3, [r3, #20]
  400706:	f003 0302 	and.w	r3, r3, #2
  40070a:	2b00      	cmp	r3, #0
  40070c:	d101      	bne.n	400712 <usart_write+0x1a>
		return 1;
  40070e:	2301      	movs	r3, #1
  400710:	e005      	b.n	40071e <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400712:	683b      	ldr	r3, [r7, #0]
  400714:	f3c3 0208 	ubfx	r2, r3, #0, #9
  400718:	687b      	ldr	r3, [r7, #4]
  40071a:	61da      	str	r2, [r3, #28]
	return 0;
  40071c:	2300      	movs	r3, #0
}
  40071e:	4618      	mov	r0, r3
  400720:	370c      	adds	r7, #12
  400722:	46bd      	mov	sp, r7
  400724:	f85d 7b04 	ldr.w	r7, [sp], #4
  400728:	4770      	bx	lr

0040072a <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  40072a:	b480      	push	{r7}
  40072c:	b083      	sub	sp, #12
  40072e:	af00      	add	r7, sp, #0
  400730:	6078      	str	r0, [r7, #4]
  400732:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400734:	687b      	ldr	r3, [r7, #4]
  400736:	695b      	ldr	r3, [r3, #20]
  400738:	f003 0301 	and.w	r3, r3, #1
  40073c:	2b00      	cmp	r3, #0
  40073e:	d101      	bne.n	400744 <usart_read+0x1a>
		return 1;
  400740:	2301      	movs	r3, #1
  400742:	e006      	b.n	400752 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400744:	687b      	ldr	r3, [r7, #4]
  400746:	699b      	ldr	r3, [r3, #24]
  400748:	f3c3 0208 	ubfx	r2, r3, #0, #9
  40074c:	683b      	ldr	r3, [r7, #0]
  40074e:	601a      	str	r2, [r3, #0]

	return 0;
  400750:	2300      	movs	r3, #0
}
  400752:	4618      	mov	r0, r3
  400754:	370c      	adds	r7, #12
  400756:	46bd      	mov	sp, r7
  400758:	f85d 7b04 	ldr.w	r7, [sp], #4
  40075c:	4770      	bx	lr
	...

00400760 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  400760:	b480      	push	{r7}
  400762:	b083      	sub	sp, #12
  400764:	af00      	add	r7, sp, #0
  400766:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400768:	687b      	ldr	r3, [r7, #4]
  40076a:	4a04      	ldr	r2, [pc, #16]	; (40077c <usart_disable_writeprotect+0x1c>)
  40076c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  400770:	bf00      	nop
  400772:	370c      	adds	r7, #12
  400774:	46bd      	mov	sp, r7
  400776:	f85d 7b04 	ldr.w	r7, [sp], #4
  40077a:	4770      	bx	lr
  40077c:	55534100 	.word	0x55534100

00400780 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400780:	b580      	push	{r7, lr}
  400782:	b082      	sub	sp, #8
  400784:	af00      	add	r7, sp, #0
  400786:	6078      	str	r0, [r7, #4]
  400788:	460b      	mov	r3, r1
  40078a:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40078c:	687b      	ldr	r3, [r7, #4]
  40078e:	4a36      	ldr	r2, [pc, #216]	; (400868 <usart_serial_putchar+0xe8>)
  400790:	4293      	cmp	r3, r2
  400792:	d10a      	bne.n	4007aa <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  400794:	bf00      	nop
  400796:	78fb      	ldrb	r3, [r7, #3]
  400798:	4619      	mov	r1, r3
  40079a:	6878      	ldr	r0, [r7, #4]
  40079c:	4b33      	ldr	r3, [pc, #204]	; (40086c <usart_serial_putchar+0xec>)
  40079e:	4798      	blx	r3
  4007a0:	4603      	mov	r3, r0
  4007a2:	2b00      	cmp	r3, #0
  4007a4:	d1f7      	bne.n	400796 <usart_serial_putchar+0x16>
		return 1;
  4007a6:	2301      	movs	r3, #1
  4007a8:	e05a      	b.n	400860 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4007aa:	687b      	ldr	r3, [r7, #4]
  4007ac:	4a30      	ldr	r2, [pc, #192]	; (400870 <usart_serial_putchar+0xf0>)
  4007ae:	4293      	cmp	r3, r2
  4007b0:	d10a      	bne.n	4007c8 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  4007b2:	bf00      	nop
  4007b4:	78fb      	ldrb	r3, [r7, #3]
  4007b6:	4619      	mov	r1, r3
  4007b8:	6878      	ldr	r0, [r7, #4]
  4007ba:	4b2c      	ldr	r3, [pc, #176]	; (40086c <usart_serial_putchar+0xec>)
  4007bc:	4798      	blx	r3
  4007be:	4603      	mov	r3, r0
  4007c0:	2b00      	cmp	r3, #0
  4007c2:	d1f7      	bne.n	4007b4 <usart_serial_putchar+0x34>
		return 1;
  4007c4:	2301      	movs	r3, #1
  4007c6:	e04b      	b.n	400860 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4007c8:	687b      	ldr	r3, [r7, #4]
  4007ca:	4a2a      	ldr	r2, [pc, #168]	; (400874 <usart_serial_putchar+0xf4>)
  4007cc:	4293      	cmp	r3, r2
  4007ce:	d10a      	bne.n	4007e6 <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  4007d0:	bf00      	nop
  4007d2:	78fb      	ldrb	r3, [r7, #3]
  4007d4:	4619      	mov	r1, r3
  4007d6:	6878      	ldr	r0, [r7, #4]
  4007d8:	4b24      	ldr	r3, [pc, #144]	; (40086c <usart_serial_putchar+0xec>)
  4007da:	4798      	blx	r3
  4007dc:	4603      	mov	r3, r0
  4007de:	2b00      	cmp	r3, #0
  4007e0:	d1f7      	bne.n	4007d2 <usart_serial_putchar+0x52>
		return 1;
  4007e2:	2301      	movs	r3, #1
  4007e4:	e03c      	b.n	400860 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4007e6:	687b      	ldr	r3, [r7, #4]
  4007e8:	4a23      	ldr	r2, [pc, #140]	; (400878 <usart_serial_putchar+0xf8>)
  4007ea:	4293      	cmp	r3, r2
  4007ec:	d10a      	bne.n	400804 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  4007ee:	bf00      	nop
  4007f0:	78fb      	ldrb	r3, [r7, #3]
  4007f2:	4619      	mov	r1, r3
  4007f4:	6878      	ldr	r0, [r7, #4]
  4007f6:	4b1d      	ldr	r3, [pc, #116]	; (40086c <usart_serial_putchar+0xec>)
  4007f8:	4798      	blx	r3
  4007fa:	4603      	mov	r3, r0
  4007fc:	2b00      	cmp	r3, #0
  4007fe:	d1f7      	bne.n	4007f0 <usart_serial_putchar+0x70>
		return 1;
  400800:	2301      	movs	r3, #1
  400802:	e02d      	b.n	400860 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400804:	687b      	ldr	r3, [r7, #4]
  400806:	4a1d      	ldr	r2, [pc, #116]	; (40087c <usart_serial_putchar+0xfc>)
  400808:	4293      	cmp	r3, r2
  40080a:	d10a      	bne.n	400822 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  40080c:	bf00      	nop
  40080e:	78fb      	ldrb	r3, [r7, #3]
  400810:	4619      	mov	r1, r3
  400812:	6878      	ldr	r0, [r7, #4]
  400814:	4b1a      	ldr	r3, [pc, #104]	; (400880 <usart_serial_putchar+0x100>)
  400816:	4798      	blx	r3
  400818:	4603      	mov	r3, r0
  40081a:	2b00      	cmp	r3, #0
  40081c:	d1f7      	bne.n	40080e <usart_serial_putchar+0x8e>
		return 1;
  40081e:	2301      	movs	r3, #1
  400820:	e01e      	b.n	400860 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400822:	687b      	ldr	r3, [r7, #4]
  400824:	4a17      	ldr	r2, [pc, #92]	; (400884 <usart_serial_putchar+0x104>)
  400826:	4293      	cmp	r3, r2
  400828:	d10a      	bne.n	400840 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  40082a:	bf00      	nop
  40082c:	78fb      	ldrb	r3, [r7, #3]
  40082e:	4619      	mov	r1, r3
  400830:	6878      	ldr	r0, [r7, #4]
  400832:	4b13      	ldr	r3, [pc, #76]	; (400880 <usart_serial_putchar+0x100>)
  400834:	4798      	blx	r3
  400836:	4603      	mov	r3, r0
  400838:	2b00      	cmp	r3, #0
  40083a:	d1f7      	bne.n	40082c <usart_serial_putchar+0xac>
		return 1;
  40083c:	2301      	movs	r3, #1
  40083e:	e00f      	b.n	400860 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400840:	687b      	ldr	r3, [r7, #4]
  400842:	4a11      	ldr	r2, [pc, #68]	; (400888 <usart_serial_putchar+0x108>)
  400844:	4293      	cmp	r3, r2
  400846:	d10a      	bne.n	40085e <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  400848:	bf00      	nop
  40084a:	78fb      	ldrb	r3, [r7, #3]
  40084c:	4619      	mov	r1, r3
  40084e:	6878      	ldr	r0, [r7, #4]
  400850:	4b0b      	ldr	r3, [pc, #44]	; (400880 <usart_serial_putchar+0x100>)
  400852:	4798      	blx	r3
  400854:	4603      	mov	r3, r0
  400856:	2b00      	cmp	r3, #0
  400858:	d1f7      	bne.n	40084a <usart_serial_putchar+0xca>
		return 1;
  40085a:	2301      	movs	r3, #1
  40085c:	e000      	b.n	400860 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  40085e:	2300      	movs	r3, #0
}
  400860:	4618      	mov	r0, r3
  400862:	3708      	adds	r7, #8
  400864:	46bd      	mov	sp, r7
  400866:	bd80      	pop	{r7, pc}
  400868:	400e0800 	.word	0x400e0800
  40086c:	00400921 	.word	0x00400921
  400870:	400e0a00 	.word	0x400e0a00
  400874:	400e1a00 	.word	0x400e1a00
  400878:	400e1c00 	.word	0x400e1c00
  40087c:	40024000 	.word	0x40024000
  400880:	004006f9 	.word	0x004006f9
  400884:	40028000 	.word	0x40028000
  400888:	4002c000 	.word	0x4002c000

0040088c <usart_serial_write_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
  40088c:	b580      	push	{r7, lr}
  40088e:	b084      	sub	sp, #16
  400890:	af00      	add	r7, sp, #0
  400892:	60f8      	str	r0, [r7, #12]
  400894:	60b9      	str	r1, [r7, #8]
  400896:	607a      	str	r2, [r7, #4]
	while (len) {
  400898:	e00b      	b.n	4008b2 <usart_serial_write_packet+0x26>
		usart_serial_putchar(usart, *data);
  40089a:	68bb      	ldr	r3, [r7, #8]
  40089c:	781b      	ldrb	r3, [r3, #0]
  40089e:	4619      	mov	r1, r3
  4008a0:	68f8      	ldr	r0, [r7, #12]
  4008a2:	4b08      	ldr	r3, [pc, #32]	; (4008c4 <usart_serial_write_packet+0x38>)
  4008a4:	4798      	blx	r3
		len--;
  4008a6:	687b      	ldr	r3, [r7, #4]
  4008a8:	3b01      	subs	r3, #1
  4008aa:	607b      	str	r3, [r7, #4]
		data++;
  4008ac:	68bb      	ldr	r3, [r7, #8]
  4008ae:	3301      	adds	r3, #1
  4008b0:	60bb      	str	r3, [r7, #8]
	while (len) {
  4008b2:	687b      	ldr	r3, [r7, #4]
  4008b4:	2b00      	cmp	r3, #0
  4008b6:	d1f0      	bne.n	40089a <usart_serial_write_packet+0xe>
	}
	return STATUS_OK;
  4008b8:	2300      	movs	r3, #0
}
  4008ba:	4618      	mov	r0, r3
  4008bc:	3710      	adds	r7, #16
  4008be:	46bd      	mov	sp, r7
  4008c0:	bd80      	pop	{r7, pc}
  4008c2:	bf00      	nop
  4008c4:	00400781 	.word	0x00400781

004008c8 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  4008c8:	b480      	push	{r7}
  4008ca:	b085      	sub	sp, #20
  4008cc:	af00      	add	r7, sp, #0
  4008ce:	6078      	str	r0, [r7, #4]
  4008d0:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  4008d2:	2300      	movs	r3, #0
  4008d4:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  4008d6:	687b      	ldr	r3, [r7, #4]
  4008d8:	22ac      	movs	r2, #172	; 0xac
  4008da:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  4008dc:	683b      	ldr	r3, [r7, #0]
  4008de:	681a      	ldr	r2, [r3, #0]
  4008e0:	683b      	ldr	r3, [r7, #0]
  4008e2:	685b      	ldr	r3, [r3, #4]
  4008e4:	fbb2 f3f3 	udiv	r3, r2, r3
  4008e8:	091b      	lsrs	r3, r3, #4
  4008ea:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  4008ec:	68fb      	ldr	r3, [r7, #12]
  4008ee:	2b00      	cmp	r3, #0
  4008f0:	d003      	beq.n	4008fa <uart_init+0x32>
  4008f2:	68fb      	ldr	r3, [r7, #12]
  4008f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  4008f8:	d301      	bcc.n	4008fe <uart_init+0x36>
		return 1;
  4008fa:	2301      	movs	r3, #1
  4008fc:	e00a      	b.n	400914 <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  4008fe:	687b      	ldr	r3, [r7, #4]
  400900:	68fa      	ldr	r2, [r7, #12]
  400902:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400904:	683b      	ldr	r3, [r7, #0]
  400906:	689a      	ldr	r2, [r3, #8]
  400908:	687b      	ldr	r3, [r7, #4]
  40090a:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  40090c:	687b      	ldr	r3, [r7, #4]
  40090e:	2250      	movs	r2, #80	; 0x50
  400910:	601a      	str	r2, [r3, #0]

	return 0;
  400912:	2300      	movs	r3, #0
}
  400914:	4618      	mov	r0, r3
  400916:	3714      	adds	r7, #20
  400918:	46bd      	mov	sp, r7
  40091a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40091e:	4770      	bx	lr

00400920 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  400920:	b480      	push	{r7}
  400922:	b083      	sub	sp, #12
  400924:	af00      	add	r7, sp, #0
  400926:	6078      	str	r0, [r7, #4]
  400928:	460b      	mov	r3, r1
  40092a:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  40092c:	687b      	ldr	r3, [r7, #4]
  40092e:	695b      	ldr	r3, [r3, #20]
  400930:	f003 0302 	and.w	r3, r3, #2
  400934:	2b00      	cmp	r3, #0
  400936:	d101      	bne.n	40093c <uart_write+0x1c>
		return 1;
  400938:	2301      	movs	r3, #1
  40093a:	e003      	b.n	400944 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  40093c:	78fa      	ldrb	r2, [r7, #3]
  40093e:	687b      	ldr	r3, [r7, #4]
  400940:	61da      	str	r2, [r3, #28]
	return 0;
  400942:	2300      	movs	r3, #0
}
  400944:	4618      	mov	r0, r3
  400946:	370c      	adds	r7, #12
  400948:	46bd      	mov	sp, r7
  40094a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40094e:	4770      	bx	lr

00400950 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  400950:	b580      	push	{r7, lr}
  400952:	b082      	sub	sp, #8
  400954:	af00      	add	r7, sp, #0
  400956:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400958:	687b      	ldr	r3, [r7, #4]
  40095a:	2b07      	cmp	r3, #7
  40095c:	d831      	bhi.n	4009c2 <osc_enable+0x72>
  40095e:	a201      	add	r2, pc, #4	; (adr r2, 400964 <osc_enable+0x14>)
  400960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400964:	004009c1 	.word	0x004009c1
  400968:	00400985 	.word	0x00400985
  40096c:	0040098d 	.word	0x0040098d
  400970:	00400995 	.word	0x00400995
  400974:	0040099d 	.word	0x0040099d
  400978:	004009a5 	.word	0x004009a5
  40097c:	004009ad 	.word	0x004009ad
  400980:	004009b7 	.word	0x004009b7
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  400984:	2000      	movs	r0, #0
  400986:	4b11      	ldr	r3, [pc, #68]	; (4009cc <osc_enable+0x7c>)
  400988:	4798      	blx	r3
		break;
  40098a:	e01a      	b.n	4009c2 <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  40098c:	2001      	movs	r0, #1
  40098e:	4b0f      	ldr	r3, [pc, #60]	; (4009cc <osc_enable+0x7c>)
  400990:	4798      	blx	r3
		break;
  400992:	e016      	b.n	4009c2 <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  400994:	2000      	movs	r0, #0
  400996:	4b0e      	ldr	r3, [pc, #56]	; (4009d0 <osc_enable+0x80>)
  400998:	4798      	blx	r3
		break;
  40099a:	e012      	b.n	4009c2 <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  40099c:	2010      	movs	r0, #16
  40099e:	4b0c      	ldr	r3, [pc, #48]	; (4009d0 <osc_enable+0x80>)
  4009a0:	4798      	blx	r3
		break;
  4009a2:	e00e      	b.n	4009c2 <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4009a4:	2020      	movs	r0, #32
  4009a6:	4b0a      	ldr	r3, [pc, #40]	; (4009d0 <osc_enable+0x80>)
  4009a8:	4798      	blx	r3
		break;
  4009aa:	e00a      	b.n	4009c2 <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4009ac:	213e      	movs	r1, #62	; 0x3e
  4009ae:	2000      	movs	r0, #0
  4009b0:	4b08      	ldr	r3, [pc, #32]	; (4009d4 <osc_enable+0x84>)
  4009b2:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  4009b4:	e005      	b.n	4009c2 <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  4009b6:	213e      	movs	r1, #62	; 0x3e
  4009b8:	2001      	movs	r0, #1
  4009ba:	4b06      	ldr	r3, [pc, #24]	; (4009d4 <osc_enable+0x84>)
  4009bc:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  4009be:	e000      	b.n	4009c2 <osc_enable+0x72>
		break;
  4009c0:	bf00      	nop
	}
}
  4009c2:	bf00      	nop
  4009c4:	3708      	adds	r7, #8
  4009c6:	46bd      	mov	sp, r7
  4009c8:	bd80      	pop	{r7, pc}
  4009ca:	bf00      	nop
  4009cc:	00401801 	.word	0x00401801
  4009d0:	0040186d 	.word	0x0040186d
  4009d4:	004018dd 	.word	0x004018dd

004009d8 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  4009d8:	b580      	push	{r7, lr}
  4009da:	b082      	sub	sp, #8
  4009dc:	af00      	add	r7, sp, #0
  4009de:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4009e0:	687b      	ldr	r3, [r7, #4]
  4009e2:	2b07      	cmp	r3, #7
  4009e4:	d826      	bhi.n	400a34 <osc_is_ready+0x5c>
  4009e6:	a201      	add	r2, pc, #4	; (adr r2, 4009ec <osc_is_ready+0x14>)
  4009e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4009ec:	00400a0d 	.word	0x00400a0d
  4009f0:	00400a11 	.word	0x00400a11
  4009f4:	00400a11 	.word	0x00400a11
  4009f8:	00400a23 	.word	0x00400a23
  4009fc:	00400a23 	.word	0x00400a23
  400a00:	00400a23 	.word	0x00400a23
  400a04:	00400a23 	.word	0x00400a23
  400a08:	00400a23 	.word	0x00400a23
	case OSC_SLCK_32K_RC:
		return 1;
  400a0c:	2301      	movs	r3, #1
  400a0e:	e012      	b.n	400a36 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  400a10:	4b0b      	ldr	r3, [pc, #44]	; (400a40 <osc_is_ready+0x68>)
  400a12:	4798      	blx	r3
  400a14:	4603      	mov	r3, r0
  400a16:	2b00      	cmp	r3, #0
  400a18:	bf14      	ite	ne
  400a1a:	2301      	movne	r3, #1
  400a1c:	2300      	moveq	r3, #0
  400a1e:	b2db      	uxtb	r3, r3
  400a20:	e009      	b.n	400a36 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400a22:	4b08      	ldr	r3, [pc, #32]	; (400a44 <osc_is_ready+0x6c>)
  400a24:	4798      	blx	r3
  400a26:	4603      	mov	r3, r0
  400a28:	2b00      	cmp	r3, #0
  400a2a:	bf14      	ite	ne
  400a2c:	2301      	movne	r3, #1
  400a2e:	2300      	moveq	r3, #0
  400a30:	b2db      	uxtb	r3, r3
  400a32:	e000      	b.n	400a36 <osc_is_ready+0x5e>
	}

	return 0;
  400a34:	2300      	movs	r3, #0
}
  400a36:	4618      	mov	r0, r3
  400a38:	3708      	adds	r7, #8
  400a3a:	46bd      	mov	sp, r7
  400a3c:	bd80      	pop	{r7, pc}
  400a3e:	bf00      	nop
  400a40:	00401839 	.word	0x00401839
  400a44:	00401955 	.word	0x00401955

00400a48 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400a48:	b480      	push	{r7}
  400a4a:	b083      	sub	sp, #12
  400a4c:	af00      	add	r7, sp, #0
  400a4e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400a50:	687b      	ldr	r3, [r7, #4]
  400a52:	2b07      	cmp	r3, #7
  400a54:	d825      	bhi.n	400aa2 <osc_get_rate+0x5a>
  400a56:	a201      	add	r2, pc, #4	; (adr r2, 400a5c <osc_get_rate+0x14>)
  400a58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400a5c:	00400a7d 	.word	0x00400a7d
  400a60:	00400a83 	.word	0x00400a83
  400a64:	00400a89 	.word	0x00400a89
  400a68:	00400a8f 	.word	0x00400a8f
  400a6c:	00400a93 	.word	0x00400a93
  400a70:	00400a97 	.word	0x00400a97
  400a74:	00400a9b 	.word	0x00400a9b
  400a78:	00400a9f 	.word	0x00400a9f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400a7c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400a80:	e010      	b.n	400aa4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400a82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400a86:	e00d      	b.n	400aa4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400a88:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400a8c:	e00a      	b.n	400aa4 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400a8e:	4b08      	ldr	r3, [pc, #32]	; (400ab0 <osc_get_rate+0x68>)
  400a90:	e008      	b.n	400aa4 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400a92:	4b08      	ldr	r3, [pc, #32]	; (400ab4 <osc_get_rate+0x6c>)
  400a94:	e006      	b.n	400aa4 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400a96:	4b08      	ldr	r3, [pc, #32]	; (400ab8 <osc_get_rate+0x70>)
  400a98:	e004      	b.n	400aa4 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400a9a:	4b07      	ldr	r3, [pc, #28]	; (400ab8 <osc_get_rate+0x70>)
  400a9c:	e002      	b.n	400aa4 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400a9e:	4b06      	ldr	r3, [pc, #24]	; (400ab8 <osc_get_rate+0x70>)
  400aa0:	e000      	b.n	400aa4 <osc_get_rate+0x5c>
	}

	return 0;
  400aa2:	2300      	movs	r3, #0
}
  400aa4:	4618      	mov	r0, r3
  400aa6:	370c      	adds	r7, #12
  400aa8:	46bd      	mov	sp, r7
  400aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
  400aae:	4770      	bx	lr
  400ab0:	003d0900 	.word	0x003d0900
  400ab4:	007a1200 	.word	0x007a1200
  400ab8:	00b71b00 	.word	0x00b71b00

00400abc <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400abc:	b580      	push	{r7, lr}
  400abe:	b082      	sub	sp, #8
  400ac0:	af00      	add	r7, sp, #0
  400ac2:	4603      	mov	r3, r0
  400ac4:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400ac6:	bf00      	nop
  400ac8:	79fb      	ldrb	r3, [r7, #7]
  400aca:	4618      	mov	r0, r3
  400acc:	4b05      	ldr	r3, [pc, #20]	; (400ae4 <osc_wait_ready+0x28>)
  400ace:	4798      	blx	r3
  400ad0:	4603      	mov	r3, r0
  400ad2:	f083 0301 	eor.w	r3, r3, #1
  400ad6:	b2db      	uxtb	r3, r3
  400ad8:	2b00      	cmp	r3, #0
  400ada:	d1f5      	bne.n	400ac8 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400adc:	bf00      	nop
  400ade:	3708      	adds	r7, #8
  400ae0:	46bd      	mov	sp, r7
  400ae2:	bd80      	pop	{r7, pc}
  400ae4:	004009d9 	.word	0x004009d9

00400ae8 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400ae8:	b580      	push	{r7, lr}
  400aea:	b086      	sub	sp, #24
  400aec:	af00      	add	r7, sp, #0
  400aee:	60f8      	str	r0, [r7, #12]
  400af0:	607a      	str	r2, [r7, #4]
  400af2:	603b      	str	r3, [r7, #0]
  400af4:	460b      	mov	r3, r1
  400af6:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400af8:	687b      	ldr	r3, [r7, #4]
  400afa:	2b00      	cmp	r3, #0
  400afc:	d107      	bne.n	400b0e <pll_config_init+0x26>
  400afe:	683b      	ldr	r3, [r7, #0]
  400b00:	2b00      	cmp	r3, #0
  400b02:	d104      	bne.n	400b0e <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400b04:	68fb      	ldr	r3, [r7, #12]
  400b06:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400b0a:	601a      	str	r2, [r3, #0]
  400b0c:	e019      	b.n	400b42 <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  400b0e:	7afb      	ldrb	r3, [r7, #11]
  400b10:	4618      	mov	r0, r3
  400b12:	4b0e      	ldr	r3, [pc, #56]	; (400b4c <pll_config_init+0x64>)
  400b14:	4798      	blx	r3
  400b16:	4602      	mov	r2, r0
  400b18:	687b      	ldr	r3, [r7, #4]
  400b1a:	fbb2 f3f3 	udiv	r3, r2, r3
  400b1e:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  400b20:	697b      	ldr	r3, [r7, #20]
  400b22:	683a      	ldr	r2, [r7, #0]
  400b24:	fb02 f303 	mul.w	r3, r2, r3
  400b28:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400b2a:	683b      	ldr	r3, [r7, #0]
  400b2c:	3b01      	subs	r3, #1
  400b2e:	041a      	lsls	r2, r3, #16
  400b30:	4b07      	ldr	r3, [pc, #28]	; (400b50 <pll_config_init+0x68>)
  400b32:	4013      	ands	r3, r2
  400b34:	687a      	ldr	r2, [r7, #4]
  400b36:	b2d2      	uxtb	r2, r2
  400b38:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400b3a:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400b3e:	68fb      	ldr	r3, [r7, #12]
  400b40:	601a      	str	r2, [r3, #0]
	}
}
  400b42:	bf00      	nop
  400b44:	3718      	adds	r7, #24
  400b46:	46bd      	mov	sp, r7
  400b48:	bd80      	pop	{r7, pc}
  400b4a:	bf00      	nop
  400b4c:	00400a49 	.word	0x00400a49
  400b50:	07ff0000 	.word	0x07ff0000

00400b54 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400b54:	b580      	push	{r7, lr}
  400b56:	b082      	sub	sp, #8
  400b58:	af00      	add	r7, sp, #0
  400b5a:	6078      	str	r0, [r7, #4]
  400b5c:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400b5e:	683b      	ldr	r3, [r7, #0]
  400b60:	2b00      	cmp	r3, #0
  400b62:	d108      	bne.n	400b76 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  400b64:	4b09      	ldr	r3, [pc, #36]	; (400b8c <pll_enable+0x38>)
  400b66:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400b68:	4a09      	ldr	r2, [pc, #36]	; (400b90 <pll_enable+0x3c>)
  400b6a:	687b      	ldr	r3, [r7, #4]
  400b6c:	681b      	ldr	r3, [r3, #0]
  400b6e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  400b72:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  400b74:	e005      	b.n	400b82 <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  400b76:	4a06      	ldr	r2, [pc, #24]	; (400b90 <pll_enable+0x3c>)
  400b78:	687b      	ldr	r3, [r7, #4]
  400b7a:	681b      	ldr	r3, [r3, #0]
  400b7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400b80:	61d3      	str	r3, [r2, #28]
}
  400b82:	bf00      	nop
  400b84:	3708      	adds	r7, #8
  400b86:	46bd      	mov	sp, r7
  400b88:	bd80      	pop	{r7, pc}
  400b8a:	bf00      	nop
  400b8c:	00401971 	.word	0x00401971
  400b90:	400e0600 	.word	0x400e0600

00400b94 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400b94:	b580      	push	{r7, lr}
  400b96:	b082      	sub	sp, #8
  400b98:	af00      	add	r7, sp, #0
  400b9a:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400b9c:	687b      	ldr	r3, [r7, #4]
  400b9e:	2b00      	cmp	r3, #0
  400ba0:	d103      	bne.n	400baa <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  400ba2:	4b05      	ldr	r3, [pc, #20]	; (400bb8 <pll_is_locked+0x24>)
  400ba4:	4798      	blx	r3
  400ba6:	4603      	mov	r3, r0
  400ba8:	e002      	b.n	400bb0 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  400baa:	4b04      	ldr	r3, [pc, #16]	; (400bbc <pll_is_locked+0x28>)
  400bac:	4798      	blx	r3
  400bae:	4603      	mov	r3, r0
	}
}
  400bb0:	4618      	mov	r0, r3
  400bb2:	3708      	adds	r7, #8
  400bb4:	46bd      	mov	sp, r7
  400bb6:	bd80      	pop	{r7, pc}
  400bb8:	0040198d 	.word	0x0040198d
  400bbc:	004019a9 	.word	0x004019a9

00400bc0 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  400bc0:	b580      	push	{r7, lr}
  400bc2:	b082      	sub	sp, #8
  400bc4:	af00      	add	r7, sp, #0
  400bc6:	4603      	mov	r3, r0
  400bc8:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400bca:	79fb      	ldrb	r3, [r7, #7]
  400bcc:	3b03      	subs	r3, #3
  400bce:	2b04      	cmp	r3, #4
  400bd0:	d808      	bhi.n	400be4 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  400bd2:	79fb      	ldrb	r3, [r7, #7]
  400bd4:	4618      	mov	r0, r3
  400bd6:	4b06      	ldr	r3, [pc, #24]	; (400bf0 <pll_enable_source+0x30>)
  400bd8:	4798      	blx	r3
		osc_wait_ready(e_src);
  400bda:	79fb      	ldrb	r3, [r7, #7]
  400bdc:	4618      	mov	r0, r3
  400bde:	4b05      	ldr	r3, [pc, #20]	; (400bf4 <pll_enable_source+0x34>)
  400be0:	4798      	blx	r3
		break;
  400be2:	e000      	b.n	400be6 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400be4:	bf00      	nop
	}
}
  400be6:	bf00      	nop
  400be8:	3708      	adds	r7, #8
  400bea:	46bd      	mov	sp, r7
  400bec:	bd80      	pop	{r7, pc}
  400bee:	bf00      	nop
  400bf0:	00400951 	.word	0x00400951
  400bf4:	00400abd 	.word	0x00400abd

00400bf8 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400bf8:	b580      	push	{r7, lr}
  400bfa:	b082      	sub	sp, #8
  400bfc:	af00      	add	r7, sp, #0
  400bfe:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400c00:	bf00      	nop
  400c02:	6878      	ldr	r0, [r7, #4]
  400c04:	4b04      	ldr	r3, [pc, #16]	; (400c18 <pll_wait_for_lock+0x20>)
  400c06:	4798      	blx	r3
  400c08:	4603      	mov	r3, r0
  400c0a:	2b00      	cmp	r3, #0
  400c0c:	d0f9      	beq.n	400c02 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  400c0e:	2300      	movs	r3, #0
}
  400c10:	4618      	mov	r0, r3
  400c12:	3708      	adds	r7, #8
  400c14:	46bd      	mov	sp, r7
  400c16:	bd80      	pop	{r7, pc}
  400c18:	00400b95 	.word	0x00400b95

00400c1c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400c1c:	b580      	push	{r7, lr}
  400c1e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400c20:	2006      	movs	r0, #6
  400c22:	4b05      	ldr	r3, [pc, #20]	; (400c38 <sysclk_get_main_hz+0x1c>)
  400c24:	4798      	blx	r3
  400c26:	4602      	mov	r2, r0
  400c28:	4613      	mov	r3, r2
  400c2a:	009b      	lsls	r3, r3, #2
  400c2c:	4413      	add	r3, r2
  400c2e:	009a      	lsls	r2, r3, #2
  400c30:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400c32:	4618      	mov	r0, r3
  400c34:	bd80      	pop	{r7, pc}
  400c36:	bf00      	nop
  400c38:	00400a49 	.word	0x00400a49

00400c3c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400c3c:	b580      	push	{r7, lr}
  400c3e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400c40:	4b02      	ldr	r3, [pc, #8]	; (400c4c <sysclk_get_cpu_hz+0x10>)
  400c42:	4798      	blx	r3
  400c44:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400c46:	4618      	mov	r0, r3
  400c48:	bd80      	pop	{r7, pc}
  400c4a:	bf00      	nop
  400c4c:	00400c1d 	.word	0x00400c1d

00400c50 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400c50:	b590      	push	{r4, r7, lr}
  400c52:	b083      	sub	sp, #12
  400c54:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400c56:	4813      	ldr	r0, [pc, #76]	; (400ca4 <sysclk_init+0x54>)
  400c58:	4b13      	ldr	r3, [pc, #76]	; (400ca8 <sysclk_init+0x58>)
  400c5a:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  400c5c:	2006      	movs	r0, #6
  400c5e:	4b13      	ldr	r3, [pc, #76]	; (400cac <sysclk_init+0x5c>)
  400c60:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400c62:	1d38      	adds	r0, r7, #4
  400c64:	2319      	movs	r3, #25
  400c66:	2201      	movs	r2, #1
  400c68:	2106      	movs	r1, #6
  400c6a:	4c11      	ldr	r4, [pc, #68]	; (400cb0 <sysclk_init+0x60>)
  400c6c:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  400c6e:	1d3b      	adds	r3, r7, #4
  400c70:	2100      	movs	r1, #0
  400c72:	4618      	mov	r0, r3
  400c74:	4b0f      	ldr	r3, [pc, #60]	; (400cb4 <sysclk_init+0x64>)
  400c76:	4798      	blx	r3
		pll_wait_for_lock(0);
  400c78:	2000      	movs	r0, #0
  400c7a:	4b0f      	ldr	r3, [pc, #60]	; (400cb8 <sysclk_init+0x68>)
  400c7c:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400c7e:	2002      	movs	r0, #2
  400c80:	4b0e      	ldr	r3, [pc, #56]	; (400cbc <sysclk_init+0x6c>)
  400c82:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400c84:	2000      	movs	r0, #0
  400c86:	4b0e      	ldr	r3, [pc, #56]	; (400cc0 <sysclk_init+0x70>)
  400c88:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400c8a:	4b0e      	ldr	r3, [pc, #56]	; (400cc4 <sysclk_init+0x74>)
  400c8c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400c8e:	4b0e      	ldr	r3, [pc, #56]	; (400cc8 <sysclk_init+0x78>)
  400c90:	4798      	blx	r3
  400c92:	4603      	mov	r3, r0
  400c94:	4618      	mov	r0, r3
  400c96:	4b04      	ldr	r3, [pc, #16]	; (400ca8 <sysclk_init+0x58>)
  400c98:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  400c9a:	bf00      	nop
  400c9c:	370c      	adds	r7, #12
  400c9e:	46bd      	mov	sp, r7
  400ca0:	bd90      	pop	{r4, r7, pc}
  400ca2:	bf00      	nop
  400ca4:	11e1a300 	.word	0x11e1a300
  400ca8:	00401cf1 	.word	0x00401cf1
  400cac:	00400bc1 	.word	0x00400bc1
  400cb0:	00400ae9 	.word	0x00400ae9
  400cb4:	00400b55 	.word	0x00400b55
  400cb8:	00400bf9 	.word	0x00400bf9
  400cbc:	00401701 	.word	0x00401701
  400cc0:	0040177d 	.word	0x0040177d
  400cc4:	00401b89 	.word	0x00401b89
  400cc8:	00400c3d 	.word	0x00400c3d

00400ccc <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  400ccc:	b580      	push	{r7, lr}
  400cce:	b082      	sub	sp, #8
  400cd0:	af00      	add	r7, sp, #0
  400cd2:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  400cd4:	6878      	ldr	r0, [r7, #4]
  400cd6:	4b03      	ldr	r3, [pc, #12]	; (400ce4 <sysclk_enable_peripheral_clock+0x18>)
  400cd8:	4798      	blx	r3
}
  400cda:	bf00      	nop
  400cdc:	3708      	adds	r7, #8
  400cde:	46bd      	mov	sp, r7
  400ce0:	bd80      	pop	{r7, pc}
  400ce2:	bf00      	nop
  400ce4:	004019c5 	.word	0x004019c5

00400ce8 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  400ce8:	b580      	push	{r7, lr}
  400cea:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  400cec:	200a      	movs	r0, #10
  400cee:	4b08      	ldr	r3, [pc, #32]	; (400d10 <ioport_init+0x28>)
  400cf0:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  400cf2:	200b      	movs	r0, #11
  400cf4:	4b06      	ldr	r3, [pc, #24]	; (400d10 <ioport_init+0x28>)
  400cf6:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  400cf8:	200c      	movs	r0, #12
  400cfa:	4b05      	ldr	r3, [pc, #20]	; (400d10 <ioport_init+0x28>)
  400cfc:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  400cfe:	2010      	movs	r0, #16
  400d00:	4b03      	ldr	r3, [pc, #12]	; (400d10 <ioport_init+0x28>)
  400d02:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  400d04:	2011      	movs	r0, #17
  400d06:	4b02      	ldr	r3, [pc, #8]	; (400d10 <ioport_init+0x28>)
  400d08:	4798      	blx	r3
	arch_ioport_init();
}
  400d0a:	bf00      	nop
  400d0c:	bd80      	pop	{r7, pc}
  400d0e:	bf00      	nop
  400d10:	00400ccd 	.word	0x00400ccd

00400d14 <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  400d14:	b480      	push	{r7}
  400d16:	b089      	sub	sp, #36	; 0x24
  400d18:	af00      	add	r7, sp, #0
  400d1a:	6078      	str	r0, [r7, #4]
  400d1c:	687b      	ldr	r3, [r7, #4]
  400d1e:	61fb      	str	r3, [r7, #28]
  400d20:	69fb      	ldr	r3, [r7, #28]
  400d22:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  400d24:	69bb      	ldr	r3, [r7, #24]
  400d26:	095a      	lsrs	r2, r3, #5
  400d28:	69fb      	ldr	r3, [r7, #28]
  400d2a:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  400d2c:	697b      	ldr	r3, [r7, #20]
  400d2e:	f003 031f 	and.w	r3, r3, #31
  400d32:	2101      	movs	r1, #1
  400d34:	fa01 f303 	lsl.w	r3, r1, r3
  400d38:	613a      	str	r2, [r7, #16]
  400d3a:	60fb      	str	r3, [r7, #12]
  400d3c:	693b      	ldr	r3, [r7, #16]
  400d3e:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400d40:	68ba      	ldr	r2, [r7, #8]
  400d42:	4b06      	ldr	r3, [pc, #24]	; (400d5c <ioport_disable_pin+0x48>)
  400d44:	4413      	add	r3, r2
  400d46:	025b      	lsls	r3, r3, #9
  400d48:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400d4a:	68fb      	ldr	r3, [r7, #12]
  400d4c:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  400d4e:	bf00      	nop
  400d50:	3724      	adds	r7, #36	; 0x24
  400d52:	46bd      	mov	sp, r7
  400d54:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d58:	4770      	bx	lr
  400d5a:	bf00      	nop
  400d5c:	00200707 	.word	0x00200707

00400d60 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400d60:	b480      	push	{r7}
  400d62:	b08d      	sub	sp, #52	; 0x34
  400d64:	af00      	add	r7, sp, #0
  400d66:	6078      	str	r0, [r7, #4]
  400d68:	6039      	str	r1, [r7, #0]
  400d6a:	687b      	ldr	r3, [r7, #4]
  400d6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  400d6e:	683b      	ldr	r3, [r7, #0]
  400d70:	62bb      	str	r3, [r7, #40]	; 0x28
  400d72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d74:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  400d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400d78:	095a      	lsrs	r2, r3, #5
  400d7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d7c:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  400d7e:	6a3b      	ldr	r3, [r7, #32]
  400d80:	f003 031f 	and.w	r3, r3, #31
  400d84:	2101      	movs	r1, #1
  400d86:	fa01 f303 	lsl.w	r3, r1, r3
  400d8a:	61fa      	str	r2, [r7, #28]
  400d8c:	61bb      	str	r3, [r7, #24]
  400d8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400d90:	617b      	str	r3, [r7, #20]
  400d92:	69fb      	ldr	r3, [r7, #28]
  400d94:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400d96:	693a      	ldr	r2, [r7, #16]
  400d98:	4b37      	ldr	r3, [pc, #220]	; (400e78 <ioport_set_pin_mode+0x118>)
  400d9a:	4413      	add	r3, r2
  400d9c:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  400d9e:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  400da0:	697b      	ldr	r3, [r7, #20]
  400da2:	f003 0308 	and.w	r3, r3, #8
  400da6:	2b00      	cmp	r3, #0
  400da8:	d003      	beq.n	400db2 <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  400daa:	68fb      	ldr	r3, [r7, #12]
  400dac:	69ba      	ldr	r2, [r7, #24]
  400dae:	665a      	str	r2, [r3, #100]	; 0x64
  400db0:	e002      	b.n	400db8 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  400db2:	68fb      	ldr	r3, [r7, #12]
  400db4:	69ba      	ldr	r2, [r7, #24]
  400db6:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  400db8:	697b      	ldr	r3, [r7, #20]
  400dba:	f003 0310 	and.w	r3, r3, #16
  400dbe:	2b00      	cmp	r3, #0
  400dc0:	d004      	beq.n	400dcc <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  400dc2:	68fb      	ldr	r3, [r7, #12]
  400dc4:	69ba      	ldr	r2, [r7, #24]
  400dc6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  400dca:	e003      	b.n	400dd4 <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  400dcc:	68fb      	ldr	r3, [r7, #12]
  400dce:	69ba      	ldr	r2, [r7, #24]
  400dd0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  400dd4:	697b      	ldr	r3, [r7, #20]
  400dd6:	f003 0320 	and.w	r3, r3, #32
  400dda:	2b00      	cmp	r3, #0
  400ddc:	d003      	beq.n	400de6 <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  400dde:	68fb      	ldr	r3, [r7, #12]
  400de0:	69ba      	ldr	r2, [r7, #24]
  400de2:	651a      	str	r2, [r3, #80]	; 0x50
  400de4:	e002      	b.n	400dec <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  400de6:	68fb      	ldr	r3, [r7, #12]
  400de8:	69ba      	ldr	r2, [r7, #24]
  400dea:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  400dec:	697b      	ldr	r3, [r7, #20]
  400dee:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  400df2:	2b00      	cmp	r3, #0
  400df4:	d003      	beq.n	400dfe <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  400df6:	68fb      	ldr	r3, [r7, #12]
  400df8:	69ba      	ldr	r2, [r7, #24]
  400dfa:	621a      	str	r2, [r3, #32]
  400dfc:	e002      	b.n	400e04 <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  400dfe:	68fb      	ldr	r3, [r7, #12]
  400e00:	69ba      	ldr	r2, [r7, #24]
  400e02:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  400e04:	697b      	ldr	r3, [r7, #20]
  400e06:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400e0a:	2b00      	cmp	r3, #0
  400e0c:	d004      	beq.n	400e18 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400e0e:	68fb      	ldr	r3, [r7, #12]
  400e10:	69ba      	ldr	r2, [r7, #24]
  400e12:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  400e16:	e003      	b.n	400e20 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400e18:	68fb      	ldr	r3, [r7, #12]
  400e1a:	69ba      	ldr	r2, [r7, #24]
  400e1c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400e20:	697b      	ldr	r3, [r7, #20]
  400e22:	f003 0301 	and.w	r3, r3, #1
  400e26:	2b00      	cmp	r3, #0
  400e28:	d006      	beq.n	400e38 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  400e2a:	68fb      	ldr	r3, [r7, #12]
  400e2c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400e2e:	69bb      	ldr	r3, [r7, #24]
  400e30:	431a      	orrs	r2, r3
  400e32:	68fb      	ldr	r3, [r7, #12]
  400e34:	671a      	str	r2, [r3, #112]	; 0x70
  400e36:	e006      	b.n	400e46 <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400e38:	68fb      	ldr	r3, [r7, #12]
  400e3a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400e3c:	69bb      	ldr	r3, [r7, #24]
  400e3e:	43db      	mvns	r3, r3
  400e40:	401a      	ands	r2, r3
  400e42:	68fb      	ldr	r3, [r7, #12]
  400e44:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  400e46:	697b      	ldr	r3, [r7, #20]
  400e48:	f003 0302 	and.w	r3, r3, #2
  400e4c:	2b00      	cmp	r3, #0
  400e4e:	d006      	beq.n	400e5e <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  400e50:	68fb      	ldr	r3, [r7, #12]
  400e52:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400e54:	69bb      	ldr	r3, [r7, #24]
  400e56:	431a      	orrs	r2, r3
  400e58:	68fb      	ldr	r3, [r7, #12]
  400e5a:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  400e5c:	e006      	b.n	400e6c <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400e5e:	68fb      	ldr	r3, [r7, #12]
  400e60:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400e62:	69bb      	ldr	r3, [r7, #24]
  400e64:	43db      	mvns	r3, r3
  400e66:	401a      	ands	r2, r3
  400e68:	68fb      	ldr	r3, [r7, #12]
  400e6a:	675a      	str	r2, [r3, #116]	; 0x74
  400e6c:	bf00      	nop
  400e6e:	3734      	adds	r7, #52	; 0x34
  400e70:	46bd      	mov	sp, r7
  400e72:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e76:	4770      	bx	lr
  400e78:	00200707 	.word	0x00200707

00400e7c <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  400e7c:	b480      	push	{r7}
  400e7e:	b08d      	sub	sp, #52	; 0x34
  400e80:	af00      	add	r7, sp, #0
  400e82:	6078      	str	r0, [r7, #4]
  400e84:	460b      	mov	r3, r1
  400e86:	70fb      	strb	r3, [r7, #3]
  400e88:	687b      	ldr	r3, [r7, #4]
  400e8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  400e8c:	78fb      	ldrb	r3, [r7, #3]
  400e8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  400e92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e94:	627b      	str	r3, [r7, #36]	; 0x24
  400e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400e98:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  400e9a:	6a3b      	ldr	r3, [r7, #32]
  400e9c:	095b      	lsrs	r3, r3, #5
  400e9e:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400ea0:	69fa      	ldr	r2, [r7, #28]
  400ea2:	4b17      	ldr	r3, [pc, #92]	; (400f00 <ioport_set_pin_dir+0x84>)
  400ea4:	4413      	add	r3, r2
  400ea6:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400ea8:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  400eaa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400eae:	2b01      	cmp	r3, #1
  400eb0:	d109      	bne.n	400ec6 <ioport_set_pin_dir+0x4a>
  400eb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400eb4:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  400eb6:	697b      	ldr	r3, [r7, #20]
  400eb8:	f003 031f 	and.w	r3, r3, #31
  400ebc:	2201      	movs	r2, #1
  400ebe:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400ec0:	69bb      	ldr	r3, [r7, #24]
  400ec2:	611a      	str	r2, [r3, #16]
  400ec4:	e00c      	b.n	400ee0 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  400ec6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400eca:	2b00      	cmp	r3, #0
  400ecc:	d108      	bne.n	400ee0 <ioport_set_pin_dir+0x64>
  400ece:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400ed0:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  400ed2:	693b      	ldr	r3, [r7, #16]
  400ed4:	f003 031f 	and.w	r3, r3, #31
  400ed8:	2201      	movs	r2, #1
  400eda:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400edc:	69bb      	ldr	r3, [r7, #24]
  400ede:	615a      	str	r2, [r3, #20]
  400ee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400ee2:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400ee4:	68fb      	ldr	r3, [r7, #12]
  400ee6:	f003 031f 	and.w	r3, r3, #31
  400eea:	2201      	movs	r2, #1
  400eec:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400eee:	69bb      	ldr	r3, [r7, #24]
  400ef0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  400ef4:	bf00      	nop
  400ef6:	3734      	adds	r7, #52	; 0x34
  400ef8:	46bd      	mov	sp, r7
  400efa:	f85d 7b04 	ldr.w	r7, [sp], #4
  400efe:	4770      	bx	lr
  400f00:	00200707 	.word	0x00200707

00400f04 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  400f04:	b480      	push	{r7}
  400f06:	b08b      	sub	sp, #44	; 0x2c
  400f08:	af00      	add	r7, sp, #0
  400f0a:	6078      	str	r0, [r7, #4]
  400f0c:	460b      	mov	r3, r1
  400f0e:	70fb      	strb	r3, [r7, #3]
  400f10:	687b      	ldr	r3, [r7, #4]
  400f12:	627b      	str	r3, [r7, #36]	; 0x24
  400f14:	78fb      	ldrb	r3, [r7, #3]
  400f16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  400f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400f1c:	61fb      	str	r3, [r7, #28]
  400f1e:	69fb      	ldr	r3, [r7, #28]
  400f20:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  400f22:	69bb      	ldr	r3, [r7, #24]
  400f24:	095b      	lsrs	r3, r3, #5
  400f26:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400f28:	697a      	ldr	r2, [r7, #20]
  400f2a:	4b10      	ldr	r3, [pc, #64]	; (400f6c <ioport_set_pin_level+0x68>)
  400f2c:	4413      	add	r3, r2
  400f2e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400f30:	613b      	str	r3, [r7, #16]

	if (level) {
  400f32:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  400f36:	2b00      	cmp	r3, #0
  400f38:	d009      	beq.n	400f4e <ioport_set_pin_level+0x4a>
  400f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400f3c:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400f3e:	68fb      	ldr	r3, [r7, #12]
  400f40:	f003 031f 	and.w	r3, r3, #31
  400f44:	2201      	movs	r2, #1
  400f46:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400f48:	693b      	ldr	r3, [r7, #16]
  400f4a:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  400f4c:	e008      	b.n	400f60 <ioport_set_pin_level+0x5c>
  400f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400f50:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  400f52:	68bb      	ldr	r3, [r7, #8]
  400f54:	f003 031f 	and.w	r3, r3, #31
  400f58:	2201      	movs	r2, #1
  400f5a:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400f5c:	693b      	ldr	r3, [r7, #16]
  400f5e:	635a      	str	r2, [r3, #52]	; 0x34
  400f60:	bf00      	nop
  400f62:	372c      	adds	r7, #44	; 0x2c
  400f64:	46bd      	mov	sp, r7
  400f66:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f6a:	4770      	bx	lr
  400f6c:	00200707 	.word	0x00200707

00400f70 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  400f70:	b480      	push	{r7}
  400f72:	b08d      	sub	sp, #52	; 0x34
  400f74:	af00      	add	r7, sp, #0
  400f76:	6078      	str	r0, [r7, #4]
  400f78:	460b      	mov	r3, r1
  400f7a:	70fb      	strb	r3, [r7, #3]
  400f7c:	687b      	ldr	r3, [r7, #4]
  400f7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  400f80:	78fb      	ldrb	r3, [r7, #3]
  400f82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  400f86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400f88:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  400f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400f8c:	095a      	lsrs	r2, r3, #5
  400f8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400f90:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  400f92:	6a3b      	ldr	r3, [r7, #32]
  400f94:	f003 031f 	and.w	r3, r3, #31
  400f98:	2101      	movs	r1, #1
  400f9a:	fa01 f303 	lsl.w	r3, r1, r3
  400f9e:	61fa      	str	r2, [r7, #28]
  400fa0:	61bb      	str	r3, [r7, #24]
  400fa2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400fa6:	75fb      	strb	r3, [r7, #23]
  400fa8:	69fb      	ldr	r3, [r7, #28]
  400faa:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400fac:	693a      	ldr	r2, [r7, #16]
  400fae:	4b23      	ldr	r3, [pc, #140]	; (40103c <ioport_set_pin_sense_mode+0xcc>)
  400fb0:	4413      	add	r3, r2
  400fb2:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  400fb4:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  400fb6:	7dfb      	ldrb	r3, [r7, #23]
  400fb8:	3b01      	subs	r3, #1
  400fba:	2b03      	cmp	r3, #3
  400fbc:	d82e      	bhi.n	40101c <ioport_set_pin_sense_mode+0xac>
  400fbe:	a201      	add	r2, pc, #4	; (adr r2, 400fc4 <ioport_set_pin_sense_mode+0x54>)
  400fc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400fc4:	00400ff9 	.word	0x00400ff9
  400fc8:	0040100b 	.word	0x0040100b
  400fcc:	00400fd5 	.word	0x00400fd5
  400fd0:	00400fe7 	.word	0x00400fe7
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  400fd4:	68fb      	ldr	r3, [r7, #12]
  400fd6:	69ba      	ldr	r2, [r7, #24]
  400fd8:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  400fdc:	68fb      	ldr	r3, [r7, #12]
  400fde:	69ba      	ldr	r2, [r7, #24]
  400fe0:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400fe4:	e01f      	b.n	401026 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  400fe6:	68fb      	ldr	r3, [r7, #12]
  400fe8:	69ba      	ldr	r2, [r7, #24]
  400fea:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  400fee:	68fb      	ldr	r3, [r7, #12]
  400ff0:	69ba      	ldr	r2, [r7, #24]
  400ff2:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400ff6:	e016      	b.n	401026 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  400ff8:	68fb      	ldr	r3, [r7, #12]
  400ffa:	69ba      	ldr	r2, [r7, #24]
  400ffc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  401000:	68fb      	ldr	r3, [r7, #12]
  401002:	69ba      	ldr	r2, [r7, #24]
  401004:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  401008:	e00d      	b.n	401026 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  40100a:	68fb      	ldr	r3, [r7, #12]
  40100c:	69ba      	ldr	r2, [r7, #24]
  40100e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  401012:	68fb      	ldr	r3, [r7, #12]
  401014:	69ba      	ldr	r2, [r7, #24]
  401016:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  40101a:	e004      	b.n	401026 <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  40101c:	68fb      	ldr	r3, [r7, #12]
  40101e:	69ba      	ldr	r2, [r7, #24]
  401020:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  401024:	e003      	b.n	40102e <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  401026:	68fb      	ldr	r3, [r7, #12]
  401028:	69ba      	ldr	r2, [r7, #24]
  40102a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  40102e:	bf00      	nop
  401030:	3734      	adds	r7, #52	; 0x34
  401032:	46bd      	mov	sp, r7
  401034:	f85d 7b04 	ldr.w	r7, [sp], #4
  401038:	4770      	bx	lr
  40103a:	bf00      	nop
  40103c:	00200707 	.word	0x00200707

00401040 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  401040:	b480      	push	{r7}
  401042:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  401044:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401048:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  40104c:	4a0c      	ldr	r2, [pc, #48]	; (401080 <tcm_disable+0x40>)
  40104e:	4b0c      	ldr	r3, [pc, #48]	; (401080 <tcm_disable+0x40>)
  401050:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  401054:	f023 0301 	bic.w	r3, r3, #1
  401058:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  40105c:	4a08      	ldr	r2, [pc, #32]	; (401080 <tcm_disable+0x40>)
  40105e:	4b08      	ldr	r3, [pc, #32]	; (401080 <tcm_disable+0x40>)
  401060:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  401064:	f023 0301 	bic.w	r3, r3, #1
  401068:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  40106c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401070:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  401074:	bf00      	nop
  401076:	46bd      	mov	sp, r7
  401078:	f85d 7b04 	ldr.w	r7, [sp], #4
  40107c:	4770      	bx	lr
  40107e:	bf00      	nop
  401080:	e000ed00 	.word	0xe000ed00

00401084 <board_init>:
#endif

void board_init(void)
{
  401084:	b580      	push	{r7, lr}
  401086:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401088:	4b1c      	ldr	r3, [pc, #112]	; (4010fc <board_init+0x78>)
  40108a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40108e:	605a      	str	r2, [r3, #4]
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401090:	4b1b      	ldr	r3, [pc, #108]	; (401100 <board_init+0x7c>)
  401092:	4a1c      	ldr	r2, [pc, #112]	; (401104 <board_init+0x80>)
  401094:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401096:	4b1a      	ldr	r3, [pc, #104]	; (401100 <board_init+0x7c>)
  401098:	4a1b      	ldr	r2, [pc, #108]	; (401108 <board_init+0x84>)
  40109a:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  40109c:	4b1b      	ldr	r3, [pc, #108]	; (40110c <board_init+0x88>)
  40109e:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  4010a0:	4b1b      	ldr	r3, [pc, #108]	; (401110 <board_init+0x8c>)
  4010a2:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  4010a4:	2101      	movs	r1, #1
  4010a6:	2048      	movs	r0, #72	; 0x48
  4010a8:	4b1a      	ldr	r3, [pc, #104]	; (401114 <board_init+0x90>)
  4010aa:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  4010ac:	2101      	movs	r1, #1
  4010ae:	2048      	movs	r0, #72	; 0x48
  4010b0:	4b19      	ldr	r3, [pc, #100]	; (401118 <board_init+0x94>)
  4010b2:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  4010b4:	2100      	movs	r1, #0
  4010b6:	200b      	movs	r0, #11
  4010b8:	4b16      	ldr	r3, [pc, #88]	; (401114 <board_init+0x90>)
  4010ba:	4798      	blx	r3
  4010bc:	2188      	movs	r1, #136	; 0x88
  4010be:	200b      	movs	r0, #11
  4010c0:	4b16      	ldr	r3, [pc, #88]	; (40111c <board_init+0x98>)
  4010c2:	4798      	blx	r3
  4010c4:	2102      	movs	r1, #2
  4010c6:	200b      	movs	r0, #11
  4010c8:	4b15      	ldr	r3, [pc, #84]	; (401120 <board_init+0x9c>)
  4010ca:	4798      	blx	r3
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
  4010cc:	2100      	movs	r1, #0
  4010ce:	2015      	movs	r0, #21
  4010d0:	4b12      	ldr	r3, [pc, #72]	; (40111c <board_init+0x98>)
  4010d2:	4798      	blx	r3
  4010d4:	2015      	movs	r0, #21
  4010d6:	4b13      	ldr	r3, [pc, #76]	; (401124 <board_init+0xa0>)
  4010d8:	4798      	blx	r3
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  4010da:	4a13      	ldr	r2, [pc, #76]	; (401128 <board_init+0xa4>)
  4010dc:	4b12      	ldr	r3, [pc, #72]	; (401128 <board_init+0xa4>)
  4010de:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  4010e2:	f043 0310 	orr.w	r3, r3, #16
  4010e6:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	ioport_set_pin_peripheral_mode(USART1_TXD_GPIO, USART1_TXD_FLAGS);
  4010ea:	2103      	movs	r1, #3
  4010ec:	2024      	movs	r0, #36	; 0x24
  4010ee:	4b0b      	ldr	r3, [pc, #44]	; (40111c <board_init+0x98>)
  4010f0:	4798      	blx	r3
  4010f2:	2024      	movs	r0, #36	; 0x24
  4010f4:	4b0b      	ldr	r3, [pc, #44]	; (401124 <board_init+0xa0>)
  4010f6:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  4010f8:	bf00      	nop
  4010fa:	bd80      	pop	{r7, pc}
  4010fc:	400e1850 	.word	0x400e1850
  401100:	400e0c00 	.word	0x400e0c00
  401104:	5a00080c 	.word	0x5a00080c
  401108:	5a00070c 	.word	0x5a00070c
  40110c:	00401041 	.word	0x00401041
  401110:	00400ce9 	.word	0x00400ce9
  401114:	00400e7d 	.word	0x00400e7d
  401118:	00400f05 	.word	0x00400f05
  40111c:	00400d61 	.word	0x00400d61
  401120:	00400f71 	.word	0x00400f71
  401124:	00400d15 	.word	0x00400d15
  401128:	40088000 	.word	0x40088000

0040112c <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  40112c:	b480      	push	{r7}
  40112e:	b085      	sub	sp, #20
  401130:	af00      	add	r7, sp, #0
  401132:	60f8      	str	r0, [r7, #12]
  401134:	60b9      	str	r1, [r7, #8]
  401136:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401138:	687b      	ldr	r3, [r7, #4]
  40113a:	2b00      	cmp	r3, #0
  40113c:	d003      	beq.n	401146 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  40113e:	68fb      	ldr	r3, [r7, #12]
  401140:	68ba      	ldr	r2, [r7, #8]
  401142:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  401144:	e002      	b.n	40114c <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  401146:	68fb      	ldr	r3, [r7, #12]
  401148:	68ba      	ldr	r2, [r7, #8]
  40114a:	661a      	str	r2, [r3, #96]	; 0x60
}
  40114c:	bf00      	nop
  40114e:	3714      	adds	r7, #20
  401150:	46bd      	mov	sp, r7
  401152:	f85d 7b04 	ldr.w	r7, [sp], #4
  401156:	4770      	bx	lr

00401158 <pio_get>:
 * \retval 1 at least one PIO currently has a high level.
 * \retval 0 all PIOs have a low level.
 */
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401158:	b480      	push	{r7}
  40115a:	b087      	sub	sp, #28
  40115c:	af00      	add	r7, sp, #0
  40115e:	60f8      	str	r0, [r7, #12]
  401160:	60b9      	str	r1, [r7, #8]
  401162:	607a      	str	r2, [r7, #4]
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  401164:	68bb      	ldr	r3, [r7, #8]
  401166:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40116a:	d003      	beq.n	401174 <pio_get+0x1c>
  40116c:	68bb      	ldr	r3, [r7, #8]
  40116e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401172:	d103      	bne.n	40117c <pio_get+0x24>
		ul_reg = p_pio->PIO_ODSR;
  401174:	68fb      	ldr	r3, [r7, #12]
  401176:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  401178:	617b      	str	r3, [r7, #20]
  40117a:	e002      	b.n	401182 <pio_get+0x2a>
	} else {
		ul_reg = p_pio->PIO_PDSR;
  40117c:	68fb      	ldr	r3, [r7, #12]
  40117e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  401180:	617b      	str	r3, [r7, #20]
	}

	if ((ul_reg & ul_mask) == 0) {
  401182:	697a      	ldr	r2, [r7, #20]
  401184:	687b      	ldr	r3, [r7, #4]
  401186:	4013      	ands	r3, r2
  401188:	2b00      	cmp	r3, #0
  40118a:	d101      	bne.n	401190 <pio_get+0x38>
		return 0;
  40118c:	2300      	movs	r3, #0
  40118e:	e000      	b.n	401192 <pio_get+0x3a>
	} else {
		return 1;
  401190:	2301      	movs	r3, #1
	}
}
  401192:	4618      	mov	r0, r3
  401194:	371c      	adds	r7, #28
  401196:	46bd      	mov	sp, r7
  401198:	f85d 7b04 	ldr.w	r7, [sp], #4
  40119c:	4770      	bx	lr

0040119e <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40119e:	b480      	push	{r7}
  4011a0:	b087      	sub	sp, #28
  4011a2:	af00      	add	r7, sp, #0
  4011a4:	60f8      	str	r0, [r7, #12]
  4011a6:	60b9      	str	r1, [r7, #8]
  4011a8:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4011aa:	68fb      	ldr	r3, [r7, #12]
  4011ac:	687a      	ldr	r2, [r7, #4]
  4011ae:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4011b0:	68bb      	ldr	r3, [r7, #8]
  4011b2:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4011b6:	d04a      	beq.n	40124e <pio_set_peripheral+0xb0>
  4011b8:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4011bc:	d808      	bhi.n	4011d0 <pio_set_peripheral+0x32>
  4011be:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4011c2:	d016      	beq.n	4011f2 <pio_set_peripheral+0x54>
  4011c4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4011c8:	d02c      	beq.n	401224 <pio_set_peripheral+0x86>
  4011ca:	2b00      	cmp	r3, #0
  4011cc:	d069      	beq.n	4012a2 <pio_set_peripheral+0x104>
  4011ce:	e064      	b.n	40129a <pio_set_peripheral+0xfc>
  4011d0:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4011d4:	d065      	beq.n	4012a2 <pio_set_peripheral+0x104>
  4011d6:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4011da:	d803      	bhi.n	4011e4 <pio_set_peripheral+0x46>
  4011dc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4011e0:	d04a      	beq.n	401278 <pio_set_peripheral+0xda>
  4011e2:	e05a      	b.n	40129a <pio_set_peripheral+0xfc>
  4011e4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4011e8:	d05b      	beq.n	4012a2 <pio_set_peripheral+0x104>
  4011ea:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4011ee:	d058      	beq.n	4012a2 <pio_set_peripheral+0x104>
  4011f0:	e053      	b.n	40129a <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4011f2:	68fb      	ldr	r3, [r7, #12]
  4011f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4011f6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4011f8:	68fb      	ldr	r3, [r7, #12]
  4011fa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4011fc:	687b      	ldr	r3, [r7, #4]
  4011fe:	43d9      	mvns	r1, r3
  401200:	697b      	ldr	r3, [r7, #20]
  401202:	400b      	ands	r3, r1
  401204:	401a      	ands	r2, r3
  401206:	68fb      	ldr	r3, [r7, #12]
  401208:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40120a:	68fb      	ldr	r3, [r7, #12]
  40120c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40120e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401210:	68fb      	ldr	r3, [r7, #12]
  401212:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401214:	687b      	ldr	r3, [r7, #4]
  401216:	43d9      	mvns	r1, r3
  401218:	697b      	ldr	r3, [r7, #20]
  40121a:	400b      	ands	r3, r1
  40121c:	401a      	ands	r2, r3
  40121e:	68fb      	ldr	r3, [r7, #12]
  401220:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401222:	e03a      	b.n	40129a <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401224:	68fb      	ldr	r3, [r7, #12]
  401226:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401228:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40122a:	687a      	ldr	r2, [r7, #4]
  40122c:	697b      	ldr	r3, [r7, #20]
  40122e:	431a      	orrs	r2, r3
  401230:	68fb      	ldr	r3, [r7, #12]
  401232:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401234:	68fb      	ldr	r3, [r7, #12]
  401236:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401238:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40123a:	68fb      	ldr	r3, [r7, #12]
  40123c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40123e:	687b      	ldr	r3, [r7, #4]
  401240:	43d9      	mvns	r1, r3
  401242:	697b      	ldr	r3, [r7, #20]
  401244:	400b      	ands	r3, r1
  401246:	401a      	ands	r2, r3
  401248:	68fb      	ldr	r3, [r7, #12]
  40124a:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40124c:	e025      	b.n	40129a <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40124e:	68fb      	ldr	r3, [r7, #12]
  401250:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401252:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401254:	68fb      	ldr	r3, [r7, #12]
  401256:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401258:	687b      	ldr	r3, [r7, #4]
  40125a:	43d9      	mvns	r1, r3
  40125c:	697b      	ldr	r3, [r7, #20]
  40125e:	400b      	ands	r3, r1
  401260:	401a      	ands	r2, r3
  401262:	68fb      	ldr	r3, [r7, #12]
  401264:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401266:	68fb      	ldr	r3, [r7, #12]
  401268:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40126a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40126c:	687a      	ldr	r2, [r7, #4]
  40126e:	697b      	ldr	r3, [r7, #20]
  401270:	431a      	orrs	r2, r3
  401272:	68fb      	ldr	r3, [r7, #12]
  401274:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401276:	e010      	b.n	40129a <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401278:	68fb      	ldr	r3, [r7, #12]
  40127a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40127c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40127e:	687a      	ldr	r2, [r7, #4]
  401280:	697b      	ldr	r3, [r7, #20]
  401282:	431a      	orrs	r2, r3
  401284:	68fb      	ldr	r3, [r7, #12]
  401286:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401288:	68fb      	ldr	r3, [r7, #12]
  40128a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40128c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40128e:	687a      	ldr	r2, [r7, #4]
  401290:	697b      	ldr	r3, [r7, #20]
  401292:	431a      	orrs	r2, r3
  401294:	68fb      	ldr	r3, [r7, #12]
  401296:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401298:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40129a:	68fb      	ldr	r3, [r7, #12]
  40129c:	687a      	ldr	r2, [r7, #4]
  40129e:	605a      	str	r2, [r3, #4]
  4012a0:	e000      	b.n	4012a4 <pio_set_peripheral+0x106>
		return;
  4012a2:	bf00      	nop
}
  4012a4:	371c      	adds	r7, #28
  4012a6:	46bd      	mov	sp, r7
  4012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012ac:	4770      	bx	lr
	...

004012b0 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  4012b0:	b580      	push	{r7, lr}
  4012b2:	b084      	sub	sp, #16
  4012b4:	af00      	add	r7, sp, #0
  4012b6:	60f8      	str	r0, [r7, #12]
  4012b8:	60b9      	str	r1, [r7, #8]
  4012ba:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  4012bc:	68b9      	ldr	r1, [r7, #8]
  4012be:	68f8      	ldr	r0, [r7, #12]
  4012c0:	4b19      	ldr	r3, [pc, #100]	; (401328 <pio_set_input+0x78>)
  4012c2:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  4012c4:	687b      	ldr	r3, [r7, #4]
  4012c6:	f003 0301 	and.w	r3, r3, #1
  4012ca:	461a      	mov	r2, r3
  4012cc:	68b9      	ldr	r1, [r7, #8]
  4012ce:	68f8      	ldr	r0, [r7, #12]
  4012d0:	4b16      	ldr	r3, [pc, #88]	; (40132c <pio_set_input+0x7c>)
  4012d2:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4012d4:	687b      	ldr	r3, [r7, #4]
  4012d6:	f003 030a 	and.w	r3, r3, #10
  4012da:	2b00      	cmp	r3, #0
  4012dc:	d003      	beq.n	4012e6 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4012de:	68fb      	ldr	r3, [r7, #12]
  4012e0:	68ba      	ldr	r2, [r7, #8]
  4012e2:	621a      	str	r2, [r3, #32]
  4012e4:	e002      	b.n	4012ec <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4012e6:	68fb      	ldr	r3, [r7, #12]
  4012e8:	68ba      	ldr	r2, [r7, #8]
  4012ea:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4012ec:	687b      	ldr	r3, [r7, #4]
  4012ee:	f003 0302 	and.w	r3, r3, #2
  4012f2:	2b00      	cmp	r3, #0
  4012f4:	d004      	beq.n	401300 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4012f6:	68fb      	ldr	r3, [r7, #12]
  4012f8:	68ba      	ldr	r2, [r7, #8]
  4012fa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4012fe:	e008      	b.n	401312 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  401300:	687b      	ldr	r3, [r7, #4]
  401302:	f003 0308 	and.w	r3, r3, #8
  401306:	2b00      	cmp	r3, #0
  401308:	d003      	beq.n	401312 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  40130a:	68fb      	ldr	r3, [r7, #12]
  40130c:	68ba      	ldr	r2, [r7, #8]
  40130e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  401312:	68fb      	ldr	r3, [r7, #12]
  401314:	68ba      	ldr	r2, [r7, #8]
  401316:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  401318:	68fb      	ldr	r3, [r7, #12]
  40131a:	68ba      	ldr	r2, [r7, #8]
  40131c:	601a      	str	r2, [r3, #0]
}
  40131e:	bf00      	nop
  401320:	3710      	adds	r7, #16
  401322:	46bd      	mov	sp, r7
  401324:	bd80      	pop	{r7, pc}
  401326:	bf00      	nop
  401328:	004014e9 	.word	0x004014e9
  40132c:	0040112d 	.word	0x0040112d

00401330 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  401330:	b580      	push	{r7, lr}
  401332:	b084      	sub	sp, #16
  401334:	af00      	add	r7, sp, #0
  401336:	60f8      	str	r0, [r7, #12]
  401338:	60b9      	str	r1, [r7, #8]
  40133a:	607a      	str	r2, [r7, #4]
  40133c:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40133e:	68b9      	ldr	r1, [r7, #8]
  401340:	68f8      	ldr	r0, [r7, #12]
  401342:	4b12      	ldr	r3, [pc, #72]	; (40138c <pio_set_output+0x5c>)
  401344:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  401346:	69ba      	ldr	r2, [r7, #24]
  401348:	68b9      	ldr	r1, [r7, #8]
  40134a:	68f8      	ldr	r0, [r7, #12]
  40134c:	4b10      	ldr	r3, [pc, #64]	; (401390 <pio_set_output+0x60>)
  40134e:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  401350:	683b      	ldr	r3, [r7, #0]
  401352:	2b00      	cmp	r3, #0
  401354:	d003      	beq.n	40135e <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  401356:	68fb      	ldr	r3, [r7, #12]
  401358:	68ba      	ldr	r2, [r7, #8]
  40135a:	651a      	str	r2, [r3, #80]	; 0x50
  40135c:	e002      	b.n	401364 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40135e:	68fb      	ldr	r3, [r7, #12]
  401360:	68ba      	ldr	r2, [r7, #8]
  401362:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  401364:	687b      	ldr	r3, [r7, #4]
  401366:	2b00      	cmp	r3, #0
  401368:	d003      	beq.n	401372 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  40136a:	68fb      	ldr	r3, [r7, #12]
  40136c:	68ba      	ldr	r2, [r7, #8]
  40136e:	631a      	str	r2, [r3, #48]	; 0x30
  401370:	e002      	b.n	401378 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  401372:	68fb      	ldr	r3, [r7, #12]
  401374:	68ba      	ldr	r2, [r7, #8]
  401376:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401378:	68fb      	ldr	r3, [r7, #12]
  40137a:	68ba      	ldr	r2, [r7, #8]
  40137c:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40137e:	68fb      	ldr	r3, [r7, #12]
  401380:	68ba      	ldr	r2, [r7, #8]
  401382:	601a      	str	r2, [r3, #0]
}
  401384:	bf00      	nop
  401386:	3710      	adds	r7, #16
  401388:	46bd      	mov	sp, r7
  40138a:	bd80      	pop	{r7, pc}
  40138c:	004014e9 	.word	0x004014e9
  401390:	0040112d 	.word	0x0040112d

00401394 <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
  401394:	b590      	push	{r4, r7, lr}
  401396:	b087      	sub	sp, #28
  401398:	af02      	add	r7, sp, #8
  40139a:	60f8      	str	r0, [r7, #12]
  40139c:	60b9      	str	r1, [r7, #8]
  40139e:	607a      	str	r2, [r7, #4]
  4013a0:	603b      	str	r3, [r7, #0]
	/* Configure pins */
	switch (ul_type) {
  4013a2:	68bb      	ldr	r3, [r7, #8]
  4013a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4013a8:	d016      	beq.n	4013d8 <pio_configure+0x44>
  4013aa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4013ae:	d809      	bhi.n	4013c4 <pio_configure+0x30>
  4013b0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4013b4:	d010      	beq.n	4013d8 <pio_configure+0x44>
  4013b6:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4013ba:	d00d      	beq.n	4013d8 <pio_configure+0x44>
  4013bc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4013c0:	d00a      	beq.n	4013d8 <pio_configure+0x44>
  4013c2:	e03d      	b.n	401440 <pio_configure+0xac>
  4013c4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4013c8:	d01a      	beq.n	401400 <pio_configure+0x6c>
  4013ca:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4013ce:	d017      	beq.n	401400 <pio_configure+0x6c>
  4013d0:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4013d4:	d00e      	beq.n	4013f4 <pio_configure+0x60>
  4013d6:	e033      	b.n	401440 <pio_configure+0xac>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  4013d8:	687a      	ldr	r2, [r7, #4]
  4013da:	68b9      	ldr	r1, [r7, #8]
  4013dc:	68f8      	ldr	r0, [r7, #12]
  4013de:	4b1c      	ldr	r3, [pc, #112]	; (401450 <pio_configure+0xbc>)
  4013e0:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
  4013e2:	683b      	ldr	r3, [r7, #0]
  4013e4:	f003 0301 	and.w	r3, r3, #1
  4013e8:	461a      	mov	r2, r3
  4013ea:	6879      	ldr	r1, [r7, #4]
  4013ec:	68f8      	ldr	r0, [r7, #12]
  4013ee:	4b19      	ldr	r3, [pc, #100]	; (401454 <pio_configure+0xc0>)
  4013f0:	4798      	blx	r3
		break;
  4013f2:	e027      	b.n	401444 <pio_configure+0xb0>

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
  4013f4:	683a      	ldr	r2, [r7, #0]
  4013f6:	6879      	ldr	r1, [r7, #4]
  4013f8:	68f8      	ldr	r0, [r7, #12]
  4013fa:	4b17      	ldr	r3, [pc, #92]	; (401458 <pio_configure+0xc4>)
  4013fc:	4798      	blx	r3
		break;
  4013fe:	e021      	b.n	401444 <pio_configure+0xb0>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  401400:	68bb      	ldr	r3, [r7, #8]
  401402:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401406:	bf0c      	ite	eq
  401408:	2301      	moveq	r3, #1
  40140a:	2300      	movne	r3, #0
  40140c:	b2db      	uxtb	r3, r3
  40140e:	461a      	mov	r2, r3
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
  401410:	683b      	ldr	r3, [r7, #0]
  401412:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  401416:	2b00      	cmp	r3, #0
  401418:	bf14      	ite	ne
  40141a:	2301      	movne	r3, #1
  40141c:	2300      	moveq	r3, #0
  40141e:	b2db      	uxtb	r3, r3
  401420:	4619      	mov	r1, r3
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
  401422:	683b      	ldr	r3, [r7, #0]
  401424:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  401428:	2b00      	cmp	r3, #0
  40142a:	bf14      	ite	ne
  40142c:	2301      	movne	r3, #1
  40142e:	2300      	moveq	r3, #0
  401430:	b2db      	uxtb	r3, r3
  401432:	9300      	str	r3, [sp, #0]
  401434:	460b      	mov	r3, r1
  401436:	6879      	ldr	r1, [r7, #4]
  401438:	68f8      	ldr	r0, [r7, #12]
  40143a:	4c08      	ldr	r4, [pc, #32]	; (40145c <pio_configure+0xc8>)
  40143c:	47a0      	blx	r4
		break;
  40143e:	e001      	b.n	401444 <pio_configure+0xb0>

	default:
		return 0;
  401440:	2300      	movs	r3, #0
  401442:	e000      	b.n	401446 <pio_configure+0xb2>
	}

	return 1;
  401444:	2301      	movs	r3, #1
}
  401446:	4618      	mov	r0, r3
  401448:	3714      	adds	r7, #20
  40144a:	46bd      	mov	sp, r7
  40144c:	bd90      	pop	{r4, r7, pc}
  40144e:	bf00      	nop
  401450:	0040119f 	.word	0x0040119f
  401454:	0040112d 	.word	0x0040112d
  401458:	004012b1 	.word	0x004012b1
  40145c:	00401331 	.word	0x00401331

00401460 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  401460:	b480      	push	{r7}
  401462:	b085      	sub	sp, #20
  401464:	af00      	add	r7, sp, #0
  401466:	60f8      	str	r0, [r7, #12]
  401468:	60b9      	str	r1, [r7, #8]
  40146a:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  40146c:	687b      	ldr	r3, [r7, #4]
  40146e:	f003 0310 	and.w	r3, r3, #16
  401472:	2b00      	cmp	r3, #0
  401474:	d020      	beq.n	4014b8 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  401476:	68fb      	ldr	r3, [r7, #12]
  401478:	68ba      	ldr	r2, [r7, #8]
  40147a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40147e:	687b      	ldr	r3, [r7, #4]
  401480:	f003 0320 	and.w	r3, r3, #32
  401484:	2b00      	cmp	r3, #0
  401486:	d004      	beq.n	401492 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  401488:	68fb      	ldr	r3, [r7, #12]
  40148a:	68ba      	ldr	r2, [r7, #8]
  40148c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401490:	e003      	b.n	40149a <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  401492:	68fb      	ldr	r3, [r7, #12]
  401494:	68ba      	ldr	r2, [r7, #8]
  401496:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  40149a:	687b      	ldr	r3, [r7, #4]
  40149c:	f003 0340 	and.w	r3, r3, #64	; 0x40
  4014a0:	2b00      	cmp	r3, #0
  4014a2:	d004      	beq.n	4014ae <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4014a4:	68fb      	ldr	r3, [r7, #12]
  4014a6:	68ba      	ldr	r2, [r7, #8]
  4014a8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4014ac:	e008      	b.n	4014c0 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  4014ae:	68fb      	ldr	r3, [r7, #12]
  4014b0:	68ba      	ldr	r2, [r7, #8]
  4014b2:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  4014b6:	e003      	b.n	4014c0 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  4014b8:	68fb      	ldr	r3, [r7, #12]
  4014ba:	68ba      	ldr	r2, [r7, #8]
  4014bc:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  4014c0:	bf00      	nop
  4014c2:	3714      	adds	r7, #20
  4014c4:	46bd      	mov	sp, r7
  4014c6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014ca:	4770      	bx	lr

004014cc <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4014cc:	b480      	push	{r7}
  4014ce:	b083      	sub	sp, #12
  4014d0:	af00      	add	r7, sp, #0
  4014d2:	6078      	str	r0, [r7, #4]
  4014d4:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  4014d6:	687b      	ldr	r3, [r7, #4]
  4014d8:	683a      	ldr	r2, [r7, #0]
  4014da:	641a      	str	r2, [r3, #64]	; 0x40
}
  4014dc:	bf00      	nop
  4014de:	370c      	adds	r7, #12
  4014e0:	46bd      	mov	sp, r7
  4014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014e6:	4770      	bx	lr

004014e8 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4014e8:	b480      	push	{r7}
  4014ea:	b083      	sub	sp, #12
  4014ec:	af00      	add	r7, sp, #0
  4014ee:	6078      	str	r0, [r7, #4]
  4014f0:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4014f2:	687b      	ldr	r3, [r7, #4]
  4014f4:	683a      	ldr	r2, [r7, #0]
  4014f6:	645a      	str	r2, [r3, #68]	; 0x44
}
  4014f8:	bf00      	nop
  4014fa:	370c      	adds	r7, #12
  4014fc:	46bd      	mov	sp, r7
  4014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  401502:	4770      	bx	lr

00401504 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  401504:	b480      	push	{r7}
  401506:	b083      	sub	sp, #12
  401508:	af00      	add	r7, sp, #0
  40150a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  40150c:	687b      	ldr	r3, [r7, #4]
  40150e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  401510:	4618      	mov	r0, r3
  401512:	370c      	adds	r7, #12
  401514:	46bd      	mov	sp, r7
  401516:	f85d 7b04 	ldr.w	r7, [sp], #4
  40151a:	4770      	bx	lr

0040151c <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  40151c:	b480      	push	{r7}
  40151e:	b083      	sub	sp, #12
  401520:	af00      	add	r7, sp, #0
  401522:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  401524:	687b      	ldr	r3, [r7, #4]
  401526:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  401528:	4618      	mov	r0, r3
  40152a:	370c      	adds	r7, #12
  40152c:	46bd      	mov	sp, r7
  40152e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401532:	4770      	bx	lr

00401534 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401534:	b580      	push	{r7, lr}
  401536:	b084      	sub	sp, #16
  401538:	af00      	add	r7, sp, #0
  40153a:	6078      	str	r0, [r7, #4]
  40153c:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40153e:	6878      	ldr	r0, [r7, #4]
  401540:	4b26      	ldr	r3, [pc, #152]	; (4015dc <pio_handler_process+0xa8>)
  401542:	4798      	blx	r3
  401544:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  401546:	6878      	ldr	r0, [r7, #4]
  401548:	4b25      	ldr	r3, [pc, #148]	; (4015e0 <pio_handler_process+0xac>)
  40154a:	4798      	blx	r3
  40154c:	4602      	mov	r2, r0
  40154e:	68fb      	ldr	r3, [r7, #12]
  401550:	4013      	ands	r3, r2
  401552:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  401554:	68fb      	ldr	r3, [r7, #12]
  401556:	2b00      	cmp	r3, #0
  401558:	d03c      	beq.n	4015d4 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  40155a:	2300      	movs	r3, #0
  40155c:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  40155e:	e034      	b.n	4015ca <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401560:	4a20      	ldr	r2, [pc, #128]	; (4015e4 <pio_handler_process+0xb0>)
  401562:	68bb      	ldr	r3, [r7, #8]
  401564:	011b      	lsls	r3, r3, #4
  401566:	4413      	add	r3, r2
  401568:	681a      	ldr	r2, [r3, #0]
  40156a:	683b      	ldr	r3, [r7, #0]
  40156c:	429a      	cmp	r2, r3
  40156e:	d126      	bne.n	4015be <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401570:	4a1c      	ldr	r2, [pc, #112]	; (4015e4 <pio_handler_process+0xb0>)
  401572:	68bb      	ldr	r3, [r7, #8]
  401574:	011b      	lsls	r3, r3, #4
  401576:	4413      	add	r3, r2
  401578:	3304      	adds	r3, #4
  40157a:	681a      	ldr	r2, [r3, #0]
  40157c:	68fb      	ldr	r3, [r7, #12]
  40157e:	4013      	ands	r3, r2
  401580:	2b00      	cmp	r3, #0
  401582:	d01c      	beq.n	4015be <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401584:	4a17      	ldr	r2, [pc, #92]	; (4015e4 <pio_handler_process+0xb0>)
  401586:	68bb      	ldr	r3, [r7, #8]
  401588:	011b      	lsls	r3, r3, #4
  40158a:	4413      	add	r3, r2
  40158c:	330c      	adds	r3, #12
  40158e:	681b      	ldr	r3, [r3, #0]
  401590:	4914      	ldr	r1, [pc, #80]	; (4015e4 <pio_handler_process+0xb0>)
  401592:	68ba      	ldr	r2, [r7, #8]
  401594:	0112      	lsls	r2, r2, #4
  401596:	440a      	add	r2, r1
  401598:	6810      	ldr	r0, [r2, #0]
  40159a:	4912      	ldr	r1, [pc, #72]	; (4015e4 <pio_handler_process+0xb0>)
  40159c:	68ba      	ldr	r2, [r7, #8]
  40159e:	0112      	lsls	r2, r2, #4
  4015a0:	440a      	add	r2, r1
  4015a2:	3204      	adds	r2, #4
  4015a4:	6812      	ldr	r2, [r2, #0]
  4015a6:	4611      	mov	r1, r2
  4015a8:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4015aa:	4a0e      	ldr	r2, [pc, #56]	; (4015e4 <pio_handler_process+0xb0>)
  4015ac:	68bb      	ldr	r3, [r7, #8]
  4015ae:	011b      	lsls	r3, r3, #4
  4015b0:	4413      	add	r3, r2
  4015b2:	3304      	adds	r3, #4
  4015b4:	681b      	ldr	r3, [r3, #0]
  4015b6:	43db      	mvns	r3, r3
  4015b8:	68fa      	ldr	r2, [r7, #12]
  4015ba:	4013      	ands	r3, r2
  4015bc:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4015be:	68bb      	ldr	r3, [r7, #8]
  4015c0:	3301      	adds	r3, #1
  4015c2:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4015c4:	68bb      	ldr	r3, [r7, #8]
  4015c6:	2b06      	cmp	r3, #6
  4015c8:	d803      	bhi.n	4015d2 <pio_handler_process+0x9e>
		while (status != 0) {
  4015ca:	68fb      	ldr	r3, [r7, #12]
  4015cc:	2b00      	cmp	r3, #0
  4015ce:	d1c7      	bne.n	401560 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4015d0:	e000      	b.n	4015d4 <pio_handler_process+0xa0>
				break;
  4015d2:	bf00      	nop
}
  4015d4:	bf00      	nop
  4015d6:	3710      	adds	r7, #16
  4015d8:	46bd      	mov	sp, r7
  4015da:	bd80      	pop	{r7, pc}
  4015dc:	00401505 	.word	0x00401505
  4015e0:	0040151d 	.word	0x0040151d
  4015e4:	204009e0 	.word	0x204009e0

004015e8 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4015e8:	b580      	push	{r7, lr}
  4015ea:	b086      	sub	sp, #24
  4015ec:	af00      	add	r7, sp, #0
  4015ee:	60f8      	str	r0, [r7, #12]
  4015f0:	60b9      	str	r1, [r7, #8]
  4015f2:	607a      	str	r2, [r7, #4]
  4015f4:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4015f6:	4b21      	ldr	r3, [pc, #132]	; (40167c <pio_handler_set+0x94>)
  4015f8:	681b      	ldr	r3, [r3, #0]
  4015fa:	2b06      	cmp	r3, #6
  4015fc:	d901      	bls.n	401602 <pio_handler_set+0x1a>
		return 1;
  4015fe:	2301      	movs	r3, #1
  401600:	e038      	b.n	401674 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  401602:	2300      	movs	r3, #0
  401604:	75fb      	strb	r3, [r7, #23]
  401606:	e011      	b.n	40162c <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  401608:	7dfb      	ldrb	r3, [r7, #23]
  40160a:	011b      	lsls	r3, r3, #4
  40160c:	4a1c      	ldr	r2, [pc, #112]	; (401680 <pio_handler_set+0x98>)
  40160e:	4413      	add	r3, r2
  401610:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  401612:	693b      	ldr	r3, [r7, #16]
  401614:	681a      	ldr	r2, [r3, #0]
  401616:	68bb      	ldr	r3, [r7, #8]
  401618:	429a      	cmp	r2, r3
  40161a:	d104      	bne.n	401626 <pio_handler_set+0x3e>
  40161c:	693b      	ldr	r3, [r7, #16]
  40161e:	685a      	ldr	r2, [r3, #4]
  401620:	687b      	ldr	r3, [r7, #4]
  401622:	429a      	cmp	r2, r3
  401624:	d008      	beq.n	401638 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  401626:	7dfb      	ldrb	r3, [r7, #23]
  401628:	3301      	adds	r3, #1
  40162a:	75fb      	strb	r3, [r7, #23]
  40162c:	7dfa      	ldrb	r2, [r7, #23]
  40162e:	4b13      	ldr	r3, [pc, #76]	; (40167c <pio_handler_set+0x94>)
  401630:	681b      	ldr	r3, [r3, #0]
  401632:	429a      	cmp	r2, r3
  401634:	d9e8      	bls.n	401608 <pio_handler_set+0x20>
  401636:	e000      	b.n	40163a <pio_handler_set+0x52>
			break;
  401638:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  40163a:	693b      	ldr	r3, [r7, #16]
  40163c:	68ba      	ldr	r2, [r7, #8]
  40163e:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  401640:	693b      	ldr	r3, [r7, #16]
  401642:	687a      	ldr	r2, [r7, #4]
  401644:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  401646:	693b      	ldr	r3, [r7, #16]
  401648:	683a      	ldr	r2, [r7, #0]
  40164a:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  40164c:	693b      	ldr	r3, [r7, #16]
  40164e:	6a3a      	ldr	r2, [r7, #32]
  401650:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  401652:	7dfa      	ldrb	r2, [r7, #23]
  401654:	4b09      	ldr	r3, [pc, #36]	; (40167c <pio_handler_set+0x94>)
  401656:	681b      	ldr	r3, [r3, #0]
  401658:	3301      	adds	r3, #1
  40165a:	429a      	cmp	r2, r3
  40165c:	d104      	bne.n	401668 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  40165e:	4b07      	ldr	r3, [pc, #28]	; (40167c <pio_handler_set+0x94>)
  401660:	681b      	ldr	r3, [r3, #0]
  401662:	3301      	adds	r3, #1
  401664:	4a05      	ldr	r2, [pc, #20]	; (40167c <pio_handler_set+0x94>)
  401666:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  401668:	683a      	ldr	r2, [r7, #0]
  40166a:	6879      	ldr	r1, [r7, #4]
  40166c:	68f8      	ldr	r0, [r7, #12]
  40166e:	4b05      	ldr	r3, [pc, #20]	; (401684 <pio_handler_set+0x9c>)
  401670:	4798      	blx	r3

	return 0;
  401672:	2300      	movs	r3, #0
}
  401674:	4618      	mov	r0, r3
  401676:	3718      	adds	r7, #24
  401678:	46bd      	mov	sp, r7
  40167a:	bd80      	pop	{r7, pc}
  40167c:	20400a50 	.word	0x20400a50
  401680:	204009e0 	.word	0x204009e0
  401684:	00401461 	.word	0x00401461

00401688 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401688:	b580      	push	{r7, lr}
  40168a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  40168c:	210a      	movs	r1, #10
  40168e:	4802      	ldr	r0, [pc, #8]	; (401698 <PIOA_Handler+0x10>)
  401690:	4b02      	ldr	r3, [pc, #8]	; (40169c <PIOA_Handler+0x14>)
  401692:	4798      	blx	r3
}
  401694:	bf00      	nop
  401696:	bd80      	pop	{r7, pc}
  401698:	400e0e00 	.word	0x400e0e00
  40169c:	00401535 	.word	0x00401535

004016a0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4016a0:	b580      	push	{r7, lr}
  4016a2:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4016a4:	210b      	movs	r1, #11
  4016a6:	4802      	ldr	r0, [pc, #8]	; (4016b0 <PIOB_Handler+0x10>)
  4016a8:	4b02      	ldr	r3, [pc, #8]	; (4016b4 <PIOB_Handler+0x14>)
  4016aa:	4798      	blx	r3
}
  4016ac:	bf00      	nop
  4016ae:	bd80      	pop	{r7, pc}
  4016b0:	400e1000 	.word	0x400e1000
  4016b4:	00401535 	.word	0x00401535

004016b8 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4016b8:	b580      	push	{r7, lr}
  4016ba:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4016bc:	210c      	movs	r1, #12
  4016be:	4802      	ldr	r0, [pc, #8]	; (4016c8 <PIOC_Handler+0x10>)
  4016c0:	4b02      	ldr	r3, [pc, #8]	; (4016cc <PIOC_Handler+0x14>)
  4016c2:	4798      	blx	r3
}
  4016c4:	bf00      	nop
  4016c6:	bd80      	pop	{r7, pc}
  4016c8:	400e1200 	.word	0x400e1200
  4016cc:	00401535 	.word	0x00401535

004016d0 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4016d0:	b580      	push	{r7, lr}
  4016d2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  4016d4:	2110      	movs	r1, #16
  4016d6:	4802      	ldr	r0, [pc, #8]	; (4016e0 <PIOD_Handler+0x10>)
  4016d8:	4b02      	ldr	r3, [pc, #8]	; (4016e4 <PIOD_Handler+0x14>)
  4016da:	4798      	blx	r3
}
  4016dc:	bf00      	nop
  4016de:	bd80      	pop	{r7, pc}
  4016e0:	400e1400 	.word	0x400e1400
  4016e4:	00401535 	.word	0x00401535

004016e8 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4016e8:	b580      	push	{r7, lr}
  4016ea:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  4016ec:	2111      	movs	r1, #17
  4016ee:	4802      	ldr	r0, [pc, #8]	; (4016f8 <PIOE_Handler+0x10>)
  4016f0:	4b02      	ldr	r3, [pc, #8]	; (4016fc <PIOE_Handler+0x14>)
  4016f2:	4798      	blx	r3
}
  4016f4:	bf00      	nop
  4016f6:	bd80      	pop	{r7, pc}
  4016f8:	400e1600 	.word	0x400e1600
  4016fc:	00401535 	.word	0x00401535

00401700 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  401700:	b480      	push	{r7}
  401702:	b083      	sub	sp, #12
  401704:	af00      	add	r7, sp, #0
  401706:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  401708:	687b      	ldr	r3, [r7, #4]
  40170a:	3b01      	subs	r3, #1
  40170c:	2b03      	cmp	r3, #3
  40170e:	d81a      	bhi.n	401746 <pmc_mck_set_division+0x46>
  401710:	a201      	add	r2, pc, #4	; (adr r2, 401718 <pmc_mck_set_division+0x18>)
  401712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401716:	bf00      	nop
  401718:	00401729 	.word	0x00401729
  40171c:	0040172f 	.word	0x0040172f
  401720:	00401737 	.word	0x00401737
  401724:	0040173f 	.word	0x0040173f
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401728:	2300      	movs	r3, #0
  40172a:	607b      	str	r3, [r7, #4]
			break;
  40172c:	e00e      	b.n	40174c <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  40172e:	f44f 7380 	mov.w	r3, #256	; 0x100
  401732:	607b      	str	r3, [r7, #4]
			break;
  401734:	e00a      	b.n	40174c <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  401736:	f44f 7340 	mov.w	r3, #768	; 0x300
  40173a:	607b      	str	r3, [r7, #4]
			break;
  40173c:	e006      	b.n	40174c <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  40173e:	f44f 7300 	mov.w	r3, #512	; 0x200
  401742:	607b      	str	r3, [r7, #4]
			break;
  401744:	e002      	b.n	40174c <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401746:	2300      	movs	r3, #0
  401748:	607b      	str	r3, [r7, #4]
			break;
  40174a:	bf00      	nop
	}
	PMC->PMC_MCKR =
  40174c:	490a      	ldr	r1, [pc, #40]	; (401778 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  40174e:	4b0a      	ldr	r3, [pc, #40]	; (401778 <pmc_mck_set_division+0x78>)
  401750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401752:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  401756:	687b      	ldr	r3, [r7, #4]
  401758:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  40175a:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40175c:	bf00      	nop
  40175e:	4b06      	ldr	r3, [pc, #24]	; (401778 <pmc_mck_set_division+0x78>)
  401760:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401762:	f003 0308 	and.w	r3, r3, #8
  401766:	2b00      	cmp	r3, #0
  401768:	d0f9      	beq.n	40175e <pmc_mck_set_division+0x5e>
}
  40176a:	bf00      	nop
  40176c:	370c      	adds	r7, #12
  40176e:	46bd      	mov	sp, r7
  401770:	f85d 7b04 	ldr.w	r7, [sp], #4
  401774:	4770      	bx	lr
  401776:	bf00      	nop
  401778:	400e0600 	.word	0x400e0600

0040177c <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  40177c:	b480      	push	{r7}
  40177e:	b085      	sub	sp, #20
  401780:	af00      	add	r7, sp, #0
  401782:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401784:	491d      	ldr	r1, [pc, #116]	; (4017fc <pmc_switch_mck_to_pllack+0x80>)
  401786:	4b1d      	ldr	r3, [pc, #116]	; (4017fc <pmc_switch_mck_to_pllack+0x80>)
  401788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40178a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  40178e:	687b      	ldr	r3, [r7, #4]
  401790:	4313      	orrs	r3, r2
  401792:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401794:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401798:	60fb      	str	r3, [r7, #12]
  40179a:	e007      	b.n	4017ac <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40179c:	68fb      	ldr	r3, [r7, #12]
  40179e:	2b00      	cmp	r3, #0
  4017a0:	d101      	bne.n	4017a6 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  4017a2:	2301      	movs	r3, #1
  4017a4:	e023      	b.n	4017ee <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4017a6:	68fb      	ldr	r3, [r7, #12]
  4017a8:	3b01      	subs	r3, #1
  4017aa:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4017ac:	4b13      	ldr	r3, [pc, #76]	; (4017fc <pmc_switch_mck_to_pllack+0x80>)
  4017ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4017b0:	f003 0308 	and.w	r3, r3, #8
  4017b4:	2b00      	cmp	r3, #0
  4017b6:	d0f1      	beq.n	40179c <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4017b8:	4a10      	ldr	r2, [pc, #64]	; (4017fc <pmc_switch_mck_to_pllack+0x80>)
  4017ba:	4b10      	ldr	r3, [pc, #64]	; (4017fc <pmc_switch_mck_to_pllack+0x80>)
  4017bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4017be:	f023 0303 	bic.w	r3, r3, #3
  4017c2:	f043 0302 	orr.w	r3, r3, #2
  4017c6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4017c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4017cc:	60fb      	str	r3, [r7, #12]
  4017ce:	e007      	b.n	4017e0 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4017d0:	68fb      	ldr	r3, [r7, #12]
  4017d2:	2b00      	cmp	r3, #0
  4017d4:	d101      	bne.n	4017da <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  4017d6:	2301      	movs	r3, #1
  4017d8:	e009      	b.n	4017ee <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4017da:	68fb      	ldr	r3, [r7, #12]
  4017dc:	3b01      	subs	r3, #1
  4017de:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4017e0:	4b06      	ldr	r3, [pc, #24]	; (4017fc <pmc_switch_mck_to_pllack+0x80>)
  4017e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4017e4:	f003 0308 	and.w	r3, r3, #8
  4017e8:	2b00      	cmp	r3, #0
  4017ea:	d0f1      	beq.n	4017d0 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  4017ec:	2300      	movs	r3, #0
}
  4017ee:	4618      	mov	r0, r3
  4017f0:	3714      	adds	r7, #20
  4017f2:	46bd      	mov	sp, r7
  4017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017f8:	4770      	bx	lr
  4017fa:	bf00      	nop
  4017fc:	400e0600 	.word	0x400e0600

00401800 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  401800:	b480      	push	{r7}
  401802:	b083      	sub	sp, #12
  401804:	af00      	add	r7, sp, #0
  401806:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  401808:	687b      	ldr	r3, [r7, #4]
  40180a:	2b01      	cmp	r3, #1
  40180c:	d105      	bne.n	40181a <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  40180e:	4907      	ldr	r1, [pc, #28]	; (40182c <pmc_switch_sclk_to_32kxtal+0x2c>)
  401810:	4b06      	ldr	r3, [pc, #24]	; (40182c <pmc_switch_sclk_to_32kxtal+0x2c>)
  401812:	689a      	ldr	r2, [r3, #8]
  401814:	4b06      	ldr	r3, [pc, #24]	; (401830 <pmc_switch_sclk_to_32kxtal+0x30>)
  401816:	4313      	orrs	r3, r2
  401818:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40181a:	4b04      	ldr	r3, [pc, #16]	; (40182c <pmc_switch_sclk_to_32kxtal+0x2c>)
  40181c:	4a05      	ldr	r2, [pc, #20]	; (401834 <pmc_switch_sclk_to_32kxtal+0x34>)
  40181e:	601a      	str	r2, [r3, #0]
}
  401820:	bf00      	nop
  401822:	370c      	adds	r7, #12
  401824:	46bd      	mov	sp, r7
  401826:	f85d 7b04 	ldr.w	r7, [sp], #4
  40182a:	4770      	bx	lr
  40182c:	400e1810 	.word	0x400e1810
  401830:	a5100000 	.word	0xa5100000
  401834:	a5000008 	.word	0xa5000008

00401838 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  401838:	b480      	push	{r7}
  40183a:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  40183c:	4b09      	ldr	r3, [pc, #36]	; (401864 <pmc_osc_is_ready_32kxtal+0x2c>)
  40183e:	695b      	ldr	r3, [r3, #20]
  401840:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  401844:	2b00      	cmp	r3, #0
  401846:	d007      	beq.n	401858 <pmc_osc_is_ready_32kxtal+0x20>
  401848:	4b07      	ldr	r3, [pc, #28]	; (401868 <pmc_osc_is_ready_32kxtal+0x30>)
  40184a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40184c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401850:	2b00      	cmp	r3, #0
  401852:	d001      	beq.n	401858 <pmc_osc_is_ready_32kxtal+0x20>
  401854:	2301      	movs	r3, #1
  401856:	e000      	b.n	40185a <pmc_osc_is_ready_32kxtal+0x22>
  401858:	2300      	movs	r3, #0
}
  40185a:	4618      	mov	r0, r3
  40185c:	46bd      	mov	sp, r7
  40185e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401862:	4770      	bx	lr
  401864:	400e1810 	.word	0x400e1810
  401868:	400e0600 	.word	0x400e0600

0040186c <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  40186c:	b480      	push	{r7}
  40186e:	b083      	sub	sp, #12
  401870:	af00      	add	r7, sp, #0
  401872:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  401874:	4915      	ldr	r1, [pc, #84]	; (4018cc <pmc_switch_mainck_to_fastrc+0x60>)
  401876:	4b15      	ldr	r3, [pc, #84]	; (4018cc <pmc_switch_mainck_to_fastrc+0x60>)
  401878:	6a1a      	ldr	r2, [r3, #32]
  40187a:	4b15      	ldr	r3, [pc, #84]	; (4018d0 <pmc_switch_mainck_to_fastrc+0x64>)
  40187c:	4313      	orrs	r3, r2
  40187e:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401880:	bf00      	nop
  401882:	4b12      	ldr	r3, [pc, #72]	; (4018cc <pmc_switch_mainck_to_fastrc+0x60>)
  401884:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401886:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40188a:	2b00      	cmp	r3, #0
  40188c:	d0f9      	beq.n	401882 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40188e:	490f      	ldr	r1, [pc, #60]	; (4018cc <pmc_switch_mainck_to_fastrc+0x60>)
  401890:	4b0e      	ldr	r3, [pc, #56]	; (4018cc <pmc_switch_mainck_to_fastrc+0x60>)
  401892:	6a1a      	ldr	r2, [r3, #32]
  401894:	4b0f      	ldr	r3, [pc, #60]	; (4018d4 <pmc_switch_mainck_to_fastrc+0x68>)
  401896:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  401898:	687a      	ldr	r2, [r7, #4]
  40189a:	4313      	orrs	r3, r2
  40189c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4018a0:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4018a2:	bf00      	nop
  4018a4:	4b09      	ldr	r3, [pc, #36]	; (4018cc <pmc_switch_mainck_to_fastrc+0x60>)
  4018a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4018a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4018ac:	2b00      	cmp	r3, #0
  4018ae:	d0f9      	beq.n	4018a4 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4018b0:	4906      	ldr	r1, [pc, #24]	; (4018cc <pmc_switch_mainck_to_fastrc+0x60>)
  4018b2:	4b06      	ldr	r3, [pc, #24]	; (4018cc <pmc_switch_mainck_to_fastrc+0x60>)
  4018b4:	6a1a      	ldr	r2, [r3, #32]
  4018b6:	4b08      	ldr	r3, [pc, #32]	; (4018d8 <pmc_switch_mainck_to_fastrc+0x6c>)
  4018b8:	4013      	ands	r3, r2
  4018ba:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4018be:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  4018c0:	bf00      	nop
  4018c2:	370c      	adds	r7, #12
  4018c4:	46bd      	mov	sp, r7
  4018c6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018ca:	4770      	bx	lr
  4018cc:	400e0600 	.word	0x400e0600
  4018d0:	00370008 	.word	0x00370008
  4018d4:	ffc8ff8f 	.word	0xffc8ff8f
  4018d8:	fec8ffff 	.word	0xfec8ffff

004018dc <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  4018dc:	b480      	push	{r7}
  4018de:	b083      	sub	sp, #12
  4018e0:	af00      	add	r7, sp, #0
  4018e2:	6078      	str	r0, [r7, #4]
  4018e4:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4018e6:	687b      	ldr	r3, [r7, #4]
  4018e8:	2b00      	cmp	r3, #0
  4018ea:	d008      	beq.n	4018fe <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4018ec:	4913      	ldr	r1, [pc, #76]	; (40193c <pmc_switch_mainck_to_xtal+0x60>)
  4018ee:	4b13      	ldr	r3, [pc, #76]	; (40193c <pmc_switch_mainck_to_xtal+0x60>)
  4018f0:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4018f2:	4a13      	ldr	r2, [pc, #76]	; (401940 <pmc_switch_mainck_to_xtal+0x64>)
  4018f4:	401a      	ands	r2, r3
  4018f6:	4b13      	ldr	r3, [pc, #76]	; (401944 <pmc_switch_mainck_to_xtal+0x68>)
  4018f8:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4018fa:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  4018fc:	e018      	b.n	401930 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4018fe:	490f      	ldr	r1, [pc, #60]	; (40193c <pmc_switch_mainck_to_xtal+0x60>)
  401900:	4b0e      	ldr	r3, [pc, #56]	; (40193c <pmc_switch_mainck_to_xtal+0x60>)
  401902:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401904:	4b10      	ldr	r3, [pc, #64]	; (401948 <pmc_switch_mainck_to_xtal+0x6c>)
  401906:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401908:	683a      	ldr	r2, [r7, #0]
  40190a:	0212      	lsls	r2, r2, #8
  40190c:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40190e:	431a      	orrs	r2, r3
  401910:	4b0e      	ldr	r3, [pc, #56]	; (40194c <pmc_switch_mainck_to_xtal+0x70>)
  401912:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401914:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401916:	bf00      	nop
  401918:	4b08      	ldr	r3, [pc, #32]	; (40193c <pmc_switch_mainck_to_xtal+0x60>)
  40191a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40191c:	f003 0301 	and.w	r3, r3, #1
  401920:	2b00      	cmp	r3, #0
  401922:	d0f9      	beq.n	401918 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401924:	4905      	ldr	r1, [pc, #20]	; (40193c <pmc_switch_mainck_to_xtal+0x60>)
  401926:	4b05      	ldr	r3, [pc, #20]	; (40193c <pmc_switch_mainck_to_xtal+0x60>)
  401928:	6a1a      	ldr	r2, [r3, #32]
  40192a:	4b09      	ldr	r3, [pc, #36]	; (401950 <pmc_switch_mainck_to_xtal+0x74>)
  40192c:	4313      	orrs	r3, r2
  40192e:	620b      	str	r3, [r1, #32]
}
  401930:	bf00      	nop
  401932:	370c      	adds	r7, #12
  401934:	46bd      	mov	sp, r7
  401936:	f85d 7b04 	ldr.w	r7, [sp], #4
  40193a:	4770      	bx	lr
  40193c:	400e0600 	.word	0x400e0600
  401940:	fec8fffc 	.word	0xfec8fffc
  401944:	01370002 	.word	0x01370002
  401948:	ffc8fffc 	.word	0xffc8fffc
  40194c:	00370001 	.word	0x00370001
  401950:	01370000 	.word	0x01370000

00401954 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  401954:	b480      	push	{r7}
  401956:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401958:	4b04      	ldr	r3, [pc, #16]	; (40196c <pmc_osc_is_ready_mainck+0x18>)
  40195a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40195c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  401960:	4618      	mov	r0, r3
  401962:	46bd      	mov	sp, r7
  401964:	f85d 7b04 	ldr.w	r7, [sp], #4
  401968:	4770      	bx	lr
  40196a:	bf00      	nop
  40196c:	400e0600 	.word	0x400e0600

00401970 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  401970:	b480      	push	{r7}
  401972:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401974:	4b04      	ldr	r3, [pc, #16]	; (401988 <pmc_disable_pllack+0x18>)
  401976:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40197a:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  40197c:	bf00      	nop
  40197e:	46bd      	mov	sp, r7
  401980:	f85d 7b04 	ldr.w	r7, [sp], #4
  401984:	4770      	bx	lr
  401986:	bf00      	nop
  401988:	400e0600 	.word	0x400e0600

0040198c <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  40198c:	b480      	push	{r7}
  40198e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401990:	4b04      	ldr	r3, [pc, #16]	; (4019a4 <pmc_is_locked_pllack+0x18>)
  401992:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401994:	f003 0302 	and.w	r3, r3, #2
}
  401998:	4618      	mov	r0, r3
  40199a:	46bd      	mov	sp, r7
  40199c:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019a0:	4770      	bx	lr
  4019a2:	bf00      	nop
  4019a4:	400e0600 	.word	0x400e0600

004019a8 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  4019a8:	b480      	push	{r7}
  4019aa:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  4019ac:	4b04      	ldr	r3, [pc, #16]	; (4019c0 <pmc_is_locked_upll+0x18>)
  4019ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4019b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  4019b4:	4618      	mov	r0, r3
  4019b6:	46bd      	mov	sp, r7
  4019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019bc:	4770      	bx	lr
  4019be:	bf00      	nop
  4019c0:	400e0600 	.word	0x400e0600

004019c4 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  4019c4:	b480      	push	{r7}
  4019c6:	b083      	sub	sp, #12
  4019c8:	af00      	add	r7, sp, #0
  4019ca:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  4019cc:	687b      	ldr	r3, [r7, #4]
  4019ce:	2b3f      	cmp	r3, #63	; 0x3f
  4019d0:	d901      	bls.n	4019d6 <pmc_enable_periph_clk+0x12>
		return 1;
  4019d2:	2301      	movs	r3, #1
  4019d4:	e02f      	b.n	401a36 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  4019d6:	687b      	ldr	r3, [r7, #4]
  4019d8:	2b1f      	cmp	r3, #31
  4019da:	d813      	bhi.n	401a04 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4019dc:	4b19      	ldr	r3, [pc, #100]	; (401a44 <pmc_enable_periph_clk+0x80>)
  4019de:	699a      	ldr	r2, [r3, #24]
  4019e0:	2101      	movs	r1, #1
  4019e2:	687b      	ldr	r3, [r7, #4]
  4019e4:	fa01 f303 	lsl.w	r3, r1, r3
  4019e8:	401a      	ands	r2, r3
  4019ea:	2101      	movs	r1, #1
  4019ec:	687b      	ldr	r3, [r7, #4]
  4019ee:	fa01 f303 	lsl.w	r3, r1, r3
  4019f2:	429a      	cmp	r2, r3
  4019f4:	d01e      	beq.n	401a34 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  4019f6:	4a13      	ldr	r2, [pc, #76]	; (401a44 <pmc_enable_periph_clk+0x80>)
  4019f8:	2101      	movs	r1, #1
  4019fa:	687b      	ldr	r3, [r7, #4]
  4019fc:	fa01 f303 	lsl.w	r3, r1, r3
  401a00:	6113      	str	r3, [r2, #16]
  401a02:	e017      	b.n	401a34 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401a04:	687b      	ldr	r3, [r7, #4]
  401a06:	3b20      	subs	r3, #32
  401a08:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401a0a:	4b0e      	ldr	r3, [pc, #56]	; (401a44 <pmc_enable_periph_clk+0x80>)
  401a0c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401a10:	2101      	movs	r1, #1
  401a12:	687b      	ldr	r3, [r7, #4]
  401a14:	fa01 f303 	lsl.w	r3, r1, r3
  401a18:	401a      	ands	r2, r3
  401a1a:	2101      	movs	r1, #1
  401a1c:	687b      	ldr	r3, [r7, #4]
  401a1e:	fa01 f303 	lsl.w	r3, r1, r3
  401a22:	429a      	cmp	r2, r3
  401a24:	d006      	beq.n	401a34 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  401a26:	4a07      	ldr	r2, [pc, #28]	; (401a44 <pmc_enable_periph_clk+0x80>)
  401a28:	2101      	movs	r1, #1
  401a2a:	687b      	ldr	r3, [r7, #4]
  401a2c:	fa01 f303 	lsl.w	r3, r1, r3
  401a30:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  401a34:	2300      	movs	r3, #0
}
  401a36:	4618      	mov	r0, r3
  401a38:	370c      	adds	r7, #12
  401a3a:	46bd      	mov	sp, r7
  401a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a40:	4770      	bx	lr
  401a42:	bf00      	nop
  401a44:	400e0600 	.word	0x400e0600

00401a48 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  401a48:	b480      	push	{r7}
  401a4a:	b083      	sub	sp, #12
  401a4c:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401a4e:	f3ef 8310 	mrs	r3, PRIMASK
  401a52:	607b      	str	r3, [r7, #4]
  return(result);
  401a54:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401a56:	2b00      	cmp	r3, #0
  401a58:	bf0c      	ite	eq
  401a5a:	2301      	moveq	r3, #1
  401a5c:	2300      	movne	r3, #0
  401a5e:	b2db      	uxtb	r3, r3
  401a60:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  401a62:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401a64:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401a68:	4b04      	ldr	r3, [pc, #16]	; (401a7c <cpu_irq_save+0x34>)
  401a6a:	2200      	movs	r2, #0
  401a6c:	701a      	strb	r2, [r3, #0]
	return flags;
  401a6e:	683b      	ldr	r3, [r7, #0]
}
  401a70:	4618      	mov	r0, r3
  401a72:	370c      	adds	r7, #12
  401a74:	46bd      	mov	sp, r7
  401a76:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a7a:	4770      	bx	lr
  401a7c:	2040000a 	.word	0x2040000a

00401a80 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  401a80:	b480      	push	{r7}
  401a82:	b083      	sub	sp, #12
  401a84:	af00      	add	r7, sp, #0
  401a86:	6078      	str	r0, [r7, #4]
	return (flags);
  401a88:	687b      	ldr	r3, [r7, #4]
  401a8a:	2b00      	cmp	r3, #0
  401a8c:	bf14      	ite	ne
  401a8e:	2301      	movne	r3, #1
  401a90:	2300      	moveq	r3, #0
  401a92:	b2db      	uxtb	r3, r3
}
  401a94:	4618      	mov	r0, r3
  401a96:	370c      	adds	r7, #12
  401a98:	46bd      	mov	sp, r7
  401a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a9e:	4770      	bx	lr

00401aa0 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  401aa0:	b580      	push	{r7, lr}
  401aa2:	b082      	sub	sp, #8
  401aa4:	af00      	add	r7, sp, #0
  401aa6:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  401aa8:	6878      	ldr	r0, [r7, #4]
  401aaa:	4b07      	ldr	r3, [pc, #28]	; (401ac8 <cpu_irq_restore+0x28>)
  401aac:	4798      	blx	r3
  401aae:	4603      	mov	r3, r0
  401ab0:	2b00      	cmp	r3, #0
  401ab2:	d005      	beq.n	401ac0 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  401ab4:	4b05      	ldr	r3, [pc, #20]	; (401acc <cpu_irq_restore+0x2c>)
  401ab6:	2201      	movs	r2, #1
  401ab8:	701a      	strb	r2, [r3, #0]
  401aba:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401abe:	b662      	cpsie	i
}
  401ac0:	bf00      	nop
  401ac2:	3708      	adds	r7, #8
  401ac4:	46bd      	mov	sp, r7
  401ac6:	bd80      	pop	{r7, pc}
  401ac8:	00401a81 	.word	0x00401a81
  401acc:	2040000a 	.word	0x2040000a

00401ad0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401ad0:	b580      	push	{r7, lr}
  401ad2:	b084      	sub	sp, #16
  401ad4:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  401ad6:	4b1e      	ldr	r3, [pc, #120]	; (401b50 <Reset_Handler+0x80>)
  401ad8:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  401ada:	4b1e      	ldr	r3, [pc, #120]	; (401b54 <Reset_Handler+0x84>)
  401adc:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  401ade:	68fa      	ldr	r2, [r7, #12]
  401ae0:	68bb      	ldr	r3, [r7, #8]
  401ae2:	429a      	cmp	r2, r3
  401ae4:	d00c      	beq.n	401b00 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  401ae6:	e007      	b.n	401af8 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  401ae8:	68bb      	ldr	r3, [r7, #8]
  401aea:	1d1a      	adds	r2, r3, #4
  401aec:	60ba      	str	r2, [r7, #8]
  401aee:	68fa      	ldr	r2, [r7, #12]
  401af0:	1d11      	adds	r1, r2, #4
  401af2:	60f9      	str	r1, [r7, #12]
  401af4:	6812      	ldr	r2, [r2, #0]
  401af6:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  401af8:	68bb      	ldr	r3, [r7, #8]
  401afa:	4a17      	ldr	r2, [pc, #92]	; (401b58 <Reset_Handler+0x88>)
  401afc:	4293      	cmp	r3, r2
  401afe:	d3f3      	bcc.n	401ae8 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401b00:	4b16      	ldr	r3, [pc, #88]	; (401b5c <Reset_Handler+0x8c>)
  401b02:	60bb      	str	r3, [r7, #8]
  401b04:	e004      	b.n	401b10 <Reset_Handler+0x40>
                *pDest++ = 0;
  401b06:	68bb      	ldr	r3, [r7, #8]
  401b08:	1d1a      	adds	r2, r3, #4
  401b0a:	60ba      	str	r2, [r7, #8]
  401b0c:	2200      	movs	r2, #0
  401b0e:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  401b10:	68bb      	ldr	r3, [r7, #8]
  401b12:	4a13      	ldr	r2, [pc, #76]	; (401b60 <Reset_Handler+0x90>)
  401b14:	4293      	cmp	r3, r2
  401b16:	d3f6      	bcc.n	401b06 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  401b18:	4b12      	ldr	r3, [pc, #72]	; (401b64 <Reset_Handler+0x94>)
  401b1a:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401b1c:	4a12      	ldr	r2, [pc, #72]	; (401b68 <Reset_Handler+0x98>)
  401b1e:	68fb      	ldr	r3, [r7, #12]
  401b20:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401b24:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  401b26:	4b11      	ldr	r3, [pc, #68]	; (401b6c <Reset_Handler+0x9c>)
  401b28:	4798      	blx	r3
  401b2a:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  401b2c:	4a10      	ldr	r2, [pc, #64]	; (401b70 <Reset_Handler+0xa0>)
  401b2e:	4b10      	ldr	r3, [pc, #64]	; (401b70 <Reset_Handler+0xa0>)
  401b30:	681b      	ldr	r3, [r3, #0]
  401b32:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401b36:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401b38:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401b3c:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  401b40:	6878      	ldr	r0, [r7, #4]
  401b42:	4b0c      	ldr	r3, [pc, #48]	; (401b74 <Reset_Handler+0xa4>)
  401b44:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  401b46:	4b0c      	ldr	r3, [pc, #48]	; (401b78 <Reset_Handler+0xa8>)
  401b48:	4798      	blx	r3

        /* Branch to main function */
        main();
  401b4a:	4b0c      	ldr	r3, [pc, #48]	; (401b7c <Reset_Handler+0xac>)
  401b4c:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  401b4e:	e7fe      	b.n	401b4e <Reset_Handler+0x7e>
  401b50:	0040760c 	.word	0x0040760c
  401b54:	20400000 	.word	0x20400000
  401b58:	204009c0 	.word	0x204009c0
  401b5c:	204009c0 	.word	0x204009c0
  401b60:	20400b4c 	.word	0x20400b4c
  401b64:	00400000 	.word	0x00400000
  401b68:	e000ed00 	.word	0xe000ed00
  401b6c:	00401a49 	.word	0x00401a49
  401b70:	e000ed88 	.word	0xe000ed88
  401b74:	00401aa1 	.word	0x00401aa1
  401b78:	00402c69 	.word	0x00402c69
  401b7c:	00402741 	.word	0x00402741

00401b80 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401b80:	b480      	push	{r7}
  401b82:	af00      	add	r7, sp, #0
        while (1) {
  401b84:	e7fe      	b.n	401b84 <Dummy_Handler+0x4>
	...

00401b88 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  401b88:	b480      	push	{r7}
  401b8a:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401b8c:	4b52      	ldr	r3, [pc, #328]	; (401cd8 <SystemCoreClockUpdate+0x150>)
  401b8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401b90:	f003 0303 	and.w	r3, r3, #3
  401b94:	2b01      	cmp	r3, #1
  401b96:	d014      	beq.n	401bc2 <SystemCoreClockUpdate+0x3a>
  401b98:	2b01      	cmp	r3, #1
  401b9a:	d302      	bcc.n	401ba2 <SystemCoreClockUpdate+0x1a>
  401b9c:	2b02      	cmp	r3, #2
  401b9e:	d038      	beq.n	401c12 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  401ba0:	e07a      	b.n	401c98 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401ba2:	4b4e      	ldr	r3, [pc, #312]	; (401cdc <SystemCoreClockUpdate+0x154>)
  401ba4:	695b      	ldr	r3, [r3, #20]
  401ba6:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401baa:	2b00      	cmp	r3, #0
  401bac:	d004      	beq.n	401bb8 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401bae:	4b4c      	ldr	r3, [pc, #304]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401bb0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401bb4:	601a      	str	r2, [r3, #0]
    break;
  401bb6:	e06f      	b.n	401c98 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401bb8:	4b49      	ldr	r3, [pc, #292]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401bba:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  401bbe:	601a      	str	r2, [r3, #0]
    break;
  401bc0:	e06a      	b.n	401c98 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401bc2:	4b45      	ldr	r3, [pc, #276]	; (401cd8 <SystemCoreClockUpdate+0x150>)
  401bc4:	6a1b      	ldr	r3, [r3, #32]
  401bc6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401bca:	2b00      	cmp	r3, #0
  401bcc:	d003      	beq.n	401bd6 <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401bce:	4b44      	ldr	r3, [pc, #272]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401bd0:	4a44      	ldr	r2, [pc, #272]	; (401ce4 <SystemCoreClockUpdate+0x15c>)
  401bd2:	601a      	str	r2, [r3, #0]
    break;
  401bd4:	e060      	b.n	401c98 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401bd6:	4b42      	ldr	r3, [pc, #264]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401bd8:	4a43      	ldr	r2, [pc, #268]	; (401ce8 <SystemCoreClockUpdate+0x160>)
  401bda:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401bdc:	4b3e      	ldr	r3, [pc, #248]	; (401cd8 <SystemCoreClockUpdate+0x150>)
  401bde:	6a1b      	ldr	r3, [r3, #32]
  401be0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401be4:	2b10      	cmp	r3, #16
  401be6:	d004      	beq.n	401bf2 <SystemCoreClockUpdate+0x6a>
  401be8:	2b20      	cmp	r3, #32
  401bea:	d008      	beq.n	401bfe <SystemCoreClockUpdate+0x76>
  401bec:	2b00      	cmp	r3, #0
  401bee:	d00e      	beq.n	401c0e <SystemCoreClockUpdate+0x86>
          break;
  401bf0:	e00e      	b.n	401c10 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  401bf2:	4b3b      	ldr	r3, [pc, #236]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401bf4:	681b      	ldr	r3, [r3, #0]
  401bf6:	005b      	lsls	r3, r3, #1
  401bf8:	4a39      	ldr	r2, [pc, #228]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401bfa:	6013      	str	r3, [r2, #0]
          break;
  401bfc:	e008      	b.n	401c10 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  401bfe:	4b38      	ldr	r3, [pc, #224]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401c00:	681a      	ldr	r2, [r3, #0]
  401c02:	4613      	mov	r3, r2
  401c04:	005b      	lsls	r3, r3, #1
  401c06:	4413      	add	r3, r2
  401c08:	4a35      	ldr	r2, [pc, #212]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401c0a:	6013      	str	r3, [r2, #0]
          break;
  401c0c:	e000      	b.n	401c10 <SystemCoreClockUpdate+0x88>
          break;
  401c0e:	bf00      	nop
    break;
  401c10:	e042      	b.n	401c98 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401c12:	4b31      	ldr	r3, [pc, #196]	; (401cd8 <SystemCoreClockUpdate+0x150>)
  401c14:	6a1b      	ldr	r3, [r3, #32]
  401c16:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401c1a:	2b00      	cmp	r3, #0
  401c1c:	d003      	beq.n	401c26 <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401c1e:	4b30      	ldr	r3, [pc, #192]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401c20:	4a30      	ldr	r2, [pc, #192]	; (401ce4 <SystemCoreClockUpdate+0x15c>)
  401c22:	601a      	str	r2, [r3, #0]
  401c24:	e01c      	b.n	401c60 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401c26:	4b2e      	ldr	r3, [pc, #184]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401c28:	4a2f      	ldr	r2, [pc, #188]	; (401ce8 <SystemCoreClockUpdate+0x160>)
  401c2a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401c2c:	4b2a      	ldr	r3, [pc, #168]	; (401cd8 <SystemCoreClockUpdate+0x150>)
  401c2e:	6a1b      	ldr	r3, [r3, #32]
  401c30:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401c34:	2b10      	cmp	r3, #16
  401c36:	d004      	beq.n	401c42 <SystemCoreClockUpdate+0xba>
  401c38:	2b20      	cmp	r3, #32
  401c3a:	d008      	beq.n	401c4e <SystemCoreClockUpdate+0xc6>
  401c3c:	2b00      	cmp	r3, #0
  401c3e:	d00e      	beq.n	401c5e <SystemCoreClockUpdate+0xd6>
          break;
  401c40:	e00e      	b.n	401c60 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  401c42:	4b27      	ldr	r3, [pc, #156]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401c44:	681b      	ldr	r3, [r3, #0]
  401c46:	005b      	lsls	r3, r3, #1
  401c48:	4a25      	ldr	r2, [pc, #148]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401c4a:	6013      	str	r3, [r2, #0]
          break;
  401c4c:	e008      	b.n	401c60 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  401c4e:	4b24      	ldr	r3, [pc, #144]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401c50:	681a      	ldr	r2, [r3, #0]
  401c52:	4613      	mov	r3, r2
  401c54:	005b      	lsls	r3, r3, #1
  401c56:	4413      	add	r3, r2
  401c58:	4a21      	ldr	r2, [pc, #132]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401c5a:	6013      	str	r3, [r2, #0]
          break;
  401c5c:	e000      	b.n	401c60 <SystemCoreClockUpdate+0xd8>
          break;
  401c5e:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401c60:	4b1d      	ldr	r3, [pc, #116]	; (401cd8 <SystemCoreClockUpdate+0x150>)
  401c62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401c64:	f003 0303 	and.w	r3, r3, #3
  401c68:	2b02      	cmp	r3, #2
  401c6a:	d114      	bne.n	401c96 <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401c6c:	4b1a      	ldr	r3, [pc, #104]	; (401cd8 <SystemCoreClockUpdate+0x150>)
  401c6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401c70:	0c1b      	lsrs	r3, r3, #16
  401c72:	f3c3 030a 	ubfx	r3, r3, #0, #11
  401c76:	3301      	adds	r3, #1
  401c78:	4a19      	ldr	r2, [pc, #100]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401c7a:	6812      	ldr	r2, [r2, #0]
  401c7c:	fb02 f303 	mul.w	r3, r2, r3
  401c80:	4a17      	ldr	r2, [pc, #92]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401c82:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401c84:	4b14      	ldr	r3, [pc, #80]	; (401cd8 <SystemCoreClockUpdate+0x150>)
  401c86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401c88:	b2db      	uxtb	r3, r3
  401c8a:	4a15      	ldr	r2, [pc, #84]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401c8c:	6812      	ldr	r2, [r2, #0]
  401c8e:	fbb2 f3f3 	udiv	r3, r2, r3
  401c92:	4a13      	ldr	r2, [pc, #76]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401c94:	6013      	str	r3, [r2, #0]
    break;
  401c96:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401c98:	4b0f      	ldr	r3, [pc, #60]	; (401cd8 <SystemCoreClockUpdate+0x150>)
  401c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401c9c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401ca0:	2b70      	cmp	r3, #112	; 0x70
  401ca2:	d108      	bne.n	401cb6 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  401ca4:	4b0e      	ldr	r3, [pc, #56]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401ca6:	681b      	ldr	r3, [r3, #0]
  401ca8:	4a10      	ldr	r2, [pc, #64]	; (401cec <SystemCoreClockUpdate+0x164>)
  401caa:	fba2 2303 	umull	r2, r3, r2, r3
  401cae:	085b      	lsrs	r3, r3, #1
  401cb0:	4a0b      	ldr	r2, [pc, #44]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401cb2:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  401cb4:	e00a      	b.n	401ccc <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401cb6:	4b08      	ldr	r3, [pc, #32]	; (401cd8 <SystemCoreClockUpdate+0x150>)
  401cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401cba:	091b      	lsrs	r3, r3, #4
  401cbc:	f003 0307 	and.w	r3, r3, #7
  401cc0:	4a07      	ldr	r2, [pc, #28]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401cc2:	6812      	ldr	r2, [r2, #0]
  401cc4:	fa22 f303 	lsr.w	r3, r2, r3
  401cc8:	4a05      	ldr	r2, [pc, #20]	; (401ce0 <SystemCoreClockUpdate+0x158>)
  401cca:	6013      	str	r3, [r2, #0]
}
  401ccc:	bf00      	nop
  401cce:	46bd      	mov	sp, r7
  401cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401cd4:	4770      	bx	lr
  401cd6:	bf00      	nop
  401cd8:	400e0600 	.word	0x400e0600
  401cdc:	400e1810 	.word	0x400e1810
  401ce0:	2040000c 	.word	0x2040000c
  401ce4:	00b71b00 	.word	0x00b71b00
  401ce8:	003d0900 	.word	0x003d0900
  401cec:	aaaaaaab 	.word	0xaaaaaaab

00401cf0 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  401cf0:	b480      	push	{r7}
  401cf2:	b083      	sub	sp, #12
  401cf4:	af00      	add	r7, sp, #0
  401cf6:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401cf8:	687b      	ldr	r3, [r7, #4]
  401cfa:	4a1d      	ldr	r2, [pc, #116]	; (401d70 <system_init_flash+0x80>)
  401cfc:	4293      	cmp	r3, r2
  401cfe:	d804      	bhi.n	401d0a <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401d00:	4b1c      	ldr	r3, [pc, #112]	; (401d74 <system_init_flash+0x84>)
  401d02:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401d06:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401d08:	e02b      	b.n	401d62 <system_init_flash+0x72>
    if (ul_clk < CHIP_FREQ_FWS_1)
  401d0a:	687b      	ldr	r3, [r7, #4]
  401d0c:	4a1a      	ldr	r2, [pc, #104]	; (401d78 <system_init_flash+0x88>)
  401d0e:	4293      	cmp	r3, r2
  401d10:	d803      	bhi.n	401d1a <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401d12:	4b18      	ldr	r3, [pc, #96]	; (401d74 <system_init_flash+0x84>)
  401d14:	4a19      	ldr	r2, [pc, #100]	; (401d7c <system_init_flash+0x8c>)
  401d16:	601a      	str	r2, [r3, #0]
}
  401d18:	e023      	b.n	401d62 <system_init_flash+0x72>
      if (ul_clk < CHIP_FREQ_FWS_2)
  401d1a:	687b      	ldr	r3, [r7, #4]
  401d1c:	4a18      	ldr	r2, [pc, #96]	; (401d80 <system_init_flash+0x90>)
  401d1e:	4293      	cmp	r3, r2
  401d20:	d803      	bhi.n	401d2a <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401d22:	4b14      	ldr	r3, [pc, #80]	; (401d74 <system_init_flash+0x84>)
  401d24:	4a17      	ldr	r2, [pc, #92]	; (401d84 <system_init_flash+0x94>)
  401d26:	601a      	str	r2, [r3, #0]
}
  401d28:	e01b      	b.n	401d62 <system_init_flash+0x72>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401d2a:	687b      	ldr	r3, [r7, #4]
  401d2c:	4a16      	ldr	r2, [pc, #88]	; (401d88 <system_init_flash+0x98>)
  401d2e:	4293      	cmp	r3, r2
  401d30:	d803      	bhi.n	401d3a <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401d32:	4b10      	ldr	r3, [pc, #64]	; (401d74 <system_init_flash+0x84>)
  401d34:	4a15      	ldr	r2, [pc, #84]	; (401d8c <system_init_flash+0x9c>)
  401d36:	601a      	str	r2, [r3, #0]
}
  401d38:	e013      	b.n	401d62 <system_init_flash+0x72>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401d3a:	687b      	ldr	r3, [r7, #4]
  401d3c:	4a14      	ldr	r2, [pc, #80]	; (401d90 <system_init_flash+0xa0>)
  401d3e:	4293      	cmp	r3, r2
  401d40:	d804      	bhi.n	401d4c <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401d42:	4b0c      	ldr	r3, [pc, #48]	; (401d74 <system_init_flash+0x84>)
  401d44:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401d48:	601a      	str	r2, [r3, #0]
}
  401d4a:	e00a      	b.n	401d62 <system_init_flash+0x72>
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  401d4c:	687b      	ldr	r3, [r7, #4]
  401d4e:	4a11      	ldr	r2, [pc, #68]	; (401d94 <system_init_flash+0xa4>)
  401d50:	4293      	cmp	r3, r2
  401d52:	d803      	bhi.n	401d5c <system_init_flash+0x6c>
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401d54:	4b07      	ldr	r3, [pc, #28]	; (401d74 <system_init_flash+0x84>)
  401d56:	4a10      	ldr	r2, [pc, #64]	; (401d98 <system_init_flash+0xa8>)
  401d58:	601a      	str	r2, [r3, #0]
}
  401d5a:	e002      	b.n	401d62 <system_init_flash+0x72>
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  401d5c:	4b05      	ldr	r3, [pc, #20]	; (401d74 <system_init_flash+0x84>)
  401d5e:	4a0f      	ldr	r2, [pc, #60]	; (401d9c <system_init_flash+0xac>)
  401d60:	601a      	str	r2, [r3, #0]
}
  401d62:	bf00      	nop
  401d64:	370c      	adds	r7, #12
  401d66:	46bd      	mov	sp, r7
  401d68:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d6c:	4770      	bx	lr
  401d6e:	bf00      	nop
  401d70:	015ef3bf 	.word	0x015ef3bf
  401d74:	400e0c00 	.word	0x400e0c00
  401d78:	02bde77f 	.word	0x02bde77f
  401d7c:	04000100 	.word	0x04000100
  401d80:	041cdb3f 	.word	0x041cdb3f
  401d84:	04000200 	.word	0x04000200
  401d88:	057bceff 	.word	0x057bceff
  401d8c:	04000300 	.word	0x04000300
  401d90:	06dac2bf 	.word	0x06dac2bf
  401d94:	0839b67f 	.word	0x0839b67f
  401d98:	04000500 	.word	0x04000500
  401d9c:	04000600 	.word	0x04000600

00401da0 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  401da0:	b480      	push	{r7}
  401da2:	b085      	sub	sp, #20
  401da4:	af00      	add	r7, sp, #0
  401da6:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  401da8:	4b10      	ldr	r3, [pc, #64]	; (401dec <_sbrk+0x4c>)
  401daa:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  401dac:	4b10      	ldr	r3, [pc, #64]	; (401df0 <_sbrk+0x50>)
  401dae:	681b      	ldr	r3, [r3, #0]
  401db0:	2b00      	cmp	r3, #0
  401db2:	d102      	bne.n	401dba <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  401db4:	4b0e      	ldr	r3, [pc, #56]	; (401df0 <_sbrk+0x50>)
  401db6:	4a0f      	ldr	r2, [pc, #60]	; (401df4 <_sbrk+0x54>)
  401db8:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401dba:	4b0d      	ldr	r3, [pc, #52]	; (401df0 <_sbrk+0x50>)
  401dbc:	681b      	ldr	r3, [r3, #0]
  401dbe:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  401dc0:	68ba      	ldr	r2, [r7, #8]
  401dc2:	687b      	ldr	r3, [r7, #4]
  401dc4:	441a      	add	r2, r3
  401dc6:	68fb      	ldr	r3, [r7, #12]
  401dc8:	429a      	cmp	r2, r3
  401dca:	dd02      	ble.n	401dd2 <_sbrk+0x32>
		return (caddr_t) -1;	
  401dcc:	f04f 33ff 	mov.w	r3, #4294967295
  401dd0:	e006      	b.n	401de0 <_sbrk+0x40>
	}

	heap += incr;
  401dd2:	4b07      	ldr	r3, [pc, #28]	; (401df0 <_sbrk+0x50>)
  401dd4:	681a      	ldr	r2, [r3, #0]
  401dd6:	687b      	ldr	r3, [r7, #4]
  401dd8:	4413      	add	r3, r2
  401dda:	4a05      	ldr	r2, [pc, #20]	; (401df0 <_sbrk+0x50>)
  401ddc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  401dde:	68bb      	ldr	r3, [r7, #8]
}
  401de0:	4618      	mov	r0, r3
  401de2:	3714      	adds	r7, #20
  401de4:	46bd      	mov	sp, r7
  401de6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401dea:	4770      	bx	lr
  401dec:	2045fffc 	.word	0x2045fffc
  401df0:	20400a54 	.word	0x20400a54
  401df4:	20402d50 	.word	0x20402d50

00401df8 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401df8:	b480      	push	{r7}
  401dfa:	b083      	sub	sp, #12
  401dfc:	af00      	add	r7, sp, #0
  401dfe:	4603      	mov	r3, r0
  401e00:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401e02:	4909      	ldr	r1, [pc, #36]	; (401e28 <NVIC_EnableIRQ+0x30>)
  401e04:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401e08:	095b      	lsrs	r3, r3, #5
  401e0a:	79fa      	ldrb	r2, [r7, #7]
  401e0c:	f002 021f 	and.w	r2, r2, #31
  401e10:	2001      	movs	r0, #1
  401e12:	fa00 f202 	lsl.w	r2, r0, r2
  401e16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401e1a:	bf00      	nop
  401e1c:	370c      	adds	r7, #12
  401e1e:	46bd      	mov	sp, r7
  401e20:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e24:	4770      	bx	lr
  401e26:	bf00      	nop
  401e28:	e000e100 	.word	0xe000e100

00401e2c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  401e2c:	b480      	push	{r7}
  401e2e:	b083      	sub	sp, #12
  401e30:	af00      	add	r7, sp, #0
  401e32:	4603      	mov	r3, r0
  401e34:	6039      	str	r1, [r7, #0]
  401e36:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401e38:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401e3c:	2b00      	cmp	r3, #0
  401e3e:	da0b      	bge.n	401e58 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401e40:	490d      	ldr	r1, [pc, #52]	; (401e78 <NVIC_SetPriority+0x4c>)
  401e42:	79fb      	ldrb	r3, [r7, #7]
  401e44:	f003 030f 	and.w	r3, r3, #15
  401e48:	3b04      	subs	r3, #4
  401e4a:	683a      	ldr	r2, [r7, #0]
  401e4c:	b2d2      	uxtb	r2, r2
  401e4e:	0152      	lsls	r2, r2, #5
  401e50:	b2d2      	uxtb	r2, r2
  401e52:	440b      	add	r3, r1
  401e54:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  401e56:	e009      	b.n	401e6c <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401e58:	4908      	ldr	r1, [pc, #32]	; (401e7c <NVIC_SetPriority+0x50>)
  401e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401e5e:	683a      	ldr	r2, [r7, #0]
  401e60:	b2d2      	uxtb	r2, r2
  401e62:	0152      	lsls	r2, r2, #5
  401e64:	b2d2      	uxtb	r2, r2
  401e66:	440b      	add	r3, r1
  401e68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401e6c:	bf00      	nop
  401e6e:	370c      	adds	r7, #12
  401e70:	46bd      	mov	sp, r7
  401e72:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e76:	4770      	bx	lr
  401e78:	e000ed00 	.word	0xe000ed00
  401e7c:	e000e100 	.word	0xe000e100

00401e80 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  401e80:	b580      	push	{r7, lr}
  401e82:	b082      	sub	sp, #8
  401e84:	af00      	add	r7, sp, #0
  401e86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
  401e88:	687b      	ldr	r3, [r7, #4]
  401e8a:	3b01      	subs	r3, #1
  401e8c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
  401e90:	d301      	bcc.n	401e96 <SysTick_Config+0x16>
  401e92:	2301      	movs	r3, #1
  401e94:	e00f      	b.n	401eb6 <SysTick_Config+0x36>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  401e96:	4a0a      	ldr	r2, [pc, #40]	; (401ec0 <SysTick_Config+0x40>)
  401e98:	687b      	ldr	r3, [r7, #4]
  401e9a:	3b01      	subs	r3, #1
  401e9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  401e9e:	2107      	movs	r1, #7
  401ea0:	f04f 30ff 	mov.w	r0, #4294967295
  401ea4:	4b07      	ldr	r3, [pc, #28]	; (401ec4 <SysTick_Config+0x44>)
  401ea6:	4798      	blx	r3
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  401ea8:	4b05      	ldr	r3, [pc, #20]	; (401ec0 <SysTick_Config+0x40>)
  401eaa:	2200      	movs	r2, #0
  401eac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  401eae:	4b04      	ldr	r3, [pc, #16]	; (401ec0 <SysTick_Config+0x40>)
  401eb0:	2207      	movs	r2, #7
  401eb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
  401eb4:	2300      	movs	r3, #0
}
  401eb6:	4618      	mov	r0, r3
  401eb8:	3708      	adds	r7, #8
  401eba:	46bd      	mov	sp, r7
  401ebc:	bd80      	pop	{r7, pc}
  401ebe:	bf00      	nop
  401ec0:	e000e010 	.word	0xe000e010
  401ec4:	00401e2d 	.word	0x00401e2d

00401ec8 <osc_get_rate>:
{
  401ec8:	b480      	push	{r7}
  401eca:	b083      	sub	sp, #12
  401ecc:	af00      	add	r7, sp, #0
  401ece:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401ed0:	687b      	ldr	r3, [r7, #4]
  401ed2:	2b07      	cmp	r3, #7
  401ed4:	d825      	bhi.n	401f22 <osc_get_rate+0x5a>
  401ed6:	a201      	add	r2, pc, #4	; (adr r2, 401edc <osc_get_rate+0x14>)
  401ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401edc:	00401efd 	.word	0x00401efd
  401ee0:	00401f03 	.word	0x00401f03
  401ee4:	00401f09 	.word	0x00401f09
  401ee8:	00401f0f 	.word	0x00401f0f
  401eec:	00401f13 	.word	0x00401f13
  401ef0:	00401f17 	.word	0x00401f17
  401ef4:	00401f1b 	.word	0x00401f1b
  401ef8:	00401f1f 	.word	0x00401f1f
		return OSC_SLCK_32K_RC_HZ;
  401efc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401f00:	e010      	b.n	401f24 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401f02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401f06:	e00d      	b.n	401f24 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401f08:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401f0c:	e00a      	b.n	401f24 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401f0e:	4b08      	ldr	r3, [pc, #32]	; (401f30 <osc_get_rate+0x68>)
  401f10:	e008      	b.n	401f24 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401f12:	4b08      	ldr	r3, [pc, #32]	; (401f34 <osc_get_rate+0x6c>)
  401f14:	e006      	b.n	401f24 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401f16:	4b08      	ldr	r3, [pc, #32]	; (401f38 <osc_get_rate+0x70>)
  401f18:	e004      	b.n	401f24 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401f1a:	4b07      	ldr	r3, [pc, #28]	; (401f38 <osc_get_rate+0x70>)
  401f1c:	e002      	b.n	401f24 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401f1e:	4b06      	ldr	r3, [pc, #24]	; (401f38 <osc_get_rate+0x70>)
  401f20:	e000      	b.n	401f24 <osc_get_rate+0x5c>
	return 0;
  401f22:	2300      	movs	r3, #0
}
  401f24:	4618      	mov	r0, r3
  401f26:	370c      	adds	r7, #12
  401f28:	46bd      	mov	sp, r7
  401f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f2e:	4770      	bx	lr
  401f30:	003d0900 	.word	0x003d0900
  401f34:	007a1200 	.word	0x007a1200
  401f38:	00b71b00 	.word	0x00b71b00

00401f3c <sysclk_get_main_hz>:
{
  401f3c:	b580      	push	{r7, lr}
  401f3e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401f40:	2006      	movs	r0, #6
  401f42:	4b05      	ldr	r3, [pc, #20]	; (401f58 <sysclk_get_main_hz+0x1c>)
  401f44:	4798      	blx	r3
  401f46:	4602      	mov	r2, r0
  401f48:	4613      	mov	r3, r2
  401f4a:	009b      	lsls	r3, r3, #2
  401f4c:	4413      	add	r3, r2
  401f4e:	009a      	lsls	r2, r3, #2
  401f50:	4413      	add	r3, r2
}
  401f52:	4618      	mov	r0, r3
  401f54:	bd80      	pop	{r7, pc}
  401f56:	bf00      	nop
  401f58:	00401ec9 	.word	0x00401ec9

00401f5c <sysclk_get_cpu_hz>:
{
  401f5c:	b580      	push	{r7, lr}
  401f5e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401f60:	4b02      	ldr	r3, [pc, #8]	; (401f6c <sysclk_get_cpu_hz+0x10>)
  401f62:	4798      	blx	r3
  401f64:	4603      	mov	r3, r0
}
  401f66:	4618      	mov	r0, r3
  401f68:	bd80      	pop	{r7, pc}
  401f6a:	bf00      	nop
  401f6c:	00401f3d 	.word	0x00401f3d

00401f70 <sysclk_get_peripheral_hz>:
{
  401f70:	b580      	push	{r7, lr}
  401f72:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401f74:	4b02      	ldr	r3, [pc, #8]	; (401f80 <sysclk_get_peripheral_hz+0x10>)
  401f76:	4798      	blx	r3
  401f78:	4603      	mov	r3, r0
  401f7a:	085b      	lsrs	r3, r3, #1
}
  401f7c:	4618      	mov	r0, r3
  401f7e:	bd80      	pop	{r7, pc}
  401f80:	00401f3d 	.word	0x00401f3d

00401f84 <sysclk_enable_peripheral_clock>:
{
  401f84:	b580      	push	{r7, lr}
  401f86:	b082      	sub	sp, #8
  401f88:	af00      	add	r7, sp, #0
  401f8a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401f8c:	6878      	ldr	r0, [r7, #4]
  401f8e:	4b03      	ldr	r3, [pc, #12]	; (401f9c <sysclk_enable_peripheral_clock+0x18>)
  401f90:	4798      	blx	r3
}
  401f92:	bf00      	nop
  401f94:	3708      	adds	r7, #8
  401f96:	46bd      	mov	sp, r7
  401f98:	bd80      	pop	{r7, pc}
  401f9a:	bf00      	nop
  401f9c:	004019c5 	.word	0x004019c5

00401fa0 <ioport_init>:
{
  401fa0:	b580      	push	{r7, lr}
  401fa2:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_PIOA);
  401fa4:	200a      	movs	r0, #10
  401fa6:	4b08      	ldr	r3, [pc, #32]	; (401fc8 <ioport_init+0x28>)
  401fa8:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOB);
  401faa:	200b      	movs	r0, #11
  401fac:	4b06      	ldr	r3, [pc, #24]	; (401fc8 <ioport_init+0x28>)
  401fae:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOC);
  401fb0:	200c      	movs	r0, #12
  401fb2:	4b05      	ldr	r3, [pc, #20]	; (401fc8 <ioport_init+0x28>)
  401fb4:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOD);
  401fb6:	2010      	movs	r0, #16
  401fb8:	4b03      	ldr	r3, [pc, #12]	; (401fc8 <ioport_init+0x28>)
  401fba:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOE);
  401fbc:	2011      	movs	r0, #17
  401fbe:	4b02      	ldr	r3, [pc, #8]	; (401fc8 <ioport_init+0x28>)
  401fc0:	4798      	blx	r3
}
  401fc2:	bf00      	nop
  401fc4:	bd80      	pop	{r7, pc}
  401fc6:	bf00      	nop
  401fc8:	00401f85 	.word	0x00401f85

00401fcc <usart_serial_init>:
{
  401fcc:	b580      	push	{r7, lr}
  401fce:	b08c      	sub	sp, #48	; 0x30
  401fd0:	af00      	add	r7, sp, #0
  401fd2:	6078      	str	r0, [r7, #4]
  401fd4:	6039      	str	r1, [r7, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401fd6:	4b4f      	ldr	r3, [pc, #316]	; (402114 <usart_serial_init+0x148>)
  401fd8:	4798      	blx	r3
  401fda:	4603      	mov	r3, r0
  401fdc:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  401fde:	683b      	ldr	r3, [r7, #0]
  401fe0:	681b      	ldr	r3, [r3, #0]
  401fe2:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  401fe4:	683b      	ldr	r3, [r7, #0]
  401fe6:	689b      	ldr	r3, [r3, #8]
  401fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
	usart_settings.baudrate = opt->baudrate;
  401fea:	683b      	ldr	r3, [r7, #0]
  401fec:	681b      	ldr	r3, [r3, #0]
  401fee:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  401ff0:	683b      	ldr	r3, [r7, #0]
  401ff2:	685b      	ldr	r3, [r3, #4]
  401ff4:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  401ff6:	683b      	ldr	r3, [r7, #0]
  401ff8:	689b      	ldr	r3, [r3, #8]
  401ffa:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  401ffc:	683b      	ldr	r3, [r7, #0]
  401ffe:	68db      	ldr	r3, [r3, #12]
  402000:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  402002:	2300      	movs	r3, #0
  402004:	61fb      	str	r3, [r7, #28]
	if (UART0 == (Uart*)p_usart) {
  402006:	687b      	ldr	r3, [r7, #4]
  402008:	4a43      	ldr	r2, [pc, #268]	; (402118 <usart_serial_init+0x14c>)
  40200a:	4293      	cmp	r3, r2
  40200c:	d108      	bne.n	402020 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  40200e:	2007      	movs	r0, #7
  402010:	4b42      	ldr	r3, [pc, #264]	; (40211c <usart_serial_init+0x150>)
  402012:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  402014:	f107 0324 	add.w	r3, r7, #36	; 0x24
  402018:	4619      	mov	r1, r3
  40201a:	6878      	ldr	r0, [r7, #4]
  40201c:	4b40      	ldr	r3, [pc, #256]	; (402120 <usart_serial_init+0x154>)
  40201e:	4798      	blx	r3
	if (UART1 == (Uart*)p_usart) {
  402020:	687b      	ldr	r3, [r7, #4]
  402022:	4a40      	ldr	r2, [pc, #256]	; (402124 <usart_serial_init+0x158>)
  402024:	4293      	cmp	r3, r2
  402026:	d108      	bne.n	40203a <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  402028:	2008      	movs	r0, #8
  40202a:	4b3c      	ldr	r3, [pc, #240]	; (40211c <usart_serial_init+0x150>)
  40202c:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  40202e:	f107 0324 	add.w	r3, r7, #36	; 0x24
  402032:	4619      	mov	r1, r3
  402034:	6878      	ldr	r0, [r7, #4]
  402036:	4b3a      	ldr	r3, [pc, #232]	; (402120 <usart_serial_init+0x154>)
  402038:	4798      	blx	r3
	if (UART2 == (Uart*)p_usart) {
  40203a:	687b      	ldr	r3, [r7, #4]
  40203c:	4a3a      	ldr	r2, [pc, #232]	; (402128 <usart_serial_init+0x15c>)
  40203e:	4293      	cmp	r3, r2
  402040:	d108      	bne.n	402054 <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  402042:	202c      	movs	r0, #44	; 0x2c
  402044:	4b35      	ldr	r3, [pc, #212]	; (40211c <usart_serial_init+0x150>)
  402046:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  402048:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40204c:	4619      	mov	r1, r3
  40204e:	6878      	ldr	r0, [r7, #4]
  402050:	4b33      	ldr	r3, [pc, #204]	; (402120 <usart_serial_init+0x154>)
  402052:	4798      	blx	r3
	if (UART3 == (Uart*)p_usart) {
  402054:	687b      	ldr	r3, [r7, #4]
  402056:	4a35      	ldr	r2, [pc, #212]	; (40212c <usart_serial_init+0x160>)
  402058:	4293      	cmp	r3, r2
  40205a:	d108      	bne.n	40206e <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  40205c:	202d      	movs	r0, #45	; 0x2d
  40205e:	4b2f      	ldr	r3, [pc, #188]	; (40211c <usart_serial_init+0x150>)
  402060:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  402062:	f107 0324 	add.w	r3, r7, #36	; 0x24
  402066:	4619      	mov	r1, r3
  402068:	6878      	ldr	r0, [r7, #4]
  40206a:	4b2d      	ldr	r3, [pc, #180]	; (402120 <usart_serial_init+0x154>)
  40206c:	4798      	blx	r3
	if (UART4 == (Uart*)p_usart) {
  40206e:	687b      	ldr	r3, [r7, #4]
  402070:	4a2f      	ldr	r2, [pc, #188]	; (402130 <usart_serial_init+0x164>)
  402072:	4293      	cmp	r3, r2
  402074:	d108      	bne.n	402088 <usart_serial_init+0xbc>
		sysclk_enable_peripheral_clock(ID_UART4);
  402076:	202e      	movs	r0, #46	; 0x2e
  402078:	4b28      	ldr	r3, [pc, #160]	; (40211c <usart_serial_init+0x150>)
  40207a:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  40207c:	f107 0324 	add.w	r3, r7, #36	; 0x24
  402080:	4619      	mov	r1, r3
  402082:	6878      	ldr	r0, [r7, #4]
  402084:	4b26      	ldr	r3, [pc, #152]	; (402120 <usart_serial_init+0x154>)
  402086:	4798      	blx	r3
	if (USART0 == p_usart) {
  402088:	687b      	ldr	r3, [r7, #4]
  40208a:	4a2a      	ldr	r2, [pc, #168]	; (402134 <usart_serial_init+0x168>)
  40208c:	4293      	cmp	r3, r2
  40208e:	d111      	bne.n	4020b4 <usart_serial_init+0xe8>
		sysclk_enable_peripheral_clock(ID_USART0);
  402090:	200d      	movs	r0, #13
  402092:	4b22      	ldr	r3, [pc, #136]	; (40211c <usart_serial_init+0x150>)
  402094:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  402096:	4b1f      	ldr	r3, [pc, #124]	; (402114 <usart_serial_init+0x148>)
  402098:	4798      	blx	r3
  40209a:	4602      	mov	r2, r0
  40209c:	f107 030c 	add.w	r3, r7, #12
  4020a0:	4619      	mov	r1, r3
  4020a2:	6878      	ldr	r0, [r7, #4]
  4020a4:	4b24      	ldr	r3, [pc, #144]	; (402138 <usart_serial_init+0x16c>)
  4020a6:	4798      	blx	r3
		usart_enable_tx(p_usart);
  4020a8:	6878      	ldr	r0, [r7, #4]
  4020aa:	4b24      	ldr	r3, [pc, #144]	; (40213c <usart_serial_init+0x170>)
  4020ac:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4020ae:	6878      	ldr	r0, [r7, #4]
  4020b0:	4b23      	ldr	r3, [pc, #140]	; (402140 <usart_serial_init+0x174>)
  4020b2:	4798      	blx	r3
	if (USART1 == p_usart) {
  4020b4:	687b      	ldr	r3, [r7, #4]
  4020b6:	4a23      	ldr	r2, [pc, #140]	; (402144 <usart_serial_init+0x178>)
  4020b8:	4293      	cmp	r3, r2
  4020ba:	d111      	bne.n	4020e0 <usart_serial_init+0x114>
		sysclk_enable_peripheral_clock(ID_USART1);
  4020bc:	200e      	movs	r0, #14
  4020be:	4b17      	ldr	r3, [pc, #92]	; (40211c <usart_serial_init+0x150>)
  4020c0:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  4020c2:	4b14      	ldr	r3, [pc, #80]	; (402114 <usart_serial_init+0x148>)
  4020c4:	4798      	blx	r3
  4020c6:	4602      	mov	r2, r0
  4020c8:	f107 030c 	add.w	r3, r7, #12
  4020cc:	4619      	mov	r1, r3
  4020ce:	6878      	ldr	r0, [r7, #4]
  4020d0:	4b19      	ldr	r3, [pc, #100]	; (402138 <usart_serial_init+0x16c>)
  4020d2:	4798      	blx	r3
		usart_enable_tx(p_usart);
  4020d4:	6878      	ldr	r0, [r7, #4]
  4020d6:	4b19      	ldr	r3, [pc, #100]	; (40213c <usart_serial_init+0x170>)
  4020d8:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4020da:	6878      	ldr	r0, [r7, #4]
  4020dc:	4b18      	ldr	r3, [pc, #96]	; (402140 <usart_serial_init+0x174>)
  4020de:	4798      	blx	r3
	if (USART2 == p_usart) {
  4020e0:	687b      	ldr	r3, [r7, #4]
  4020e2:	4a19      	ldr	r2, [pc, #100]	; (402148 <usart_serial_init+0x17c>)
  4020e4:	4293      	cmp	r3, r2
  4020e6:	d111      	bne.n	40210c <usart_serial_init+0x140>
		sysclk_enable_peripheral_clock(ID_USART2);
  4020e8:	200f      	movs	r0, #15
  4020ea:	4b0c      	ldr	r3, [pc, #48]	; (40211c <usart_serial_init+0x150>)
  4020ec:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  4020ee:	4b09      	ldr	r3, [pc, #36]	; (402114 <usart_serial_init+0x148>)
  4020f0:	4798      	blx	r3
  4020f2:	4602      	mov	r2, r0
  4020f4:	f107 030c 	add.w	r3, r7, #12
  4020f8:	4619      	mov	r1, r3
  4020fa:	6878      	ldr	r0, [r7, #4]
  4020fc:	4b0e      	ldr	r3, [pc, #56]	; (402138 <usart_serial_init+0x16c>)
  4020fe:	4798      	blx	r3
		usart_enable_tx(p_usart);
  402100:	6878      	ldr	r0, [r7, #4]
  402102:	4b0e      	ldr	r3, [pc, #56]	; (40213c <usart_serial_init+0x170>)
  402104:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402106:	6878      	ldr	r0, [r7, #4]
  402108:	4b0d      	ldr	r3, [pc, #52]	; (402140 <usart_serial_init+0x174>)
  40210a:	4798      	blx	r3
}
  40210c:	bf00      	nop
  40210e:	3730      	adds	r7, #48	; 0x30
  402110:	46bd      	mov	sp, r7
  402112:	bd80      	pop	{r7, pc}
  402114:	00401f71 	.word	0x00401f71
  402118:	400e0800 	.word	0x400e0800
  40211c:	00401f85 	.word	0x00401f85
  402120:	004008c9 	.word	0x004008c9
  402124:	400e0a00 	.word	0x400e0a00
  402128:	400e1a00 	.word	0x400e1a00
  40212c:	400e1c00 	.word	0x400e1c00
  402130:	400e1e00 	.word	0x400e1e00
  402134:	40024000 	.word	0x40024000
  402138:	004005d5 	.word	0x004005d5
  40213c:	00400659 	.word	0x00400659
  402140:	0040068d 	.word	0x0040068d
  402144:	40028000 	.word	0x40028000
  402148:	4002c000 	.word	0x4002c000

0040214c <TC0_Handler>:

//PPBUF_DECLARE(buffer,buffer_siz);
/************************************************************************/
/* funcoes    ADC                                                       */
/*************************************************************************/
void TC0_Handler(void){
  40214c:	b580      	push	{r7, lr}
  40214e:	b082      	sub	sp, #8
  402150:	af00      	add	r7, sp, #0
	volatile uint32_t ul_dummy;

	/****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
	******************************************************************/
	ul_dummy = tc_get_status(TC0, 0);
  402152:	2100      	movs	r1, #0
  402154:	4804      	ldr	r0, [pc, #16]	; (402168 <TC0_Handler+0x1c>)
  402156:	4b05      	ldr	r3, [pc, #20]	; (40216c <TC0_Handler+0x20>)
  402158:	4798      	blx	r3
  40215a:	4603      	mov	r3, r0
  40215c:	607b      	str	r3, [r7, #4]
	//printf("kakaka \n");

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  40215e:	687b      	ldr	r3, [r7, #4]

}
  402160:	bf00      	nop
  402162:	3708      	adds	r7, #8
  402164:	46bd      	mov	sp, r7
  402166:	bd80      	pop	{r7, pc}
  402168:	4000c000 	.word	0x4000c000
  40216c:	0040042b 	.word	0x0040042b

00402170 <TC_init>:

/**
* Configura TimerCounter (TC) para gerar uma interrupcao no canal (ID_TC e TC_CHANNEL)
* na taxa de especificada em freq.
*/
void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  402170:	b590      	push	{r4, r7, lr}
  402172:	b08b      	sub	sp, #44	; 0x2c
  402174:	af02      	add	r7, sp, #8
  402176:	60f8      	str	r0, [r7, #12]
  402178:	60b9      	str	r1, [r7, #8]
  40217a:	607a      	str	r2, [r7, #4]
  40217c:	603b      	str	r3, [r7, #0]
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  40217e:	4b20      	ldr	r3, [pc, #128]	; (402200 <TC_init+0x90>)
  402180:	4798      	blx	r3
  402182:	61f8      	str	r0, [r7, #28]

	uint32_t channel = 1;
  402184:	2301      	movs	r3, #1
  402186:	61bb      	str	r3, [r7, #24]
	o uC possui 3 TCs, cada TC possui 3 canais
	TC0 : ID_TC0, ID_TC1, ID_TC2
	TC1 : ID_TC3, ID_TC4, ID_TC5
	TC2 : ID_TC6, ID_TC7, ID_TC8
	*/
	pmc_enable_periph_clk(ID_TC);
  402188:	68bb      	ldr	r3, [r7, #8]
  40218a:	4618      	mov	r0, r3
  40218c:	4b1d      	ldr	r3, [pc, #116]	; (402204 <TC_init+0x94>)
  40218e:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  402190:	6838      	ldr	r0, [r7, #0]
  402192:	f107 0110 	add.w	r1, r7, #16
  402196:	f107 0214 	add.w	r2, r7, #20
  40219a:	69fb      	ldr	r3, [r7, #28]
  40219c:	9300      	str	r3, [sp, #0]
  40219e:	460b      	mov	r3, r1
  4021a0:	69f9      	ldr	r1, [r7, #28]
  4021a2:	4c19      	ldr	r4, [pc, #100]	; (402208 <TC_init+0x98>)
  4021a4:	47a0      	blx	r4
	
	//PMC->PMC_SCER = 1 << 14;
	ul_tcclks = 1;
  4021a6:	2301      	movs	r3, #1
  4021a8:	613b      	str	r3, [r7, #16]
	
	tc_init(TC, TC_CHANNEL, ul_tcclks 
  4021aa:	6879      	ldr	r1, [r7, #4]
  4021ac:	693b      	ldr	r3, [r7, #16]
  4021ae:	f443 231c 	orr.w	r3, r3, #638976	; 0x9c000
  4021b2:	461a      	mov	r2, r3
  4021b4:	68f8      	ldr	r0, [r7, #12]
  4021b6:	4b15      	ldr	r3, [pc, #84]	; (40220c <TC_init+0x9c>)
  4021b8:	4798      	blx	r3
							| TC_CMR_ACPA_SET /* RA Compare Effect: set */
							| TC_CMR_ACPC_CLEAR /* RC Compare Effect: clear */
							| TC_CMR_CPCTRG /* UP mode with automatic trigger on RC Compare */
	);
	
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq /8 );
  4021ba:	6879      	ldr	r1, [r7, #4]
  4021bc:	697b      	ldr	r3, [r7, #20]
  4021be:	69fa      	ldr	r2, [r7, #28]
  4021c0:	fbb2 f2f3 	udiv	r2, r2, r3
  4021c4:	683b      	ldr	r3, [r7, #0]
  4021c6:	fbb2 f3f3 	udiv	r3, r2, r3
  4021ca:	08db      	lsrs	r3, r3, #3
  4021cc:	461a      	mov	r2, r3
  4021ce:	68f8      	ldr	r0, [r7, #12]
  4021d0:	4b0f      	ldr	r3, [pc, #60]	; (402210 <TC_init+0xa0>)
  4021d2:	4798      	blx	r3
	tc_write_ra(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq / 8 / 2);
  4021d4:	6879      	ldr	r1, [r7, #4]
  4021d6:	697b      	ldr	r3, [r7, #20]
  4021d8:	69fa      	ldr	r2, [r7, #28]
  4021da:	fbb2 f2f3 	udiv	r2, r2, r3
  4021de:	683b      	ldr	r3, [r7, #0]
  4021e0:	fbb2 f3f3 	udiv	r3, r2, r3
  4021e4:	091b      	lsrs	r3, r3, #4
  4021e6:	461a      	mov	r2, r3
  4021e8:	68f8      	ldr	r0, [r7, #12]
  4021ea:	4b0a      	ldr	r3, [pc, #40]	; (402214 <TC_init+0xa4>)
  4021ec:	4798      	blx	r3
	/* Interrupo no C */
	//NVIC_EnableIRQ((IRQn_Type) ID_TC);
//	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);

	/* Inicializa o canal 0 do TC */
	tc_start(TC, TC_CHANNEL);
  4021ee:	687b      	ldr	r3, [r7, #4]
  4021f0:	4619      	mov	r1, r3
  4021f2:	68f8      	ldr	r0, [r7, #12]
  4021f4:	4b08      	ldr	r3, [pc, #32]	; (402218 <TC_init+0xa8>)
  4021f6:	4798      	blx	r3
}
  4021f8:	bf00      	nop
  4021fa:	3724      	adds	r7, #36	; 0x24
  4021fc:	46bd      	mov	sp, r7
  4021fe:	bd90      	pop	{r4, r7, pc}
  402200:	00401f5d 	.word	0x00401f5d
  402204:	004019c5 	.word	0x004019c5
  402208:	0040044f 	.word	0x0040044f
  40220c:	00400383 	.word	0x00400383
  402210:	00400405 	.word	0x00400405
  402214:	004003df 	.word	0x004003df
  402218:	004003bd 	.word	0x004003bd

0040221c <SysTick_Handler>:
	-0x79b, -0x76f, -0x73c, -0x702, -0x6c0, -0x678, -0x629, -0x5d4, -0x579, -0x519,
	-0x4b3, -0x449, -0x3da, -0x367, -0x2f1, -0x278, -0x1fd, -0x17f, -0x100, -0x080
};


void SysTick_Handler() {
  40221c:	b480      	push	{r7}
  40221e:	af00      	add	r7, sp, #0
	g_systimer++;
  402220:	4b04      	ldr	r3, [pc, #16]	; (402234 <SysTick_Handler+0x18>)
  402222:	681b      	ldr	r3, [r3, #0]
  402224:	3301      	adds	r3, #1
  402226:	4a03      	ldr	r2, [pc, #12]	; (402234 <SysTick_Handler+0x18>)
  402228:	6013      	str	r3, [r2, #0]
		*/

		//dacc_write_conversion_data(DACC_BASE, dac_val, DACC_CHANNEL);
		
	
}
  40222a:	bf00      	nop
  40222c:	46bd      	mov	sp, r7
  40222e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402232:	4770      	bx	lr
  402234:	20400a58 	.word	0x20400a58

00402238 <usart_put_string>:

void usart_put_string(Usart *usart, char str[]) {
  402238:	b580      	push	{r7, lr}
  40223a:	b082      	sub	sp, #8
  40223c:	af00      	add	r7, sp, #0
  40223e:	6078      	str	r0, [r7, #4]
  402240:	6039      	str	r1, [r7, #0]
	usart_serial_write_packet(usart, str, strlen(str));
  402242:	6838      	ldr	r0, [r7, #0]
  402244:	4b05      	ldr	r3, [pc, #20]	; (40225c <usart_put_string+0x24>)
  402246:	4798      	blx	r3
  402248:	4603      	mov	r3, r0
  40224a:	461a      	mov	r2, r3
  40224c:	6839      	ldr	r1, [r7, #0]
  40224e:	6878      	ldr	r0, [r7, #4]
  402250:	4b03      	ldr	r3, [pc, #12]	; (402260 <usart_put_string+0x28>)
  402252:	4798      	blx	r3
}
  402254:	bf00      	nop
  402256:	3708      	adds	r7, #8
  402258:	46bd      	mov	sp, r7
  40225a:	bd80      	pop	{r7, pc}
  40225c:	00402f01 	.word	0x00402f01
  402260:	0040088d 	.word	0x0040088d

00402264 <usart_get_string>:

int usart_get_string(Usart *usart, char buffer[], int bufferlen, int timeout_ms) {
  402264:	b580      	push	{r7, lr}
  402266:	b088      	sub	sp, #32
  402268:	af00      	add	r7, sp, #0
  40226a:	60f8      	str	r0, [r7, #12]
  40226c:	60b9      	str	r1, [r7, #8]
  40226e:	607a      	str	r2, [r7, #4]
  402270:	603b      	str	r3, [r7, #0]
	long timestart = g_systimer;
  402272:	4b17      	ldr	r3, [pc, #92]	; (4022d0 <usart_get_string+0x6c>)
  402274:	681b      	ldr	r3, [r3, #0]
  402276:	61bb      	str	r3, [r7, #24]
	uint32_t rx;
	uint32_t counter = 0;
  402278:	2300      	movs	r3, #0
  40227a:	61fb      	str	r3, [r7, #28]
	
	while(g_systimer - timestart < timeout_ms && counter < bufferlen - 1) {
  40227c:	e010      	b.n	4022a0 <usart_get_string+0x3c>
		if(usart_read(usart, &rx) == 0) {
  40227e:	f107 0314 	add.w	r3, r7, #20
  402282:	4619      	mov	r1, r3
  402284:	68f8      	ldr	r0, [r7, #12]
  402286:	4b13      	ldr	r3, [pc, #76]	; (4022d4 <usart_get_string+0x70>)
  402288:	4798      	blx	r3
  40228a:	4603      	mov	r3, r0
  40228c:	2b00      	cmp	r3, #0
  40228e:	d107      	bne.n	4022a0 <usart_get_string+0x3c>
			//timestart = g_systimer; // reset timeout
			buffer[counter++] = rx;
  402290:	69fb      	ldr	r3, [r7, #28]
  402292:	1c5a      	adds	r2, r3, #1
  402294:	61fa      	str	r2, [r7, #28]
  402296:	68ba      	ldr	r2, [r7, #8]
  402298:	4413      	add	r3, r2
  40229a:	697a      	ldr	r2, [r7, #20]
  40229c:	b2d2      	uxtb	r2, r2
  40229e:	701a      	strb	r2, [r3, #0]
	while(g_systimer - timestart < timeout_ms && counter < bufferlen - 1) {
  4022a0:	4b0b      	ldr	r3, [pc, #44]	; (4022d0 <usart_get_string+0x6c>)
  4022a2:	681a      	ldr	r2, [r3, #0]
  4022a4:	69bb      	ldr	r3, [r7, #24]
  4022a6:	1ad2      	subs	r2, r2, r3
  4022a8:	683b      	ldr	r3, [r7, #0]
  4022aa:	429a      	cmp	r2, r3
  4022ac:	d205      	bcs.n	4022ba <usart_get_string+0x56>
  4022ae:	687b      	ldr	r3, [r7, #4]
  4022b0:	3b01      	subs	r3, #1
  4022b2:	461a      	mov	r2, r3
  4022b4:	69fb      	ldr	r3, [r7, #28]
  4022b6:	429a      	cmp	r2, r3
  4022b8:	d8e1      	bhi.n	40227e <usart_get_string+0x1a>
		}
	}
	buffer[counter] = 0x00;
  4022ba:	68ba      	ldr	r2, [r7, #8]
  4022bc:	69fb      	ldr	r3, [r7, #28]
  4022be:	4413      	add	r3, r2
  4022c0:	2200      	movs	r2, #0
  4022c2:	701a      	strb	r2, [r3, #0]
	return counter;
  4022c4:	69fb      	ldr	r3, [r7, #28]
}
  4022c6:	4618      	mov	r0, r3
  4022c8:	3720      	adds	r7, #32
  4022ca:	46bd      	mov	sp, r7
  4022cc:	bd80      	pop	{r7, pc}
  4022ce:	bf00      	nop
  4022d0:	20400a58 	.word	0x20400a58
  4022d4:	0040072b 	.word	0x0040072b

004022d8 <usart_send_command>:

void usart_send_command(Usart *usart, char buffer_rx[], int bufferlen, char buffer_tx[], int timeout) {
  4022d8:	b590      	push	{r4, r7, lr}
  4022da:	b085      	sub	sp, #20
  4022dc:	af00      	add	r7, sp, #0
  4022de:	60f8      	str	r0, [r7, #12]
  4022e0:	60b9      	str	r1, [r7, #8]
  4022e2:	607a      	str	r2, [r7, #4]
  4022e4:	603b      	str	r3, [r7, #0]
	usart_put_string(usart, buffer_tx);
  4022e6:	6839      	ldr	r1, [r7, #0]
  4022e8:	68f8      	ldr	r0, [r7, #12]
  4022ea:	4b06      	ldr	r3, [pc, #24]	; (402304 <usart_send_command+0x2c>)
  4022ec:	4798      	blx	r3
	usart_get_string(usart, buffer_rx, bufferlen, timeout);
  4022ee:	6a3b      	ldr	r3, [r7, #32]
  4022f0:	687a      	ldr	r2, [r7, #4]
  4022f2:	68b9      	ldr	r1, [r7, #8]
  4022f4:	68f8      	ldr	r0, [r7, #12]
  4022f6:	4c04      	ldr	r4, [pc, #16]	; (402308 <usart_send_command+0x30>)
  4022f8:	47a0      	blx	r4
}
  4022fa:	bf00      	nop
  4022fc:	3714      	adds	r7, #20
  4022fe:	46bd      	mov	sp, r7
  402300:	bd90      	pop	{r4, r7, pc}
  402302:	bf00      	nop
  402304:	00402239 	.word	0x00402239
  402308:	00402265 	.word	0x00402265

0040230c <usart_log>:

void usart_log(char* name, char* log) {
  40230c:	b580      	push	{r7, lr}
  40230e:	b082      	sub	sp, #8
  402310:	af00      	add	r7, sp, #0
  402312:	6078      	str	r0, [r7, #4]
  402314:	6039      	str	r1, [r7, #0]
	usart_put_string(USART1, "[");
  402316:	490c      	ldr	r1, [pc, #48]	; (402348 <usart_log+0x3c>)
  402318:	480c      	ldr	r0, [pc, #48]	; (40234c <usart_log+0x40>)
  40231a:	4b0d      	ldr	r3, [pc, #52]	; (402350 <usart_log+0x44>)
  40231c:	4798      	blx	r3
	usart_put_string(USART1, name);
  40231e:	6879      	ldr	r1, [r7, #4]
  402320:	480a      	ldr	r0, [pc, #40]	; (40234c <usart_log+0x40>)
  402322:	4b0b      	ldr	r3, [pc, #44]	; (402350 <usart_log+0x44>)
  402324:	4798      	blx	r3
	usart_put_string(USART1, "] ");
  402326:	490b      	ldr	r1, [pc, #44]	; (402354 <usart_log+0x48>)
  402328:	4808      	ldr	r0, [pc, #32]	; (40234c <usart_log+0x40>)
  40232a:	4b09      	ldr	r3, [pc, #36]	; (402350 <usart_log+0x44>)
  40232c:	4798      	blx	r3
	usart_put_string(USART1, log);
  40232e:	6839      	ldr	r1, [r7, #0]
  402330:	4806      	ldr	r0, [pc, #24]	; (40234c <usart_log+0x40>)
  402332:	4b07      	ldr	r3, [pc, #28]	; (402350 <usart_log+0x44>)
  402334:	4798      	blx	r3
	usart_put_string(USART1, "\r\n");
  402336:	4908      	ldr	r1, [pc, #32]	; (402358 <usart_log+0x4c>)
  402338:	4804      	ldr	r0, [pc, #16]	; (40234c <usart_log+0x40>)
  40233a:	4b05      	ldr	r3, [pc, #20]	; (402350 <usart_log+0x44>)
  40233c:	4798      	blx	r3
}
  40233e:	bf00      	nop
  402340:	3708      	adds	r7, #8
  402342:	46bd      	mov	sp, r7
  402344:	bd80      	pop	{r7, pc}
  402346:	bf00      	nop
  402348:	00407268 	.word	0x00407268
  40234c:	40028000 	.word	0x40028000
  402350:	00402239 	.word	0x00402239
  402354:	0040726c 	.word	0x0040726c
  402358:	00407270 	.word	0x00407270

0040235c <config_console>:

void config_console(void) {
  40235c:	b580      	push	{r7, lr}
  40235e:	b084      	sub	sp, #16
  402360:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_USART1);
  402362:	200e      	movs	r0, #14
  402364:	4b0d      	ldr	r3, [pc, #52]	; (40239c <config_console+0x40>)
  402366:	4798      	blx	r3

	usart_serial_options_t config;
	config.baudrate = 115200;
  402368:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  40236c:	603b      	str	r3, [r7, #0]
	config.charlength = US_MR_CHRL_8_BIT;
  40236e:	23c0      	movs	r3, #192	; 0xc0
  402370:	607b      	str	r3, [r7, #4]
	config.paritytype = US_MR_PAR_NO;
  402372:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402376:	60bb      	str	r3, [r7, #8]
	config.stopbits = false;
  402378:	2300      	movs	r3, #0
  40237a:	60fb      	str	r3, [r7, #12]
	usart_serial_init(USART1, &config);
  40237c:	463b      	mov	r3, r7
  40237e:	4619      	mov	r1, r3
  402380:	4807      	ldr	r0, [pc, #28]	; (4023a0 <config_console+0x44>)
  402382:	4b08      	ldr	r3, [pc, #32]	; (4023a4 <config_console+0x48>)
  402384:	4798      	blx	r3
	usart_enable_tx(USART1);
  402386:	4806      	ldr	r0, [pc, #24]	; (4023a0 <config_console+0x44>)
  402388:	4b07      	ldr	r3, [pc, #28]	; (4023a8 <config_console+0x4c>)
  40238a:	4798      	blx	r3
	usart_enable_rx(USART1);
  40238c:	4804      	ldr	r0, [pc, #16]	; (4023a0 <config_console+0x44>)
  40238e:	4b07      	ldr	r3, [pc, #28]	; (4023ac <config_console+0x50>)
  402390:	4798      	blx	r3
}
  402392:	bf00      	nop
  402394:	3710      	adds	r7, #16
  402396:	46bd      	mov	sp, r7
  402398:	bd80      	pop	{r7, pc}
  40239a:	bf00      	nop
  40239c:	00401f85 	.word	0x00401f85
  4023a0:	40028000 	.word	0x40028000
  4023a4:	00401fcd 	.word	0x00401fcd
  4023a8:	00400659 	.word	0x00400659
  4023ac:	0040068d 	.word	0x0040068d

004023b0 <hm10_config_client>:

void hm10_config_client(void) {
  4023b0:	b590      	push	{r4, r7, lr}
  4023b2:	b085      	sub	sp, #20
  4023b4:	af00      	add	r7, sp, #0
	usart_serial_options_t config;
	config.baudrate = 9600;
  4023b6:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  4023ba:	603b      	str	r3, [r7, #0]
	config.charlength = US_MR_CHRL_8_BIT;
  4023bc:	23c0      	movs	r3, #192	; 0xc0
  4023be:	607b      	str	r3, [r7, #4]
	config.paritytype = US_MR_PAR_NO;
  4023c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4023c4:	60bb      	str	r3, [r7, #8]
	config.stopbits = false;
  4023c6:	2300      	movs	r3, #0
  4023c8:	60fb      	str	r3, [r7, #12]
	usart_serial_init(UART3, &config);
  4023ca:	463b      	mov	r3, r7
  4023cc:	4619      	mov	r1, r3
  4023ce:	480e      	ldr	r0, [pc, #56]	; (402408 <hm10_config_client+0x58>)
  4023d0:	4b0e      	ldr	r3, [pc, #56]	; (40240c <hm10_config_client+0x5c>)
  4023d2:	4798      	blx	r3
	usart_enable_tx(UART3);
  4023d4:	480c      	ldr	r0, [pc, #48]	; (402408 <hm10_config_client+0x58>)
  4023d6:	4b0e      	ldr	r3, [pc, #56]	; (402410 <hm10_config_client+0x60>)
  4023d8:	4798      	blx	r3
	usart_enable_rx(UART3);
  4023da:	480b      	ldr	r0, [pc, #44]	; (402408 <hm10_config_client+0x58>)
  4023dc:	4b0d      	ldr	r3, [pc, #52]	; (402414 <hm10_config_client+0x64>)
  4023de:	4798      	blx	r3
	
	// RX - PD28 TX - PD30
	pio_configure(PIOD, PIO_PERIPH_A, (1 << 28), PIO_DEFAULT);
  4023e0:	2300      	movs	r3, #0
  4023e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4023e6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4023ea:	480b      	ldr	r0, [pc, #44]	; (402418 <hm10_config_client+0x68>)
  4023ec:	4c0b      	ldr	r4, [pc, #44]	; (40241c <hm10_config_client+0x6c>)
  4023ee:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_A, (1 << 30), PIO_DEFAULT);
  4023f0:	2300      	movs	r3, #0
  4023f2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4023f6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4023fa:	4807      	ldr	r0, [pc, #28]	; (402418 <hm10_config_client+0x68>)
  4023fc:	4c07      	ldr	r4, [pc, #28]	; (40241c <hm10_config_client+0x6c>)
  4023fe:	47a0      	blx	r4
}
  402400:	bf00      	nop
  402402:	3714      	adds	r7, #20
  402404:	46bd      	mov	sp, r7
  402406:	bd90      	pop	{r4, r7, pc}
  402408:	400e1c00 	.word	0x400e1c00
  40240c:	00401fcd 	.word	0x00401fcd
  402410:	00400659 	.word	0x00400659
  402414:	0040068d 	.word	0x0040068d
  402418:	400e1400 	.word	0x400e1400
  40241c:	00401395 	.word	0x00401395

00402420 <hm10_client_init>:

int hm10_client_init(void) {
  402420:	b590      	push	{r4, r7, lr}
  402422:	b0a3      	sub	sp, #140	; 0x8c
  402424:	af02      	add	r7, sp, #8
	char buffer_rx[128];
	usart_send_command(UART3, buffer_rx, 1000, "AT", 200);
  402426:	4639      	mov	r1, r7
  402428:	23c8      	movs	r3, #200	; 0xc8
  40242a:	9300      	str	r3, [sp, #0]
  40242c:	4b40      	ldr	r3, [pc, #256]	; (402530 <hm10_client_init+0x110>)
  40242e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  402432:	4840      	ldr	r0, [pc, #256]	; (402534 <hm10_client_init+0x114>)
  402434:	4c40      	ldr	r4, [pc, #256]	; (402538 <hm10_client_init+0x118>)
  402436:	47a0      	blx	r4
	usart_send_command(UART3, buffer_rx, 1000, "AT", 200);
  402438:	4639      	mov	r1, r7
  40243a:	23c8      	movs	r3, #200	; 0xc8
  40243c:	9300      	str	r3, [sp, #0]
  40243e:	4b3c      	ldr	r3, [pc, #240]	; (402530 <hm10_client_init+0x110>)
  402440:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  402444:	483b      	ldr	r0, [pc, #236]	; (402534 <hm10_client_init+0x114>)
  402446:	4c3c      	ldr	r4, [pc, #240]	; (402538 <hm10_client_init+0x118>)
  402448:	47a0      	blx	r4
	usart_send_command(UART3, buffer_rx, 1000, "AT", 200);
  40244a:	4639      	mov	r1, r7
  40244c:	23c8      	movs	r3, #200	; 0xc8
  40244e:	9300      	str	r3, [sp, #0]
  402450:	4b37      	ldr	r3, [pc, #220]	; (402530 <hm10_client_init+0x110>)
  402452:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  402456:	4837      	ldr	r0, [pc, #220]	; (402534 <hm10_client_init+0x114>)
  402458:	4c37      	ldr	r4, [pc, #220]	; (402538 <hm10_client_init+0x118>)
  40245a:	47a0      	blx	r4
	usart_send_command(UART3, buffer_rx, 1000, "AT+RESET", 400);
  40245c:	4639      	mov	r1, r7
  40245e:	f44f 73c8 	mov.w	r3, #400	; 0x190
  402462:	9300      	str	r3, [sp, #0]
  402464:	4b35      	ldr	r3, [pc, #212]	; (40253c <hm10_client_init+0x11c>)
  402466:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  40246a:	4832      	ldr	r0, [pc, #200]	; (402534 <hm10_client_init+0x114>)
  40246c:	4c32      	ldr	r4, [pc, #200]	; (402538 <hm10_client_init+0x118>)
  40246e:	47a0      	blx	r4
	usart_send_command(UART3, buffer_rx, 1000, "AT+NAMEClient", 400);
  402470:	4639      	mov	r1, r7
  402472:	f44f 73c8 	mov.w	r3, #400	; 0x190
  402476:	9300      	str	r3, [sp, #0]
  402478:	4b31      	ldr	r3, [pc, #196]	; (402540 <hm10_client_init+0x120>)
  40247a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  40247e:	482d      	ldr	r0, [pc, #180]	; (402534 <hm10_client_init+0x114>)
  402480:	4c2d      	ldr	r4, [pc, #180]	; (402538 <hm10_client_init+0x118>)
  402482:	47a0      	blx	r4
	usart_log("hm10_client_init", buffer_rx);
  402484:	463b      	mov	r3, r7
  402486:	4619      	mov	r1, r3
  402488:	482e      	ldr	r0, [pc, #184]	; (402544 <hm10_client_init+0x124>)
  40248a:	4b2f      	ldr	r3, [pc, #188]	; (402548 <hm10_client_init+0x128>)
  40248c:	4798      	blx	r3
	usart_send_command(UART3, buffer_rx, 1000, "AT+IMME1", 400);
  40248e:	4639      	mov	r1, r7
  402490:	f44f 73c8 	mov.w	r3, #400	; 0x190
  402494:	9300      	str	r3, [sp, #0]
  402496:	4b2d      	ldr	r3, [pc, #180]	; (40254c <hm10_client_init+0x12c>)
  402498:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  40249c:	4825      	ldr	r0, [pc, #148]	; (402534 <hm10_client_init+0x114>)
  40249e:	4c26      	ldr	r4, [pc, #152]	; (402538 <hm10_client_init+0x118>)
  4024a0:	47a0      	blx	r4
	usart_log("hm10_client_init", buffer_rx);
  4024a2:	463b      	mov	r3, r7
  4024a4:	4619      	mov	r1, r3
  4024a6:	4827      	ldr	r0, [pc, #156]	; (402544 <hm10_client_init+0x124>)
  4024a8:	4b27      	ldr	r3, [pc, #156]	; (402548 <hm10_client_init+0x128>)
  4024aa:	4798      	blx	r3
	usart_send_command(UART3, buffer_rx, 1000, "AT+ROLE1", 400);
  4024ac:	4639      	mov	r1, r7
  4024ae:	f44f 73c8 	mov.w	r3, #400	; 0x190
  4024b2:	9300      	str	r3, [sp, #0]
  4024b4:	4b26      	ldr	r3, [pc, #152]	; (402550 <hm10_client_init+0x130>)
  4024b6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  4024ba:	481e      	ldr	r0, [pc, #120]	; (402534 <hm10_client_init+0x114>)
  4024bc:	4c1e      	ldr	r4, [pc, #120]	; (402538 <hm10_client_init+0x118>)
  4024be:	47a0      	blx	r4
	usart_log("hm10_client_init", buffer_rx);
  4024c0:	463b      	mov	r3, r7
  4024c2:	4619      	mov	r1, r3
  4024c4:	481f      	ldr	r0, [pc, #124]	; (402544 <hm10_client_init+0x124>)
  4024c6:	4b20      	ldr	r3, [pc, #128]	; (402548 <hm10_client_init+0x128>)
  4024c8:	4798      	blx	r3
	usart_send_command(UART3, buffer_rx, 1000, "AT+RESET", 800); // http://www.martyncurrey.com/hm-10-bluetooth-4ble-modules/
  4024ca:	4639      	mov	r1, r7
  4024cc:	f44f 7348 	mov.w	r3, #800	; 0x320
  4024d0:	9300      	str	r3, [sp, #0]
  4024d2:	4b1a      	ldr	r3, [pc, #104]	; (40253c <hm10_client_init+0x11c>)
  4024d4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  4024d8:	4816      	ldr	r0, [pc, #88]	; (402534 <hm10_client_init+0x114>)
  4024da:	4c17      	ldr	r4, [pc, #92]	; (402538 <hm10_client_init+0x118>)
  4024dc:	47a0      	blx	r4
	usart_log("hm10_client_init", buffer_rx);
  4024de:	463b      	mov	r3, r7
  4024e0:	4619      	mov	r1, r3
  4024e2:	4818      	ldr	r0, [pc, #96]	; (402544 <hm10_client_init+0x124>)
  4024e4:	4b18      	ldr	r3, [pc, #96]	; (402548 <hm10_client_init+0x128>)
  4024e6:	4798      	blx	r3
	usart_send_command(UART3, buffer_rx, 1000, "AT+DISC?", 1000); 
  4024e8:	4639      	mov	r1, r7
  4024ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  4024ee:	9300      	str	r3, [sp, #0]
  4024f0:	4b18      	ldr	r3, [pc, #96]	; (402554 <hm10_client_init+0x134>)
  4024f2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  4024f6:	480f      	ldr	r0, [pc, #60]	; (402534 <hm10_client_init+0x114>)
  4024f8:	4c0f      	ldr	r4, [pc, #60]	; (402538 <hm10_client_init+0x118>)
  4024fa:	47a0      	blx	r4
	usart_log("hm10_client_init", buffer_rx);
  4024fc:	463b      	mov	r3, r7
  4024fe:	4619      	mov	r1, r3
  402500:	4810      	ldr	r0, [pc, #64]	; (402544 <hm10_client_init+0x124>)
  402502:	4b11      	ldr	r3, [pc, #68]	; (402548 <hm10_client_init+0x128>)
  402504:	4798      	blx	r3
	usart_send_command(UART3, buffer_rx, 1000, "AT+COND43639D8BD1D", 1000); //D43639D8BD1D
  402506:	4639      	mov	r1, r7
  402508:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  40250c:	9300      	str	r3, [sp, #0]
  40250e:	4b12      	ldr	r3, [pc, #72]	; (402558 <hm10_client_init+0x138>)
  402510:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  402514:	4807      	ldr	r0, [pc, #28]	; (402534 <hm10_client_init+0x114>)
  402516:	4c08      	ldr	r4, [pc, #32]	; (402538 <hm10_client_init+0x118>)
  402518:	47a0      	blx	r4
	usart_log("hm10_client_init", buffer_rx);
  40251a:	463b      	mov	r3, r7
  40251c:	4619      	mov	r1, r3
  40251e:	4809      	ldr	r0, [pc, #36]	; (402544 <hm10_client_init+0x124>)
  402520:	4b09      	ldr	r3, [pc, #36]	; (402548 <hm10_client_init+0x128>)
  402522:	4798      	blx	r3
	
}
  402524:	bf00      	nop
  402526:	4618      	mov	r0, r3
  402528:	3784      	adds	r7, #132	; 0x84
  40252a:	46bd      	mov	sp, r7
  40252c:	bd90      	pop	{r4, r7, pc}
  40252e:	bf00      	nop
  402530:	00407274 	.word	0x00407274
  402534:	400e1c00 	.word	0x400e1c00
  402538:	004022d9 	.word	0x004022d9
  40253c:	00407278 	.word	0x00407278
  402540:	00407284 	.word	0x00407284
  402544:	00407294 	.word	0x00407294
  402548:	0040230d 	.word	0x0040230d
  40254c:	004072a8 	.word	0x004072a8
  402550:	004072b4 	.word	0x004072b4
  402554:	004072c0 	.word	0x004072c0
  402558:	004072cc 	.word	0x004072cc

0040255c <Encoder_init>:

void Encoder_init(void){
  40255c:	b590      	push	{r4, r7, lr}
  40255e:	b083      	sub	sp, #12
  402560:	af02      	add	r7, sp, #8
	/* config. pino CLK em modo de entrada */
	pmc_enable_periph_clk(EN_CLK_ID);
  402562:	2010      	movs	r0, #16
  402564:	4b10      	ldr	r3, [pc, #64]	; (4025a8 <Encoder_init+0x4c>)
  402566:	4798      	blx	r3
	pio_set_input(EN_CLK, EN_CLK_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  402568:	2209      	movs	r2, #9
  40256a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  40256e:	480f      	ldr	r0, [pc, #60]	; (4025ac <Encoder_init+0x50>)
  402570:	4b0f      	ldr	r3, [pc, #60]	; (4025b0 <Encoder_init+0x54>)
  402572:	4798      	blx	r3

	/* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
	pio_enable_interrupt(EN_CLK, EN_CLK_PIN_MASK);// INTERRUPCAO
  402574:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  402578:	480c      	ldr	r0, [pc, #48]	; (4025ac <Encoder_init+0x50>)
  40257a:	4b0e      	ldr	r3, [pc, #56]	; (4025b4 <Encoder_init+0x58>)
  40257c:	4798      	blx	r3
	pio_handler_set(EN_CLK,EN_CLK_ID, EN_CLK_PIN_MASK, PIO_IT_FALL_EDGE || PIO_IT_RISE_EDGE, Encoder_Handler);
  40257e:	4b0e      	ldr	r3, [pc, #56]	; (4025b8 <Encoder_init+0x5c>)
  402580:	9300      	str	r3, [sp, #0]
  402582:	2301      	movs	r3, #1
  402584:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  402588:	2110      	movs	r1, #16
  40258a:	4808      	ldr	r0, [pc, #32]	; (4025ac <Encoder_init+0x50>)
  40258c:	4c0b      	ldr	r4, [pc, #44]	; (4025bc <Encoder_init+0x60>)
  40258e:	47a0      	blx	r4

	/* e configura sua prioridade  */
	NVIC_EnableIRQ(EN_CLK_ID);
  402590:	2010      	movs	r0, #16
  402592:	4b0b      	ldr	r3, [pc, #44]	; (4025c0 <Encoder_init+0x64>)
  402594:	4798      	blx	r3
	NVIC_SetPriority(EN_CLK_ID, 1);
  402596:	2101      	movs	r1, #1
  402598:	2010      	movs	r0, #16
  40259a:	4b0a      	ldr	r3, [pc, #40]	; (4025c4 <Encoder_init+0x68>)
  40259c:	4798      	blx	r3
	
	}
  40259e:	bf00      	nop
  4025a0:	3704      	adds	r7, #4
  4025a2:	46bd      	mov	sp, r7
  4025a4:	bd90      	pop	{r4, r7, pc}
  4025a6:	bf00      	nop
  4025a8:	004019c5 	.word	0x004019c5
  4025ac:	400e1400 	.word	0x400e1400
  4025b0:	004012b1 	.word	0x004012b1
  4025b4:	004014cd 	.word	0x004014cd
  4025b8:	004025c9 	.word	0x004025c9
  4025bc:	004015e9 	.word	0x004015e9
  4025c0:	00401df9 	.word	0x00401df9
  4025c4:	00401e2d 	.word	0x00401e2d

004025c8 <Encoder_Handler>:


static void Encoder_Handler(uint32_t id, uint32_t mask){
  4025c8:	b580      	push	{r7, lr}
  4025ca:	b08e      	sub	sp, #56	; 0x38
  4025cc:	af00      	add	r7, sp, #0
  4025ce:	6078      	str	r0, [r7, #4]
  4025d0:	6039      	str	r1, [r7, #0]
	
	char buffer[42];
	sprintf(buffer, "encoderPosCount %d \n", encoderPosCount);
  4025d2:	4b21      	ldr	r3, [pc, #132]	; (402658 <Encoder_Handler+0x90>)
  4025d4:	681a      	ldr	r2, [r3, #0]
  4025d6:	f107 030c 	add.w	r3, r7, #12
  4025da:	4920      	ldr	r1, [pc, #128]	; (40265c <Encoder_Handler+0x94>)
  4025dc:	4618      	mov	r0, r3
  4025de:	4b20      	ldr	r3, [pc, #128]	; (402660 <Encoder_Handler+0x98>)
  4025e0:	4798      	blx	r3
	usart_put_string(USART1, buffer);
  4025e2:	f107 030c 	add.w	r3, r7, #12
  4025e6:	4619      	mov	r1, r3
  4025e8:	481e      	ldr	r0, [pc, #120]	; (402664 <Encoder_Handler+0x9c>)
  4025ea:	4b1f      	ldr	r3, [pc, #124]	; (402668 <Encoder_Handler+0xa0>)
  4025ec:	4798      	blx	r3
			
	volatile uint8_t aVal = pio_get(EN_CLK, PIO_INPUT,  EN_CLK_PIN_MASK);// digitalRead(pinA)?
  4025ee:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4025f2:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4025f6:	481d      	ldr	r0, [pc, #116]	; (40266c <Encoder_Handler+0xa4>)
  4025f8:	4b1d      	ldr	r3, [pc, #116]	; (402670 <Encoder_Handler+0xa8>)
  4025fa:	4798      	blx	r3
  4025fc:	4603      	mov	r3, r0
  4025fe:	b2db      	uxtb	r3, r3
  402600:	72fb      	strb	r3, [r7, #11]
	
	if (pio_get(PIOD, PIO_INPUT,  EN_DT_PIN_MASK)!= aVal) { // Means pin A Changed first  We're Rotating Clockwise
  402602:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  402606:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40260a:	4818      	ldr	r0, [pc, #96]	; (40266c <Encoder_Handler+0xa4>)
  40260c:	4b18      	ldr	r3, [pc, #96]	; (402670 <Encoder_Handler+0xa8>)
  40260e:	4798      	blx	r3
  402610:	4602      	mov	r2, r0
  402612:	7afb      	ldrb	r3, [r7, #11]
  402614:	b2db      	uxtb	r3, r3
  402616:	429a      	cmp	r2, r3
  402618:	d009      	beq.n	40262e <Encoder_Handler+0x66>
		if (encoderPosCount < 100){
  40261a:	4b0f      	ldr	r3, [pc, #60]	; (402658 <Encoder_Handler+0x90>)
  40261c:	681b      	ldr	r3, [r3, #0]
  40261e:	2b63      	cmp	r3, #99	; 0x63
  402620:	dc0e      	bgt.n	402640 <Encoder_Handler+0x78>
			encoderPosCount++;
  402622:	4b0d      	ldr	r3, [pc, #52]	; (402658 <Encoder_Handler+0x90>)
  402624:	681b      	ldr	r3, [r3, #0]
  402626:	3301      	adds	r3, #1
  402628:	4a0b      	ldr	r2, [pc, #44]	; (402658 <Encoder_Handler+0x90>)
  40262a:	6013      	str	r3, [r2, #0]
  40262c:	e008      	b.n	402640 <Encoder_Handler+0x78>
		}
		
	}
	else if (encoderPosCount > 0){// Otherwise B changed first and we're moving CCW
  40262e:	4b0a      	ldr	r3, [pc, #40]	; (402658 <Encoder_Handler+0x90>)
  402630:	681b      	ldr	r3, [r3, #0]
  402632:	2b00      	cmp	r3, #0
  402634:	dd04      	ble.n	402640 <Encoder_Handler+0x78>
		encoderPosCount--;
  402636:	4b08      	ldr	r3, [pc, #32]	; (402658 <Encoder_Handler+0x90>)
  402638:	681b      	ldr	r3, [r3, #0]
  40263a:	3b01      	subs	r3, #1
  40263c:	4a06      	ldr	r2, [pc, #24]	; (402658 <Encoder_Handler+0x90>)
  40263e:	6013      	str	r3, [r2, #0]
		}
		
		
	flag_encoder = 1;
  402640:	4b0c      	ldr	r3, [pc, #48]	; (402674 <Encoder_Handler+0xac>)
  402642:	2201      	movs	r2, #1
  402644:	601a      	str	r2, [r3, #0]
	pinALast = aVal;
  402646:	7afb      	ldrb	r3, [r7, #11]
  402648:	b2db      	uxtb	r3, r3
  40264a:	461a      	mov	r2, r3
  40264c:	4b0a      	ldr	r3, [pc, #40]	; (402678 <Encoder_Handler+0xb0>)
  40264e:	601a      	str	r2, [r3, #0]
	
}
  402650:	bf00      	nop
  402652:	3738      	adds	r7, #56	; 0x38
  402654:	46bd      	mov	sp, r7
  402656:	bd80      	pop	{r7, pc}
  402658:	20400a5c 	.word	0x20400a5c
  40265c:	004072e0 	.word	0x004072e0
  402660:	00402e89 	.word	0x00402e89
  402664:	40028000 	.word	0x40028000
  402668:	00402239 	.word	0x00402239
  40266c:	400e1400 	.word	0x400e1400
  402670:	00401159 	.word	0x00401159
  402674:	20400a60 	.word	0x20400a60
  402678:	20400b1c 	.word	0x20400b1c

0040267c <BUT_init>:

void BUT_init(void){
  40267c:	b590      	push	{r4, r7, lr}
  40267e:	b083      	sub	sp, #12
  402680:	af02      	add	r7, sp, #8
	/* config. pino botao em modo de entrada */
	pmc_enable_periph_clk(BUT_PIO_ID);
  402682:	200a      	movs	r0, #10
  402684:	4b10      	ldr	r3, [pc, #64]	; (4026c8 <BUT_init+0x4c>)
  402686:	4798      	blx	r3
	pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  402688:	2209      	movs	r2, #9
  40268a:	f44f 6100 	mov.w	r1, #2048	; 0x800
  40268e:	480f      	ldr	r0, [pc, #60]	; (4026cc <BUT_init+0x50>)
  402690:	4b0f      	ldr	r3, [pc, #60]	; (4026d0 <BUT_init+0x54>)
  402692:	4798      	blx	r3

	/* config. interrupcao em borda de descida no botao do kit */
	/* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
	pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);// INTERRUPCAO
  402694:	f44f 6100 	mov.w	r1, #2048	; 0x800
  402698:	480c      	ldr	r0, [pc, #48]	; (4026cc <BUT_init+0x50>)
  40269a:	4b0e      	ldr	r3, [pc, #56]	; (4026d4 <BUT_init+0x58>)
  40269c:	4798      	blx	r3
	pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button_Handler);
  40269e:	4b0e      	ldr	r3, [pc, #56]	; (4026d8 <BUT_init+0x5c>)
  4026a0:	9300      	str	r3, [sp, #0]
  4026a2:	2350      	movs	r3, #80	; 0x50
  4026a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4026a8:	210a      	movs	r1, #10
  4026aa:	4808      	ldr	r0, [pc, #32]	; (4026cc <BUT_init+0x50>)
  4026ac:	4c0b      	ldr	r4, [pc, #44]	; (4026dc <BUT_init+0x60>)
  4026ae:	47a0      	blx	r4

	/* habilita interrupco do PIO que controla o botao */
	/* e configura sua prioridade                        */
	NVIC_EnableIRQ(BUT_PIO_ID);
  4026b0:	200a      	movs	r0, #10
  4026b2:	4b0b      	ldr	r3, [pc, #44]	; (4026e0 <BUT_init+0x64>)
  4026b4:	4798      	blx	r3
	NVIC_SetPriority(BUT_PIO_ID, 1);
  4026b6:	2101      	movs	r1, #1
  4026b8:	200a      	movs	r0, #10
  4026ba:	4b0a      	ldr	r3, [pc, #40]	; (4026e4 <BUT_init+0x68>)
  4026bc:	4798      	blx	r3
	}
  4026be:	bf00      	nop
  4026c0:	3704      	adds	r7, #4
  4026c2:	46bd      	mov	sp, r7
  4026c4:	bd90      	pop	{r4, r7, pc}
  4026c6:	bf00      	nop
  4026c8:	004019c5 	.word	0x004019c5
  4026cc:	400e0e00 	.word	0x400e0e00
  4026d0:	004012b1 	.word	0x004012b1
  4026d4:	004014cd 	.word	0x004014cd
  4026d8:	004026e9 	.word	0x004026e9
  4026dc:	004015e9 	.word	0x004015e9
  4026e0:	00401df9 	.word	0x00401df9
  4026e4:	00401e2d 	.word	0x00401e2d

004026e8 <Button_Handler>:
	
static void Button_Handler(uint32_t id, uint32_t mask){
  4026e8:	b580      	push	{r7, lr}
  4026ea:	b090      	sub	sp, #64	; 0x40
  4026ec:	af00      	add	r7, sp, #0
  4026ee:	6078      	str	r0, [r7, #4]
  4026f0:	6039      	str	r1, [r7, #0]
		usart_put_string(UART3, "!");
  4026f2:	490c      	ldr	r1, [pc, #48]	; (402724 <Button_Handler+0x3c>)
  4026f4:	480c      	ldr	r0, [pc, #48]	; (402728 <Button_Handler+0x40>)
  4026f6:	4b0d      	ldr	r3, [pc, #52]	; (40272c <Button_Handler+0x44>)
  4026f8:	4798      	blx	r3
		flag_but = 1;
  4026fa:	4b0d      	ldr	r3, [pc, #52]	; (402730 <Button_Handler+0x48>)
  4026fc:	2201      	movs	r2, #1
  4026fe:	601a      	str	r2, [r3, #0]
		
		char buffer[54];
		sprintf(buffer, "flag butt %d \n", flag_but);
  402700:	4b0b      	ldr	r3, [pc, #44]	; (402730 <Button_Handler+0x48>)
  402702:	681a      	ldr	r2, [r3, #0]
  402704:	f107 0308 	add.w	r3, r7, #8
  402708:	490a      	ldr	r1, [pc, #40]	; (402734 <Button_Handler+0x4c>)
  40270a:	4618      	mov	r0, r3
  40270c:	4b0a      	ldr	r3, [pc, #40]	; (402738 <Button_Handler+0x50>)
  40270e:	4798      	blx	r3
		usart_put_string(USART1, buffer);
  402710:	f107 0308 	add.w	r3, r7, #8
  402714:	4619      	mov	r1, r3
  402716:	4809      	ldr	r0, [pc, #36]	; (40273c <Button_Handler+0x54>)
  402718:	4b04      	ldr	r3, [pc, #16]	; (40272c <Button_Handler+0x44>)
  40271a:	4798      	blx	r3
}
  40271c:	bf00      	nop
  40271e:	3740      	adds	r7, #64	; 0x40
  402720:	46bd      	mov	sp, r7
  402722:	bd80      	pop	{r7, pc}
  402724:	004072f8 	.word	0x004072f8
  402728:	400e1c00 	.word	0x400e1c00
  40272c:	00402239 	.word	0x00402239
  402730:	20400a64 	.word	0x20400a64
  402734:	004072fc 	.word	0x004072fc
  402738:	00402e89 	.word	0x00402e89
  40273c:	40028000 	.word	0x40028000

00402740 <main>:


int main (void)
{
  402740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402744:	f2ad 4d14 	subw	sp, sp, #1044	; 0x414
  402748:	af02      	add	r7, sp, #8
	board_init();
  40274a:	4b5a      	ldr	r3, [pc, #360]	; (4028b4 <main+0x174>)
  40274c:	4798      	blx	r3
	sysclk_init();
  40274e:	4b5a      	ldr	r3, [pc, #360]	; (4028b8 <main+0x178>)
  402750:	4798      	blx	r3
	ioport_init();
  402752:	4b5a      	ldr	r3, [pc, #360]	; (4028bc <main+0x17c>)
  402754:	4798      	blx	r3
	
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  402756:	4b5a      	ldr	r3, [pc, #360]	; (4028c0 <main+0x180>)
  402758:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40275c:	605a      	str	r2, [r3, #4]

	delay_init(sysclk_get_cpu_hz());
	SysTick_Config(sysclk_get_cpu_hz() / 1000); // 1 ms
  40275e:	4b59      	ldr	r3, [pc, #356]	; (4028c4 <main+0x184>)
  402760:	4798      	blx	r3
  402762:	4602      	mov	r2, r0
  402764:	4b58      	ldr	r3, [pc, #352]	; (4028c8 <main+0x188>)
  402766:	fba3 2302 	umull	r2, r3, r3, r2
  40276a:	099b      	lsrs	r3, r3, #6
  40276c:	4618      	mov	r0, r3
  40276e:	4b57      	ldr	r3, [pc, #348]	; (4028cc <main+0x18c>)
  402770:	4798      	blx	r3
	config_console();
  402772:	4b57      	ldr	r3, [pc, #348]	; (4028d0 <main+0x190>)
  402774:	4798      	blx	r3
	
	usart_put_string(USART1, "Inicializando...\r\n");
  402776:	4957      	ldr	r1, [pc, #348]	; (4028d4 <main+0x194>)
  402778:	4857      	ldr	r0, [pc, #348]	; (4028d8 <main+0x198>)
  40277a:	4b58      	ldr	r3, [pc, #352]	; (4028dc <main+0x19c>)
  40277c:	4798      	blx	r3
	usart_put_string(USART1, "Config HC05 Client...\r\n");
  40277e:	4958      	ldr	r1, [pc, #352]	; (4028e0 <main+0x1a0>)
  402780:	4855      	ldr	r0, [pc, #340]	; (4028d8 <main+0x198>)
  402782:	4b56      	ldr	r3, [pc, #344]	; (4028dc <main+0x19c>)
  402784:	4798      	blx	r3
	hm10_config_client(); 
  402786:	4b57      	ldr	r3, [pc, #348]	; (4028e4 <main+0x1a4>)
  402788:	4798      	blx	r3
	hm10_client_init();
  40278a:	4b57      	ldr	r3, [pc, #348]	; (4028e8 <main+0x1a8>)
  40278c:	4798      	blx	r3
	char buffer[1024];
	pinALast = pio_get(EN_CLK, PIO_INPUT,  EN_CLK_PIN_MASK);
  40278e:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  402792:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402796:	4855      	ldr	r0, [pc, #340]	; (4028ec <main+0x1ac>)
  402798:	4b55      	ldr	r3, [pc, #340]	; (4028f0 <main+0x1b0>)
  40279a:	4798      	blx	r3
  40279c:	4602      	mov	r2, r0
  40279e:	4b55      	ldr	r3, [pc, #340]	; (4028f4 <main+0x1b4>)
  4027a0:	601a      	str	r2, [r3, #0]
	Encoder_init();
  4027a2:	4b55      	ldr	r3, [pc, #340]	; (4028f8 <main+0x1b8>)
  4027a4:	4798      	blx	r3
	BUT_init();
  4027a6:	4b55      	ldr	r3, [pc, #340]	; (4028fc <main+0x1bc>)
  4027a8:	4798      	blx	r3

	
	g_systimer = 0;
  4027aa:	4b55      	ldr	r3, [pc, #340]	; (402900 <main+0x1c0>)
  4027ac:	2200      	movs	r2, #0
  4027ae:	601a      	str	r2, [r3, #0]
	encoderPosCount = 0;
  4027b0:	4b54      	ldr	r3, [pc, #336]	; (402904 <main+0x1c4>)
  4027b2:	2200      	movs	r2, #0
  4027b4:	601a      	str	r2, [r3, #0]
	flag_encoder = 1;
  4027b6:	4b54      	ldr	r3, [pc, #336]	; (402908 <main+0x1c8>)
  4027b8:	2201      	movs	r2, #1
  4027ba:	601a      	str	r2, [r3, #0]
	//flag_but = 1;
	//
	pmc_enable_periph_clk(ID_PIOA);
  4027bc:	200a      	movs	r0, #10
  4027be:	4b53      	ldr	r3, [pc, #332]	; (40290c <main+0x1cc>)
  4027c0:	4798      	blx	r3
	pio_set_output(PIOA, 1, 0, 0, 0);
  4027c2:	2300      	movs	r3, #0
  4027c4:	9300      	str	r3, [sp, #0]
  4027c6:	2300      	movs	r3, #0
  4027c8:	2200      	movs	r2, #0
  4027ca:	2101      	movs	r1, #1
  4027cc:	4850      	ldr	r0, [pc, #320]	; (402910 <main+0x1d0>)
  4027ce:	4c51      	ldr	r4, [pc, #324]	; (402914 <main+0x1d4>)
  4027d0:	47a0      	blx	r4
	pio_set_peripheral(PIOA, PIO_PERIPH_B, 1);
  4027d2:	2201      	movs	r2, #1
  4027d4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4027d8:	484d      	ldr	r0, [pc, #308]	; (402910 <main+0x1d0>)
  4027da:	4b4f      	ldr	r3, [pc, #316]	; (402918 <main+0x1d8>)
  4027dc:	4798      	blx	r3
	/* inicializa e configura adc */
	
	

	/* Enable clock for DACC */
	sysclk_enable_peripheral_clock(DACC_ID);
  4027de:	201e      	movs	r0, #30
  4027e0:	4b4e      	ldr	r3, [pc, #312]	; (40291c <main+0x1dc>)
  4027e2:	4798      	blx	r3

	/* Reset DACC registers */
	dacc_reset(DACC_BASE);
  4027e4:	484e      	ldr	r0, [pc, #312]	; (402920 <main+0x1e0>)
  4027e6:	4b4f      	ldr	r3, [pc, #316]	; (402924 <main+0x1e4>)
  4027e8:	4798      	blx	r3
	dacc_enable_channel(DACC_BASE, DACC_CHANNEL);
  4027ea:	2100      	movs	r1, #0
  4027ec:	484c      	ldr	r0, [pc, #304]	; (402920 <main+0x1e0>)
  4027ee:	4b4e      	ldr	r3, [pc, #312]	; (402928 <main+0x1e8>)
  4027f0:	4798      	blx	r3
	
	//config_ADC_TEMP();		
	/* Output example information. */
	//puts(STRING_HEADER);
		
	TC_init(TC0, ID_TC0, 0, 100000);
  4027f2:	4b4e      	ldr	r3, [pc, #312]	; (40292c <main+0x1ec>)
  4027f4:	2200      	movs	r2, #0
  4027f6:	2117      	movs	r1, #23
  4027f8:	484d      	ldr	r0, [pc, #308]	; (402930 <main+0x1f0>)
  4027fa:	4c4e      	ldr	r4, [pc, #312]	; (402934 <main+0x1f4>)
  4027fc:	47a0      	blx	r4
		//		delay_ms(1);
		//	}
		//	
			//Bluetooth
					
			delay_ms(500);
  4027fe:	4b31      	ldr	r3, [pc, #196]	; (4028c4 <main+0x184>)
  402800:	4798      	blx	r3
  402802:	4603      	mov	r3, r0
  402804:	4619      	mov	r1, r3
  402806:	f04f 0200 	mov.w	r2, #0
  40280a:	460b      	mov	r3, r1
  40280c:	4614      	mov	r4, r2
  40280e:	ea4f 1b44 	mov.w	fp, r4, lsl #5
  402812:	ea4b 6bd3 	orr.w	fp, fp, r3, lsr #27
  402816:	ea4f 1a43 	mov.w	sl, r3, lsl #5
  40281a:	4653      	mov	r3, sl
  40281c:	465c      	mov	r4, fp
  40281e:	1a5b      	subs	r3, r3, r1
  402820:	eb64 0402 	sbc.w	r4, r4, r2
  402824:	ea4f 0984 	mov.w	r9, r4, lsl #2
  402828:	ea49 7993 	orr.w	r9, r9, r3, lsr #30
  40282c:	ea4f 0883 	mov.w	r8, r3, lsl #2
  402830:	4643      	mov	r3, r8
  402832:	464c      	mov	r4, r9
  402834:	185b      	adds	r3, r3, r1
  402836:	eb44 0402 	adc.w	r4, r4, r2
  40283a:	00a2      	lsls	r2, r4, #2
  40283c:	607a      	str	r2, [r7, #4]
  40283e:	687a      	ldr	r2, [r7, #4]
  402840:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
  402844:	607a      	str	r2, [r7, #4]
  402846:	009b      	lsls	r3, r3, #2
  402848:	603b      	str	r3, [r7, #0]
  40284a:	e9d7 3400 	ldrd	r3, r4, [r7]
  40284e:	4619      	mov	r1, r3
  402850:	4622      	mov	r2, r4
  402852:	f241 732b 	movw	r3, #5931	; 0x172b
  402856:	f04f 0400 	mov.w	r4, #0
  40285a:	18cd      	adds	r5, r1, r3
  40285c:	eb42 0604 	adc.w	r6, r2, r4
  402860:	4628      	mov	r0, r5
  402862:	4631      	mov	r1, r6
  402864:	4c34      	ldr	r4, [pc, #208]	; (402938 <main+0x1f8>)
  402866:	f241 722c 	movw	r2, #5932	; 0x172c
  40286a:	f04f 0300 	mov.w	r3, #0
  40286e:	47a0      	blx	r4
  402870:	4603      	mov	r3, r0
  402872:	460c      	mov	r4, r1
  402874:	4618      	mov	r0, r3
  402876:	4b31      	ldr	r3, [pc, #196]	; (40293c <main+0x1fc>)
  402878:	4798      	blx	r3
		

			usart_put_string(USART1, "mandando...\r\n");
  40287a:	4931      	ldr	r1, [pc, #196]	; (402940 <main+0x200>)
  40287c:	4816      	ldr	r0, [pc, #88]	; (4028d8 <main+0x198>)
  40287e:	4b17      	ldr	r3, [pc, #92]	; (4028dc <main+0x19c>)
  402880:	4798      	blx	r3
		
			sprintf(buffer, "%d \n", encoderPosCount);
  402882:	4b20      	ldr	r3, [pc, #128]	; (402904 <main+0x1c4>)
  402884:	681a      	ldr	r2, [r3, #0]
  402886:	f107 0308 	add.w	r3, r7, #8
  40288a:	492e      	ldr	r1, [pc, #184]	; (402944 <main+0x204>)
  40288c:	4618      	mov	r0, r3
  40288e:	4b2e      	ldr	r3, [pc, #184]	; (402948 <main+0x208>)
  402890:	4798      	blx	r3
			usart_log("encoder", buffer);
  402892:	f107 0308 	add.w	r3, r7, #8
  402896:	4619      	mov	r1, r3
  402898:	482c      	ldr	r0, [pc, #176]	; (40294c <main+0x20c>)
  40289a:	4b2d      	ldr	r3, [pc, #180]	; (402950 <main+0x210>)
  40289c:	4798      	blx	r3
			usart_put_string(UART3, buffer);
  40289e:	f107 0308 	add.w	r3, r7, #8
  4028a2:	4619      	mov	r1, r3
  4028a4:	482b      	ldr	r0, [pc, #172]	; (402954 <main+0x214>)
  4028a6:	4b0d      	ldr	r3, [pc, #52]	; (4028dc <main+0x19c>)
  4028a8:	4798      	blx	r3
			flag_encoder = 0;
  4028aa:	4b17      	ldr	r3, [pc, #92]	; (402908 <main+0x1c8>)
  4028ac:	2200      	movs	r2, #0
  4028ae:	601a      	str	r2, [r3, #0]
			delay_ms(500);
  4028b0:	e7a5      	b.n	4027fe <main+0xbe>
  4028b2:	bf00      	nop
  4028b4:	00401085 	.word	0x00401085
  4028b8:	00400c51 	.word	0x00400c51
  4028bc:	00401fa1 	.word	0x00401fa1
  4028c0:	400e1850 	.word	0x400e1850
  4028c4:	00401f5d 	.word	0x00401f5d
  4028c8:	10624dd3 	.word	0x10624dd3
  4028cc:	00401e81 	.word	0x00401e81
  4028d0:	0040235d 	.word	0x0040235d
  4028d4:	0040730c 	.word	0x0040730c
  4028d8:	40028000 	.word	0x40028000
  4028dc:	00402239 	.word	0x00402239
  4028e0:	00407320 	.word	0x00407320
  4028e4:	004023b1 	.word	0x004023b1
  4028e8:	00402421 	.word	0x00402421
  4028ec:	400e1400 	.word	0x400e1400
  4028f0:	00401159 	.word	0x00401159
  4028f4:	20400b1c 	.word	0x20400b1c
  4028f8:	0040255d 	.word	0x0040255d
  4028fc:	0040267d 	.word	0x0040267d
  402900:	20400a58 	.word	0x20400a58
  402904:	20400a5c 	.word	0x20400a5c
  402908:	20400a60 	.word	0x20400a60
  40290c:	004019c5 	.word	0x004019c5
  402910:	400e0e00 	.word	0x400e0e00
  402914:	00401331 	.word	0x00401331
  402918:	0040119f 	.word	0x0040119f
  40291c:	00401f85 	.word	0x00401f85
  402920:	40040000 	.word	0x40040000
  402924:	0040033d 	.word	0x0040033d
  402928:	00400357 	.word	0x00400357
  40292c:	000186a0 	.word	0x000186a0
  402930:	4000c000 	.word	0x4000c000
  402934:	00402171 	.word	0x00402171
  402938:	00402959 	.word	0x00402959
  40293c:	20400001 	.word	0x20400001
  402940:	00407338 	.word	0x00407338
  402944:	00407348 	.word	0x00407348
  402948:	00402e89 	.word	0x00402e89
  40294c:	00407350 	.word	0x00407350
  402950:	0040230d 	.word	0x0040230d
  402954:	400e1c00 	.word	0x400e1c00

00402958 <__aeabi_uldivmod>:
  402958:	b953      	cbnz	r3, 402970 <__aeabi_uldivmod+0x18>
  40295a:	b94a      	cbnz	r2, 402970 <__aeabi_uldivmod+0x18>
  40295c:	2900      	cmp	r1, #0
  40295e:	bf08      	it	eq
  402960:	2800      	cmpeq	r0, #0
  402962:	bf1c      	itt	ne
  402964:	f04f 31ff 	movne.w	r1, #4294967295
  402968:	f04f 30ff 	movne.w	r0, #4294967295
  40296c:	f000 b97a 	b.w	402c64 <__aeabi_idiv0>
  402970:	f1ad 0c08 	sub.w	ip, sp, #8
  402974:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  402978:	f000 f806 	bl	402988 <__udivmoddi4>
  40297c:	f8dd e004 	ldr.w	lr, [sp, #4]
  402980:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402984:	b004      	add	sp, #16
  402986:	4770      	bx	lr

00402988 <__udivmoddi4>:
  402988:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40298c:	468c      	mov	ip, r1
  40298e:	460d      	mov	r5, r1
  402990:	4604      	mov	r4, r0
  402992:	9e08      	ldr	r6, [sp, #32]
  402994:	2b00      	cmp	r3, #0
  402996:	d151      	bne.n	402a3c <__udivmoddi4+0xb4>
  402998:	428a      	cmp	r2, r1
  40299a:	4617      	mov	r7, r2
  40299c:	d96d      	bls.n	402a7a <__udivmoddi4+0xf2>
  40299e:	fab2 fe82 	clz	lr, r2
  4029a2:	f1be 0f00 	cmp.w	lr, #0
  4029a6:	d00b      	beq.n	4029c0 <__udivmoddi4+0x38>
  4029a8:	f1ce 0c20 	rsb	ip, lr, #32
  4029ac:	fa01 f50e 	lsl.w	r5, r1, lr
  4029b0:	fa20 fc0c 	lsr.w	ip, r0, ip
  4029b4:	fa02 f70e 	lsl.w	r7, r2, lr
  4029b8:	ea4c 0c05 	orr.w	ip, ip, r5
  4029bc:	fa00 f40e 	lsl.w	r4, r0, lr
  4029c0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4029c4:	0c25      	lsrs	r5, r4, #16
  4029c6:	fbbc f8fa 	udiv	r8, ip, sl
  4029ca:	fa1f f987 	uxth.w	r9, r7
  4029ce:	fb0a cc18 	mls	ip, sl, r8, ip
  4029d2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4029d6:	fb08 f309 	mul.w	r3, r8, r9
  4029da:	42ab      	cmp	r3, r5
  4029dc:	d90a      	bls.n	4029f4 <__udivmoddi4+0x6c>
  4029de:	19ed      	adds	r5, r5, r7
  4029e0:	f108 32ff 	add.w	r2, r8, #4294967295
  4029e4:	f080 8123 	bcs.w	402c2e <__udivmoddi4+0x2a6>
  4029e8:	42ab      	cmp	r3, r5
  4029ea:	f240 8120 	bls.w	402c2e <__udivmoddi4+0x2a6>
  4029ee:	f1a8 0802 	sub.w	r8, r8, #2
  4029f2:	443d      	add	r5, r7
  4029f4:	1aed      	subs	r5, r5, r3
  4029f6:	b2a4      	uxth	r4, r4
  4029f8:	fbb5 f0fa 	udiv	r0, r5, sl
  4029fc:	fb0a 5510 	mls	r5, sl, r0, r5
  402a00:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  402a04:	fb00 f909 	mul.w	r9, r0, r9
  402a08:	45a1      	cmp	r9, r4
  402a0a:	d909      	bls.n	402a20 <__udivmoddi4+0x98>
  402a0c:	19e4      	adds	r4, r4, r7
  402a0e:	f100 33ff 	add.w	r3, r0, #4294967295
  402a12:	f080 810a 	bcs.w	402c2a <__udivmoddi4+0x2a2>
  402a16:	45a1      	cmp	r9, r4
  402a18:	f240 8107 	bls.w	402c2a <__udivmoddi4+0x2a2>
  402a1c:	3802      	subs	r0, #2
  402a1e:	443c      	add	r4, r7
  402a20:	eba4 0409 	sub.w	r4, r4, r9
  402a24:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402a28:	2100      	movs	r1, #0
  402a2a:	2e00      	cmp	r6, #0
  402a2c:	d061      	beq.n	402af2 <__udivmoddi4+0x16a>
  402a2e:	fa24 f40e 	lsr.w	r4, r4, lr
  402a32:	2300      	movs	r3, #0
  402a34:	6034      	str	r4, [r6, #0]
  402a36:	6073      	str	r3, [r6, #4]
  402a38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402a3c:	428b      	cmp	r3, r1
  402a3e:	d907      	bls.n	402a50 <__udivmoddi4+0xc8>
  402a40:	2e00      	cmp	r6, #0
  402a42:	d054      	beq.n	402aee <__udivmoddi4+0x166>
  402a44:	2100      	movs	r1, #0
  402a46:	e886 0021 	stmia.w	r6, {r0, r5}
  402a4a:	4608      	mov	r0, r1
  402a4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402a50:	fab3 f183 	clz	r1, r3
  402a54:	2900      	cmp	r1, #0
  402a56:	f040 808e 	bne.w	402b76 <__udivmoddi4+0x1ee>
  402a5a:	42ab      	cmp	r3, r5
  402a5c:	d302      	bcc.n	402a64 <__udivmoddi4+0xdc>
  402a5e:	4282      	cmp	r2, r0
  402a60:	f200 80fa 	bhi.w	402c58 <__udivmoddi4+0x2d0>
  402a64:	1a84      	subs	r4, r0, r2
  402a66:	eb65 0503 	sbc.w	r5, r5, r3
  402a6a:	2001      	movs	r0, #1
  402a6c:	46ac      	mov	ip, r5
  402a6e:	2e00      	cmp	r6, #0
  402a70:	d03f      	beq.n	402af2 <__udivmoddi4+0x16a>
  402a72:	e886 1010 	stmia.w	r6, {r4, ip}
  402a76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402a7a:	b912      	cbnz	r2, 402a82 <__udivmoddi4+0xfa>
  402a7c:	2701      	movs	r7, #1
  402a7e:	fbb7 f7f2 	udiv	r7, r7, r2
  402a82:	fab7 fe87 	clz	lr, r7
  402a86:	f1be 0f00 	cmp.w	lr, #0
  402a8a:	d134      	bne.n	402af6 <__udivmoddi4+0x16e>
  402a8c:	1beb      	subs	r3, r5, r7
  402a8e:	0c3a      	lsrs	r2, r7, #16
  402a90:	fa1f fc87 	uxth.w	ip, r7
  402a94:	2101      	movs	r1, #1
  402a96:	fbb3 f8f2 	udiv	r8, r3, r2
  402a9a:	0c25      	lsrs	r5, r4, #16
  402a9c:	fb02 3318 	mls	r3, r2, r8, r3
  402aa0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402aa4:	fb0c f308 	mul.w	r3, ip, r8
  402aa8:	42ab      	cmp	r3, r5
  402aaa:	d907      	bls.n	402abc <__udivmoddi4+0x134>
  402aac:	19ed      	adds	r5, r5, r7
  402aae:	f108 30ff 	add.w	r0, r8, #4294967295
  402ab2:	d202      	bcs.n	402aba <__udivmoddi4+0x132>
  402ab4:	42ab      	cmp	r3, r5
  402ab6:	f200 80d1 	bhi.w	402c5c <__udivmoddi4+0x2d4>
  402aba:	4680      	mov	r8, r0
  402abc:	1aed      	subs	r5, r5, r3
  402abe:	b2a3      	uxth	r3, r4
  402ac0:	fbb5 f0f2 	udiv	r0, r5, r2
  402ac4:	fb02 5510 	mls	r5, r2, r0, r5
  402ac8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  402acc:	fb0c fc00 	mul.w	ip, ip, r0
  402ad0:	45a4      	cmp	ip, r4
  402ad2:	d907      	bls.n	402ae4 <__udivmoddi4+0x15c>
  402ad4:	19e4      	adds	r4, r4, r7
  402ad6:	f100 33ff 	add.w	r3, r0, #4294967295
  402ada:	d202      	bcs.n	402ae2 <__udivmoddi4+0x15a>
  402adc:	45a4      	cmp	ip, r4
  402ade:	f200 80b8 	bhi.w	402c52 <__udivmoddi4+0x2ca>
  402ae2:	4618      	mov	r0, r3
  402ae4:	eba4 040c 	sub.w	r4, r4, ip
  402ae8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402aec:	e79d      	b.n	402a2a <__udivmoddi4+0xa2>
  402aee:	4631      	mov	r1, r6
  402af0:	4630      	mov	r0, r6
  402af2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402af6:	f1ce 0420 	rsb	r4, lr, #32
  402afa:	fa05 f30e 	lsl.w	r3, r5, lr
  402afe:	fa07 f70e 	lsl.w	r7, r7, lr
  402b02:	fa20 f804 	lsr.w	r8, r0, r4
  402b06:	0c3a      	lsrs	r2, r7, #16
  402b08:	fa25 f404 	lsr.w	r4, r5, r4
  402b0c:	ea48 0803 	orr.w	r8, r8, r3
  402b10:	fbb4 f1f2 	udiv	r1, r4, r2
  402b14:	ea4f 4518 	mov.w	r5, r8, lsr #16
  402b18:	fb02 4411 	mls	r4, r2, r1, r4
  402b1c:	fa1f fc87 	uxth.w	ip, r7
  402b20:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  402b24:	fb01 f30c 	mul.w	r3, r1, ip
  402b28:	42ab      	cmp	r3, r5
  402b2a:	fa00 f40e 	lsl.w	r4, r0, lr
  402b2e:	d909      	bls.n	402b44 <__udivmoddi4+0x1bc>
  402b30:	19ed      	adds	r5, r5, r7
  402b32:	f101 30ff 	add.w	r0, r1, #4294967295
  402b36:	f080 808a 	bcs.w	402c4e <__udivmoddi4+0x2c6>
  402b3a:	42ab      	cmp	r3, r5
  402b3c:	f240 8087 	bls.w	402c4e <__udivmoddi4+0x2c6>
  402b40:	3902      	subs	r1, #2
  402b42:	443d      	add	r5, r7
  402b44:	1aeb      	subs	r3, r5, r3
  402b46:	fa1f f588 	uxth.w	r5, r8
  402b4a:	fbb3 f0f2 	udiv	r0, r3, r2
  402b4e:	fb02 3310 	mls	r3, r2, r0, r3
  402b52:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402b56:	fb00 f30c 	mul.w	r3, r0, ip
  402b5a:	42ab      	cmp	r3, r5
  402b5c:	d907      	bls.n	402b6e <__udivmoddi4+0x1e6>
  402b5e:	19ed      	adds	r5, r5, r7
  402b60:	f100 38ff 	add.w	r8, r0, #4294967295
  402b64:	d26f      	bcs.n	402c46 <__udivmoddi4+0x2be>
  402b66:	42ab      	cmp	r3, r5
  402b68:	d96d      	bls.n	402c46 <__udivmoddi4+0x2be>
  402b6a:	3802      	subs	r0, #2
  402b6c:	443d      	add	r5, r7
  402b6e:	1aeb      	subs	r3, r5, r3
  402b70:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  402b74:	e78f      	b.n	402a96 <__udivmoddi4+0x10e>
  402b76:	f1c1 0720 	rsb	r7, r1, #32
  402b7a:	fa22 f807 	lsr.w	r8, r2, r7
  402b7e:	408b      	lsls	r3, r1
  402b80:	fa05 f401 	lsl.w	r4, r5, r1
  402b84:	ea48 0303 	orr.w	r3, r8, r3
  402b88:	fa20 fe07 	lsr.w	lr, r0, r7
  402b8c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  402b90:	40fd      	lsrs	r5, r7
  402b92:	ea4e 0e04 	orr.w	lr, lr, r4
  402b96:	fbb5 f9fc 	udiv	r9, r5, ip
  402b9a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  402b9e:	fb0c 5519 	mls	r5, ip, r9, r5
  402ba2:	fa1f f883 	uxth.w	r8, r3
  402ba6:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  402baa:	fb09 f408 	mul.w	r4, r9, r8
  402bae:	42ac      	cmp	r4, r5
  402bb0:	fa02 f201 	lsl.w	r2, r2, r1
  402bb4:	fa00 fa01 	lsl.w	sl, r0, r1
  402bb8:	d908      	bls.n	402bcc <__udivmoddi4+0x244>
  402bba:	18ed      	adds	r5, r5, r3
  402bbc:	f109 30ff 	add.w	r0, r9, #4294967295
  402bc0:	d243      	bcs.n	402c4a <__udivmoddi4+0x2c2>
  402bc2:	42ac      	cmp	r4, r5
  402bc4:	d941      	bls.n	402c4a <__udivmoddi4+0x2c2>
  402bc6:	f1a9 0902 	sub.w	r9, r9, #2
  402bca:	441d      	add	r5, r3
  402bcc:	1b2d      	subs	r5, r5, r4
  402bce:	fa1f fe8e 	uxth.w	lr, lr
  402bd2:	fbb5 f0fc 	udiv	r0, r5, ip
  402bd6:	fb0c 5510 	mls	r5, ip, r0, r5
  402bda:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  402bde:	fb00 f808 	mul.w	r8, r0, r8
  402be2:	45a0      	cmp	r8, r4
  402be4:	d907      	bls.n	402bf6 <__udivmoddi4+0x26e>
  402be6:	18e4      	adds	r4, r4, r3
  402be8:	f100 35ff 	add.w	r5, r0, #4294967295
  402bec:	d229      	bcs.n	402c42 <__udivmoddi4+0x2ba>
  402bee:	45a0      	cmp	r8, r4
  402bf0:	d927      	bls.n	402c42 <__udivmoddi4+0x2ba>
  402bf2:	3802      	subs	r0, #2
  402bf4:	441c      	add	r4, r3
  402bf6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  402bfa:	eba4 0408 	sub.w	r4, r4, r8
  402bfe:	fba0 8902 	umull	r8, r9, r0, r2
  402c02:	454c      	cmp	r4, r9
  402c04:	46c6      	mov	lr, r8
  402c06:	464d      	mov	r5, r9
  402c08:	d315      	bcc.n	402c36 <__udivmoddi4+0x2ae>
  402c0a:	d012      	beq.n	402c32 <__udivmoddi4+0x2aa>
  402c0c:	b156      	cbz	r6, 402c24 <__udivmoddi4+0x29c>
  402c0e:	ebba 030e 	subs.w	r3, sl, lr
  402c12:	eb64 0405 	sbc.w	r4, r4, r5
  402c16:	fa04 f707 	lsl.w	r7, r4, r7
  402c1a:	40cb      	lsrs	r3, r1
  402c1c:	431f      	orrs	r7, r3
  402c1e:	40cc      	lsrs	r4, r1
  402c20:	6037      	str	r7, [r6, #0]
  402c22:	6074      	str	r4, [r6, #4]
  402c24:	2100      	movs	r1, #0
  402c26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402c2a:	4618      	mov	r0, r3
  402c2c:	e6f8      	b.n	402a20 <__udivmoddi4+0x98>
  402c2e:	4690      	mov	r8, r2
  402c30:	e6e0      	b.n	4029f4 <__udivmoddi4+0x6c>
  402c32:	45c2      	cmp	sl, r8
  402c34:	d2ea      	bcs.n	402c0c <__udivmoddi4+0x284>
  402c36:	ebb8 0e02 	subs.w	lr, r8, r2
  402c3a:	eb69 0503 	sbc.w	r5, r9, r3
  402c3e:	3801      	subs	r0, #1
  402c40:	e7e4      	b.n	402c0c <__udivmoddi4+0x284>
  402c42:	4628      	mov	r0, r5
  402c44:	e7d7      	b.n	402bf6 <__udivmoddi4+0x26e>
  402c46:	4640      	mov	r0, r8
  402c48:	e791      	b.n	402b6e <__udivmoddi4+0x1e6>
  402c4a:	4681      	mov	r9, r0
  402c4c:	e7be      	b.n	402bcc <__udivmoddi4+0x244>
  402c4e:	4601      	mov	r1, r0
  402c50:	e778      	b.n	402b44 <__udivmoddi4+0x1bc>
  402c52:	3802      	subs	r0, #2
  402c54:	443c      	add	r4, r7
  402c56:	e745      	b.n	402ae4 <__udivmoddi4+0x15c>
  402c58:	4608      	mov	r0, r1
  402c5a:	e708      	b.n	402a6e <__udivmoddi4+0xe6>
  402c5c:	f1a8 0802 	sub.w	r8, r8, #2
  402c60:	443d      	add	r5, r7
  402c62:	e72b      	b.n	402abc <__udivmoddi4+0x134>

00402c64 <__aeabi_idiv0>:
  402c64:	4770      	bx	lr
  402c66:	bf00      	nop

00402c68 <__libc_init_array>:
  402c68:	b570      	push	{r4, r5, r6, lr}
  402c6a:	4e0f      	ldr	r6, [pc, #60]	; (402ca8 <__libc_init_array+0x40>)
  402c6c:	4d0f      	ldr	r5, [pc, #60]	; (402cac <__libc_init_array+0x44>)
  402c6e:	1b76      	subs	r6, r6, r5
  402c70:	10b6      	asrs	r6, r6, #2
  402c72:	bf18      	it	ne
  402c74:	2400      	movne	r4, #0
  402c76:	d005      	beq.n	402c84 <__libc_init_array+0x1c>
  402c78:	3401      	adds	r4, #1
  402c7a:	f855 3b04 	ldr.w	r3, [r5], #4
  402c7e:	4798      	blx	r3
  402c80:	42a6      	cmp	r6, r4
  402c82:	d1f9      	bne.n	402c78 <__libc_init_array+0x10>
  402c84:	4e0a      	ldr	r6, [pc, #40]	; (402cb0 <__libc_init_array+0x48>)
  402c86:	4d0b      	ldr	r5, [pc, #44]	; (402cb4 <__libc_init_array+0x4c>)
  402c88:	1b76      	subs	r6, r6, r5
  402c8a:	f004 fca9 	bl	4075e0 <_init>
  402c8e:	10b6      	asrs	r6, r6, #2
  402c90:	bf18      	it	ne
  402c92:	2400      	movne	r4, #0
  402c94:	d006      	beq.n	402ca4 <__libc_init_array+0x3c>
  402c96:	3401      	adds	r4, #1
  402c98:	f855 3b04 	ldr.w	r3, [r5], #4
  402c9c:	4798      	blx	r3
  402c9e:	42a6      	cmp	r6, r4
  402ca0:	d1f9      	bne.n	402c96 <__libc_init_array+0x2e>
  402ca2:	bd70      	pop	{r4, r5, r6, pc}
  402ca4:	bd70      	pop	{r4, r5, r6, pc}
  402ca6:	bf00      	nop
  402ca8:	004075ec 	.word	0x004075ec
  402cac:	004075ec 	.word	0x004075ec
  402cb0:	004075f4 	.word	0x004075f4
  402cb4:	004075ec 	.word	0x004075ec

00402cb8 <memcpy>:
  402cb8:	4684      	mov	ip, r0
  402cba:	ea41 0300 	orr.w	r3, r1, r0
  402cbe:	f013 0303 	ands.w	r3, r3, #3
  402cc2:	d16d      	bne.n	402da0 <memcpy+0xe8>
  402cc4:	3a40      	subs	r2, #64	; 0x40
  402cc6:	d341      	bcc.n	402d4c <memcpy+0x94>
  402cc8:	f851 3b04 	ldr.w	r3, [r1], #4
  402ccc:	f840 3b04 	str.w	r3, [r0], #4
  402cd0:	f851 3b04 	ldr.w	r3, [r1], #4
  402cd4:	f840 3b04 	str.w	r3, [r0], #4
  402cd8:	f851 3b04 	ldr.w	r3, [r1], #4
  402cdc:	f840 3b04 	str.w	r3, [r0], #4
  402ce0:	f851 3b04 	ldr.w	r3, [r1], #4
  402ce4:	f840 3b04 	str.w	r3, [r0], #4
  402ce8:	f851 3b04 	ldr.w	r3, [r1], #4
  402cec:	f840 3b04 	str.w	r3, [r0], #4
  402cf0:	f851 3b04 	ldr.w	r3, [r1], #4
  402cf4:	f840 3b04 	str.w	r3, [r0], #4
  402cf8:	f851 3b04 	ldr.w	r3, [r1], #4
  402cfc:	f840 3b04 	str.w	r3, [r0], #4
  402d00:	f851 3b04 	ldr.w	r3, [r1], #4
  402d04:	f840 3b04 	str.w	r3, [r0], #4
  402d08:	f851 3b04 	ldr.w	r3, [r1], #4
  402d0c:	f840 3b04 	str.w	r3, [r0], #4
  402d10:	f851 3b04 	ldr.w	r3, [r1], #4
  402d14:	f840 3b04 	str.w	r3, [r0], #4
  402d18:	f851 3b04 	ldr.w	r3, [r1], #4
  402d1c:	f840 3b04 	str.w	r3, [r0], #4
  402d20:	f851 3b04 	ldr.w	r3, [r1], #4
  402d24:	f840 3b04 	str.w	r3, [r0], #4
  402d28:	f851 3b04 	ldr.w	r3, [r1], #4
  402d2c:	f840 3b04 	str.w	r3, [r0], #4
  402d30:	f851 3b04 	ldr.w	r3, [r1], #4
  402d34:	f840 3b04 	str.w	r3, [r0], #4
  402d38:	f851 3b04 	ldr.w	r3, [r1], #4
  402d3c:	f840 3b04 	str.w	r3, [r0], #4
  402d40:	f851 3b04 	ldr.w	r3, [r1], #4
  402d44:	f840 3b04 	str.w	r3, [r0], #4
  402d48:	3a40      	subs	r2, #64	; 0x40
  402d4a:	d2bd      	bcs.n	402cc8 <memcpy+0x10>
  402d4c:	3230      	adds	r2, #48	; 0x30
  402d4e:	d311      	bcc.n	402d74 <memcpy+0xbc>
  402d50:	f851 3b04 	ldr.w	r3, [r1], #4
  402d54:	f840 3b04 	str.w	r3, [r0], #4
  402d58:	f851 3b04 	ldr.w	r3, [r1], #4
  402d5c:	f840 3b04 	str.w	r3, [r0], #4
  402d60:	f851 3b04 	ldr.w	r3, [r1], #4
  402d64:	f840 3b04 	str.w	r3, [r0], #4
  402d68:	f851 3b04 	ldr.w	r3, [r1], #4
  402d6c:	f840 3b04 	str.w	r3, [r0], #4
  402d70:	3a10      	subs	r2, #16
  402d72:	d2ed      	bcs.n	402d50 <memcpy+0x98>
  402d74:	320c      	adds	r2, #12
  402d76:	d305      	bcc.n	402d84 <memcpy+0xcc>
  402d78:	f851 3b04 	ldr.w	r3, [r1], #4
  402d7c:	f840 3b04 	str.w	r3, [r0], #4
  402d80:	3a04      	subs	r2, #4
  402d82:	d2f9      	bcs.n	402d78 <memcpy+0xc0>
  402d84:	3204      	adds	r2, #4
  402d86:	d008      	beq.n	402d9a <memcpy+0xe2>
  402d88:	07d2      	lsls	r2, r2, #31
  402d8a:	bf1c      	itt	ne
  402d8c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402d90:	f800 3b01 	strbne.w	r3, [r0], #1
  402d94:	d301      	bcc.n	402d9a <memcpy+0xe2>
  402d96:	880b      	ldrh	r3, [r1, #0]
  402d98:	8003      	strh	r3, [r0, #0]
  402d9a:	4660      	mov	r0, ip
  402d9c:	4770      	bx	lr
  402d9e:	bf00      	nop
  402da0:	2a08      	cmp	r2, #8
  402da2:	d313      	bcc.n	402dcc <memcpy+0x114>
  402da4:	078b      	lsls	r3, r1, #30
  402da6:	d08d      	beq.n	402cc4 <memcpy+0xc>
  402da8:	f010 0303 	ands.w	r3, r0, #3
  402dac:	d08a      	beq.n	402cc4 <memcpy+0xc>
  402dae:	f1c3 0304 	rsb	r3, r3, #4
  402db2:	1ad2      	subs	r2, r2, r3
  402db4:	07db      	lsls	r3, r3, #31
  402db6:	bf1c      	itt	ne
  402db8:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402dbc:	f800 3b01 	strbne.w	r3, [r0], #1
  402dc0:	d380      	bcc.n	402cc4 <memcpy+0xc>
  402dc2:	f831 3b02 	ldrh.w	r3, [r1], #2
  402dc6:	f820 3b02 	strh.w	r3, [r0], #2
  402dca:	e77b      	b.n	402cc4 <memcpy+0xc>
  402dcc:	3a04      	subs	r2, #4
  402dce:	d3d9      	bcc.n	402d84 <memcpy+0xcc>
  402dd0:	3a01      	subs	r2, #1
  402dd2:	f811 3b01 	ldrb.w	r3, [r1], #1
  402dd6:	f800 3b01 	strb.w	r3, [r0], #1
  402dda:	d2f9      	bcs.n	402dd0 <memcpy+0x118>
  402ddc:	780b      	ldrb	r3, [r1, #0]
  402dde:	7003      	strb	r3, [r0, #0]
  402de0:	784b      	ldrb	r3, [r1, #1]
  402de2:	7043      	strb	r3, [r0, #1]
  402de4:	788b      	ldrb	r3, [r1, #2]
  402de6:	7083      	strb	r3, [r0, #2]
  402de8:	4660      	mov	r0, ip
  402dea:	4770      	bx	lr

00402dec <memset>:
  402dec:	b470      	push	{r4, r5, r6}
  402dee:	0786      	lsls	r6, r0, #30
  402df0:	d046      	beq.n	402e80 <memset+0x94>
  402df2:	1e54      	subs	r4, r2, #1
  402df4:	2a00      	cmp	r2, #0
  402df6:	d041      	beq.n	402e7c <memset+0x90>
  402df8:	b2ca      	uxtb	r2, r1
  402dfa:	4603      	mov	r3, r0
  402dfc:	e002      	b.n	402e04 <memset+0x18>
  402dfe:	f114 34ff 	adds.w	r4, r4, #4294967295
  402e02:	d33b      	bcc.n	402e7c <memset+0x90>
  402e04:	f803 2b01 	strb.w	r2, [r3], #1
  402e08:	079d      	lsls	r5, r3, #30
  402e0a:	d1f8      	bne.n	402dfe <memset+0x12>
  402e0c:	2c03      	cmp	r4, #3
  402e0e:	d92e      	bls.n	402e6e <memset+0x82>
  402e10:	b2cd      	uxtb	r5, r1
  402e12:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402e16:	2c0f      	cmp	r4, #15
  402e18:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402e1c:	d919      	bls.n	402e52 <memset+0x66>
  402e1e:	f103 0210 	add.w	r2, r3, #16
  402e22:	4626      	mov	r6, r4
  402e24:	3e10      	subs	r6, #16
  402e26:	2e0f      	cmp	r6, #15
  402e28:	f842 5c10 	str.w	r5, [r2, #-16]
  402e2c:	f842 5c0c 	str.w	r5, [r2, #-12]
  402e30:	f842 5c08 	str.w	r5, [r2, #-8]
  402e34:	f842 5c04 	str.w	r5, [r2, #-4]
  402e38:	f102 0210 	add.w	r2, r2, #16
  402e3c:	d8f2      	bhi.n	402e24 <memset+0x38>
  402e3e:	f1a4 0210 	sub.w	r2, r4, #16
  402e42:	f022 020f 	bic.w	r2, r2, #15
  402e46:	f004 040f 	and.w	r4, r4, #15
  402e4a:	3210      	adds	r2, #16
  402e4c:	2c03      	cmp	r4, #3
  402e4e:	4413      	add	r3, r2
  402e50:	d90d      	bls.n	402e6e <memset+0x82>
  402e52:	461e      	mov	r6, r3
  402e54:	4622      	mov	r2, r4
  402e56:	3a04      	subs	r2, #4
  402e58:	2a03      	cmp	r2, #3
  402e5a:	f846 5b04 	str.w	r5, [r6], #4
  402e5e:	d8fa      	bhi.n	402e56 <memset+0x6a>
  402e60:	1f22      	subs	r2, r4, #4
  402e62:	f022 0203 	bic.w	r2, r2, #3
  402e66:	3204      	adds	r2, #4
  402e68:	4413      	add	r3, r2
  402e6a:	f004 0403 	and.w	r4, r4, #3
  402e6e:	b12c      	cbz	r4, 402e7c <memset+0x90>
  402e70:	b2c9      	uxtb	r1, r1
  402e72:	441c      	add	r4, r3
  402e74:	f803 1b01 	strb.w	r1, [r3], #1
  402e78:	429c      	cmp	r4, r3
  402e7a:	d1fb      	bne.n	402e74 <memset+0x88>
  402e7c:	bc70      	pop	{r4, r5, r6}
  402e7e:	4770      	bx	lr
  402e80:	4614      	mov	r4, r2
  402e82:	4603      	mov	r3, r0
  402e84:	e7c2      	b.n	402e0c <memset+0x20>
  402e86:	bf00      	nop

00402e88 <sprintf>:
  402e88:	b40e      	push	{r1, r2, r3}
  402e8a:	b5f0      	push	{r4, r5, r6, r7, lr}
  402e8c:	b09c      	sub	sp, #112	; 0x70
  402e8e:	ab21      	add	r3, sp, #132	; 0x84
  402e90:	490f      	ldr	r1, [pc, #60]	; (402ed0 <sprintf+0x48>)
  402e92:	f853 2b04 	ldr.w	r2, [r3], #4
  402e96:	9301      	str	r3, [sp, #4]
  402e98:	4605      	mov	r5, r0
  402e9a:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  402e9e:	6808      	ldr	r0, [r1, #0]
  402ea0:	9502      	str	r5, [sp, #8]
  402ea2:	f44f 7702 	mov.w	r7, #520	; 0x208
  402ea6:	f64f 76ff 	movw	r6, #65535	; 0xffff
  402eaa:	a902      	add	r1, sp, #8
  402eac:	9506      	str	r5, [sp, #24]
  402eae:	f8ad 7014 	strh.w	r7, [sp, #20]
  402eb2:	9404      	str	r4, [sp, #16]
  402eb4:	9407      	str	r4, [sp, #28]
  402eb6:	f8ad 6016 	strh.w	r6, [sp, #22]
  402eba:	f000 f88f 	bl	402fdc <_svfprintf_r>
  402ebe:	9b02      	ldr	r3, [sp, #8]
  402ec0:	2200      	movs	r2, #0
  402ec2:	701a      	strb	r2, [r3, #0]
  402ec4:	b01c      	add	sp, #112	; 0x70
  402ec6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  402eca:	b003      	add	sp, #12
  402ecc:	4770      	bx	lr
  402ece:	bf00      	nop
  402ed0:	20400010 	.word	0x20400010
	...

00402f00 <strlen>:
  402f00:	f890 f000 	pld	[r0]
  402f04:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  402f08:	f020 0107 	bic.w	r1, r0, #7
  402f0c:	f06f 0c00 	mvn.w	ip, #0
  402f10:	f010 0407 	ands.w	r4, r0, #7
  402f14:	f891 f020 	pld	[r1, #32]
  402f18:	f040 8049 	bne.w	402fae <strlen+0xae>
  402f1c:	f04f 0400 	mov.w	r4, #0
  402f20:	f06f 0007 	mvn.w	r0, #7
  402f24:	e9d1 2300 	ldrd	r2, r3, [r1]
  402f28:	f891 f040 	pld	[r1, #64]	; 0x40
  402f2c:	f100 0008 	add.w	r0, r0, #8
  402f30:	fa82 f24c 	uadd8	r2, r2, ip
  402f34:	faa4 f28c 	sel	r2, r4, ip
  402f38:	fa83 f34c 	uadd8	r3, r3, ip
  402f3c:	faa2 f38c 	sel	r3, r2, ip
  402f40:	bb4b      	cbnz	r3, 402f96 <strlen+0x96>
  402f42:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  402f46:	fa82 f24c 	uadd8	r2, r2, ip
  402f4a:	f100 0008 	add.w	r0, r0, #8
  402f4e:	faa4 f28c 	sel	r2, r4, ip
  402f52:	fa83 f34c 	uadd8	r3, r3, ip
  402f56:	faa2 f38c 	sel	r3, r2, ip
  402f5a:	b9e3      	cbnz	r3, 402f96 <strlen+0x96>
  402f5c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  402f60:	fa82 f24c 	uadd8	r2, r2, ip
  402f64:	f100 0008 	add.w	r0, r0, #8
  402f68:	faa4 f28c 	sel	r2, r4, ip
  402f6c:	fa83 f34c 	uadd8	r3, r3, ip
  402f70:	faa2 f38c 	sel	r3, r2, ip
  402f74:	b97b      	cbnz	r3, 402f96 <strlen+0x96>
  402f76:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  402f7a:	f101 0120 	add.w	r1, r1, #32
  402f7e:	fa82 f24c 	uadd8	r2, r2, ip
  402f82:	f100 0008 	add.w	r0, r0, #8
  402f86:	faa4 f28c 	sel	r2, r4, ip
  402f8a:	fa83 f34c 	uadd8	r3, r3, ip
  402f8e:	faa2 f38c 	sel	r3, r2, ip
  402f92:	2b00      	cmp	r3, #0
  402f94:	d0c6      	beq.n	402f24 <strlen+0x24>
  402f96:	2a00      	cmp	r2, #0
  402f98:	bf04      	itt	eq
  402f9a:	3004      	addeq	r0, #4
  402f9c:	461a      	moveq	r2, r3
  402f9e:	ba12      	rev	r2, r2
  402fa0:	fab2 f282 	clz	r2, r2
  402fa4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  402fa8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  402fac:	4770      	bx	lr
  402fae:	e9d1 2300 	ldrd	r2, r3, [r1]
  402fb2:	f004 0503 	and.w	r5, r4, #3
  402fb6:	f1c4 0000 	rsb	r0, r4, #0
  402fba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  402fbe:	f014 0f04 	tst.w	r4, #4
  402fc2:	f891 f040 	pld	[r1, #64]	; 0x40
  402fc6:	fa0c f505 	lsl.w	r5, ip, r5
  402fca:	ea62 0205 	orn	r2, r2, r5
  402fce:	bf1c      	itt	ne
  402fd0:	ea63 0305 	ornne	r3, r3, r5
  402fd4:	4662      	movne	r2, ip
  402fd6:	f04f 0400 	mov.w	r4, #0
  402fda:	e7a9      	b.n	402f30 <strlen+0x30>

00402fdc <_svfprintf_r>:
  402fdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402fe0:	b0c3      	sub	sp, #268	; 0x10c
  402fe2:	460c      	mov	r4, r1
  402fe4:	910b      	str	r1, [sp, #44]	; 0x2c
  402fe6:	4692      	mov	sl, r2
  402fe8:	930f      	str	r3, [sp, #60]	; 0x3c
  402fea:	900c      	str	r0, [sp, #48]	; 0x30
  402fec:	f002 fa0c 	bl	405408 <_localeconv_r>
  402ff0:	6803      	ldr	r3, [r0, #0]
  402ff2:	931a      	str	r3, [sp, #104]	; 0x68
  402ff4:	4618      	mov	r0, r3
  402ff6:	f7ff ff83 	bl	402f00 <strlen>
  402ffa:	89a3      	ldrh	r3, [r4, #12]
  402ffc:	9019      	str	r0, [sp, #100]	; 0x64
  402ffe:	0619      	lsls	r1, r3, #24
  403000:	d503      	bpl.n	40300a <_svfprintf_r+0x2e>
  403002:	6923      	ldr	r3, [r4, #16]
  403004:	2b00      	cmp	r3, #0
  403006:	f001 8003 	beq.w	404010 <_svfprintf_r+0x1034>
  40300a:	2300      	movs	r3, #0
  40300c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  403010:	9313      	str	r3, [sp, #76]	; 0x4c
  403012:	9315      	str	r3, [sp, #84]	; 0x54
  403014:	9314      	str	r3, [sp, #80]	; 0x50
  403016:	9327      	str	r3, [sp, #156]	; 0x9c
  403018:	9326      	str	r3, [sp, #152]	; 0x98
  40301a:	9318      	str	r3, [sp, #96]	; 0x60
  40301c:	931b      	str	r3, [sp, #108]	; 0x6c
  40301e:	9309      	str	r3, [sp, #36]	; 0x24
  403020:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  403024:	46c8      	mov	r8, r9
  403026:	9316      	str	r3, [sp, #88]	; 0x58
  403028:	9317      	str	r3, [sp, #92]	; 0x5c
  40302a:	f89a 3000 	ldrb.w	r3, [sl]
  40302e:	4654      	mov	r4, sl
  403030:	b1e3      	cbz	r3, 40306c <_svfprintf_r+0x90>
  403032:	2b25      	cmp	r3, #37	; 0x25
  403034:	d102      	bne.n	40303c <_svfprintf_r+0x60>
  403036:	e019      	b.n	40306c <_svfprintf_r+0x90>
  403038:	2b25      	cmp	r3, #37	; 0x25
  40303a:	d003      	beq.n	403044 <_svfprintf_r+0x68>
  40303c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403040:	2b00      	cmp	r3, #0
  403042:	d1f9      	bne.n	403038 <_svfprintf_r+0x5c>
  403044:	eba4 050a 	sub.w	r5, r4, sl
  403048:	b185      	cbz	r5, 40306c <_svfprintf_r+0x90>
  40304a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40304c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40304e:	f8c8 a000 	str.w	sl, [r8]
  403052:	3301      	adds	r3, #1
  403054:	442a      	add	r2, r5
  403056:	2b07      	cmp	r3, #7
  403058:	f8c8 5004 	str.w	r5, [r8, #4]
  40305c:	9227      	str	r2, [sp, #156]	; 0x9c
  40305e:	9326      	str	r3, [sp, #152]	; 0x98
  403060:	dc7f      	bgt.n	403162 <_svfprintf_r+0x186>
  403062:	f108 0808 	add.w	r8, r8, #8
  403066:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403068:	442b      	add	r3, r5
  40306a:	9309      	str	r3, [sp, #36]	; 0x24
  40306c:	7823      	ldrb	r3, [r4, #0]
  40306e:	2b00      	cmp	r3, #0
  403070:	d07f      	beq.n	403172 <_svfprintf_r+0x196>
  403072:	2300      	movs	r3, #0
  403074:	461a      	mov	r2, r3
  403076:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40307a:	4619      	mov	r1, r3
  40307c:	930d      	str	r3, [sp, #52]	; 0x34
  40307e:	469b      	mov	fp, r3
  403080:	f04f 30ff 	mov.w	r0, #4294967295
  403084:	7863      	ldrb	r3, [r4, #1]
  403086:	900a      	str	r0, [sp, #40]	; 0x28
  403088:	f104 0a01 	add.w	sl, r4, #1
  40308c:	f10a 0a01 	add.w	sl, sl, #1
  403090:	f1a3 0020 	sub.w	r0, r3, #32
  403094:	2858      	cmp	r0, #88	; 0x58
  403096:	f200 83c1 	bhi.w	40381c <_svfprintf_r+0x840>
  40309a:	e8df f010 	tbh	[pc, r0, lsl #1]
  40309e:	0238      	.short	0x0238
  4030a0:	03bf03bf 	.word	0x03bf03bf
  4030a4:	03bf0240 	.word	0x03bf0240
  4030a8:	03bf03bf 	.word	0x03bf03bf
  4030ac:	03bf03bf 	.word	0x03bf03bf
  4030b0:	024503bf 	.word	0x024503bf
  4030b4:	03bf0203 	.word	0x03bf0203
  4030b8:	026b005d 	.word	0x026b005d
  4030bc:	028603bf 	.word	0x028603bf
  4030c0:	039d039d 	.word	0x039d039d
  4030c4:	039d039d 	.word	0x039d039d
  4030c8:	039d039d 	.word	0x039d039d
  4030cc:	039d039d 	.word	0x039d039d
  4030d0:	03bf039d 	.word	0x03bf039d
  4030d4:	03bf03bf 	.word	0x03bf03bf
  4030d8:	03bf03bf 	.word	0x03bf03bf
  4030dc:	03bf03bf 	.word	0x03bf03bf
  4030e0:	03bf03bf 	.word	0x03bf03bf
  4030e4:	033703bf 	.word	0x033703bf
  4030e8:	03bf0357 	.word	0x03bf0357
  4030ec:	03bf0357 	.word	0x03bf0357
  4030f0:	03bf03bf 	.word	0x03bf03bf
  4030f4:	039803bf 	.word	0x039803bf
  4030f8:	03bf03bf 	.word	0x03bf03bf
  4030fc:	03bf03ad 	.word	0x03bf03ad
  403100:	03bf03bf 	.word	0x03bf03bf
  403104:	03bf03bf 	.word	0x03bf03bf
  403108:	03bf0259 	.word	0x03bf0259
  40310c:	031e03bf 	.word	0x031e03bf
  403110:	03bf03bf 	.word	0x03bf03bf
  403114:	03bf03bf 	.word	0x03bf03bf
  403118:	03bf03bf 	.word	0x03bf03bf
  40311c:	03bf03bf 	.word	0x03bf03bf
  403120:	03bf03bf 	.word	0x03bf03bf
  403124:	02db02c6 	.word	0x02db02c6
  403128:	03570357 	.word	0x03570357
  40312c:	028b0357 	.word	0x028b0357
  403130:	03bf02db 	.word	0x03bf02db
  403134:	029003bf 	.word	0x029003bf
  403138:	029d03bf 	.word	0x029d03bf
  40313c:	02b401cc 	.word	0x02b401cc
  403140:	03bf0208 	.word	0x03bf0208
  403144:	03bf01e1 	.word	0x03bf01e1
  403148:	03bf007e 	.word	0x03bf007e
  40314c:	020d03bf 	.word	0x020d03bf
  403150:	980d      	ldr	r0, [sp, #52]	; 0x34
  403152:	930f      	str	r3, [sp, #60]	; 0x3c
  403154:	4240      	negs	r0, r0
  403156:	900d      	str	r0, [sp, #52]	; 0x34
  403158:	f04b 0b04 	orr.w	fp, fp, #4
  40315c:	f89a 3000 	ldrb.w	r3, [sl]
  403160:	e794      	b.n	40308c <_svfprintf_r+0xb0>
  403162:	aa25      	add	r2, sp, #148	; 0x94
  403164:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403166:	980c      	ldr	r0, [sp, #48]	; 0x30
  403168:	f002 ff7a 	bl	406060 <__ssprint_r>
  40316c:	b940      	cbnz	r0, 403180 <_svfprintf_r+0x1a4>
  40316e:	46c8      	mov	r8, r9
  403170:	e779      	b.n	403066 <_svfprintf_r+0x8a>
  403172:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403174:	b123      	cbz	r3, 403180 <_svfprintf_r+0x1a4>
  403176:	980c      	ldr	r0, [sp, #48]	; 0x30
  403178:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40317a:	aa25      	add	r2, sp, #148	; 0x94
  40317c:	f002 ff70 	bl	406060 <__ssprint_r>
  403180:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403182:	899b      	ldrh	r3, [r3, #12]
  403184:	f013 0f40 	tst.w	r3, #64	; 0x40
  403188:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40318a:	bf18      	it	ne
  40318c:	f04f 33ff 	movne.w	r3, #4294967295
  403190:	9309      	str	r3, [sp, #36]	; 0x24
  403192:	9809      	ldr	r0, [sp, #36]	; 0x24
  403194:	b043      	add	sp, #268	; 0x10c
  403196:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40319a:	f01b 0f20 	tst.w	fp, #32
  40319e:	9311      	str	r3, [sp, #68]	; 0x44
  4031a0:	f040 81dd 	bne.w	40355e <_svfprintf_r+0x582>
  4031a4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4031a6:	f01b 0f10 	tst.w	fp, #16
  4031aa:	4613      	mov	r3, r2
  4031ac:	f040 856e 	bne.w	403c8c <_svfprintf_r+0xcb0>
  4031b0:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4031b4:	f000 856a 	beq.w	403c8c <_svfprintf_r+0xcb0>
  4031b8:	8814      	ldrh	r4, [r2, #0]
  4031ba:	3204      	adds	r2, #4
  4031bc:	2500      	movs	r5, #0
  4031be:	2301      	movs	r3, #1
  4031c0:	920f      	str	r2, [sp, #60]	; 0x3c
  4031c2:	2700      	movs	r7, #0
  4031c4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4031c8:	990a      	ldr	r1, [sp, #40]	; 0x28
  4031ca:	1c4a      	adds	r2, r1, #1
  4031cc:	f000 8265 	beq.w	40369a <_svfprintf_r+0x6be>
  4031d0:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  4031d4:	9207      	str	r2, [sp, #28]
  4031d6:	ea54 0205 	orrs.w	r2, r4, r5
  4031da:	f040 8264 	bne.w	4036a6 <_svfprintf_r+0x6ca>
  4031de:	2900      	cmp	r1, #0
  4031e0:	f040 843c 	bne.w	403a5c <_svfprintf_r+0xa80>
  4031e4:	2b00      	cmp	r3, #0
  4031e6:	f040 84d7 	bne.w	403b98 <_svfprintf_r+0xbbc>
  4031ea:	f01b 0301 	ands.w	r3, fp, #1
  4031ee:	930e      	str	r3, [sp, #56]	; 0x38
  4031f0:	f000 8604 	beq.w	403dfc <_svfprintf_r+0xe20>
  4031f4:	ae42      	add	r6, sp, #264	; 0x108
  4031f6:	2330      	movs	r3, #48	; 0x30
  4031f8:	f806 3d41 	strb.w	r3, [r6, #-65]!
  4031fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4031fe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403200:	4293      	cmp	r3, r2
  403202:	bfb8      	it	lt
  403204:	4613      	movlt	r3, r2
  403206:	9308      	str	r3, [sp, #32]
  403208:	2300      	movs	r3, #0
  40320a:	9312      	str	r3, [sp, #72]	; 0x48
  40320c:	b117      	cbz	r7, 403214 <_svfprintf_r+0x238>
  40320e:	9b08      	ldr	r3, [sp, #32]
  403210:	3301      	adds	r3, #1
  403212:	9308      	str	r3, [sp, #32]
  403214:	9b07      	ldr	r3, [sp, #28]
  403216:	f013 0302 	ands.w	r3, r3, #2
  40321a:	9310      	str	r3, [sp, #64]	; 0x40
  40321c:	d002      	beq.n	403224 <_svfprintf_r+0x248>
  40321e:	9b08      	ldr	r3, [sp, #32]
  403220:	3302      	adds	r3, #2
  403222:	9308      	str	r3, [sp, #32]
  403224:	9b07      	ldr	r3, [sp, #28]
  403226:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40322a:	f040 830e 	bne.w	40384a <_svfprintf_r+0x86e>
  40322e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403230:	9a08      	ldr	r2, [sp, #32]
  403232:	eba3 0b02 	sub.w	fp, r3, r2
  403236:	f1bb 0f00 	cmp.w	fp, #0
  40323a:	f340 8306 	ble.w	40384a <_svfprintf_r+0x86e>
  40323e:	f1bb 0f10 	cmp.w	fp, #16
  403242:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403244:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403246:	dd29      	ble.n	40329c <_svfprintf_r+0x2c0>
  403248:	4643      	mov	r3, r8
  40324a:	4621      	mov	r1, r4
  40324c:	46a8      	mov	r8, r5
  40324e:	2710      	movs	r7, #16
  403250:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403252:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403254:	e006      	b.n	403264 <_svfprintf_r+0x288>
  403256:	f1ab 0b10 	sub.w	fp, fp, #16
  40325a:	f1bb 0f10 	cmp.w	fp, #16
  40325e:	f103 0308 	add.w	r3, r3, #8
  403262:	dd18      	ble.n	403296 <_svfprintf_r+0x2ba>
  403264:	3201      	adds	r2, #1
  403266:	48b7      	ldr	r0, [pc, #732]	; (403544 <_svfprintf_r+0x568>)
  403268:	9226      	str	r2, [sp, #152]	; 0x98
  40326a:	3110      	adds	r1, #16
  40326c:	2a07      	cmp	r2, #7
  40326e:	9127      	str	r1, [sp, #156]	; 0x9c
  403270:	e883 0081 	stmia.w	r3, {r0, r7}
  403274:	ddef      	ble.n	403256 <_svfprintf_r+0x27a>
  403276:	aa25      	add	r2, sp, #148	; 0x94
  403278:	4629      	mov	r1, r5
  40327a:	4620      	mov	r0, r4
  40327c:	f002 fef0 	bl	406060 <__ssprint_r>
  403280:	2800      	cmp	r0, #0
  403282:	f47f af7d 	bne.w	403180 <_svfprintf_r+0x1a4>
  403286:	f1ab 0b10 	sub.w	fp, fp, #16
  40328a:	f1bb 0f10 	cmp.w	fp, #16
  40328e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403290:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403292:	464b      	mov	r3, r9
  403294:	dce6      	bgt.n	403264 <_svfprintf_r+0x288>
  403296:	4645      	mov	r5, r8
  403298:	460c      	mov	r4, r1
  40329a:	4698      	mov	r8, r3
  40329c:	3201      	adds	r2, #1
  40329e:	4ba9      	ldr	r3, [pc, #676]	; (403544 <_svfprintf_r+0x568>)
  4032a0:	9226      	str	r2, [sp, #152]	; 0x98
  4032a2:	445c      	add	r4, fp
  4032a4:	2a07      	cmp	r2, #7
  4032a6:	9427      	str	r4, [sp, #156]	; 0x9c
  4032a8:	e888 0808 	stmia.w	r8, {r3, fp}
  4032ac:	f300 8498 	bgt.w	403be0 <_svfprintf_r+0xc04>
  4032b0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4032b4:	f108 0808 	add.w	r8, r8, #8
  4032b8:	b177      	cbz	r7, 4032d8 <_svfprintf_r+0x2fc>
  4032ba:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4032bc:	3301      	adds	r3, #1
  4032be:	3401      	adds	r4, #1
  4032c0:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  4032c4:	2201      	movs	r2, #1
  4032c6:	2b07      	cmp	r3, #7
  4032c8:	9427      	str	r4, [sp, #156]	; 0x9c
  4032ca:	9326      	str	r3, [sp, #152]	; 0x98
  4032cc:	e888 0006 	stmia.w	r8, {r1, r2}
  4032d0:	f300 83db 	bgt.w	403a8a <_svfprintf_r+0xaae>
  4032d4:	f108 0808 	add.w	r8, r8, #8
  4032d8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4032da:	b16b      	cbz	r3, 4032f8 <_svfprintf_r+0x31c>
  4032dc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4032de:	3301      	adds	r3, #1
  4032e0:	3402      	adds	r4, #2
  4032e2:	a91e      	add	r1, sp, #120	; 0x78
  4032e4:	2202      	movs	r2, #2
  4032e6:	2b07      	cmp	r3, #7
  4032e8:	9427      	str	r4, [sp, #156]	; 0x9c
  4032ea:	9326      	str	r3, [sp, #152]	; 0x98
  4032ec:	e888 0006 	stmia.w	r8, {r1, r2}
  4032f0:	f300 83d6 	bgt.w	403aa0 <_svfprintf_r+0xac4>
  4032f4:	f108 0808 	add.w	r8, r8, #8
  4032f8:	2d80      	cmp	r5, #128	; 0x80
  4032fa:	f000 8315 	beq.w	403928 <_svfprintf_r+0x94c>
  4032fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403300:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403302:	1a9f      	subs	r7, r3, r2
  403304:	2f00      	cmp	r7, #0
  403306:	dd36      	ble.n	403376 <_svfprintf_r+0x39a>
  403308:	2f10      	cmp	r7, #16
  40330a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40330c:	4d8e      	ldr	r5, [pc, #568]	; (403548 <_svfprintf_r+0x56c>)
  40330e:	dd27      	ble.n	403360 <_svfprintf_r+0x384>
  403310:	4642      	mov	r2, r8
  403312:	4621      	mov	r1, r4
  403314:	46b0      	mov	r8, r6
  403316:	f04f 0b10 	mov.w	fp, #16
  40331a:	462e      	mov	r6, r5
  40331c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40331e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403320:	e004      	b.n	40332c <_svfprintf_r+0x350>
  403322:	3f10      	subs	r7, #16
  403324:	2f10      	cmp	r7, #16
  403326:	f102 0208 	add.w	r2, r2, #8
  40332a:	dd15      	ble.n	403358 <_svfprintf_r+0x37c>
  40332c:	3301      	adds	r3, #1
  40332e:	3110      	adds	r1, #16
  403330:	2b07      	cmp	r3, #7
  403332:	9127      	str	r1, [sp, #156]	; 0x9c
  403334:	9326      	str	r3, [sp, #152]	; 0x98
  403336:	e882 0840 	stmia.w	r2, {r6, fp}
  40333a:	ddf2      	ble.n	403322 <_svfprintf_r+0x346>
  40333c:	aa25      	add	r2, sp, #148	; 0x94
  40333e:	4629      	mov	r1, r5
  403340:	4620      	mov	r0, r4
  403342:	f002 fe8d 	bl	406060 <__ssprint_r>
  403346:	2800      	cmp	r0, #0
  403348:	f47f af1a 	bne.w	403180 <_svfprintf_r+0x1a4>
  40334c:	3f10      	subs	r7, #16
  40334e:	2f10      	cmp	r7, #16
  403350:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403352:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403354:	464a      	mov	r2, r9
  403356:	dce9      	bgt.n	40332c <_svfprintf_r+0x350>
  403358:	4635      	mov	r5, r6
  40335a:	460c      	mov	r4, r1
  40335c:	4646      	mov	r6, r8
  40335e:	4690      	mov	r8, r2
  403360:	3301      	adds	r3, #1
  403362:	443c      	add	r4, r7
  403364:	2b07      	cmp	r3, #7
  403366:	9427      	str	r4, [sp, #156]	; 0x9c
  403368:	9326      	str	r3, [sp, #152]	; 0x98
  40336a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40336e:	f300 8381 	bgt.w	403a74 <_svfprintf_r+0xa98>
  403372:	f108 0808 	add.w	r8, r8, #8
  403376:	9b07      	ldr	r3, [sp, #28]
  403378:	05df      	lsls	r7, r3, #23
  40337a:	f100 8268 	bmi.w	40384e <_svfprintf_r+0x872>
  40337e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403380:	990e      	ldr	r1, [sp, #56]	; 0x38
  403382:	f8c8 6000 	str.w	r6, [r8]
  403386:	3301      	adds	r3, #1
  403388:	440c      	add	r4, r1
  40338a:	2b07      	cmp	r3, #7
  40338c:	9427      	str	r4, [sp, #156]	; 0x9c
  40338e:	f8c8 1004 	str.w	r1, [r8, #4]
  403392:	9326      	str	r3, [sp, #152]	; 0x98
  403394:	f300 834d 	bgt.w	403a32 <_svfprintf_r+0xa56>
  403398:	f108 0808 	add.w	r8, r8, #8
  40339c:	9b07      	ldr	r3, [sp, #28]
  40339e:	075b      	lsls	r3, r3, #29
  4033a0:	d53a      	bpl.n	403418 <_svfprintf_r+0x43c>
  4033a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4033a4:	9a08      	ldr	r2, [sp, #32]
  4033a6:	1a9d      	subs	r5, r3, r2
  4033a8:	2d00      	cmp	r5, #0
  4033aa:	dd35      	ble.n	403418 <_svfprintf_r+0x43c>
  4033ac:	2d10      	cmp	r5, #16
  4033ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4033b0:	dd20      	ble.n	4033f4 <_svfprintf_r+0x418>
  4033b2:	2610      	movs	r6, #16
  4033b4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4033b6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4033ba:	e004      	b.n	4033c6 <_svfprintf_r+0x3ea>
  4033bc:	3d10      	subs	r5, #16
  4033be:	2d10      	cmp	r5, #16
  4033c0:	f108 0808 	add.w	r8, r8, #8
  4033c4:	dd16      	ble.n	4033f4 <_svfprintf_r+0x418>
  4033c6:	3301      	adds	r3, #1
  4033c8:	4a5e      	ldr	r2, [pc, #376]	; (403544 <_svfprintf_r+0x568>)
  4033ca:	9326      	str	r3, [sp, #152]	; 0x98
  4033cc:	3410      	adds	r4, #16
  4033ce:	2b07      	cmp	r3, #7
  4033d0:	9427      	str	r4, [sp, #156]	; 0x9c
  4033d2:	e888 0044 	stmia.w	r8, {r2, r6}
  4033d6:	ddf1      	ble.n	4033bc <_svfprintf_r+0x3e0>
  4033d8:	aa25      	add	r2, sp, #148	; 0x94
  4033da:	4659      	mov	r1, fp
  4033dc:	4638      	mov	r0, r7
  4033de:	f002 fe3f 	bl	406060 <__ssprint_r>
  4033e2:	2800      	cmp	r0, #0
  4033e4:	f47f aecc 	bne.w	403180 <_svfprintf_r+0x1a4>
  4033e8:	3d10      	subs	r5, #16
  4033ea:	2d10      	cmp	r5, #16
  4033ec:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4033ee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4033f0:	46c8      	mov	r8, r9
  4033f2:	dce8      	bgt.n	4033c6 <_svfprintf_r+0x3ea>
  4033f4:	3301      	adds	r3, #1
  4033f6:	4a53      	ldr	r2, [pc, #332]	; (403544 <_svfprintf_r+0x568>)
  4033f8:	9326      	str	r3, [sp, #152]	; 0x98
  4033fa:	442c      	add	r4, r5
  4033fc:	2b07      	cmp	r3, #7
  4033fe:	9427      	str	r4, [sp, #156]	; 0x9c
  403400:	e888 0024 	stmia.w	r8, {r2, r5}
  403404:	dd08      	ble.n	403418 <_svfprintf_r+0x43c>
  403406:	aa25      	add	r2, sp, #148	; 0x94
  403408:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40340a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40340c:	f002 fe28 	bl	406060 <__ssprint_r>
  403410:	2800      	cmp	r0, #0
  403412:	f47f aeb5 	bne.w	403180 <_svfprintf_r+0x1a4>
  403416:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403418:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40341a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40341c:	9908      	ldr	r1, [sp, #32]
  40341e:	428a      	cmp	r2, r1
  403420:	bfac      	ite	ge
  403422:	189b      	addge	r3, r3, r2
  403424:	185b      	addlt	r3, r3, r1
  403426:	9309      	str	r3, [sp, #36]	; 0x24
  403428:	2c00      	cmp	r4, #0
  40342a:	f040 830d 	bne.w	403a48 <_svfprintf_r+0xa6c>
  40342e:	2300      	movs	r3, #0
  403430:	9326      	str	r3, [sp, #152]	; 0x98
  403432:	46c8      	mov	r8, r9
  403434:	e5f9      	b.n	40302a <_svfprintf_r+0x4e>
  403436:	9311      	str	r3, [sp, #68]	; 0x44
  403438:	f01b 0320 	ands.w	r3, fp, #32
  40343c:	f040 81e3 	bne.w	403806 <_svfprintf_r+0x82a>
  403440:	f01b 0210 	ands.w	r2, fp, #16
  403444:	f040 842e 	bne.w	403ca4 <_svfprintf_r+0xcc8>
  403448:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  40344c:	f000 842a 	beq.w	403ca4 <_svfprintf_r+0xcc8>
  403450:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403452:	4613      	mov	r3, r2
  403454:	460a      	mov	r2, r1
  403456:	3204      	adds	r2, #4
  403458:	880c      	ldrh	r4, [r1, #0]
  40345a:	920f      	str	r2, [sp, #60]	; 0x3c
  40345c:	2500      	movs	r5, #0
  40345e:	e6b0      	b.n	4031c2 <_svfprintf_r+0x1e6>
  403460:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403462:	9311      	str	r3, [sp, #68]	; 0x44
  403464:	6816      	ldr	r6, [r2, #0]
  403466:	2400      	movs	r4, #0
  403468:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  40346c:	1d15      	adds	r5, r2, #4
  40346e:	2e00      	cmp	r6, #0
  403470:	f000 86a7 	beq.w	4041c2 <_svfprintf_r+0x11e6>
  403474:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403476:	1c53      	adds	r3, r2, #1
  403478:	f000 8609 	beq.w	40408e <_svfprintf_r+0x10b2>
  40347c:	4621      	mov	r1, r4
  40347e:	4630      	mov	r0, r6
  403480:	f002 fa86 	bl	405990 <memchr>
  403484:	2800      	cmp	r0, #0
  403486:	f000 86e1 	beq.w	40424c <_svfprintf_r+0x1270>
  40348a:	1b83      	subs	r3, r0, r6
  40348c:	930e      	str	r3, [sp, #56]	; 0x38
  40348e:	940a      	str	r4, [sp, #40]	; 0x28
  403490:	950f      	str	r5, [sp, #60]	; 0x3c
  403492:	f8cd b01c 	str.w	fp, [sp, #28]
  403496:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40349a:	9308      	str	r3, [sp, #32]
  40349c:	9412      	str	r4, [sp, #72]	; 0x48
  40349e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4034a2:	e6b3      	b.n	40320c <_svfprintf_r+0x230>
  4034a4:	f89a 3000 	ldrb.w	r3, [sl]
  4034a8:	2201      	movs	r2, #1
  4034aa:	212b      	movs	r1, #43	; 0x2b
  4034ac:	e5ee      	b.n	40308c <_svfprintf_r+0xb0>
  4034ae:	f04b 0b20 	orr.w	fp, fp, #32
  4034b2:	f89a 3000 	ldrb.w	r3, [sl]
  4034b6:	e5e9      	b.n	40308c <_svfprintf_r+0xb0>
  4034b8:	9311      	str	r3, [sp, #68]	; 0x44
  4034ba:	2a00      	cmp	r2, #0
  4034bc:	f040 8795 	bne.w	4043ea <_svfprintf_r+0x140e>
  4034c0:	4b22      	ldr	r3, [pc, #136]	; (40354c <_svfprintf_r+0x570>)
  4034c2:	9318      	str	r3, [sp, #96]	; 0x60
  4034c4:	f01b 0f20 	tst.w	fp, #32
  4034c8:	f040 8111 	bne.w	4036ee <_svfprintf_r+0x712>
  4034cc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4034ce:	f01b 0f10 	tst.w	fp, #16
  4034d2:	4613      	mov	r3, r2
  4034d4:	f040 83e1 	bne.w	403c9a <_svfprintf_r+0xcbe>
  4034d8:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4034dc:	f000 83dd 	beq.w	403c9a <_svfprintf_r+0xcbe>
  4034e0:	3304      	adds	r3, #4
  4034e2:	8814      	ldrh	r4, [r2, #0]
  4034e4:	930f      	str	r3, [sp, #60]	; 0x3c
  4034e6:	2500      	movs	r5, #0
  4034e8:	f01b 0f01 	tst.w	fp, #1
  4034ec:	f000 810c 	beq.w	403708 <_svfprintf_r+0x72c>
  4034f0:	ea54 0305 	orrs.w	r3, r4, r5
  4034f4:	f000 8108 	beq.w	403708 <_svfprintf_r+0x72c>
  4034f8:	2330      	movs	r3, #48	; 0x30
  4034fa:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4034fe:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  403502:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  403506:	f04b 0b02 	orr.w	fp, fp, #2
  40350a:	2302      	movs	r3, #2
  40350c:	e659      	b.n	4031c2 <_svfprintf_r+0x1e6>
  40350e:	f89a 3000 	ldrb.w	r3, [sl]
  403512:	2900      	cmp	r1, #0
  403514:	f47f adba 	bne.w	40308c <_svfprintf_r+0xb0>
  403518:	2201      	movs	r2, #1
  40351a:	2120      	movs	r1, #32
  40351c:	e5b6      	b.n	40308c <_svfprintf_r+0xb0>
  40351e:	f04b 0b01 	orr.w	fp, fp, #1
  403522:	f89a 3000 	ldrb.w	r3, [sl]
  403526:	e5b1      	b.n	40308c <_svfprintf_r+0xb0>
  403528:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40352a:	6823      	ldr	r3, [r4, #0]
  40352c:	930d      	str	r3, [sp, #52]	; 0x34
  40352e:	4618      	mov	r0, r3
  403530:	2800      	cmp	r0, #0
  403532:	4623      	mov	r3, r4
  403534:	f103 0304 	add.w	r3, r3, #4
  403538:	f6ff ae0a 	blt.w	403150 <_svfprintf_r+0x174>
  40353c:	930f      	str	r3, [sp, #60]	; 0x3c
  40353e:	f89a 3000 	ldrb.w	r3, [sl]
  403542:	e5a3      	b.n	40308c <_svfprintf_r+0xb0>
  403544:	004073a0 	.word	0x004073a0
  403548:	004073b0 	.word	0x004073b0
  40354c:	00407380 	.word	0x00407380
  403550:	f04b 0b10 	orr.w	fp, fp, #16
  403554:	f01b 0f20 	tst.w	fp, #32
  403558:	9311      	str	r3, [sp, #68]	; 0x44
  40355a:	f43f ae23 	beq.w	4031a4 <_svfprintf_r+0x1c8>
  40355e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403560:	3507      	adds	r5, #7
  403562:	f025 0307 	bic.w	r3, r5, #7
  403566:	f103 0208 	add.w	r2, r3, #8
  40356a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40356e:	920f      	str	r2, [sp, #60]	; 0x3c
  403570:	2301      	movs	r3, #1
  403572:	e626      	b.n	4031c2 <_svfprintf_r+0x1e6>
  403574:	f89a 3000 	ldrb.w	r3, [sl]
  403578:	2b2a      	cmp	r3, #42	; 0x2a
  40357a:	f10a 0401 	add.w	r4, sl, #1
  40357e:	f000 8727 	beq.w	4043d0 <_svfprintf_r+0x13f4>
  403582:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403586:	2809      	cmp	r0, #9
  403588:	46a2      	mov	sl, r4
  40358a:	f200 86ad 	bhi.w	4042e8 <_svfprintf_r+0x130c>
  40358e:	2300      	movs	r3, #0
  403590:	461c      	mov	r4, r3
  403592:	f81a 3b01 	ldrb.w	r3, [sl], #1
  403596:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40359a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40359e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4035a2:	2809      	cmp	r0, #9
  4035a4:	d9f5      	bls.n	403592 <_svfprintf_r+0x5b6>
  4035a6:	940a      	str	r4, [sp, #40]	; 0x28
  4035a8:	e572      	b.n	403090 <_svfprintf_r+0xb4>
  4035aa:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4035ae:	f89a 3000 	ldrb.w	r3, [sl]
  4035b2:	e56b      	b.n	40308c <_svfprintf_r+0xb0>
  4035b4:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4035b8:	f89a 3000 	ldrb.w	r3, [sl]
  4035bc:	e566      	b.n	40308c <_svfprintf_r+0xb0>
  4035be:	f89a 3000 	ldrb.w	r3, [sl]
  4035c2:	2b6c      	cmp	r3, #108	; 0x6c
  4035c4:	bf03      	ittte	eq
  4035c6:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  4035ca:	f04b 0b20 	orreq.w	fp, fp, #32
  4035ce:	f10a 0a01 	addeq.w	sl, sl, #1
  4035d2:	f04b 0b10 	orrne.w	fp, fp, #16
  4035d6:	e559      	b.n	40308c <_svfprintf_r+0xb0>
  4035d8:	2a00      	cmp	r2, #0
  4035da:	f040 8711 	bne.w	404400 <_svfprintf_r+0x1424>
  4035de:	f01b 0f20 	tst.w	fp, #32
  4035e2:	f040 84f9 	bne.w	403fd8 <_svfprintf_r+0xffc>
  4035e6:	f01b 0f10 	tst.w	fp, #16
  4035ea:	f040 84ac 	bne.w	403f46 <_svfprintf_r+0xf6a>
  4035ee:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4035f2:	f000 84a8 	beq.w	403f46 <_svfprintf_r+0xf6a>
  4035f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4035f8:	6813      	ldr	r3, [r2, #0]
  4035fa:	3204      	adds	r2, #4
  4035fc:	920f      	str	r2, [sp, #60]	; 0x3c
  4035fe:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  403602:	801a      	strh	r2, [r3, #0]
  403604:	e511      	b.n	40302a <_svfprintf_r+0x4e>
  403606:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403608:	4bb3      	ldr	r3, [pc, #716]	; (4038d8 <_svfprintf_r+0x8fc>)
  40360a:	680c      	ldr	r4, [r1, #0]
  40360c:	9318      	str	r3, [sp, #96]	; 0x60
  40360e:	2230      	movs	r2, #48	; 0x30
  403610:	2378      	movs	r3, #120	; 0x78
  403612:	3104      	adds	r1, #4
  403614:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  403618:	9311      	str	r3, [sp, #68]	; 0x44
  40361a:	f04b 0b02 	orr.w	fp, fp, #2
  40361e:	910f      	str	r1, [sp, #60]	; 0x3c
  403620:	2500      	movs	r5, #0
  403622:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  403626:	2302      	movs	r3, #2
  403628:	e5cb      	b.n	4031c2 <_svfprintf_r+0x1e6>
  40362a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40362c:	9311      	str	r3, [sp, #68]	; 0x44
  40362e:	680a      	ldr	r2, [r1, #0]
  403630:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  403634:	2300      	movs	r3, #0
  403636:	460a      	mov	r2, r1
  403638:	461f      	mov	r7, r3
  40363a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40363e:	3204      	adds	r2, #4
  403640:	2301      	movs	r3, #1
  403642:	9308      	str	r3, [sp, #32]
  403644:	f8cd b01c 	str.w	fp, [sp, #28]
  403648:	970a      	str	r7, [sp, #40]	; 0x28
  40364a:	9712      	str	r7, [sp, #72]	; 0x48
  40364c:	920f      	str	r2, [sp, #60]	; 0x3c
  40364e:	930e      	str	r3, [sp, #56]	; 0x38
  403650:	ae28      	add	r6, sp, #160	; 0xa0
  403652:	e5df      	b.n	403214 <_svfprintf_r+0x238>
  403654:	9311      	str	r3, [sp, #68]	; 0x44
  403656:	2a00      	cmp	r2, #0
  403658:	f040 86ea 	bne.w	404430 <_svfprintf_r+0x1454>
  40365c:	f01b 0f20 	tst.w	fp, #32
  403660:	d15d      	bne.n	40371e <_svfprintf_r+0x742>
  403662:	f01b 0f10 	tst.w	fp, #16
  403666:	f040 8308 	bne.w	403c7a <_svfprintf_r+0xc9e>
  40366a:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40366e:	f000 8304 	beq.w	403c7a <_svfprintf_r+0xc9e>
  403672:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403674:	f9b1 4000 	ldrsh.w	r4, [r1]
  403678:	3104      	adds	r1, #4
  40367a:	17e5      	asrs	r5, r4, #31
  40367c:	4622      	mov	r2, r4
  40367e:	462b      	mov	r3, r5
  403680:	910f      	str	r1, [sp, #60]	; 0x3c
  403682:	2a00      	cmp	r2, #0
  403684:	f173 0300 	sbcs.w	r3, r3, #0
  403688:	db58      	blt.n	40373c <_svfprintf_r+0x760>
  40368a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40368c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403690:	1c4a      	adds	r2, r1, #1
  403692:	f04f 0301 	mov.w	r3, #1
  403696:	f47f ad9b 	bne.w	4031d0 <_svfprintf_r+0x1f4>
  40369a:	ea54 0205 	orrs.w	r2, r4, r5
  40369e:	f000 81df 	beq.w	403a60 <_svfprintf_r+0xa84>
  4036a2:	f8cd b01c 	str.w	fp, [sp, #28]
  4036a6:	2b01      	cmp	r3, #1
  4036a8:	f000 827b 	beq.w	403ba2 <_svfprintf_r+0xbc6>
  4036ac:	2b02      	cmp	r3, #2
  4036ae:	f040 8206 	bne.w	403abe <_svfprintf_r+0xae2>
  4036b2:	9818      	ldr	r0, [sp, #96]	; 0x60
  4036b4:	464e      	mov	r6, r9
  4036b6:	0923      	lsrs	r3, r4, #4
  4036b8:	f004 010f 	and.w	r1, r4, #15
  4036bc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4036c0:	092a      	lsrs	r2, r5, #4
  4036c2:	461c      	mov	r4, r3
  4036c4:	4615      	mov	r5, r2
  4036c6:	5c43      	ldrb	r3, [r0, r1]
  4036c8:	f806 3d01 	strb.w	r3, [r6, #-1]!
  4036cc:	ea54 0305 	orrs.w	r3, r4, r5
  4036d0:	d1f1      	bne.n	4036b6 <_svfprintf_r+0x6da>
  4036d2:	eba9 0306 	sub.w	r3, r9, r6
  4036d6:	930e      	str	r3, [sp, #56]	; 0x38
  4036d8:	e590      	b.n	4031fc <_svfprintf_r+0x220>
  4036da:	9311      	str	r3, [sp, #68]	; 0x44
  4036dc:	2a00      	cmp	r2, #0
  4036de:	f040 86a3 	bne.w	404428 <_svfprintf_r+0x144c>
  4036e2:	4b7e      	ldr	r3, [pc, #504]	; (4038dc <_svfprintf_r+0x900>)
  4036e4:	9318      	str	r3, [sp, #96]	; 0x60
  4036e6:	f01b 0f20 	tst.w	fp, #32
  4036ea:	f43f aeef 	beq.w	4034cc <_svfprintf_r+0x4f0>
  4036ee:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4036f0:	3507      	adds	r5, #7
  4036f2:	f025 0307 	bic.w	r3, r5, #7
  4036f6:	f103 0208 	add.w	r2, r3, #8
  4036fa:	f01b 0f01 	tst.w	fp, #1
  4036fe:	920f      	str	r2, [sp, #60]	; 0x3c
  403700:	e9d3 4500 	ldrd	r4, r5, [r3]
  403704:	f47f aef4 	bne.w	4034f0 <_svfprintf_r+0x514>
  403708:	2302      	movs	r3, #2
  40370a:	e55a      	b.n	4031c2 <_svfprintf_r+0x1e6>
  40370c:	9311      	str	r3, [sp, #68]	; 0x44
  40370e:	2a00      	cmp	r2, #0
  403710:	f040 8686 	bne.w	404420 <_svfprintf_r+0x1444>
  403714:	f04b 0b10 	orr.w	fp, fp, #16
  403718:	f01b 0f20 	tst.w	fp, #32
  40371c:	d0a1      	beq.n	403662 <_svfprintf_r+0x686>
  40371e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403720:	3507      	adds	r5, #7
  403722:	f025 0507 	bic.w	r5, r5, #7
  403726:	e9d5 2300 	ldrd	r2, r3, [r5]
  40372a:	2a00      	cmp	r2, #0
  40372c:	f105 0108 	add.w	r1, r5, #8
  403730:	461d      	mov	r5, r3
  403732:	f173 0300 	sbcs.w	r3, r3, #0
  403736:	910f      	str	r1, [sp, #60]	; 0x3c
  403738:	4614      	mov	r4, r2
  40373a:	daa6      	bge.n	40368a <_svfprintf_r+0x6ae>
  40373c:	272d      	movs	r7, #45	; 0x2d
  40373e:	4264      	negs	r4, r4
  403740:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  403744:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403748:	2301      	movs	r3, #1
  40374a:	e53d      	b.n	4031c8 <_svfprintf_r+0x1ec>
  40374c:	9311      	str	r3, [sp, #68]	; 0x44
  40374e:	2a00      	cmp	r2, #0
  403750:	f040 8662 	bne.w	404418 <_svfprintf_r+0x143c>
  403754:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403756:	3507      	adds	r5, #7
  403758:	f025 0307 	bic.w	r3, r5, #7
  40375c:	f103 0208 	add.w	r2, r3, #8
  403760:	920f      	str	r2, [sp, #60]	; 0x3c
  403762:	681a      	ldr	r2, [r3, #0]
  403764:	9215      	str	r2, [sp, #84]	; 0x54
  403766:	685b      	ldr	r3, [r3, #4]
  403768:	9314      	str	r3, [sp, #80]	; 0x50
  40376a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40376c:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40376e:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  403772:	4628      	mov	r0, r5
  403774:	4621      	mov	r1, r4
  403776:	f04f 32ff 	mov.w	r2, #4294967295
  40377a:	4b59      	ldr	r3, [pc, #356]	; (4038e0 <_svfprintf_r+0x904>)
  40377c:	f003 fd36 	bl	4071ec <__aeabi_dcmpun>
  403780:	2800      	cmp	r0, #0
  403782:	f040 834a 	bne.w	403e1a <_svfprintf_r+0xe3e>
  403786:	4628      	mov	r0, r5
  403788:	4621      	mov	r1, r4
  40378a:	f04f 32ff 	mov.w	r2, #4294967295
  40378e:	4b54      	ldr	r3, [pc, #336]	; (4038e0 <_svfprintf_r+0x904>)
  403790:	f003 fd0e 	bl	4071b0 <__aeabi_dcmple>
  403794:	2800      	cmp	r0, #0
  403796:	f040 8340 	bne.w	403e1a <_svfprintf_r+0xe3e>
  40379a:	a815      	add	r0, sp, #84	; 0x54
  40379c:	c80d      	ldmia	r0, {r0, r2, r3}
  40379e:	9914      	ldr	r1, [sp, #80]	; 0x50
  4037a0:	f003 fcfc 	bl	40719c <__aeabi_dcmplt>
  4037a4:	2800      	cmp	r0, #0
  4037a6:	f040 8530 	bne.w	40420a <_svfprintf_r+0x122e>
  4037aa:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4037ae:	4e4d      	ldr	r6, [pc, #308]	; (4038e4 <_svfprintf_r+0x908>)
  4037b0:	4b4d      	ldr	r3, [pc, #308]	; (4038e8 <_svfprintf_r+0x90c>)
  4037b2:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4037b6:	9007      	str	r0, [sp, #28]
  4037b8:	9811      	ldr	r0, [sp, #68]	; 0x44
  4037ba:	2203      	movs	r2, #3
  4037bc:	2100      	movs	r1, #0
  4037be:	9208      	str	r2, [sp, #32]
  4037c0:	910a      	str	r1, [sp, #40]	; 0x28
  4037c2:	2847      	cmp	r0, #71	; 0x47
  4037c4:	bfd8      	it	le
  4037c6:	461e      	movle	r6, r3
  4037c8:	920e      	str	r2, [sp, #56]	; 0x38
  4037ca:	9112      	str	r1, [sp, #72]	; 0x48
  4037cc:	e51e      	b.n	40320c <_svfprintf_r+0x230>
  4037ce:	f04b 0b08 	orr.w	fp, fp, #8
  4037d2:	f89a 3000 	ldrb.w	r3, [sl]
  4037d6:	e459      	b.n	40308c <_svfprintf_r+0xb0>
  4037d8:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4037dc:	2300      	movs	r3, #0
  4037de:	461c      	mov	r4, r3
  4037e0:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4037e4:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4037e8:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4037ec:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4037f0:	2809      	cmp	r0, #9
  4037f2:	d9f5      	bls.n	4037e0 <_svfprintf_r+0x804>
  4037f4:	940d      	str	r4, [sp, #52]	; 0x34
  4037f6:	e44b      	b.n	403090 <_svfprintf_r+0xb4>
  4037f8:	f04b 0b10 	orr.w	fp, fp, #16
  4037fc:	9311      	str	r3, [sp, #68]	; 0x44
  4037fe:	f01b 0320 	ands.w	r3, fp, #32
  403802:	f43f ae1d 	beq.w	403440 <_svfprintf_r+0x464>
  403806:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403808:	3507      	adds	r5, #7
  40380a:	f025 0307 	bic.w	r3, r5, #7
  40380e:	f103 0208 	add.w	r2, r3, #8
  403812:	e9d3 4500 	ldrd	r4, r5, [r3]
  403816:	920f      	str	r2, [sp, #60]	; 0x3c
  403818:	2300      	movs	r3, #0
  40381a:	e4d2      	b.n	4031c2 <_svfprintf_r+0x1e6>
  40381c:	9311      	str	r3, [sp, #68]	; 0x44
  40381e:	2a00      	cmp	r2, #0
  403820:	f040 85e7 	bne.w	4043f2 <_svfprintf_r+0x1416>
  403824:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403826:	2a00      	cmp	r2, #0
  403828:	f43f aca3 	beq.w	403172 <_svfprintf_r+0x196>
  40382c:	2300      	movs	r3, #0
  40382e:	2101      	movs	r1, #1
  403830:	461f      	mov	r7, r3
  403832:	9108      	str	r1, [sp, #32]
  403834:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  403838:	f8cd b01c 	str.w	fp, [sp, #28]
  40383c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403840:	930a      	str	r3, [sp, #40]	; 0x28
  403842:	9312      	str	r3, [sp, #72]	; 0x48
  403844:	910e      	str	r1, [sp, #56]	; 0x38
  403846:	ae28      	add	r6, sp, #160	; 0xa0
  403848:	e4e4      	b.n	403214 <_svfprintf_r+0x238>
  40384a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40384c:	e534      	b.n	4032b8 <_svfprintf_r+0x2dc>
  40384e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403850:	2b65      	cmp	r3, #101	; 0x65
  403852:	f340 80a7 	ble.w	4039a4 <_svfprintf_r+0x9c8>
  403856:	a815      	add	r0, sp, #84	; 0x54
  403858:	c80d      	ldmia	r0, {r0, r2, r3}
  40385a:	9914      	ldr	r1, [sp, #80]	; 0x50
  40385c:	f003 fc94 	bl	407188 <__aeabi_dcmpeq>
  403860:	2800      	cmp	r0, #0
  403862:	f000 8150 	beq.w	403b06 <_svfprintf_r+0xb2a>
  403866:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403868:	4a20      	ldr	r2, [pc, #128]	; (4038ec <_svfprintf_r+0x910>)
  40386a:	f8c8 2000 	str.w	r2, [r8]
  40386e:	3301      	adds	r3, #1
  403870:	3401      	adds	r4, #1
  403872:	2201      	movs	r2, #1
  403874:	2b07      	cmp	r3, #7
  403876:	9427      	str	r4, [sp, #156]	; 0x9c
  403878:	9326      	str	r3, [sp, #152]	; 0x98
  40387a:	f8c8 2004 	str.w	r2, [r8, #4]
  40387e:	f300 836a 	bgt.w	403f56 <_svfprintf_r+0xf7a>
  403882:	f108 0808 	add.w	r8, r8, #8
  403886:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403888:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40388a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40388c:	4293      	cmp	r3, r2
  40388e:	db03      	blt.n	403898 <_svfprintf_r+0x8bc>
  403890:	9b07      	ldr	r3, [sp, #28]
  403892:	07dd      	lsls	r5, r3, #31
  403894:	f57f ad82 	bpl.w	40339c <_svfprintf_r+0x3c0>
  403898:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40389a:	9919      	ldr	r1, [sp, #100]	; 0x64
  40389c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40389e:	f8c8 2000 	str.w	r2, [r8]
  4038a2:	3301      	adds	r3, #1
  4038a4:	440c      	add	r4, r1
  4038a6:	2b07      	cmp	r3, #7
  4038a8:	f8c8 1004 	str.w	r1, [r8, #4]
  4038ac:	9427      	str	r4, [sp, #156]	; 0x9c
  4038ae:	9326      	str	r3, [sp, #152]	; 0x98
  4038b0:	f300 839e 	bgt.w	403ff0 <_svfprintf_r+0x1014>
  4038b4:	f108 0808 	add.w	r8, r8, #8
  4038b8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4038ba:	1e5e      	subs	r6, r3, #1
  4038bc:	2e00      	cmp	r6, #0
  4038be:	f77f ad6d 	ble.w	40339c <_svfprintf_r+0x3c0>
  4038c2:	2e10      	cmp	r6, #16
  4038c4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4038c6:	4d0a      	ldr	r5, [pc, #40]	; (4038f0 <_svfprintf_r+0x914>)
  4038c8:	f340 81f5 	ble.w	403cb6 <_svfprintf_r+0xcda>
  4038cc:	4622      	mov	r2, r4
  4038ce:	2710      	movs	r7, #16
  4038d0:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4038d4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4038d6:	e013      	b.n	403900 <_svfprintf_r+0x924>
  4038d8:	00407380 	.word	0x00407380
  4038dc:	0040736c 	.word	0x0040736c
  4038e0:	7fefffff 	.word	0x7fefffff
  4038e4:	00407360 	.word	0x00407360
  4038e8:	0040735c 	.word	0x0040735c
  4038ec:	0040739c 	.word	0x0040739c
  4038f0:	004073b0 	.word	0x004073b0
  4038f4:	f108 0808 	add.w	r8, r8, #8
  4038f8:	3e10      	subs	r6, #16
  4038fa:	2e10      	cmp	r6, #16
  4038fc:	f340 81da 	ble.w	403cb4 <_svfprintf_r+0xcd8>
  403900:	3301      	adds	r3, #1
  403902:	3210      	adds	r2, #16
  403904:	2b07      	cmp	r3, #7
  403906:	9227      	str	r2, [sp, #156]	; 0x9c
  403908:	9326      	str	r3, [sp, #152]	; 0x98
  40390a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40390e:	ddf1      	ble.n	4038f4 <_svfprintf_r+0x918>
  403910:	aa25      	add	r2, sp, #148	; 0x94
  403912:	4621      	mov	r1, r4
  403914:	4658      	mov	r0, fp
  403916:	f002 fba3 	bl	406060 <__ssprint_r>
  40391a:	2800      	cmp	r0, #0
  40391c:	f47f ac30 	bne.w	403180 <_svfprintf_r+0x1a4>
  403920:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403922:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403924:	46c8      	mov	r8, r9
  403926:	e7e7      	b.n	4038f8 <_svfprintf_r+0x91c>
  403928:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40392a:	9a08      	ldr	r2, [sp, #32]
  40392c:	1a9f      	subs	r7, r3, r2
  40392e:	2f00      	cmp	r7, #0
  403930:	f77f ace5 	ble.w	4032fe <_svfprintf_r+0x322>
  403934:	2f10      	cmp	r7, #16
  403936:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403938:	4db6      	ldr	r5, [pc, #728]	; (403c14 <_svfprintf_r+0xc38>)
  40393a:	dd27      	ble.n	40398c <_svfprintf_r+0x9b0>
  40393c:	4642      	mov	r2, r8
  40393e:	4621      	mov	r1, r4
  403940:	46b0      	mov	r8, r6
  403942:	f04f 0b10 	mov.w	fp, #16
  403946:	462e      	mov	r6, r5
  403948:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40394a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40394c:	e004      	b.n	403958 <_svfprintf_r+0x97c>
  40394e:	3f10      	subs	r7, #16
  403950:	2f10      	cmp	r7, #16
  403952:	f102 0208 	add.w	r2, r2, #8
  403956:	dd15      	ble.n	403984 <_svfprintf_r+0x9a8>
  403958:	3301      	adds	r3, #1
  40395a:	3110      	adds	r1, #16
  40395c:	2b07      	cmp	r3, #7
  40395e:	9127      	str	r1, [sp, #156]	; 0x9c
  403960:	9326      	str	r3, [sp, #152]	; 0x98
  403962:	e882 0840 	stmia.w	r2, {r6, fp}
  403966:	ddf2      	ble.n	40394e <_svfprintf_r+0x972>
  403968:	aa25      	add	r2, sp, #148	; 0x94
  40396a:	4629      	mov	r1, r5
  40396c:	4620      	mov	r0, r4
  40396e:	f002 fb77 	bl	406060 <__ssprint_r>
  403972:	2800      	cmp	r0, #0
  403974:	f47f ac04 	bne.w	403180 <_svfprintf_r+0x1a4>
  403978:	3f10      	subs	r7, #16
  40397a:	2f10      	cmp	r7, #16
  40397c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40397e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403980:	464a      	mov	r2, r9
  403982:	dce9      	bgt.n	403958 <_svfprintf_r+0x97c>
  403984:	4635      	mov	r5, r6
  403986:	460c      	mov	r4, r1
  403988:	4646      	mov	r6, r8
  40398a:	4690      	mov	r8, r2
  40398c:	3301      	adds	r3, #1
  40398e:	443c      	add	r4, r7
  403990:	2b07      	cmp	r3, #7
  403992:	9427      	str	r4, [sp, #156]	; 0x9c
  403994:	9326      	str	r3, [sp, #152]	; 0x98
  403996:	e888 00a0 	stmia.w	r8, {r5, r7}
  40399a:	f300 8232 	bgt.w	403e02 <_svfprintf_r+0xe26>
  40399e:	f108 0808 	add.w	r8, r8, #8
  4039a2:	e4ac      	b.n	4032fe <_svfprintf_r+0x322>
  4039a4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4039a6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4039a8:	2b01      	cmp	r3, #1
  4039aa:	f340 81fe 	ble.w	403daa <_svfprintf_r+0xdce>
  4039ae:	3701      	adds	r7, #1
  4039b0:	3401      	adds	r4, #1
  4039b2:	2301      	movs	r3, #1
  4039b4:	2f07      	cmp	r7, #7
  4039b6:	9427      	str	r4, [sp, #156]	; 0x9c
  4039b8:	9726      	str	r7, [sp, #152]	; 0x98
  4039ba:	f8c8 6000 	str.w	r6, [r8]
  4039be:	f8c8 3004 	str.w	r3, [r8, #4]
  4039c2:	f300 8203 	bgt.w	403dcc <_svfprintf_r+0xdf0>
  4039c6:	f108 0808 	add.w	r8, r8, #8
  4039ca:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4039cc:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  4039ce:	f8c8 3000 	str.w	r3, [r8]
  4039d2:	3701      	adds	r7, #1
  4039d4:	4414      	add	r4, r2
  4039d6:	2f07      	cmp	r7, #7
  4039d8:	9427      	str	r4, [sp, #156]	; 0x9c
  4039da:	9726      	str	r7, [sp, #152]	; 0x98
  4039dc:	f8c8 2004 	str.w	r2, [r8, #4]
  4039e0:	f300 8200 	bgt.w	403de4 <_svfprintf_r+0xe08>
  4039e4:	f108 0808 	add.w	r8, r8, #8
  4039e8:	a815      	add	r0, sp, #84	; 0x54
  4039ea:	c80d      	ldmia	r0, {r0, r2, r3}
  4039ec:	9914      	ldr	r1, [sp, #80]	; 0x50
  4039ee:	f003 fbcb 	bl	407188 <__aeabi_dcmpeq>
  4039f2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4039f4:	2800      	cmp	r0, #0
  4039f6:	f040 8101 	bne.w	403bfc <_svfprintf_r+0xc20>
  4039fa:	3b01      	subs	r3, #1
  4039fc:	3701      	adds	r7, #1
  4039fe:	3601      	adds	r6, #1
  403a00:	441c      	add	r4, r3
  403a02:	2f07      	cmp	r7, #7
  403a04:	9726      	str	r7, [sp, #152]	; 0x98
  403a06:	9427      	str	r4, [sp, #156]	; 0x9c
  403a08:	f8c8 6000 	str.w	r6, [r8]
  403a0c:	f8c8 3004 	str.w	r3, [r8, #4]
  403a10:	f300 8127 	bgt.w	403c62 <_svfprintf_r+0xc86>
  403a14:	f108 0808 	add.w	r8, r8, #8
  403a18:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  403a1a:	f8c8 2004 	str.w	r2, [r8, #4]
  403a1e:	3701      	adds	r7, #1
  403a20:	4414      	add	r4, r2
  403a22:	ab21      	add	r3, sp, #132	; 0x84
  403a24:	2f07      	cmp	r7, #7
  403a26:	9427      	str	r4, [sp, #156]	; 0x9c
  403a28:	9726      	str	r7, [sp, #152]	; 0x98
  403a2a:	f8c8 3000 	str.w	r3, [r8]
  403a2e:	f77f acb3 	ble.w	403398 <_svfprintf_r+0x3bc>
  403a32:	aa25      	add	r2, sp, #148	; 0x94
  403a34:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403a36:	980c      	ldr	r0, [sp, #48]	; 0x30
  403a38:	f002 fb12 	bl	406060 <__ssprint_r>
  403a3c:	2800      	cmp	r0, #0
  403a3e:	f47f ab9f 	bne.w	403180 <_svfprintf_r+0x1a4>
  403a42:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403a44:	46c8      	mov	r8, r9
  403a46:	e4a9      	b.n	40339c <_svfprintf_r+0x3c0>
  403a48:	aa25      	add	r2, sp, #148	; 0x94
  403a4a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403a4c:	980c      	ldr	r0, [sp, #48]	; 0x30
  403a4e:	f002 fb07 	bl	406060 <__ssprint_r>
  403a52:	2800      	cmp	r0, #0
  403a54:	f43f aceb 	beq.w	40342e <_svfprintf_r+0x452>
  403a58:	f7ff bb92 	b.w	403180 <_svfprintf_r+0x1a4>
  403a5c:	f8dd b01c 	ldr.w	fp, [sp, #28]
  403a60:	2b01      	cmp	r3, #1
  403a62:	f000 8134 	beq.w	403cce <_svfprintf_r+0xcf2>
  403a66:	2b02      	cmp	r3, #2
  403a68:	d125      	bne.n	403ab6 <_svfprintf_r+0xada>
  403a6a:	f8cd b01c 	str.w	fp, [sp, #28]
  403a6e:	2400      	movs	r4, #0
  403a70:	2500      	movs	r5, #0
  403a72:	e61e      	b.n	4036b2 <_svfprintf_r+0x6d6>
  403a74:	aa25      	add	r2, sp, #148	; 0x94
  403a76:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403a78:	980c      	ldr	r0, [sp, #48]	; 0x30
  403a7a:	f002 faf1 	bl	406060 <__ssprint_r>
  403a7e:	2800      	cmp	r0, #0
  403a80:	f47f ab7e 	bne.w	403180 <_svfprintf_r+0x1a4>
  403a84:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403a86:	46c8      	mov	r8, r9
  403a88:	e475      	b.n	403376 <_svfprintf_r+0x39a>
  403a8a:	aa25      	add	r2, sp, #148	; 0x94
  403a8c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403a8e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403a90:	f002 fae6 	bl	406060 <__ssprint_r>
  403a94:	2800      	cmp	r0, #0
  403a96:	f47f ab73 	bne.w	403180 <_svfprintf_r+0x1a4>
  403a9a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403a9c:	46c8      	mov	r8, r9
  403a9e:	e41b      	b.n	4032d8 <_svfprintf_r+0x2fc>
  403aa0:	aa25      	add	r2, sp, #148	; 0x94
  403aa2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403aa4:	980c      	ldr	r0, [sp, #48]	; 0x30
  403aa6:	f002 fadb 	bl	406060 <__ssprint_r>
  403aaa:	2800      	cmp	r0, #0
  403aac:	f47f ab68 	bne.w	403180 <_svfprintf_r+0x1a4>
  403ab0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403ab2:	46c8      	mov	r8, r9
  403ab4:	e420      	b.n	4032f8 <_svfprintf_r+0x31c>
  403ab6:	f8cd b01c 	str.w	fp, [sp, #28]
  403aba:	2400      	movs	r4, #0
  403abc:	2500      	movs	r5, #0
  403abe:	4649      	mov	r1, r9
  403ac0:	e000      	b.n	403ac4 <_svfprintf_r+0xae8>
  403ac2:	4631      	mov	r1, r6
  403ac4:	08e2      	lsrs	r2, r4, #3
  403ac6:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  403aca:	08e8      	lsrs	r0, r5, #3
  403acc:	f004 0307 	and.w	r3, r4, #7
  403ad0:	4605      	mov	r5, r0
  403ad2:	4614      	mov	r4, r2
  403ad4:	3330      	adds	r3, #48	; 0x30
  403ad6:	ea54 0205 	orrs.w	r2, r4, r5
  403ada:	f801 3c01 	strb.w	r3, [r1, #-1]
  403ade:	f101 36ff 	add.w	r6, r1, #4294967295
  403ae2:	d1ee      	bne.n	403ac2 <_svfprintf_r+0xae6>
  403ae4:	9a07      	ldr	r2, [sp, #28]
  403ae6:	07d2      	lsls	r2, r2, #31
  403ae8:	f57f adf3 	bpl.w	4036d2 <_svfprintf_r+0x6f6>
  403aec:	2b30      	cmp	r3, #48	; 0x30
  403aee:	f43f adf0 	beq.w	4036d2 <_svfprintf_r+0x6f6>
  403af2:	3902      	subs	r1, #2
  403af4:	2330      	movs	r3, #48	; 0x30
  403af6:	f806 3c01 	strb.w	r3, [r6, #-1]
  403afa:	eba9 0301 	sub.w	r3, r9, r1
  403afe:	930e      	str	r3, [sp, #56]	; 0x38
  403b00:	460e      	mov	r6, r1
  403b02:	f7ff bb7b 	b.w	4031fc <_svfprintf_r+0x220>
  403b06:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403b08:	2900      	cmp	r1, #0
  403b0a:	f340 822e 	ble.w	403f6a <_svfprintf_r+0xf8e>
  403b0e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403b10:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403b12:	4293      	cmp	r3, r2
  403b14:	bfa8      	it	ge
  403b16:	4613      	movge	r3, r2
  403b18:	2b00      	cmp	r3, #0
  403b1a:	461f      	mov	r7, r3
  403b1c:	dd0d      	ble.n	403b3a <_svfprintf_r+0xb5e>
  403b1e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403b20:	f8c8 6000 	str.w	r6, [r8]
  403b24:	3301      	adds	r3, #1
  403b26:	443c      	add	r4, r7
  403b28:	2b07      	cmp	r3, #7
  403b2a:	9427      	str	r4, [sp, #156]	; 0x9c
  403b2c:	f8c8 7004 	str.w	r7, [r8, #4]
  403b30:	9326      	str	r3, [sp, #152]	; 0x98
  403b32:	f300 831f 	bgt.w	404174 <_svfprintf_r+0x1198>
  403b36:	f108 0808 	add.w	r8, r8, #8
  403b3a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403b3c:	2f00      	cmp	r7, #0
  403b3e:	bfa8      	it	ge
  403b40:	1bdb      	subge	r3, r3, r7
  403b42:	2b00      	cmp	r3, #0
  403b44:	461f      	mov	r7, r3
  403b46:	f340 80d6 	ble.w	403cf6 <_svfprintf_r+0xd1a>
  403b4a:	2f10      	cmp	r7, #16
  403b4c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403b4e:	4d31      	ldr	r5, [pc, #196]	; (403c14 <_svfprintf_r+0xc38>)
  403b50:	f340 81ed 	ble.w	403f2e <_svfprintf_r+0xf52>
  403b54:	4642      	mov	r2, r8
  403b56:	4621      	mov	r1, r4
  403b58:	46b0      	mov	r8, r6
  403b5a:	f04f 0b10 	mov.w	fp, #16
  403b5e:	462e      	mov	r6, r5
  403b60:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403b62:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403b64:	e004      	b.n	403b70 <_svfprintf_r+0xb94>
  403b66:	3208      	adds	r2, #8
  403b68:	3f10      	subs	r7, #16
  403b6a:	2f10      	cmp	r7, #16
  403b6c:	f340 81db 	ble.w	403f26 <_svfprintf_r+0xf4a>
  403b70:	3301      	adds	r3, #1
  403b72:	3110      	adds	r1, #16
  403b74:	2b07      	cmp	r3, #7
  403b76:	9127      	str	r1, [sp, #156]	; 0x9c
  403b78:	9326      	str	r3, [sp, #152]	; 0x98
  403b7a:	e882 0840 	stmia.w	r2, {r6, fp}
  403b7e:	ddf2      	ble.n	403b66 <_svfprintf_r+0xb8a>
  403b80:	aa25      	add	r2, sp, #148	; 0x94
  403b82:	4629      	mov	r1, r5
  403b84:	4620      	mov	r0, r4
  403b86:	f002 fa6b 	bl	406060 <__ssprint_r>
  403b8a:	2800      	cmp	r0, #0
  403b8c:	f47f aaf8 	bne.w	403180 <_svfprintf_r+0x1a4>
  403b90:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403b92:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403b94:	464a      	mov	r2, r9
  403b96:	e7e7      	b.n	403b68 <_svfprintf_r+0xb8c>
  403b98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403b9a:	930e      	str	r3, [sp, #56]	; 0x38
  403b9c:	464e      	mov	r6, r9
  403b9e:	f7ff bb2d 	b.w	4031fc <_svfprintf_r+0x220>
  403ba2:	2d00      	cmp	r5, #0
  403ba4:	bf08      	it	eq
  403ba6:	2c0a      	cmpeq	r4, #10
  403ba8:	f0c0 808f 	bcc.w	403cca <_svfprintf_r+0xcee>
  403bac:	464e      	mov	r6, r9
  403bae:	4620      	mov	r0, r4
  403bb0:	4629      	mov	r1, r5
  403bb2:	220a      	movs	r2, #10
  403bb4:	2300      	movs	r3, #0
  403bb6:	f7fe fecf 	bl	402958 <__aeabi_uldivmod>
  403bba:	3230      	adds	r2, #48	; 0x30
  403bbc:	f806 2d01 	strb.w	r2, [r6, #-1]!
  403bc0:	4620      	mov	r0, r4
  403bc2:	4629      	mov	r1, r5
  403bc4:	2300      	movs	r3, #0
  403bc6:	220a      	movs	r2, #10
  403bc8:	f7fe fec6 	bl	402958 <__aeabi_uldivmod>
  403bcc:	4604      	mov	r4, r0
  403bce:	460d      	mov	r5, r1
  403bd0:	ea54 0305 	orrs.w	r3, r4, r5
  403bd4:	d1eb      	bne.n	403bae <_svfprintf_r+0xbd2>
  403bd6:	eba9 0306 	sub.w	r3, r9, r6
  403bda:	930e      	str	r3, [sp, #56]	; 0x38
  403bdc:	f7ff bb0e 	b.w	4031fc <_svfprintf_r+0x220>
  403be0:	aa25      	add	r2, sp, #148	; 0x94
  403be2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403be4:	980c      	ldr	r0, [sp, #48]	; 0x30
  403be6:	f002 fa3b 	bl	406060 <__ssprint_r>
  403bea:	2800      	cmp	r0, #0
  403bec:	f47f aac8 	bne.w	403180 <_svfprintf_r+0x1a4>
  403bf0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403bf4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403bf6:	46c8      	mov	r8, r9
  403bf8:	f7ff bb5e 	b.w	4032b8 <_svfprintf_r+0x2dc>
  403bfc:	1e5e      	subs	r6, r3, #1
  403bfe:	2e00      	cmp	r6, #0
  403c00:	f77f af0a 	ble.w	403a18 <_svfprintf_r+0xa3c>
  403c04:	2e10      	cmp	r6, #16
  403c06:	4d03      	ldr	r5, [pc, #12]	; (403c14 <_svfprintf_r+0xc38>)
  403c08:	dd22      	ble.n	403c50 <_svfprintf_r+0xc74>
  403c0a:	4622      	mov	r2, r4
  403c0c:	f04f 0b10 	mov.w	fp, #16
  403c10:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403c12:	e006      	b.n	403c22 <_svfprintf_r+0xc46>
  403c14:	004073b0 	.word	0x004073b0
  403c18:	3e10      	subs	r6, #16
  403c1a:	2e10      	cmp	r6, #16
  403c1c:	f108 0808 	add.w	r8, r8, #8
  403c20:	dd15      	ble.n	403c4e <_svfprintf_r+0xc72>
  403c22:	3701      	adds	r7, #1
  403c24:	3210      	adds	r2, #16
  403c26:	2f07      	cmp	r7, #7
  403c28:	9227      	str	r2, [sp, #156]	; 0x9c
  403c2a:	9726      	str	r7, [sp, #152]	; 0x98
  403c2c:	e888 0820 	stmia.w	r8, {r5, fp}
  403c30:	ddf2      	ble.n	403c18 <_svfprintf_r+0xc3c>
  403c32:	aa25      	add	r2, sp, #148	; 0x94
  403c34:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403c36:	4620      	mov	r0, r4
  403c38:	f002 fa12 	bl	406060 <__ssprint_r>
  403c3c:	2800      	cmp	r0, #0
  403c3e:	f47f aa9f 	bne.w	403180 <_svfprintf_r+0x1a4>
  403c42:	3e10      	subs	r6, #16
  403c44:	2e10      	cmp	r6, #16
  403c46:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403c48:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403c4a:	46c8      	mov	r8, r9
  403c4c:	dce9      	bgt.n	403c22 <_svfprintf_r+0xc46>
  403c4e:	4614      	mov	r4, r2
  403c50:	3701      	adds	r7, #1
  403c52:	4434      	add	r4, r6
  403c54:	2f07      	cmp	r7, #7
  403c56:	9427      	str	r4, [sp, #156]	; 0x9c
  403c58:	9726      	str	r7, [sp, #152]	; 0x98
  403c5a:	e888 0060 	stmia.w	r8, {r5, r6}
  403c5e:	f77f aed9 	ble.w	403a14 <_svfprintf_r+0xa38>
  403c62:	aa25      	add	r2, sp, #148	; 0x94
  403c64:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403c66:	980c      	ldr	r0, [sp, #48]	; 0x30
  403c68:	f002 f9fa 	bl	406060 <__ssprint_r>
  403c6c:	2800      	cmp	r0, #0
  403c6e:	f47f aa87 	bne.w	403180 <_svfprintf_r+0x1a4>
  403c72:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403c74:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403c76:	46c8      	mov	r8, r9
  403c78:	e6ce      	b.n	403a18 <_svfprintf_r+0xa3c>
  403c7a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403c7c:	6814      	ldr	r4, [r2, #0]
  403c7e:	4613      	mov	r3, r2
  403c80:	3304      	adds	r3, #4
  403c82:	17e5      	asrs	r5, r4, #31
  403c84:	930f      	str	r3, [sp, #60]	; 0x3c
  403c86:	4622      	mov	r2, r4
  403c88:	462b      	mov	r3, r5
  403c8a:	e4fa      	b.n	403682 <_svfprintf_r+0x6a6>
  403c8c:	3204      	adds	r2, #4
  403c8e:	681c      	ldr	r4, [r3, #0]
  403c90:	920f      	str	r2, [sp, #60]	; 0x3c
  403c92:	2301      	movs	r3, #1
  403c94:	2500      	movs	r5, #0
  403c96:	f7ff ba94 	b.w	4031c2 <_svfprintf_r+0x1e6>
  403c9a:	681c      	ldr	r4, [r3, #0]
  403c9c:	3304      	adds	r3, #4
  403c9e:	930f      	str	r3, [sp, #60]	; 0x3c
  403ca0:	2500      	movs	r5, #0
  403ca2:	e421      	b.n	4034e8 <_svfprintf_r+0x50c>
  403ca4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403ca6:	460a      	mov	r2, r1
  403ca8:	3204      	adds	r2, #4
  403caa:	680c      	ldr	r4, [r1, #0]
  403cac:	920f      	str	r2, [sp, #60]	; 0x3c
  403cae:	2500      	movs	r5, #0
  403cb0:	f7ff ba87 	b.w	4031c2 <_svfprintf_r+0x1e6>
  403cb4:	4614      	mov	r4, r2
  403cb6:	3301      	adds	r3, #1
  403cb8:	4434      	add	r4, r6
  403cba:	2b07      	cmp	r3, #7
  403cbc:	9427      	str	r4, [sp, #156]	; 0x9c
  403cbe:	9326      	str	r3, [sp, #152]	; 0x98
  403cc0:	e888 0060 	stmia.w	r8, {r5, r6}
  403cc4:	f77f ab68 	ble.w	403398 <_svfprintf_r+0x3bc>
  403cc8:	e6b3      	b.n	403a32 <_svfprintf_r+0xa56>
  403cca:	f8dd b01c 	ldr.w	fp, [sp, #28]
  403cce:	f8cd b01c 	str.w	fp, [sp, #28]
  403cd2:	ae42      	add	r6, sp, #264	; 0x108
  403cd4:	3430      	adds	r4, #48	; 0x30
  403cd6:	2301      	movs	r3, #1
  403cd8:	f806 4d41 	strb.w	r4, [r6, #-65]!
  403cdc:	930e      	str	r3, [sp, #56]	; 0x38
  403cde:	f7ff ba8d 	b.w	4031fc <_svfprintf_r+0x220>
  403ce2:	aa25      	add	r2, sp, #148	; 0x94
  403ce4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403ce6:	980c      	ldr	r0, [sp, #48]	; 0x30
  403ce8:	f002 f9ba 	bl	406060 <__ssprint_r>
  403cec:	2800      	cmp	r0, #0
  403cee:	f47f aa47 	bne.w	403180 <_svfprintf_r+0x1a4>
  403cf2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403cf4:	46c8      	mov	r8, r9
  403cf6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403cf8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403cfa:	429a      	cmp	r2, r3
  403cfc:	db44      	blt.n	403d88 <_svfprintf_r+0xdac>
  403cfe:	9b07      	ldr	r3, [sp, #28]
  403d00:	07d9      	lsls	r1, r3, #31
  403d02:	d441      	bmi.n	403d88 <_svfprintf_r+0xdac>
  403d04:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403d06:	9812      	ldr	r0, [sp, #72]	; 0x48
  403d08:	1a9a      	subs	r2, r3, r2
  403d0a:	1a1d      	subs	r5, r3, r0
  403d0c:	4295      	cmp	r5, r2
  403d0e:	bfa8      	it	ge
  403d10:	4615      	movge	r5, r2
  403d12:	2d00      	cmp	r5, #0
  403d14:	dd0e      	ble.n	403d34 <_svfprintf_r+0xd58>
  403d16:	9926      	ldr	r1, [sp, #152]	; 0x98
  403d18:	f8c8 5004 	str.w	r5, [r8, #4]
  403d1c:	3101      	adds	r1, #1
  403d1e:	4406      	add	r6, r0
  403d20:	442c      	add	r4, r5
  403d22:	2907      	cmp	r1, #7
  403d24:	f8c8 6000 	str.w	r6, [r8]
  403d28:	9427      	str	r4, [sp, #156]	; 0x9c
  403d2a:	9126      	str	r1, [sp, #152]	; 0x98
  403d2c:	f300 823b 	bgt.w	4041a6 <_svfprintf_r+0x11ca>
  403d30:	f108 0808 	add.w	r8, r8, #8
  403d34:	2d00      	cmp	r5, #0
  403d36:	bfac      	ite	ge
  403d38:	1b56      	subge	r6, r2, r5
  403d3a:	4616      	movlt	r6, r2
  403d3c:	2e00      	cmp	r6, #0
  403d3e:	f77f ab2d 	ble.w	40339c <_svfprintf_r+0x3c0>
  403d42:	2e10      	cmp	r6, #16
  403d44:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d46:	4db0      	ldr	r5, [pc, #704]	; (404008 <_svfprintf_r+0x102c>)
  403d48:	ddb5      	ble.n	403cb6 <_svfprintf_r+0xcda>
  403d4a:	4622      	mov	r2, r4
  403d4c:	2710      	movs	r7, #16
  403d4e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403d52:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403d54:	e004      	b.n	403d60 <_svfprintf_r+0xd84>
  403d56:	f108 0808 	add.w	r8, r8, #8
  403d5a:	3e10      	subs	r6, #16
  403d5c:	2e10      	cmp	r6, #16
  403d5e:	dda9      	ble.n	403cb4 <_svfprintf_r+0xcd8>
  403d60:	3301      	adds	r3, #1
  403d62:	3210      	adds	r2, #16
  403d64:	2b07      	cmp	r3, #7
  403d66:	9227      	str	r2, [sp, #156]	; 0x9c
  403d68:	9326      	str	r3, [sp, #152]	; 0x98
  403d6a:	e888 00a0 	stmia.w	r8, {r5, r7}
  403d6e:	ddf2      	ble.n	403d56 <_svfprintf_r+0xd7a>
  403d70:	aa25      	add	r2, sp, #148	; 0x94
  403d72:	4621      	mov	r1, r4
  403d74:	4658      	mov	r0, fp
  403d76:	f002 f973 	bl	406060 <__ssprint_r>
  403d7a:	2800      	cmp	r0, #0
  403d7c:	f47f aa00 	bne.w	403180 <_svfprintf_r+0x1a4>
  403d80:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403d82:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d84:	46c8      	mov	r8, r9
  403d86:	e7e8      	b.n	403d5a <_svfprintf_r+0xd7e>
  403d88:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d8a:	9819      	ldr	r0, [sp, #100]	; 0x64
  403d8c:	991a      	ldr	r1, [sp, #104]	; 0x68
  403d8e:	f8c8 1000 	str.w	r1, [r8]
  403d92:	3301      	adds	r3, #1
  403d94:	4404      	add	r4, r0
  403d96:	2b07      	cmp	r3, #7
  403d98:	9427      	str	r4, [sp, #156]	; 0x9c
  403d9a:	f8c8 0004 	str.w	r0, [r8, #4]
  403d9e:	9326      	str	r3, [sp, #152]	; 0x98
  403da0:	f300 81f5 	bgt.w	40418e <_svfprintf_r+0x11b2>
  403da4:	f108 0808 	add.w	r8, r8, #8
  403da8:	e7ac      	b.n	403d04 <_svfprintf_r+0xd28>
  403daa:	9b07      	ldr	r3, [sp, #28]
  403dac:	07da      	lsls	r2, r3, #31
  403dae:	f53f adfe 	bmi.w	4039ae <_svfprintf_r+0x9d2>
  403db2:	3701      	adds	r7, #1
  403db4:	3401      	adds	r4, #1
  403db6:	2301      	movs	r3, #1
  403db8:	2f07      	cmp	r7, #7
  403dba:	9427      	str	r4, [sp, #156]	; 0x9c
  403dbc:	9726      	str	r7, [sp, #152]	; 0x98
  403dbe:	f8c8 6000 	str.w	r6, [r8]
  403dc2:	f8c8 3004 	str.w	r3, [r8, #4]
  403dc6:	f77f ae25 	ble.w	403a14 <_svfprintf_r+0xa38>
  403dca:	e74a      	b.n	403c62 <_svfprintf_r+0xc86>
  403dcc:	aa25      	add	r2, sp, #148	; 0x94
  403dce:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403dd0:	980c      	ldr	r0, [sp, #48]	; 0x30
  403dd2:	f002 f945 	bl	406060 <__ssprint_r>
  403dd6:	2800      	cmp	r0, #0
  403dd8:	f47f a9d2 	bne.w	403180 <_svfprintf_r+0x1a4>
  403ddc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403dde:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403de0:	46c8      	mov	r8, r9
  403de2:	e5f2      	b.n	4039ca <_svfprintf_r+0x9ee>
  403de4:	aa25      	add	r2, sp, #148	; 0x94
  403de6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403de8:	980c      	ldr	r0, [sp, #48]	; 0x30
  403dea:	f002 f939 	bl	406060 <__ssprint_r>
  403dee:	2800      	cmp	r0, #0
  403df0:	f47f a9c6 	bne.w	403180 <_svfprintf_r+0x1a4>
  403df4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403df6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403df8:	46c8      	mov	r8, r9
  403dfa:	e5f5      	b.n	4039e8 <_svfprintf_r+0xa0c>
  403dfc:	464e      	mov	r6, r9
  403dfe:	f7ff b9fd 	b.w	4031fc <_svfprintf_r+0x220>
  403e02:	aa25      	add	r2, sp, #148	; 0x94
  403e04:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403e06:	980c      	ldr	r0, [sp, #48]	; 0x30
  403e08:	f002 f92a 	bl	406060 <__ssprint_r>
  403e0c:	2800      	cmp	r0, #0
  403e0e:	f47f a9b7 	bne.w	403180 <_svfprintf_r+0x1a4>
  403e12:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403e14:	46c8      	mov	r8, r9
  403e16:	f7ff ba72 	b.w	4032fe <_svfprintf_r+0x322>
  403e1a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  403e1c:	4622      	mov	r2, r4
  403e1e:	4620      	mov	r0, r4
  403e20:	9c14      	ldr	r4, [sp, #80]	; 0x50
  403e22:	4623      	mov	r3, r4
  403e24:	4621      	mov	r1, r4
  403e26:	f003 f9e1 	bl	4071ec <__aeabi_dcmpun>
  403e2a:	2800      	cmp	r0, #0
  403e2c:	f040 8286 	bne.w	40433c <_svfprintf_r+0x1360>
  403e30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403e32:	3301      	adds	r3, #1
  403e34:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403e36:	f023 0320 	bic.w	r3, r3, #32
  403e3a:	930e      	str	r3, [sp, #56]	; 0x38
  403e3c:	f000 81e2 	beq.w	404204 <_svfprintf_r+0x1228>
  403e40:	2b47      	cmp	r3, #71	; 0x47
  403e42:	f000 811e 	beq.w	404082 <_svfprintf_r+0x10a6>
  403e46:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  403e4a:	9307      	str	r3, [sp, #28]
  403e4c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403e4e:	1e1f      	subs	r7, r3, #0
  403e50:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403e52:	9308      	str	r3, [sp, #32]
  403e54:	bfbb      	ittet	lt
  403e56:	463b      	movlt	r3, r7
  403e58:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  403e5c:	2300      	movge	r3, #0
  403e5e:	232d      	movlt	r3, #45	; 0x2d
  403e60:	9310      	str	r3, [sp, #64]	; 0x40
  403e62:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403e64:	2b66      	cmp	r3, #102	; 0x66
  403e66:	f000 81bb 	beq.w	4041e0 <_svfprintf_r+0x1204>
  403e6a:	2b46      	cmp	r3, #70	; 0x46
  403e6c:	f000 80df 	beq.w	40402e <_svfprintf_r+0x1052>
  403e70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403e72:	9a08      	ldr	r2, [sp, #32]
  403e74:	2b45      	cmp	r3, #69	; 0x45
  403e76:	bf0c      	ite	eq
  403e78:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  403e7a:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  403e7c:	a823      	add	r0, sp, #140	; 0x8c
  403e7e:	a920      	add	r1, sp, #128	; 0x80
  403e80:	bf08      	it	eq
  403e82:	1c5d      	addeq	r5, r3, #1
  403e84:	9004      	str	r0, [sp, #16]
  403e86:	9103      	str	r1, [sp, #12]
  403e88:	a81f      	add	r0, sp, #124	; 0x7c
  403e8a:	2102      	movs	r1, #2
  403e8c:	463b      	mov	r3, r7
  403e8e:	9002      	str	r0, [sp, #8]
  403e90:	9501      	str	r5, [sp, #4]
  403e92:	9100      	str	r1, [sp, #0]
  403e94:	980c      	ldr	r0, [sp, #48]	; 0x30
  403e96:	f000 fb73 	bl	404580 <_dtoa_r>
  403e9a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403e9c:	2b67      	cmp	r3, #103	; 0x67
  403e9e:	4606      	mov	r6, r0
  403ea0:	f040 81e0 	bne.w	404264 <_svfprintf_r+0x1288>
  403ea4:	f01b 0f01 	tst.w	fp, #1
  403ea8:	f000 8246 	beq.w	404338 <_svfprintf_r+0x135c>
  403eac:	1974      	adds	r4, r6, r5
  403eae:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403eb0:	9808      	ldr	r0, [sp, #32]
  403eb2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403eb4:	4639      	mov	r1, r7
  403eb6:	f003 f967 	bl	407188 <__aeabi_dcmpeq>
  403eba:	2800      	cmp	r0, #0
  403ebc:	f040 8165 	bne.w	40418a <_svfprintf_r+0x11ae>
  403ec0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403ec2:	42a3      	cmp	r3, r4
  403ec4:	d206      	bcs.n	403ed4 <_svfprintf_r+0xef8>
  403ec6:	2130      	movs	r1, #48	; 0x30
  403ec8:	1c5a      	adds	r2, r3, #1
  403eca:	9223      	str	r2, [sp, #140]	; 0x8c
  403ecc:	7019      	strb	r1, [r3, #0]
  403ece:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403ed0:	429c      	cmp	r4, r3
  403ed2:	d8f9      	bhi.n	403ec8 <_svfprintf_r+0xeec>
  403ed4:	1b9b      	subs	r3, r3, r6
  403ed6:	9313      	str	r3, [sp, #76]	; 0x4c
  403ed8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403eda:	2b47      	cmp	r3, #71	; 0x47
  403edc:	f000 80e9 	beq.w	4040b2 <_svfprintf_r+0x10d6>
  403ee0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403ee2:	2b65      	cmp	r3, #101	; 0x65
  403ee4:	f340 81cd 	ble.w	404282 <_svfprintf_r+0x12a6>
  403ee8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403eea:	2b66      	cmp	r3, #102	; 0x66
  403eec:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403eee:	9312      	str	r3, [sp, #72]	; 0x48
  403ef0:	f000 819e 	beq.w	404230 <_svfprintf_r+0x1254>
  403ef4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403ef6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403ef8:	4619      	mov	r1, r3
  403efa:	4291      	cmp	r1, r2
  403efc:	f300 818a 	bgt.w	404214 <_svfprintf_r+0x1238>
  403f00:	f01b 0f01 	tst.w	fp, #1
  403f04:	f040 8213 	bne.w	40432e <_svfprintf_r+0x1352>
  403f08:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403f0c:	9308      	str	r3, [sp, #32]
  403f0e:	2367      	movs	r3, #103	; 0x67
  403f10:	920e      	str	r2, [sp, #56]	; 0x38
  403f12:	9311      	str	r3, [sp, #68]	; 0x44
  403f14:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403f16:	2b00      	cmp	r3, #0
  403f18:	f040 80c4 	bne.w	4040a4 <_svfprintf_r+0x10c8>
  403f1c:	930a      	str	r3, [sp, #40]	; 0x28
  403f1e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403f22:	f7ff b973 	b.w	40320c <_svfprintf_r+0x230>
  403f26:	4635      	mov	r5, r6
  403f28:	460c      	mov	r4, r1
  403f2a:	4646      	mov	r6, r8
  403f2c:	4690      	mov	r8, r2
  403f2e:	3301      	adds	r3, #1
  403f30:	443c      	add	r4, r7
  403f32:	2b07      	cmp	r3, #7
  403f34:	9427      	str	r4, [sp, #156]	; 0x9c
  403f36:	9326      	str	r3, [sp, #152]	; 0x98
  403f38:	e888 00a0 	stmia.w	r8, {r5, r7}
  403f3c:	f73f aed1 	bgt.w	403ce2 <_svfprintf_r+0xd06>
  403f40:	f108 0808 	add.w	r8, r8, #8
  403f44:	e6d7      	b.n	403cf6 <_svfprintf_r+0xd1a>
  403f46:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403f48:	6813      	ldr	r3, [r2, #0]
  403f4a:	3204      	adds	r2, #4
  403f4c:	920f      	str	r2, [sp, #60]	; 0x3c
  403f4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403f50:	601a      	str	r2, [r3, #0]
  403f52:	f7ff b86a 	b.w	40302a <_svfprintf_r+0x4e>
  403f56:	aa25      	add	r2, sp, #148	; 0x94
  403f58:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403f5a:	980c      	ldr	r0, [sp, #48]	; 0x30
  403f5c:	f002 f880 	bl	406060 <__ssprint_r>
  403f60:	2800      	cmp	r0, #0
  403f62:	f47f a90d 	bne.w	403180 <_svfprintf_r+0x1a4>
  403f66:	46c8      	mov	r8, r9
  403f68:	e48d      	b.n	403886 <_svfprintf_r+0x8aa>
  403f6a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403f6c:	4a27      	ldr	r2, [pc, #156]	; (40400c <_svfprintf_r+0x1030>)
  403f6e:	f8c8 2000 	str.w	r2, [r8]
  403f72:	3301      	adds	r3, #1
  403f74:	3401      	adds	r4, #1
  403f76:	2201      	movs	r2, #1
  403f78:	2b07      	cmp	r3, #7
  403f7a:	9427      	str	r4, [sp, #156]	; 0x9c
  403f7c:	9326      	str	r3, [sp, #152]	; 0x98
  403f7e:	f8c8 2004 	str.w	r2, [r8, #4]
  403f82:	dc72      	bgt.n	40406a <_svfprintf_r+0x108e>
  403f84:	f108 0808 	add.w	r8, r8, #8
  403f88:	b929      	cbnz	r1, 403f96 <_svfprintf_r+0xfba>
  403f8a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403f8c:	b91b      	cbnz	r3, 403f96 <_svfprintf_r+0xfba>
  403f8e:	9b07      	ldr	r3, [sp, #28]
  403f90:	07d8      	lsls	r0, r3, #31
  403f92:	f57f aa03 	bpl.w	40339c <_svfprintf_r+0x3c0>
  403f96:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403f98:	9819      	ldr	r0, [sp, #100]	; 0x64
  403f9a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  403f9c:	f8c8 2000 	str.w	r2, [r8]
  403fa0:	3301      	adds	r3, #1
  403fa2:	4602      	mov	r2, r0
  403fa4:	4422      	add	r2, r4
  403fa6:	2b07      	cmp	r3, #7
  403fa8:	9227      	str	r2, [sp, #156]	; 0x9c
  403faa:	f8c8 0004 	str.w	r0, [r8, #4]
  403fae:	9326      	str	r3, [sp, #152]	; 0x98
  403fb0:	f300 818d 	bgt.w	4042ce <_svfprintf_r+0x12f2>
  403fb4:	f108 0808 	add.w	r8, r8, #8
  403fb8:	2900      	cmp	r1, #0
  403fba:	f2c0 8165 	blt.w	404288 <_svfprintf_r+0x12ac>
  403fbe:	9913      	ldr	r1, [sp, #76]	; 0x4c
  403fc0:	f8c8 6000 	str.w	r6, [r8]
  403fc4:	3301      	adds	r3, #1
  403fc6:	188c      	adds	r4, r1, r2
  403fc8:	2b07      	cmp	r3, #7
  403fca:	9427      	str	r4, [sp, #156]	; 0x9c
  403fcc:	9326      	str	r3, [sp, #152]	; 0x98
  403fce:	f8c8 1004 	str.w	r1, [r8, #4]
  403fd2:	f77f a9e1 	ble.w	403398 <_svfprintf_r+0x3bc>
  403fd6:	e52c      	b.n	403a32 <_svfprintf_r+0xa56>
  403fd8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403fda:	9909      	ldr	r1, [sp, #36]	; 0x24
  403fdc:	6813      	ldr	r3, [r2, #0]
  403fde:	17cd      	asrs	r5, r1, #31
  403fe0:	4608      	mov	r0, r1
  403fe2:	3204      	adds	r2, #4
  403fe4:	4629      	mov	r1, r5
  403fe6:	920f      	str	r2, [sp, #60]	; 0x3c
  403fe8:	e9c3 0100 	strd	r0, r1, [r3]
  403fec:	f7ff b81d 	b.w	40302a <_svfprintf_r+0x4e>
  403ff0:	aa25      	add	r2, sp, #148	; 0x94
  403ff2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403ff4:	980c      	ldr	r0, [sp, #48]	; 0x30
  403ff6:	f002 f833 	bl	406060 <__ssprint_r>
  403ffa:	2800      	cmp	r0, #0
  403ffc:	f47f a8c0 	bne.w	403180 <_svfprintf_r+0x1a4>
  404000:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404002:	46c8      	mov	r8, r9
  404004:	e458      	b.n	4038b8 <_svfprintf_r+0x8dc>
  404006:	bf00      	nop
  404008:	004073b0 	.word	0x004073b0
  40400c:	0040739c 	.word	0x0040739c
  404010:	2140      	movs	r1, #64	; 0x40
  404012:	980c      	ldr	r0, [sp, #48]	; 0x30
  404014:	f001 fa0a 	bl	40542c <_malloc_r>
  404018:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40401a:	6010      	str	r0, [r2, #0]
  40401c:	6110      	str	r0, [r2, #16]
  40401e:	2800      	cmp	r0, #0
  404020:	f000 81f2 	beq.w	404408 <_svfprintf_r+0x142c>
  404024:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404026:	2340      	movs	r3, #64	; 0x40
  404028:	6153      	str	r3, [r2, #20]
  40402a:	f7fe bfee 	b.w	40300a <_svfprintf_r+0x2e>
  40402e:	a823      	add	r0, sp, #140	; 0x8c
  404030:	a920      	add	r1, sp, #128	; 0x80
  404032:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404034:	9004      	str	r0, [sp, #16]
  404036:	9103      	str	r1, [sp, #12]
  404038:	a81f      	add	r0, sp, #124	; 0x7c
  40403a:	2103      	movs	r1, #3
  40403c:	9002      	str	r0, [sp, #8]
  40403e:	9a08      	ldr	r2, [sp, #32]
  404040:	9401      	str	r4, [sp, #4]
  404042:	463b      	mov	r3, r7
  404044:	9100      	str	r1, [sp, #0]
  404046:	980c      	ldr	r0, [sp, #48]	; 0x30
  404048:	f000 fa9a 	bl	404580 <_dtoa_r>
  40404c:	4625      	mov	r5, r4
  40404e:	4606      	mov	r6, r0
  404050:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404052:	2b46      	cmp	r3, #70	; 0x46
  404054:	eb06 0405 	add.w	r4, r6, r5
  404058:	f47f af29 	bne.w	403eae <_svfprintf_r+0xed2>
  40405c:	7833      	ldrb	r3, [r6, #0]
  40405e:	2b30      	cmp	r3, #48	; 0x30
  404060:	f000 8178 	beq.w	404354 <_svfprintf_r+0x1378>
  404064:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  404066:	442c      	add	r4, r5
  404068:	e721      	b.n	403eae <_svfprintf_r+0xed2>
  40406a:	aa25      	add	r2, sp, #148	; 0x94
  40406c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40406e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404070:	f001 fff6 	bl	406060 <__ssprint_r>
  404074:	2800      	cmp	r0, #0
  404076:	f47f a883 	bne.w	403180 <_svfprintf_r+0x1a4>
  40407a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40407c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40407e:	46c8      	mov	r8, r9
  404080:	e782      	b.n	403f88 <_svfprintf_r+0xfac>
  404082:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404084:	2b00      	cmp	r3, #0
  404086:	bf08      	it	eq
  404088:	2301      	moveq	r3, #1
  40408a:	930a      	str	r3, [sp, #40]	; 0x28
  40408c:	e6db      	b.n	403e46 <_svfprintf_r+0xe6a>
  40408e:	4630      	mov	r0, r6
  404090:	940a      	str	r4, [sp, #40]	; 0x28
  404092:	f7fe ff35 	bl	402f00 <strlen>
  404096:	950f      	str	r5, [sp, #60]	; 0x3c
  404098:	900e      	str	r0, [sp, #56]	; 0x38
  40409a:	f8cd b01c 	str.w	fp, [sp, #28]
  40409e:	4603      	mov	r3, r0
  4040a0:	f7ff b9f9 	b.w	403496 <_svfprintf_r+0x4ba>
  4040a4:	272d      	movs	r7, #45	; 0x2d
  4040a6:	2300      	movs	r3, #0
  4040a8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4040ac:	930a      	str	r3, [sp, #40]	; 0x28
  4040ae:	f7ff b8ae 	b.w	40320e <_svfprintf_r+0x232>
  4040b2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4040b4:	9312      	str	r3, [sp, #72]	; 0x48
  4040b6:	461a      	mov	r2, r3
  4040b8:	3303      	adds	r3, #3
  4040ba:	db04      	blt.n	4040c6 <_svfprintf_r+0x10ea>
  4040bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4040be:	4619      	mov	r1, r3
  4040c0:	4291      	cmp	r1, r2
  4040c2:	f6bf af17 	bge.w	403ef4 <_svfprintf_r+0xf18>
  4040c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4040c8:	3b02      	subs	r3, #2
  4040ca:	9311      	str	r3, [sp, #68]	; 0x44
  4040cc:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  4040d0:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  4040d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4040d6:	3b01      	subs	r3, #1
  4040d8:	2b00      	cmp	r3, #0
  4040da:	931f      	str	r3, [sp, #124]	; 0x7c
  4040dc:	bfbd      	ittte	lt
  4040de:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  4040e0:	f1c3 0301 	rsblt	r3, r3, #1
  4040e4:	222d      	movlt	r2, #45	; 0x2d
  4040e6:	222b      	movge	r2, #43	; 0x2b
  4040e8:	2b09      	cmp	r3, #9
  4040ea:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  4040ee:	f340 8116 	ble.w	40431e <_svfprintf_r+0x1342>
  4040f2:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  4040f6:	4620      	mov	r0, r4
  4040f8:	4dab      	ldr	r5, [pc, #684]	; (4043a8 <_svfprintf_r+0x13cc>)
  4040fa:	e000      	b.n	4040fe <_svfprintf_r+0x1122>
  4040fc:	4610      	mov	r0, r2
  4040fe:	fb85 1203 	smull	r1, r2, r5, r3
  404102:	17d9      	asrs	r1, r3, #31
  404104:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  404108:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40410c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  404110:	3230      	adds	r2, #48	; 0x30
  404112:	2909      	cmp	r1, #9
  404114:	f800 2c01 	strb.w	r2, [r0, #-1]
  404118:	460b      	mov	r3, r1
  40411a:	f100 32ff 	add.w	r2, r0, #4294967295
  40411e:	dced      	bgt.n	4040fc <_svfprintf_r+0x1120>
  404120:	3330      	adds	r3, #48	; 0x30
  404122:	3802      	subs	r0, #2
  404124:	b2d9      	uxtb	r1, r3
  404126:	4284      	cmp	r4, r0
  404128:	f802 1c01 	strb.w	r1, [r2, #-1]
  40412c:	f240 8165 	bls.w	4043fa <_svfprintf_r+0x141e>
  404130:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  404134:	4613      	mov	r3, r2
  404136:	e001      	b.n	40413c <_svfprintf_r+0x1160>
  404138:	f813 1b01 	ldrb.w	r1, [r3], #1
  40413c:	f800 1b01 	strb.w	r1, [r0], #1
  404140:	42a3      	cmp	r3, r4
  404142:	d1f9      	bne.n	404138 <_svfprintf_r+0x115c>
  404144:	3301      	adds	r3, #1
  404146:	1a9b      	subs	r3, r3, r2
  404148:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  40414c:	4413      	add	r3, r2
  40414e:	aa21      	add	r2, sp, #132	; 0x84
  404150:	1a9b      	subs	r3, r3, r2
  404152:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404154:	931b      	str	r3, [sp, #108]	; 0x6c
  404156:	2a01      	cmp	r2, #1
  404158:	4413      	add	r3, r2
  40415a:	930e      	str	r3, [sp, #56]	; 0x38
  40415c:	f340 8119 	ble.w	404392 <_svfprintf_r+0x13b6>
  404160:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404162:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404164:	4413      	add	r3, r2
  404166:	930e      	str	r3, [sp, #56]	; 0x38
  404168:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40416c:	9308      	str	r3, [sp, #32]
  40416e:	2300      	movs	r3, #0
  404170:	9312      	str	r3, [sp, #72]	; 0x48
  404172:	e6cf      	b.n	403f14 <_svfprintf_r+0xf38>
  404174:	aa25      	add	r2, sp, #148	; 0x94
  404176:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404178:	980c      	ldr	r0, [sp, #48]	; 0x30
  40417a:	f001 ff71 	bl	406060 <__ssprint_r>
  40417e:	2800      	cmp	r0, #0
  404180:	f47e affe 	bne.w	403180 <_svfprintf_r+0x1a4>
  404184:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404186:	46c8      	mov	r8, r9
  404188:	e4d7      	b.n	403b3a <_svfprintf_r+0xb5e>
  40418a:	4623      	mov	r3, r4
  40418c:	e6a2      	b.n	403ed4 <_svfprintf_r+0xef8>
  40418e:	aa25      	add	r2, sp, #148	; 0x94
  404190:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404192:	980c      	ldr	r0, [sp, #48]	; 0x30
  404194:	f001 ff64 	bl	406060 <__ssprint_r>
  404198:	2800      	cmp	r0, #0
  40419a:	f47e aff1 	bne.w	403180 <_svfprintf_r+0x1a4>
  40419e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4041a0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4041a2:	46c8      	mov	r8, r9
  4041a4:	e5ae      	b.n	403d04 <_svfprintf_r+0xd28>
  4041a6:	aa25      	add	r2, sp, #148	; 0x94
  4041a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4041aa:	980c      	ldr	r0, [sp, #48]	; 0x30
  4041ac:	f001 ff58 	bl	406060 <__ssprint_r>
  4041b0:	2800      	cmp	r0, #0
  4041b2:	f47e afe5 	bne.w	403180 <_svfprintf_r+0x1a4>
  4041b6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4041b8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4041ba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4041bc:	1a9a      	subs	r2, r3, r2
  4041be:	46c8      	mov	r8, r9
  4041c0:	e5b8      	b.n	403d34 <_svfprintf_r+0xd58>
  4041c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4041c4:	9612      	str	r6, [sp, #72]	; 0x48
  4041c6:	2b06      	cmp	r3, #6
  4041c8:	bf28      	it	cs
  4041ca:	2306      	movcs	r3, #6
  4041cc:	960a      	str	r6, [sp, #40]	; 0x28
  4041ce:	4637      	mov	r7, r6
  4041d0:	9308      	str	r3, [sp, #32]
  4041d2:	950f      	str	r5, [sp, #60]	; 0x3c
  4041d4:	f8cd b01c 	str.w	fp, [sp, #28]
  4041d8:	930e      	str	r3, [sp, #56]	; 0x38
  4041da:	4e74      	ldr	r6, [pc, #464]	; (4043ac <_svfprintf_r+0x13d0>)
  4041dc:	f7ff b816 	b.w	40320c <_svfprintf_r+0x230>
  4041e0:	a823      	add	r0, sp, #140	; 0x8c
  4041e2:	a920      	add	r1, sp, #128	; 0x80
  4041e4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4041e6:	9004      	str	r0, [sp, #16]
  4041e8:	9103      	str	r1, [sp, #12]
  4041ea:	a81f      	add	r0, sp, #124	; 0x7c
  4041ec:	2103      	movs	r1, #3
  4041ee:	9002      	str	r0, [sp, #8]
  4041f0:	9a08      	ldr	r2, [sp, #32]
  4041f2:	9501      	str	r5, [sp, #4]
  4041f4:	463b      	mov	r3, r7
  4041f6:	9100      	str	r1, [sp, #0]
  4041f8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4041fa:	f000 f9c1 	bl	404580 <_dtoa_r>
  4041fe:	4606      	mov	r6, r0
  404200:	1944      	adds	r4, r0, r5
  404202:	e72b      	b.n	40405c <_svfprintf_r+0x1080>
  404204:	2306      	movs	r3, #6
  404206:	930a      	str	r3, [sp, #40]	; 0x28
  404208:	e61d      	b.n	403e46 <_svfprintf_r+0xe6a>
  40420a:	272d      	movs	r7, #45	; 0x2d
  40420c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404210:	f7ff bacd 	b.w	4037ae <_svfprintf_r+0x7d2>
  404214:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404216:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404218:	4413      	add	r3, r2
  40421a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40421c:	930e      	str	r3, [sp, #56]	; 0x38
  40421e:	2a00      	cmp	r2, #0
  404220:	f340 80b0 	ble.w	404384 <_svfprintf_r+0x13a8>
  404224:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404228:	9308      	str	r3, [sp, #32]
  40422a:	2367      	movs	r3, #103	; 0x67
  40422c:	9311      	str	r3, [sp, #68]	; 0x44
  40422e:	e671      	b.n	403f14 <_svfprintf_r+0xf38>
  404230:	2b00      	cmp	r3, #0
  404232:	f340 80c3 	ble.w	4043bc <_svfprintf_r+0x13e0>
  404236:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404238:	2a00      	cmp	r2, #0
  40423a:	f040 8099 	bne.w	404370 <_svfprintf_r+0x1394>
  40423e:	f01b 0f01 	tst.w	fp, #1
  404242:	f040 8095 	bne.w	404370 <_svfprintf_r+0x1394>
  404246:	9308      	str	r3, [sp, #32]
  404248:	930e      	str	r3, [sp, #56]	; 0x38
  40424a:	e663      	b.n	403f14 <_svfprintf_r+0xf38>
  40424c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40424e:	9308      	str	r3, [sp, #32]
  404250:	930e      	str	r3, [sp, #56]	; 0x38
  404252:	900a      	str	r0, [sp, #40]	; 0x28
  404254:	950f      	str	r5, [sp, #60]	; 0x3c
  404256:	f8cd b01c 	str.w	fp, [sp, #28]
  40425a:	9012      	str	r0, [sp, #72]	; 0x48
  40425c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404260:	f7fe bfd4 	b.w	40320c <_svfprintf_r+0x230>
  404264:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404266:	2b47      	cmp	r3, #71	; 0x47
  404268:	f47f ae20 	bne.w	403eac <_svfprintf_r+0xed0>
  40426c:	f01b 0f01 	tst.w	fp, #1
  404270:	f47f aeee 	bne.w	404050 <_svfprintf_r+0x1074>
  404274:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404276:	1b9b      	subs	r3, r3, r6
  404278:	9313      	str	r3, [sp, #76]	; 0x4c
  40427a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40427c:	2b47      	cmp	r3, #71	; 0x47
  40427e:	f43f af18 	beq.w	4040b2 <_svfprintf_r+0x10d6>
  404282:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404284:	9312      	str	r3, [sp, #72]	; 0x48
  404286:	e721      	b.n	4040cc <_svfprintf_r+0x10f0>
  404288:	424f      	negs	r7, r1
  40428a:	3110      	adds	r1, #16
  40428c:	4d48      	ldr	r5, [pc, #288]	; (4043b0 <_svfprintf_r+0x13d4>)
  40428e:	da2f      	bge.n	4042f0 <_svfprintf_r+0x1314>
  404290:	2410      	movs	r4, #16
  404292:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404296:	e004      	b.n	4042a2 <_svfprintf_r+0x12c6>
  404298:	f108 0808 	add.w	r8, r8, #8
  40429c:	3f10      	subs	r7, #16
  40429e:	2f10      	cmp	r7, #16
  4042a0:	dd26      	ble.n	4042f0 <_svfprintf_r+0x1314>
  4042a2:	3301      	adds	r3, #1
  4042a4:	3210      	adds	r2, #16
  4042a6:	2b07      	cmp	r3, #7
  4042a8:	9227      	str	r2, [sp, #156]	; 0x9c
  4042aa:	9326      	str	r3, [sp, #152]	; 0x98
  4042ac:	f8c8 5000 	str.w	r5, [r8]
  4042b0:	f8c8 4004 	str.w	r4, [r8, #4]
  4042b4:	ddf0      	ble.n	404298 <_svfprintf_r+0x12bc>
  4042b6:	aa25      	add	r2, sp, #148	; 0x94
  4042b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4042ba:	4658      	mov	r0, fp
  4042bc:	f001 fed0 	bl	406060 <__ssprint_r>
  4042c0:	2800      	cmp	r0, #0
  4042c2:	f47e af5d 	bne.w	403180 <_svfprintf_r+0x1a4>
  4042c6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4042c8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4042ca:	46c8      	mov	r8, r9
  4042cc:	e7e6      	b.n	40429c <_svfprintf_r+0x12c0>
  4042ce:	aa25      	add	r2, sp, #148	; 0x94
  4042d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4042d2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4042d4:	f001 fec4 	bl	406060 <__ssprint_r>
  4042d8:	2800      	cmp	r0, #0
  4042da:	f47e af51 	bne.w	403180 <_svfprintf_r+0x1a4>
  4042de:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4042e0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4042e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4042e4:	46c8      	mov	r8, r9
  4042e6:	e667      	b.n	403fb8 <_svfprintf_r+0xfdc>
  4042e8:	2000      	movs	r0, #0
  4042ea:	900a      	str	r0, [sp, #40]	; 0x28
  4042ec:	f7fe bed0 	b.w	403090 <_svfprintf_r+0xb4>
  4042f0:	3301      	adds	r3, #1
  4042f2:	443a      	add	r2, r7
  4042f4:	2b07      	cmp	r3, #7
  4042f6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4042fa:	9227      	str	r2, [sp, #156]	; 0x9c
  4042fc:	9326      	str	r3, [sp, #152]	; 0x98
  4042fe:	f108 0808 	add.w	r8, r8, #8
  404302:	f77f ae5c 	ble.w	403fbe <_svfprintf_r+0xfe2>
  404306:	aa25      	add	r2, sp, #148	; 0x94
  404308:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40430a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40430c:	f001 fea8 	bl	406060 <__ssprint_r>
  404310:	2800      	cmp	r0, #0
  404312:	f47e af35 	bne.w	403180 <_svfprintf_r+0x1a4>
  404316:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404318:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40431a:	46c8      	mov	r8, r9
  40431c:	e64f      	b.n	403fbe <_svfprintf_r+0xfe2>
  40431e:	3330      	adds	r3, #48	; 0x30
  404320:	2230      	movs	r2, #48	; 0x30
  404322:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  404326:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40432a:	ab22      	add	r3, sp, #136	; 0x88
  40432c:	e70f      	b.n	40414e <_svfprintf_r+0x1172>
  40432e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404330:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404332:	4413      	add	r3, r2
  404334:	930e      	str	r3, [sp, #56]	; 0x38
  404336:	e775      	b.n	404224 <_svfprintf_r+0x1248>
  404338:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40433a:	e5cb      	b.n	403ed4 <_svfprintf_r+0xef8>
  40433c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40433e:	4e1d      	ldr	r6, [pc, #116]	; (4043b4 <_svfprintf_r+0x13d8>)
  404340:	2b00      	cmp	r3, #0
  404342:	bfb6      	itet	lt
  404344:	272d      	movlt	r7, #45	; 0x2d
  404346:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  40434a:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  40434e:	4b1a      	ldr	r3, [pc, #104]	; (4043b8 <_svfprintf_r+0x13dc>)
  404350:	f7ff ba2f 	b.w	4037b2 <_svfprintf_r+0x7d6>
  404354:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404356:	9808      	ldr	r0, [sp, #32]
  404358:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40435a:	4639      	mov	r1, r7
  40435c:	f002 ff14 	bl	407188 <__aeabi_dcmpeq>
  404360:	2800      	cmp	r0, #0
  404362:	f47f ae7f 	bne.w	404064 <_svfprintf_r+0x1088>
  404366:	f1c5 0501 	rsb	r5, r5, #1
  40436a:	951f      	str	r5, [sp, #124]	; 0x7c
  40436c:	442c      	add	r4, r5
  40436e:	e59e      	b.n	403eae <_svfprintf_r+0xed2>
  404370:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404372:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404374:	4413      	add	r3, r2
  404376:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404378:	441a      	add	r2, r3
  40437a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40437e:	920e      	str	r2, [sp, #56]	; 0x38
  404380:	9308      	str	r3, [sp, #32]
  404382:	e5c7      	b.n	403f14 <_svfprintf_r+0xf38>
  404384:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404386:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404388:	f1c3 0301 	rsb	r3, r3, #1
  40438c:	441a      	add	r2, r3
  40438e:	4613      	mov	r3, r2
  404390:	e7d0      	b.n	404334 <_svfprintf_r+0x1358>
  404392:	f01b 0301 	ands.w	r3, fp, #1
  404396:	9312      	str	r3, [sp, #72]	; 0x48
  404398:	f47f aee2 	bne.w	404160 <_svfprintf_r+0x1184>
  40439c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40439e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4043a2:	9308      	str	r3, [sp, #32]
  4043a4:	e5b6      	b.n	403f14 <_svfprintf_r+0xf38>
  4043a6:	bf00      	nop
  4043a8:	66666667 	.word	0x66666667
  4043ac:	00407394 	.word	0x00407394
  4043b0:	004073b0 	.word	0x004073b0
  4043b4:	00407368 	.word	0x00407368
  4043b8:	00407364 	.word	0x00407364
  4043bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4043be:	b913      	cbnz	r3, 4043c6 <_svfprintf_r+0x13ea>
  4043c0:	f01b 0f01 	tst.w	fp, #1
  4043c4:	d002      	beq.n	4043cc <_svfprintf_r+0x13f0>
  4043c6:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4043c8:	3301      	adds	r3, #1
  4043ca:	e7d4      	b.n	404376 <_svfprintf_r+0x139a>
  4043cc:	2301      	movs	r3, #1
  4043ce:	e73a      	b.n	404246 <_svfprintf_r+0x126a>
  4043d0:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4043d2:	f89a 3001 	ldrb.w	r3, [sl, #1]
  4043d6:	6828      	ldr	r0, [r5, #0]
  4043d8:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  4043dc:	900a      	str	r0, [sp, #40]	; 0x28
  4043de:	4628      	mov	r0, r5
  4043e0:	3004      	adds	r0, #4
  4043e2:	46a2      	mov	sl, r4
  4043e4:	900f      	str	r0, [sp, #60]	; 0x3c
  4043e6:	f7fe be51 	b.w	40308c <_svfprintf_r+0xb0>
  4043ea:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4043ee:	f7ff b867 	b.w	4034c0 <_svfprintf_r+0x4e4>
  4043f2:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4043f6:	f7ff ba15 	b.w	403824 <_svfprintf_r+0x848>
  4043fa:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  4043fe:	e6a6      	b.n	40414e <_svfprintf_r+0x1172>
  404400:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404404:	f7ff b8eb 	b.w	4035de <_svfprintf_r+0x602>
  404408:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40440a:	230c      	movs	r3, #12
  40440c:	6013      	str	r3, [r2, #0]
  40440e:	f04f 33ff 	mov.w	r3, #4294967295
  404412:	9309      	str	r3, [sp, #36]	; 0x24
  404414:	f7fe bebd 	b.w	403192 <_svfprintf_r+0x1b6>
  404418:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40441c:	f7ff b99a 	b.w	403754 <_svfprintf_r+0x778>
  404420:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404424:	f7ff b976 	b.w	403714 <_svfprintf_r+0x738>
  404428:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40442c:	f7ff b959 	b.w	4036e2 <_svfprintf_r+0x706>
  404430:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404434:	f7ff b912 	b.w	40365c <_svfprintf_r+0x680>

00404438 <register_fini>:
  404438:	4b02      	ldr	r3, [pc, #8]	; (404444 <register_fini+0xc>)
  40443a:	b113      	cbz	r3, 404442 <register_fini+0xa>
  40443c:	4802      	ldr	r0, [pc, #8]	; (404448 <register_fini+0x10>)
  40443e:	f000 b805 	b.w	40444c <atexit>
  404442:	4770      	bx	lr
  404444:	00000000 	.word	0x00000000
  404448:	004053d5 	.word	0x004053d5

0040444c <atexit>:
  40444c:	2300      	movs	r3, #0
  40444e:	4601      	mov	r1, r0
  404450:	461a      	mov	r2, r3
  404452:	4618      	mov	r0, r3
  404454:	f001 be82 	b.w	40615c <__register_exitproc>

00404458 <quorem>:
  404458:	6902      	ldr	r2, [r0, #16]
  40445a:	690b      	ldr	r3, [r1, #16]
  40445c:	4293      	cmp	r3, r2
  40445e:	f300 808d 	bgt.w	40457c <quorem+0x124>
  404462:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404466:	f103 38ff 	add.w	r8, r3, #4294967295
  40446a:	f101 0714 	add.w	r7, r1, #20
  40446e:	f100 0b14 	add.w	fp, r0, #20
  404472:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  404476:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  40447a:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40447e:	b083      	sub	sp, #12
  404480:	3201      	adds	r2, #1
  404482:	fbb3 f9f2 	udiv	r9, r3, r2
  404486:	eb0b 0304 	add.w	r3, fp, r4
  40448a:	9400      	str	r4, [sp, #0]
  40448c:	eb07 0a04 	add.w	sl, r7, r4
  404490:	9301      	str	r3, [sp, #4]
  404492:	f1b9 0f00 	cmp.w	r9, #0
  404496:	d039      	beq.n	40450c <quorem+0xb4>
  404498:	2500      	movs	r5, #0
  40449a:	462e      	mov	r6, r5
  40449c:	46bc      	mov	ip, r7
  40449e:	46de      	mov	lr, fp
  4044a0:	f85c 4b04 	ldr.w	r4, [ip], #4
  4044a4:	f8de 3000 	ldr.w	r3, [lr]
  4044a8:	b2a2      	uxth	r2, r4
  4044aa:	fb09 5502 	mla	r5, r9, r2, r5
  4044ae:	0c22      	lsrs	r2, r4, #16
  4044b0:	0c2c      	lsrs	r4, r5, #16
  4044b2:	fb09 4202 	mla	r2, r9, r2, r4
  4044b6:	b2ad      	uxth	r5, r5
  4044b8:	1b75      	subs	r5, r6, r5
  4044ba:	b296      	uxth	r6, r2
  4044bc:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  4044c0:	fa15 f383 	uxtah	r3, r5, r3
  4044c4:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4044c8:	b29b      	uxth	r3, r3
  4044ca:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4044ce:	45e2      	cmp	sl, ip
  4044d0:	ea4f 4512 	mov.w	r5, r2, lsr #16
  4044d4:	f84e 3b04 	str.w	r3, [lr], #4
  4044d8:	ea4f 4626 	mov.w	r6, r6, asr #16
  4044dc:	d2e0      	bcs.n	4044a0 <quorem+0x48>
  4044de:	9b00      	ldr	r3, [sp, #0]
  4044e0:	f85b 3003 	ldr.w	r3, [fp, r3]
  4044e4:	b993      	cbnz	r3, 40450c <quorem+0xb4>
  4044e6:	9c01      	ldr	r4, [sp, #4]
  4044e8:	1f23      	subs	r3, r4, #4
  4044ea:	459b      	cmp	fp, r3
  4044ec:	d20c      	bcs.n	404508 <quorem+0xb0>
  4044ee:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4044f2:	b94b      	cbnz	r3, 404508 <quorem+0xb0>
  4044f4:	f1a4 0308 	sub.w	r3, r4, #8
  4044f8:	e002      	b.n	404500 <quorem+0xa8>
  4044fa:	681a      	ldr	r2, [r3, #0]
  4044fc:	3b04      	subs	r3, #4
  4044fe:	b91a      	cbnz	r2, 404508 <quorem+0xb0>
  404500:	459b      	cmp	fp, r3
  404502:	f108 38ff 	add.w	r8, r8, #4294967295
  404506:	d3f8      	bcc.n	4044fa <quorem+0xa2>
  404508:	f8c0 8010 	str.w	r8, [r0, #16]
  40450c:	4604      	mov	r4, r0
  40450e:	f001 fc99 	bl	405e44 <__mcmp>
  404512:	2800      	cmp	r0, #0
  404514:	db2e      	blt.n	404574 <quorem+0x11c>
  404516:	f109 0901 	add.w	r9, r9, #1
  40451a:	465d      	mov	r5, fp
  40451c:	2300      	movs	r3, #0
  40451e:	f857 1b04 	ldr.w	r1, [r7], #4
  404522:	6828      	ldr	r0, [r5, #0]
  404524:	b28a      	uxth	r2, r1
  404526:	1a9a      	subs	r2, r3, r2
  404528:	0c0b      	lsrs	r3, r1, #16
  40452a:	fa12 f280 	uxtah	r2, r2, r0
  40452e:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  404532:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404536:	b292      	uxth	r2, r2
  404538:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40453c:	45ba      	cmp	sl, r7
  40453e:	f845 2b04 	str.w	r2, [r5], #4
  404542:	ea4f 4323 	mov.w	r3, r3, asr #16
  404546:	d2ea      	bcs.n	40451e <quorem+0xc6>
  404548:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  40454c:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  404550:	b982      	cbnz	r2, 404574 <quorem+0x11c>
  404552:	1f1a      	subs	r2, r3, #4
  404554:	4593      	cmp	fp, r2
  404556:	d20b      	bcs.n	404570 <quorem+0x118>
  404558:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40455c:	b942      	cbnz	r2, 404570 <quorem+0x118>
  40455e:	3b08      	subs	r3, #8
  404560:	e002      	b.n	404568 <quorem+0x110>
  404562:	681a      	ldr	r2, [r3, #0]
  404564:	3b04      	subs	r3, #4
  404566:	b91a      	cbnz	r2, 404570 <quorem+0x118>
  404568:	459b      	cmp	fp, r3
  40456a:	f108 38ff 	add.w	r8, r8, #4294967295
  40456e:	d3f8      	bcc.n	404562 <quorem+0x10a>
  404570:	f8c4 8010 	str.w	r8, [r4, #16]
  404574:	4648      	mov	r0, r9
  404576:	b003      	add	sp, #12
  404578:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40457c:	2000      	movs	r0, #0
  40457e:	4770      	bx	lr

00404580 <_dtoa_r>:
  404580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404584:	6c01      	ldr	r1, [r0, #64]	; 0x40
  404586:	b09b      	sub	sp, #108	; 0x6c
  404588:	4604      	mov	r4, r0
  40458a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40458c:	4692      	mov	sl, r2
  40458e:	469b      	mov	fp, r3
  404590:	b141      	cbz	r1, 4045a4 <_dtoa_r+0x24>
  404592:	6c42      	ldr	r2, [r0, #68]	; 0x44
  404594:	604a      	str	r2, [r1, #4]
  404596:	2301      	movs	r3, #1
  404598:	4093      	lsls	r3, r2
  40459a:	608b      	str	r3, [r1, #8]
  40459c:	f001 fa7a 	bl	405a94 <_Bfree>
  4045a0:	2300      	movs	r3, #0
  4045a2:	6423      	str	r3, [r4, #64]	; 0x40
  4045a4:	f1bb 0f00 	cmp.w	fp, #0
  4045a8:	465d      	mov	r5, fp
  4045aa:	db35      	blt.n	404618 <_dtoa_r+0x98>
  4045ac:	2300      	movs	r3, #0
  4045ae:	6033      	str	r3, [r6, #0]
  4045b0:	4b9d      	ldr	r3, [pc, #628]	; (404828 <_dtoa_r+0x2a8>)
  4045b2:	43ab      	bics	r3, r5
  4045b4:	d015      	beq.n	4045e2 <_dtoa_r+0x62>
  4045b6:	4650      	mov	r0, sl
  4045b8:	4659      	mov	r1, fp
  4045ba:	2200      	movs	r2, #0
  4045bc:	2300      	movs	r3, #0
  4045be:	f002 fde3 	bl	407188 <__aeabi_dcmpeq>
  4045c2:	4680      	mov	r8, r0
  4045c4:	2800      	cmp	r0, #0
  4045c6:	d02d      	beq.n	404624 <_dtoa_r+0xa4>
  4045c8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4045ca:	2301      	movs	r3, #1
  4045cc:	6013      	str	r3, [r2, #0]
  4045ce:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4045d0:	2b00      	cmp	r3, #0
  4045d2:	f000 80bd 	beq.w	404750 <_dtoa_r+0x1d0>
  4045d6:	4895      	ldr	r0, [pc, #596]	; (40482c <_dtoa_r+0x2ac>)
  4045d8:	6018      	str	r0, [r3, #0]
  4045da:	3801      	subs	r0, #1
  4045dc:	b01b      	add	sp, #108	; 0x6c
  4045de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4045e2:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4045e4:	f242 730f 	movw	r3, #9999	; 0x270f
  4045e8:	6013      	str	r3, [r2, #0]
  4045ea:	f1ba 0f00 	cmp.w	sl, #0
  4045ee:	d10d      	bne.n	40460c <_dtoa_r+0x8c>
  4045f0:	f3c5 0513 	ubfx	r5, r5, #0, #20
  4045f4:	b955      	cbnz	r5, 40460c <_dtoa_r+0x8c>
  4045f6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4045f8:	488d      	ldr	r0, [pc, #564]	; (404830 <_dtoa_r+0x2b0>)
  4045fa:	2b00      	cmp	r3, #0
  4045fc:	d0ee      	beq.n	4045dc <_dtoa_r+0x5c>
  4045fe:	f100 0308 	add.w	r3, r0, #8
  404602:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  404604:	6013      	str	r3, [r2, #0]
  404606:	b01b      	add	sp, #108	; 0x6c
  404608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40460c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40460e:	4889      	ldr	r0, [pc, #548]	; (404834 <_dtoa_r+0x2b4>)
  404610:	2b00      	cmp	r3, #0
  404612:	d0e3      	beq.n	4045dc <_dtoa_r+0x5c>
  404614:	1cc3      	adds	r3, r0, #3
  404616:	e7f4      	b.n	404602 <_dtoa_r+0x82>
  404618:	2301      	movs	r3, #1
  40461a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  40461e:	6033      	str	r3, [r6, #0]
  404620:	46ab      	mov	fp, r5
  404622:	e7c5      	b.n	4045b0 <_dtoa_r+0x30>
  404624:	aa18      	add	r2, sp, #96	; 0x60
  404626:	ab19      	add	r3, sp, #100	; 0x64
  404628:	9201      	str	r2, [sp, #4]
  40462a:	9300      	str	r3, [sp, #0]
  40462c:	4652      	mov	r2, sl
  40462e:	465b      	mov	r3, fp
  404630:	4620      	mov	r0, r4
  404632:	f001 fca7 	bl	405f84 <__d2b>
  404636:	0d2b      	lsrs	r3, r5, #20
  404638:	4681      	mov	r9, r0
  40463a:	d071      	beq.n	404720 <_dtoa_r+0x1a0>
  40463c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  404640:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  404644:	9f18      	ldr	r7, [sp, #96]	; 0x60
  404646:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  40464a:	4650      	mov	r0, sl
  40464c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  404650:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  404654:	2200      	movs	r2, #0
  404656:	4b78      	ldr	r3, [pc, #480]	; (404838 <_dtoa_r+0x2b8>)
  404658:	f002 f97a 	bl	406950 <__aeabi_dsub>
  40465c:	a36c      	add	r3, pc, #432	; (adr r3, 404810 <_dtoa_r+0x290>)
  40465e:	e9d3 2300 	ldrd	r2, r3, [r3]
  404662:	f002 fb29 	bl	406cb8 <__aeabi_dmul>
  404666:	a36c      	add	r3, pc, #432	; (adr r3, 404818 <_dtoa_r+0x298>)
  404668:	e9d3 2300 	ldrd	r2, r3, [r3]
  40466c:	f002 f972 	bl	406954 <__adddf3>
  404670:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404674:	4630      	mov	r0, r6
  404676:	f002 fab9 	bl	406bec <__aeabi_i2d>
  40467a:	a369      	add	r3, pc, #420	; (adr r3, 404820 <_dtoa_r+0x2a0>)
  40467c:	e9d3 2300 	ldrd	r2, r3, [r3]
  404680:	f002 fb1a 	bl	406cb8 <__aeabi_dmul>
  404684:	4602      	mov	r2, r0
  404686:	460b      	mov	r3, r1
  404688:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40468c:	f002 f962 	bl	406954 <__adddf3>
  404690:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404694:	f002 fdc0 	bl	407218 <__aeabi_d2iz>
  404698:	2200      	movs	r2, #0
  40469a:	9002      	str	r0, [sp, #8]
  40469c:	2300      	movs	r3, #0
  40469e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4046a2:	f002 fd7b 	bl	40719c <__aeabi_dcmplt>
  4046a6:	2800      	cmp	r0, #0
  4046a8:	f040 8173 	bne.w	404992 <_dtoa_r+0x412>
  4046ac:	9d02      	ldr	r5, [sp, #8]
  4046ae:	2d16      	cmp	r5, #22
  4046b0:	f200 815d 	bhi.w	40496e <_dtoa_r+0x3ee>
  4046b4:	4b61      	ldr	r3, [pc, #388]	; (40483c <_dtoa_r+0x2bc>)
  4046b6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  4046ba:	e9d3 0100 	ldrd	r0, r1, [r3]
  4046be:	4652      	mov	r2, sl
  4046c0:	465b      	mov	r3, fp
  4046c2:	f002 fd89 	bl	4071d8 <__aeabi_dcmpgt>
  4046c6:	2800      	cmp	r0, #0
  4046c8:	f000 81c5 	beq.w	404a56 <_dtoa_r+0x4d6>
  4046cc:	1e6b      	subs	r3, r5, #1
  4046ce:	9302      	str	r3, [sp, #8]
  4046d0:	2300      	movs	r3, #0
  4046d2:	930e      	str	r3, [sp, #56]	; 0x38
  4046d4:	1bbf      	subs	r7, r7, r6
  4046d6:	1e7b      	subs	r3, r7, #1
  4046d8:	9306      	str	r3, [sp, #24]
  4046da:	f100 8154 	bmi.w	404986 <_dtoa_r+0x406>
  4046de:	2300      	movs	r3, #0
  4046e0:	9308      	str	r3, [sp, #32]
  4046e2:	9b02      	ldr	r3, [sp, #8]
  4046e4:	2b00      	cmp	r3, #0
  4046e6:	f2c0 8145 	blt.w	404974 <_dtoa_r+0x3f4>
  4046ea:	9a06      	ldr	r2, [sp, #24]
  4046ec:	930d      	str	r3, [sp, #52]	; 0x34
  4046ee:	4611      	mov	r1, r2
  4046f0:	4419      	add	r1, r3
  4046f2:	2300      	movs	r3, #0
  4046f4:	9106      	str	r1, [sp, #24]
  4046f6:	930c      	str	r3, [sp, #48]	; 0x30
  4046f8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4046fa:	2b09      	cmp	r3, #9
  4046fc:	d82a      	bhi.n	404754 <_dtoa_r+0x1d4>
  4046fe:	2b05      	cmp	r3, #5
  404700:	f340 865b 	ble.w	4053ba <_dtoa_r+0xe3a>
  404704:	3b04      	subs	r3, #4
  404706:	9324      	str	r3, [sp, #144]	; 0x90
  404708:	2500      	movs	r5, #0
  40470a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40470c:	3b02      	subs	r3, #2
  40470e:	2b03      	cmp	r3, #3
  404710:	f200 8642 	bhi.w	405398 <_dtoa_r+0xe18>
  404714:	e8df f013 	tbh	[pc, r3, lsl #1]
  404718:	02c903d4 	.word	0x02c903d4
  40471c:	046103df 	.word	0x046103df
  404720:	9f18      	ldr	r7, [sp, #96]	; 0x60
  404722:	9e19      	ldr	r6, [sp, #100]	; 0x64
  404724:	443e      	add	r6, r7
  404726:	f206 4332 	addw	r3, r6, #1074	; 0x432
  40472a:	2b20      	cmp	r3, #32
  40472c:	f340 818e 	ble.w	404a4c <_dtoa_r+0x4cc>
  404730:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  404734:	f206 4012 	addw	r0, r6, #1042	; 0x412
  404738:	409d      	lsls	r5, r3
  40473a:	fa2a f000 	lsr.w	r0, sl, r0
  40473e:	4328      	orrs	r0, r5
  404740:	f002 fa44 	bl	406bcc <__aeabi_ui2d>
  404744:	2301      	movs	r3, #1
  404746:	3e01      	subs	r6, #1
  404748:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40474c:	9314      	str	r3, [sp, #80]	; 0x50
  40474e:	e781      	b.n	404654 <_dtoa_r+0xd4>
  404750:	483b      	ldr	r0, [pc, #236]	; (404840 <_dtoa_r+0x2c0>)
  404752:	e743      	b.n	4045dc <_dtoa_r+0x5c>
  404754:	2100      	movs	r1, #0
  404756:	6461      	str	r1, [r4, #68]	; 0x44
  404758:	4620      	mov	r0, r4
  40475a:	9125      	str	r1, [sp, #148]	; 0x94
  40475c:	f001 f974 	bl	405a48 <_Balloc>
  404760:	f04f 33ff 	mov.w	r3, #4294967295
  404764:	930a      	str	r3, [sp, #40]	; 0x28
  404766:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404768:	930f      	str	r3, [sp, #60]	; 0x3c
  40476a:	2301      	movs	r3, #1
  40476c:	9004      	str	r0, [sp, #16]
  40476e:	6420      	str	r0, [r4, #64]	; 0x40
  404770:	9224      	str	r2, [sp, #144]	; 0x90
  404772:	930b      	str	r3, [sp, #44]	; 0x2c
  404774:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404776:	2b00      	cmp	r3, #0
  404778:	f2c0 80d9 	blt.w	40492e <_dtoa_r+0x3ae>
  40477c:	9a02      	ldr	r2, [sp, #8]
  40477e:	2a0e      	cmp	r2, #14
  404780:	f300 80d5 	bgt.w	40492e <_dtoa_r+0x3ae>
  404784:	4b2d      	ldr	r3, [pc, #180]	; (40483c <_dtoa_r+0x2bc>)
  404786:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40478a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40478e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  404792:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404794:	2b00      	cmp	r3, #0
  404796:	f2c0 83ba 	blt.w	404f0e <_dtoa_r+0x98e>
  40479a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40479e:	4650      	mov	r0, sl
  4047a0:	462a      	mov	r2, r5
  4047a2:	4633      	mov	r3, r6
  4047a4:	4659      	mov	r1, fp
  4047a6:	f002 fbb1 	bl	406f0c <__aeabi_ddiv>
  4047aa:	f002 fd35 	bl	407218 <__aeabi_d2iz>
  4047ae:	4680      	mov	r8, r0
  4047b0:	f002 fa1c 	bl	406bec <__aeabi_i2d>
  4047b4:	462a      	mov	r2, r5
  4047b6:	4633      	mov	r3, r6
  4047b8:	f002 fa7e 	bl	406cb8 <__aeabi_dmul>
  4047bc:	460b      	mov	r3, r1
  4047be:	4602      	mov	r2, r0
  4047c0:	4659      	mov	r1, fp
  4047c2:	4650      	mov	r0, sl
  4047c4:	f002 f8c4 	bl	406950 <__aeabi_dsub>
  4047c8:	9d04      	ldr	r5, [sp, #16]
  4047ca:	f108 0330 	add.w	r3, r8, #48	; 0x30
  4047ce:	702b      	strb	r3, [r5, #0]
  4047d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4047d2:	2b01      	cmp	r3, #1
  4047d4:	4606      	mov	r6, r0
  4047d6:	460f      	mov	r7, r1
  4047d8:	f105 0501 	add.w	r5, r5, #1
  4047dc:	d068      	beq.n	4048b0 <_dtoa_r+0x330>
  4047de:	2200      	movs	r2, #0
  4047e0:	4b18      	ldr	r3, [pc, #96]	; (404844 <_dtoa_r+0x2c4>)
  4047e2:	f002 fa69 	bl	406cb8 <__aeabi_dmul>
  4047e6:	2200      	movs	r2, #0
  4047e8:	2300      	movs	r3, #0
  4047ea:	4606      	mov	r6, r0
  4047ec:	460f      	mov	r7, r1
  4047ee:	f002 fccb 	bl	407188 <__aeabi_dcmpeq>
  4047f2:	2800      	cmp	r0, #0
  4047f4:	f040 8088 	bne.w	404908 <_dtoa_r+0x388>
  4047f8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  4047fc:	f04f 0a00 	mov.w	sl, #0
  404800:	f8df b040 	ldr.w	fp, [pc, #64]	; 404844 <_dtoa_r+0x2c4>
  404804:	940c      	str	r4, [sp, #48]	; 0x30
  404806:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40480a:	e028      	b.n	40485e <_dtoa_r+0x2de>
  40480c:	f3af 8000 	nop.w
  404810:	636f4361 	.word	0x636f4361
  404814:	3fd287a7 	.word	0x3fd287a7
  404818:	8b60c8b3 	.word	0x8b60c8b3
  40481c:	3fc68a28 	.word	0x3fc68a28
  404820:	509f79fb 	.word	0x509f79fb
  404824:	3fd34413 	.word	0x3fd34413
  404828:	7ff00000 	.word	0x7ff00000
  40482c:	0040739d 	.word	0x0040739d
  404830:	004073c0 	.word	0x004073c0
  404834:	004073cc 	.word	0x004073cc
  404838:	3ff80000 	.word	0x3ff80000
  40483c:	004073f8 	.word	0x004073f8
  404840:	0040739c 	.word	0x0040739c
  404844:	40240000 	.word	0x40240000
  404848:	f002 fa36 	bl	406cb8 <__aeabi_dmul>
  40484c:	2200      	movs	r2, #0
  40484e:	2300      	movs	r3, #0
  404850:	4606      	mov	r6, r0
  404852:	460f      	mov	r7, r1
  404854:	f002 fc98 	bl	407188 <__aeabi_dcmpeq>
  404858:	2800      	cmp	r0, #0
  40485a:	f040 83c1 	bne.w	404fe0 <_dtoa_r+0xa60>
  40485e:	4642      	mov	r2, r8
  404860:	464b      	mov	r3, r9
  404862:	4630      	mov	r0, r6
  404864:	4639      	mov	r1, r7
  404866:	f002 fb51 	bl	406f0c <__aeabi_ddiv>
  40486a:	f002 fcd5 	bl	407218 <__aeabi_d2iz>
  40486e:	4604      	mov	r4, r0
  404870:	f002 f9bc 	bl	406bec <__aeabi_i2d>
  404874:	4642      	mov	r2, r8
  404876:	464b      	mov	r3, r9
  404878:	f002 fa1e 	bl	406cb8 <__aeabi_dmul>
  40487c:	4602      	mov	r2, r0
  40487e:	460b      	mov	r3, r1
  404880:	4630      	mov	r0, r6
  404882:	4639      	mov	r1, r7
  404884:	f002 f864 	bl	406950 <__aeabi_dsub>
  404888:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40488c:	9e04      	ldr	r6, [sp, #16]
  40488e:	f805 eb01 	strb.w	lr, [r5], #1
  404892:	eba5 0e06 	sub.w	lr, r5, r6
  404896:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  404898:	45b6      	cmp	lr, r6
  40489a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40489e:	4652      	mov	r2, sl
  4048a0:	465b      	mov	r3, fp
  4048a2:	d1d1      	bne.n	404848 <_dtoa_r+0x2c8>
  4048a4:	46a0      	mov	r8, r4
  4048a6:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4048aa:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4048ac:	4606      	mov	r6, r0
  4048ae:	460f      	mov	r7, r1
  4048b0:	4632      	mov	r2, r6
  4048b2:	463b      	mov	r3, r7
  4048b4:	4630      	mov	r0, r6
  4048b6:	4639      	mov	r1, r7
  4048b8:	f002 f84c 	bl	406954 <__adddf3>
  4048bc:	4606      	mov	r6, r0
  4048be:	460f      	mov	r7, r1
  4048c0:	4602      	mov	r2, r0
  4048c2:	460b      	mov	r3, r1
  4048c4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4048c8:	f002 fc68 	bl	40719c <__aeabi_dcmplt>
  4048cc:	b948      	cbnz	r0, 4048e2 <_dtoa_r+0x362>
  4048ce:	4632      	mov	r2, r6
  4048d0:	463b      	mov	r3, r7
  4048d2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4048d6:	f002 fc57 	bl	407188 <__aeabi_dcmpeq>
  4048da:	b1a8      	cbz	r0, 404908 <_dtoa_r+0x388>
  4048dc:	f018 0f01 	tst.w	r8, #1
  4048e0:	d012      	beq.n	404908 <_dtoa_r+0x388>
  4048e2:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4048e6:	9a04      	ldr	r2, [sp, #16]
  4048e8:	1e6b      	subs	r3, r5, #1
  4048ea:	e004      	b.n	4048f6 <_dtoa_r+0x376>
  4048ec:	429a      	cmp	r2, r3
  4048ee:	f000 8401 	beq.w	4050f4 <_dtoa_r+0xb74>
  4048f2:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4048f6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4048fa:	f103 0501 	add.w	r5, r3, #1
  4048fe:	d0f5      	beq.n	4048ec <_dtoa_r+0x36c>
  404900:	f108 0801 	add.w	r8, r8, #1
  404904:	f883 8000 	strb.w	r8, [r3]
  404908:	4649      	mov	r1, r9
  40490a:	4620      	mov	r0, r4
  40490c:	f001 f8c2 	bl	405a94 <_Bfree>
  404910:	2200      	movs	r2, #0
  404912:	9b02      	ldr	r3, [sp, #8]
  404914:	702a      	strb	r2, [r5, #0]
  404916:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404918:	3301      	adds	r3, #1
  40491a:	6013      	str	r3, [r2, #0]
  40491c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40491e:	2b00      	cmp	r3, #0
  404920:	f000 839e 	beq.w	405060 <_dtoa_r+0xae0>
  404924:	9804      	ldr	r0, [sp, #16]
  404926:	601d      	str	r5, [r3, #0]
  404928:	b01b      	add	sp, #108	; 0x6c
  40492a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40492e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404930:	2a00      	cmp	r2, #0
  404932:	d03e      	beq.n	4049b2 <_dtoa_r+0x432>
  404934:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404936:	2a01      	cmp	r2, #1
  404938:	f340 8311 	ble.w	404f5e <_dtoa_r+0x9de>
  40493c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40493e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404940:	1e5f      	subs	r7, r3, #1
  404942:	42ba      	cmp	r2, r7
  404944:	f2c0 838f 	blt.w	405066 <_dtoa_r+0xae6>
  404948:	1bd7      	subs	r7, r2, r7
  40494a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40494c:	2b00      	cmp	r3, #0
  40494e:	f2c0 848b 	blt.w	405268 <_dtoa_r+0xce8>
  404952:	9d08      	ldr	r5, [sp, #32]
  404954:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404956:	9a08      	ldr	r2, [sp, #32]
  404958:	441a      	add	r2, r3
  40495a:	9208      	str	r2, [sp, #32]
  40495c:	9a06      	ldr	r2, [sp, #24]
  40495e:	2101      	movs	r1, #1
  404960:	441a      	add	r2, r3
  404962:	4620      	mov	r0, r4
  404964:	9206      	str	r2, [sp, #24]
  404966:	f001 f92f 	bl	405bc8 <__i2b>
  40496a:	4606      	mov	r6, r0
  40496c:	e024      	b.n	4049b8 <_dtoa_r+0x438>
  40496e:	2301      	movs	r3, #1
  404970:	930e      	str	r3, [sp, #56]	; 0x38
  404972:	e6af      	b.n	4046d4 <_dtoa_r+0x154>
  404974:	9a08      	ldr	r2, [sp, #32]
  404976:	9b02      	ldr	r3, [sp, #8]
  404978:	1ad2      	subs	r2, r2, r3
  40497a:	425b      	negs	r3, r3
  40497c:	930c      	str	r3, [sp, #48]	; 0x30
  40497e:	2300      	movs	r3, #0
  404980:	9208      	str	r2, [sp, #32]
  404982:	930d      	str	r3, [sp, #52]	; 0x34
  404984:	e6b8      	b.n	4046f8 <_dtoa_r+0x178>
  404986:	f1c7 0301 	rsb	r3, r7, #1
  40498a:	9308      	str	r3, [sp, #32]
  40498c:	2300      	movs	r3, #0
  40498e:	9306      	str	r3, [sp, #24]
  404990:	e6a7      	b.n	4046e2 <_dtoa_r+0x162>
  404992:	9d02      	ldr	r5, [sp, #8]
  404994:	4628      	mov	r0, r5
  404996:	f002 f929 	bl	406bec <__aeabi_i2d>
  40499a:	4602      	mov	r2, r0
  40499c:	460b      	mov	r3, r1
  40499e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4049a2:	f002 fbf1 	bl	407188 <__aeabi_dcmpeq>
  4049a6:	2800      	cmp	r0, #0
  4049a8:	f47f ae80 	bne.w	4046ac <_dtoa_r+0x12c>
  4049ac:	1e6b      	subs	r3, r5, #1
  4049ae:	9302      	str	r3, [sp, #8]
  4049b0:	e67c      	b.n	4046ac <_dtoa_r+0x12c>
  4049b2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4049b4:	9d08      	ldr	r5, [sp, #32]
  4049b6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4049b8:	2d00      	cmp	r5, #0
  4049ba:	dd0c      	ble.n	4049d6 <_dtoa_r+0x456>
  4049bc:	9906      	ldr	r1, [sp, #24]
  4049be:	2900      	cmp	r1, #0
  4049c0:	460b      	mov	r3, r1
  4049c2:	dd08      	ble.n	4049d6 <_dtoa_r+0x456>
  4049c4:	42a9      	cmp	r1, r5
  4049c6:	9a08      	ldr	r2, [sp, #32]
  4049c8:	bfa8      	it	ge
  4049ca:	462b      	movge	r3, r5
  4049cc:	1ad2      	subs	r2, r2, r3
  4049ce:	1aed      	subs	r5, r5, r3
  4049d0:	1acb      	subs	r3, r1, r3
  4049d2:	9208      	str	r2, [sp, #32]
  4049d4:	9306      	str	r3, [sp, #24]
  4049d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4049d8:	b1d3      	cbz	r3, 404a10 <_dtoa_r+0x490>
  4049da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4049dc:	2b00      	cmp	r3, #0
  4049de:	f000 82b7 	beq.w	404f50 <_dtoa_r+0x9d0>
  4049e2:	2f00      	cmp	r7, #0
  4049e4:	dd10      	ble.n	404a08 <_dtoa_r+0x488>
  4049e6:	4631      	mov	r1, r6
  4049e8:	463a      	mov	r2, r7
  4049ea:	4620      	mov	r0, r4
  4049ec:	f001 f988 	bl	405d00 <__pow5mult>
  4049f0:	464a      	mov	r2, r9
  4049f2:	4601      	mov	r1, r0
  4049f4:	4606      	mov	r6, r0
  4049f6:	4620      	mov	r0, r4
  4049f8:	f001 f8f0 	bl	405bdc <__multiply>
  4049fc:	4649      	mov	r1, r9
  4049fe:	4680      	mov	r8, r0
  404a00:	4620      	mov	r0, r4
  404a02:	f001 f847 	bl	405a94 <_Bfree>
  404a06:	46c1      	mov	r9, r8
  404a08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404a0a:	1bda      	subs	r2, r3, r7
  404a0c:	f040 82a1 	bne.w	404f52 <_dtoa_r+0x9d2>
  404a10:	2101      	movs	r1, #1
  404a12:	4620      	mov	r0, r4
  404a14:	f001 f8d8 	bl	405bc8 <__i2b>
  404a18:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404a1a:	2b00      	cmp	r3, #0
  404a1c:	4680      	mov	r8, r0
  404a1e:	dd1c      	ble.n	404a5a <_dtoa_r+0x4da>
  404a20:	4601      	mov	r1, r0
  404a22:	461a      	mov	r2, r3
  404a24:	4620      	mov	r0, r4
  404a26:	f001 f96b 	bl	405d00 <__pow5mult>
  404a2a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404a2c:	2b01      	cmp	r3, #1
  404a2e:	4680      	mov	r8, r0
  404a30:	f340 8254 	ble.w	404edc <_dtoa_r+0x95c>
  404a34:	2300      	movs	r3, #0
  404a36:	930c      	str	r3, [sp, #48]	; 0x30
  404a38:	f8d8 3010 	ldr.w	r3, [r8, #16]
  404a3c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  404a40:	6918      	ldr	r0, [r3, #16]
  404a42:	f001 f871 	bl	405b28 <__hi0bits>
  404a46:	f1c0 0020 	rsb	r0, r0, #32
  404a4a:	e010      	b.n	404a6e <_dtoa_r+0x4ee>
  404a4c:	f1c3 0520 	rsb	r5, r3, #32
  404a50:	fa0a f005 	lsl.w	r0, sl, r5
  404a54:	e674      	b.n	404740 <_dtoa_r+0x1c0>
  404a56:	900e      	str	r0, [sp, #56]	; 0x38
  404a58:	e63c      	b.n	4046d4 <_dtoa_r+0x154>
  404a5a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404a5c:	2b01      	cmp	r3, #1
  404a5e:	f340 8287 	ble.w	404f70 <_dtoa_r+0x9f0>
  404a62:	2300      	movs	r3, #0
  404a64:	930c      	str	r3, [sp, #48]	; 0x30
  404a66:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404a68:	2001      	movs	r0, #1
  404a6a:	2b00      	cmp	r3, #0
  404a6c:	d1e4      	bne.n	404a38 <_dtoa_r+0x4b8>
  404a6e:	9a06      	ldr	r2, [sp, #24]
  404a70:	4410      	add	r0, r2
  404a72:	f010 001f 	ands.w	r0, r0, #31
  404a76:	f000 80a1 	beq.w	404bbc <_dtoa_r+0x63c>
  404a7a:	f1c0 0320 	rsb	r3, r0, #32
  404a7e:	2b04      	cmp	r3, #4
  404a80:	f340 849e 	ble.w	4053c0 <_dtoa_r+0xe40>
  404a84:	9b08      	ldr	r3, [sp, #32]
  404a86:	f1c0 001c 	rsb	r0, r0, #28
  404a8a:	4403      	add	r3, r0
  404a8c:	9308      	str	r3, [sp, #32]
  404a8e:	4613      	mov	r3, r2
  404a90:	4403      	add	r3, r0
  404a92:	4405      	add	r5, r0
  404a94:	9306      	str	r3, [sp, #24]
  404a96:	9b08      	ldr	r3, [sp, #32]
  404a98:	2b00      	cmp	r3, #0
  404a9a:	dd05      	ble.n	404aa8 <_dtoa_r+0x528>
  404a9c:	4649      	mov	r1, r9
  404a9e:	461a      	mov	r2, r3
  404aa0:	4620      	mov	r0, r4
  404aa2:	f001 f97d 	bl	405da0 <__lshift>
  404aa6:	4681      	mov	r9, r0
  404aa8:	9b06      	ldr	r3, [sp, #24]
  404aaa:	2b00      	cmp	r3, #0
  404aac:	dd05      	ble.n	404aba <_dtoa_r+0x53a>
  404aae:	4641      	mov	r1, r8
  404ab0:	461a      	mov	r2, r3
  404ab2:	4620      	mov	r0, r4
  404ab4:	f001 f974 	bl	405da0 <__lshift>
  404ab8:	4680      	mov	r8, r0
  404aba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404abc:	2b00      	cmp	r3, #0
  404abe:	f040 8086 	bne.w	404bce <_dtoa_r+0x64e>
  404ac2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404ac4:	2b00      	cmp	r3, #0
  404ac6:	f340 8266 	ble.w	404f96 <_dtoa_r+0xa16>
  404aca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404acc:	2b00      	cmp	r3, #0
  404ace:	f000 8098 	beq.w	404c02 <_dtoa_r+0x682>
  404ad2:	2d00      	cmp	r5, #0
  404ad4:	dd05      	ble.n	404ae2 <_dtoa_r+0x562>
  404ad6:	4631      	mov	r1, r6
  404ad8:	462a      	mov	r2, r5
  404ada:	4620      	mov	r0, r4
  404adc:	f001 f960 	bl	405da0 <__lshift>
  404ae0:	4606      	mov	r6, r0
  404ae2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404ae4:	2b00      	cmp	r3, #0
  404ae6:	f040 8337 	bne.w	405158 <_dtoa_r+0xbd8>
  404aea:	9606      	str	r6, [sp, #24]
  404aec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404aee:	9a04      	ldr	r2, [sp, #16]
  404af0:	f8dd b018 	ldr.w	fp, [sp, #24]
  404af4:	3b01      	subs	r3, #1
  404af6:	18d3      	adds	r3, r2, r3
  404af8:	930b      	str	r3, [sp, #44]	; 0x2c
  404afa:	f00a 0301 	and.w	r3, sl, #1
  404afe:	930c      	str	r3, [sp, #48]	; 0x30
  404b00:	4617      	mov	r7, r2
  404b02:	46c2      	mov	sl, r8
  404b04:	4651      	mov	r1, sl
  404b06:	4648      	mov	r0, r9
  404b08:	f7ff fca6 	bl	404458 <quorem>
  404b0c:	4631      	mov	r1, r6
  404b0e:	4605      	mov	r5, r0
  404b10:	4648      	mov	r0, r9
  404b12:	f001 f997 	bl	405e44 <__mcmp>
  404b16:	465a      	mov	r2, fp
  404b18:	900a      	str	r0, [sp, #40]	; 0x28
  404b1a:	4651      	mov	r1, sl
  404b1c:	4620      	mov	r0, r4
  404b1e:	f001 f9ad 	bl	405e7c <__mdiff>
  404b22:	68c2      	ldr	r2, [r0, #12]
  404b24:	4680      	mov	r8, r0
  404b26:	f105 0330 	add.w	r3, r5, #48	; 0x30
  404b2a:	2a00      	cmp	r2, #0
  404b2c:	f040 822b 	bne.w	404f86 <_dtoa_r+0xa06>
  404b30:	4601      	mov	r1, r0
  404b32:	4648      	mov	r0, r9
  404b34:	9308      	str	r3, [sp, #32]
  404b36:	f001 f985 	bl	405e44 <__mcmp>
  404b3a:	4641      	mov	r1, r8
  404b3c:	9006      	str	r0, [sp, #24]
  404b3e:	4620      	mov	r0, r4
  404b40:	f000 ffa8 	bl	405a94 <_Bfree>
  404b44:	9a06      	ldr	r2, [sp, #24]
  404b46:	9b08      	ldr	r3, [sp, #32]
  404b48:	b932      	cbnz	r2, 404b58 <_dtoa_r+0x5d8>
  404b4a:	9924      	ldr	r1, [sp, #144]	; 0x90
  404b4c:	b921      	cbnz	r1, 404b58 <_dtoa_r+0x5d8>
  404b4e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404b50:	2a00      	cmp	r2, #0
  404b52:	f000 83ef 	beq.w	405334 <_dtoa_r+0xdb4>
  404b56:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404b58:	990a      	ldr	r1, [sp, #40]	; 0x28
  404b5a:	2900      	cmp	r1, #0
  404b5c:	f2c0 829f 	blt.w	40509e <_dtoa_r+0xb1e>
  404b60:	d105      	bne.n	404b6e <_dtoa_r+0x5ee>
  404b62:	9924      	ldr	r1, [sp, #144]	; 0x90
  404b64:	b919      	cbnz	r1, 404b6e <_dtoa_r+0x5ee>
  404b66:	990c      	ldr	r1, [sp, #48]	; 0x30
  404b68:	2900      	cmp	r1, #0
  404b6a:	f000 8298 	beq.w	40509e <_dtoa_r+0xb1e>
  404b6e:	2a00      	cmp	r2, #0
  404b70:	f300 8306 	bgt.w	405180 <_dtoa_r+0xc00>
  404b74:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404b76:	703b      	strb	r3, [r7, #0]
  404b78:	f107 0801 	add.w	r8, r7, #1
  404b7c:	4297      	cmp	r7, r2
  404b7e:	4645      	mov	r5, r8
  404b80:	f000 830c 	beq.w	40519c <_dtoa_r+0xc1c>
  404b84:	4649      	mov	r1, r9
  404b86:	2300      	movs	r3, #0
  404b88:	220a      	movs	r2, #10
  404b8a:	4620      	mov	r0, r4
  404b8c:	f000 ff8c 	bl	405aa8 <__multadd>
  404b90:	455e      	cmp	r6, fp
  404b92:	4681      	mov	r9, r0
  404b94:	4631      	mov	r1, r6
  404b96:	f04f 0300 	mov.w	r3, #0
  404b9a:	f04f 020a 	mov.w	r2, #10
  404b9e:	4620      	mov	r0, r4
  404ba0:	f000 81eb 	beq.w	404f7a <_dtoa_r+0x9fa>
  404ba4:	f000 ff80 	bl	405aa8 <__multadd>
  404ba8:	4659      	mov	r1, fp
  404baa:	4606      	mov	r6, r0
  404bac:	2300      	movs	r3, #0
  404bae:	220a      	movs	r2, #10
  404bb0:	4620      	mov	r0, r4
  404bb2:	f000 ff79 	bl	405aa8 <__multadd>
  404bb6:	4647      	mov	r7, r8
  404bb8:	4683      	mov	fp, r0
  404bba:	e7a3      	b.n	404b04 <_dtoa_r+0x584>
  404bbc:	201c      	movs	r0, #28
  404bbe:	9b08      	ldr	r3, [sp, #32]
  404bc0:	4403      	add	r3, r0
  404bc2:	9308      	str	r3, [sp, #32]
  404bc4:	9b06      	ldr	r3, [sp, #24]
  404bc6:	4403      	add	r3, r0
  404bc8:	4405      	add	r5, r0
  404bca:	9306      	str	r3, [sp, #24]
  404bcc:	e763      	b.n	404a96 <_dtoa_r+0x516>
  404bce:	4641      	mov	r1, r8
  404bd0:	4648      	mov	r0, r9
  404bd2:	f001 f937 	bl	405e44 <__mcmp>
  404bd6:	2800      	cmp	r0, #0
  404bd8:	f6bf af73 	bge.w	404ac2 <_dtoa_r+0x542>
  404bdc:	9f02      	ldr	r7, [sp, #8]
  404bde:	4649      	mov	r1, r9
  404be0:	2300      	movs	r3, #0
  404be2:	220a      	movs	r2, #10
  404be4:	4620      	mov	r0, r4
  404be6:	3f01      	subs	r7, #1
  404be8:	9702      	str	r7, [sp, #8]
  404bea:	f000 ff5d 	bl	405aa8 <__multadd>
  404bee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404bf0:	4681      	mov	r9, r0
  404bf2:	2b00      	cmp	r3, #0
  404bf4:	f040 83b6 	bne.w	405364 <_dtoa_r+0xde4>
  404bf8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404bfa:	2b00      	cmp	r3, #0
  404bfc:	f340 83bf 	ble.w	40537e <_dtoa_r+0xdfe>
  404c00:	930a      	str	r3, [sp, #40]	; 0x28
  404c02:	f8dd b010 	ldr.w	fp, [sp, #16]
  404c06:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404c08:	465d      	mov	r5, fp
  404c0a:	e002      	b.n	404c12 <_dtoa_r+0x692>
  404c0c:	f000 ff4c 	bl	405aa8 <__multadd>
  404c10:	4681      	mov	r9, r0
  404c12:	4641      	mov	r1, r8
  404c14:	4648      	mov	r0, r9
  404c16:	f7ff fc1f 	bl	404458 <quorem>
  404c1a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  404c1e:	f805 ab01 	strb.w	sl, [r5], #1
  404c22:	eba5 030b 	sub.w	r3, r5, fp
  404c26:	42bb      	cmp	r3, r7
  404c28:	f04f 020a 	mov.w	r2, #10
  404c2c:	f04f 0300 	mov.w	r3, #0
  404c30:	4649      	mov	r1, r9
  404c32:	4620      	mov	r0, r4
  404c34:	dbea      	blt.n	404c0c <_dtoa_r+0x68c>
  404c36:	9b04      	ldr	r3, [sp, #16]
  404c38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404c3a:	2a01      	cmp	r2, #1
  404c3c:	bfac      	ite	ge
  404c3e:	189b      	addge	r3, r3, r2
  404c40:	3301      	addlt	r3, #1
  404c42:	461d      	mov	r5, r3
  404c44:	f04f 0b00 	mov.w	fp, #0
  404c48:	4649      	mov	r1, r9
  404c4a:	2201      	movs	r2, #1
  404c4c:	4620      	mov	r0, r4
  404c4e:	f001 f8a7 	bl	405da0 <__lshift>
  404c52:	4641      	mov	r1, r8
  404c54:	4681      	mov	r9, r0
  404c56:	f001 f8f5 	bl	405e44 <__mcmp>
  404c5a:	2800      	cmp	r0, #0
  404c5c:	f340 823d 	ble.w	4050da <_dtoa_r+0xb5a>
  404c60:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  404c64:	9904      	ldr	r1, [sp, #16]
  404c66:	1e6b      	subs	r3, r5, #1
  404c68:	e004      	b.n	404c74 <_dtoa_r+0x6f4>
  404c6a:	428b      	cmp	r3, r1
  404c6c:	f000 81ae 	beq.w	404fcc <_dtoa_r+0xa4c>
  404c70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  404c74:	2a39      	cmp	r2, #57	; 0x39
  404c76:	f103 0501 	add.w	r5, r3, #1
  404c7a:	d0f6      	beq.n	404c6a <_dtoa_r+0x6ea>
  404c7c:	3201      	adds	r2, #1
  404c7e:	701a      	strb	r2, [r3, #0]
  404c80:	4641      	mov	r1, r8
  404c82:	4620      	mov	r0, r4
  404c84:	f000 ff06 	bl	405a94 <_Bfree>
  404c88:	2e00      	cmp	r6, #0
  404c8a:	f43f ae3d 	beq.w	404908 <_dtoa_r+0x388>
  404c8e:	f1bb 0f00 	cmp.w	fp, #0
  404c92:	d005      	beq.n	404ca0 <_dtoa_r+0x720>
  404c94:	45b3      	cmp	fp, r6
  404c96:	d003      	beq.n	404ca0 <_dtoa_r+0x720>
  404c98:	4659      	mov	r1, fp
  404c9a:	4620      	mov	r0, r4
  404c9c:	f000 fefa 	bl	405a94 <_Bfree>
  404ca0:	4631      	mov	r1, r6
  404ca2:	4620      	mov	r0, r4
  404ca4:	f000 fef6 	bl	405a94 <_Bfree>
  404ca8:	e62e      	b.n	404908 <_dtoa_r+0x388>
  404caa:	2300      	movs	r3, #0
  404cac:	930b      	str	r3, [sp, #44]	; 0x2c
  404cae:	9b02      	ldr	r3, [sp, #8]
  404cb0:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404cb2:	4413      	add	r3, r2
  404cb4:	930f      	str	r3, [sp, #60]	; 0x3c
  404cb6:	3301      	adds	r3, #1
  404cb8:	2b01      	cmp	r3, #1
  404cba:	461f      	mov	r7, r3
  404cbc:	461e      	mov	r6, r3
  404cbe:	930a      	str	r3, [sp, #40]	; 0x28
  404cc0:	bfb8      	it	lt
  404cc2:	2701      	movlt	r7, #1
  404cc4:	2100      	movs	r1, #0
  404cc6:	2f17      	cmp	r7, #23
  404cc8:	6461      	str	r1, [r4, #68]	; 0x44
  404cca:	d90a      	bls.n	404ce2 <_dtoa_r+0x762>
  404ccc:	2201      	movs	r2, #1
  404cce:	2304      	movs	r3, #4
  404cd0:	005b      	lsls	r3, r3, #1
  404cd2:	f103 0014 	add.w	r0, r3, #20
  404cd6:	4287      	cmp	r7, r0
  404cd8:	4611      	mov	r1, r2
  404cda:	f102 0201 	add.w	r2, r2, #1
  404cde:	d2f7      	bcs.n	404cd0 <_dtoa_r+0x750>
  404ce0:	6461      	str	r1, [r4, #68]	; 0x44
  404ce2:	4620      	mov	r0, r4
  404ce4:	f000 feb0 	bl	405a48 <_Balloc>
  404ce8:	2e0e      	cmp	r6, #14
  404cea:	9004      	str	r0, [sp, #16]
  404cec:	6420      	str	r0, [r4, #64]	; 0x40
  404cee:	f63f ad41 	bhi.w	404774 <_dtoa_r+0x1f4>
  404cf2:	2d00      	cmp	r5, #0
  404cf4:	f43f ad3e 	beq.w	404774 <_dtoa_r+0x1f4>
  404cf8:	9902      	ldr	r1, [sp, #8]
  404cfa:	2900      	cmp	r1, #0
  404cfc:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  404d00:	f340 8202 	ble.w	405108 <_dtoa_r+0xb88>
  404d04:	4bb8      	ldr	r3, [pc, #736]	; (404fe8 <_dtoa_r+0xa68>)
  404d06:	f001 020f 	and.w	r2, r1, #15
  404d0a:	110d      	asrs	r5, r1, #4
  404d0c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404d10:	06e9      	lsls	r1, r5, #27
  404d12:	e9d3 6700 	ldrd	r6, r7, [r3]
  404d16:	f140 81ae 	bpl.w	405076 <_dtoa_r+0xaf6>
  404d1a:	4bb4      	ldr	r3, [pc, #720]	; (404fec <_dtoa_r+0xa6c>)
  404d1c:	4650      	mov	r0, sl
  404d1e:	4659      	mov	r1, fp
  404d20:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  404d24:	f002 f8f2 	bl	406f0c <__aeabi_ddiv>
  404d28:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  404d2c:	f005 050f 	and.w	r5, r5, #15
  404d30:	f04f 0a03 	mov.w	sl, #3
  404d34:	b18d      	cbz	r5, 404d5a <_dtoa_r+0x7da>
  404d36:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 404fec <_dtoa_r+0xa6c>
  404d3a:	07ea      	lsls	r2, r5, #31
  404d3c:	d509      	bpl.n	404d52 <_dtoa_r+0x7d2>
  404d3e:	4630      	mov	r0, r6
  404d40:	4639      	mov	r1, r7
  404d42:	e9d8 2300 	ldrd	r2, r3, [r8]
  404d46:	f001 ffb7 	bl	406cb8 <__aeabi_dmul>
  404d4a:	f10a 0a01 	add.w	sl, sl, #1
  404d4e:	4606      	mov	r6, r0
  404d50:	460f      	mov	r7, r1
  404d52:	106d      	asrs	r5, r5, #1
  404d54:	f108 0808 	add.w	r8, r8, #8
  404d58:	d1ef      	bne.n	404d3a <_dtoa_r+0x7ba>
  404d5a:	463b      	mov	r3, r7
  404d5c:	4632      	mov	r2, r6
  404d5e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  404d62:	f002 f8d3 	bl	406f0c <__aeabi_ddiv>
  404d66:	4607      	mov	r7, r0
  404d68:	4688      	mov	r8, r1
  404d6a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404d6c:	b143      	cbz	r3, 404d80 <_dtoa_r+0x800>
  404d6e:	2200      	movs	r2, #0
  404d70:	4b9f      	ldr	r3, [pc, #636]	; (404ff0 <_dtoa_r+0xa70>)
  404d72:	4638      	mov	r0, r7
  404d74:	4641      	mov	r1, r8
  404d76:	f002 fa11 	bl	40719c <__aeabi_dcmplt>
  404d7a:	2800      	cmp	r0, #0
  404d7c:	f040 8286 	bne.w	40528c <_dtoa_r+0xd0c>
  404d80:	4650      	mov	r0, sl
  404d82:	f001 ff33 	bl	406bec <__aeabi_i2d>
  404d86:	463a      	mov	r2, r7
  404d88:	4643      	mov	r3, r8
  404d8a:	f001 ff95 	bl	406cb8 <__aeabi_dmul>
  404d8e:	4b99      	ldr	r3, [pc, #612]	; (404ff4 <_dtoa_r+0xa74>)
  404d90:	2200      	movs	r2, #0
  404d92:	f001 fddf 	bl	406954 <__adddf3>
  404d96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404d98:	4605      	mov	r5, r0
  404d9a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404d9e:	2b00      	cmp	r3, #0
  404da0:	f000 813e 	beq.w	405020 <_dtoa_r+0xaa0>
  404da4:	9b02      	ldr	r3, [sp, #8]
  404da6:	9315      	str	r3, [sp, #84]	; 0x54
  404da8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404daa:	9312      	str	r3, [sp, #72]	; 0x48
  404dac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404dae:	2b00      	cmp	r3, #0
  404db0:	f000 81fa 	beq.w	4051a8 <_dtoa_r+0xc28>
  404db4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404db6:	4b8c      	ldr	r3, [pc, #560]	; (404fe8 <_dtoa_r+0xa68>)
  404db8:	498f      	ldr	r1, [pc, #572]	; (404ff8 <_dtoa_r+0xa78>)
  404dba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404dbe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  404dc2:	2000      	movs	r0, #0
  404dc4:	f002 f8a2 	bl	406f0c <__aeabi_ddiv>
  404dc8:	462a      	mov	r2, r5
  404dca:	4633      	mov	r3, r6
  404dcc:	f001 fdc0 	bl	406950 <__aeabi_dsub>
  404dd0:	4682      	mov	sl, r0
  404dd2:	468b      	mov	fp, r1
  404dd4:	4638      	mov	r0, r7
  404dd6:	4641      	mov	r1, r8
  404dd8:	f002 fa1e 	bl	407218 <__aeabi_d2iz>
  404ddc:	4605      	mov	r5, r0
  404dde:	f001 ff05 	bl	406bec <__aeabi_i2d>
  404de2:	4602      	mov	r2, r0
  404de4:	460b      	mov	r3, r1
  404de6:	4638      	mov	r0, r7
  404de8:	4641      	mov	r1, r8
  404dea:	f001 fdb1 	bl	406950 <__aeabi_dsub>
  404dee:	3530      	adds	r5, #48	; 0x30
  404df0:	fa5f f885 	uxtb.w	r8, r5
  404df4:	9d04      	ldr	r5, [sp, #16]
  404df6:	4606      	mov	r6, r0
  404df8:	460f      	mov	r7, r1
  404dfa:	f885 8000 	strb.w	r8, [r5]
  404dfe:	4602      	mov	r2, r0
  404e00:	460b      	mov	r3, r1
  404e02:	4650      	mov	r0, sl
  404e04:	4659      	mov	r1, fp
  404e06:	3501      	adds	r5, #1
  404e08:	f002 f9e6 	bl	4071d8 <__aeabi_dcmpgt>
  404e0c:	2800      	cmp	r0, #0
  404e0e:	d154      	bne.n	404eba <_dtoa_r+0x93a>
  404e10:	4632      	mov	r2, r6
  404e12:	463b      	mov	r3, r7
  404e14:	2000      	movs	r0, #0
  404e16:	4976      	ldr	r1, [pc, #472]	; (404ff0 <_dtoa_r+0xa70>)
  404e18:	f001 fd9a 	bl	406950 <__aeabi_dsub>
  404e1c:	4602      	mov	r2, r0
  404e1e:	460b      	mov	r3, r1
  404e20:	4650      	mov	r0, sl
  404e22:	4659      	mov	r1, fp
  404e24:	f002 f9d8 	bl	4071d8 <__aeabi_dcmpgt>
  404e28:	2800      	cmp	r0, #0
  404e2a:	f040 8270 	bne.w	40530e <_dtoa_r+0xd8e>
  404e2e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404e30:	2a01      	cmp	r2, #1
  404e32:	f000 8111 	beq.w	405058 <_dtoa_r+0xad8>
  404e36:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404e38:	9a04      	ldr	r2, [sp, #16]
  404e3a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404e3e:	4413      	add	r3, r2
  404e40:	4699      	mov	r9, r3
  404e42:	e00d      	b.n	404e60 <_dtoa_r+0x8e0>
  404e44:	2000      	movs	r0, #0
  404e46:	496a      	ldr	r1, [pc, #424]	; (404ff0 <_dtoa_r+0xa70>)
  404e48:	f001 fd82 	bl	406950 <__aeabi_dsub>
  404e4c:	4652      	mov	r2, sl
  404e4e:	465b      	mov	r3, fp
  404e50:	f002 f9a4 	bl	40719c <__aeabi_dcmplt>
  404e54:	2800      	cmp	r0, #0
  404e56:	f040 8258 	bne.w	40530a <_dtoa_r+0xd8a>
  404e5a:	454d      	cmp	r5, r9
  404e5c:	f000 80fa 	beq.w	405054 <_dtoa_r+0xad4>
  404e60:	4650      	mov	r0, sl
  404e62:	4659      	mov	r1, fp
  404e64:	2200      	movs	r2, #0
  404e66:	4b65      	ldr	r3, [pc, #404]	; (404ffc <_dtoa_r+0xa7c>)
  404e68:	f001 ff26 	bl	406cb8 <__aeabi_dmul>
  404e6c:	2200      	movs	r2, #0
  404e6e:	4b63      	ldr	r3, [pc, #396]	; (404ffc <_dtoa_r+0xa7c>)
  404e70:	4682      	mov	sl, r0
  404e72:	468b      	mov	fp, r1
  404e74:	4630      	mov	r0, r6
  404e76:	4639      	mov	r1, r7
  404e78:	f001 ff1e 	bl	406cb8 <__aeabi_dmul>
  404e7c:	460f      	mov	r7, r1
  404e7e:	4606      	mov	r6, r0
  404e80:	f002 f9ca 	bl	407218 <__aeabi_d2iz>
  404e84:	4680      	mov	r8, r0
  404e86:	f001 feb1 	bl	406bec <__aeabi_i2d>
  404e8a:	4602      	mov	r2, r0
  404e8c:	460b      	mov	r3, r1
  404e8e:	4630      	mov	r0, r6
  404e90:	4639      	mov	r1, r7
  404e92:	f001 fd5d 	bl	406950 <__aeabi_dsub>
  404e96:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404e9a:	fa5f f888 	uxtb.w	r8, r8
  404e9e:	4652      	mov	r2, sl
  404ea0:	465b      	mov	r3, fp
  404ea2:	f805 8b01 	strb.w	r8, [r5], #1
  404ea6:	4606      	mov	r6, r0
  404ea8:	460f      	mov	r7, r1
  404eaa:	f002 f977 	bl	40719c <__aeabi_dcmplt>
  404eae:	4632      	mov	r2, r6
  404eb0:	463b      	mov	r3, r7
  404eb2:	2800      	cmp	r0, #0
  404eb4:	d0c6      	beq.n	404e44 <_dtoa_r+0x8c4>
  404eb6:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404eba:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404ebc:	9302      	str	r3, [sp, #8]
  404ebe:	e523      	b.n	404908 <_dtoa_r+0x388>
  404ec0:	2300      	movs	r3, #0
  404ec2:	930b      	str	r3, [sp, #44]	; 0x2c
  404ec4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404ec6:	2b00      	cmp	r3, #0
  404ec8:	f340 80dc 	ble.w	405084 <_dtoa_r+0xb04>
  404ecc:	461f      	mov	r7, r3
  404ece:	461e      	mov	r6, r3
  404ed0:	930f      	str	r3, [sp, #60]	; 0x3c
  404ed2:	930a      	str	r3, [sp, #40]	; 0x28
  404ed4:	e6f6      	b.n	404cc4 <_dtoa_r+0x744>
  404ed6:	2301      	movs	r3, #1
  404ed8:	930b      	str	r3, [sp, #44]	; 0x2c
  404eda:	e7f3      	b.n	404ec4 <_dtoa_r+0x944>
  404edc:	f1ba 0f00 	cmp.w	sl, #0
  404ee0:	f47f ada8 	bne.w	404a34 <_dtoa_r+0x4b4>
  404ee4:	f3cb 0313 	ubfx	r3, fp, #0, #20
  404ee8:	2b00      	cmp	r3, #0
  404eea:	f47f adba 	bne.w	404a62 <_dtoa_r+0x4e2>
  404eee:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  404ef2:	0d3f      	lsrs	r7, r7, #20
  404ef4:	053f      	lsls	r7, r7, #20
  404ef6:	2f00      	cmp	r7, #0
  404ef8:	f000 820d 	beq.w	405316 <_dtoa_r+0xd96>
  404efc:	9b08      	ldr	r3, [sp, #32]
  404efe:	3301      	adds	r3, #1
  404f00:	9308      	str	r3, [sp, #32]
  404f02:	9b06      	ldr	r3, [sp, #24]
  404f04:	3301      	adds	r3, #1
  404f06:	9306      	str	r3, [sp, #24]
  404f08:	2301      	movs	r3, #1
  404f0a:	930c      	str	r3, [sp, #48]	; 0x30
  404f0c:	e5ab      	b.n	404a66 <_dtoa_r+0x4e6>
  404f0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404f10:	2b00      	cmp	r3, #0
  404f12:	f73f ac42 	bgt.w	40479a <_dtoa_r+0x21a>
  404f16:	f040 8221 	bne.w	40535c <_dtoa_r+0xddc>
  404f1a:	2200      	movs	r2, #0
  404f1c:	4b38      	ldr	r3, [pc, #224]	; (405000 <_dtoa_r+0xa80>)
  404f1e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404f22:	f001 fec9 	bl	406cb8 <__aeabi_dmul>
  404f26:	4652      	mov	r2, sl
  404f28:	465b      	mov	r3, fp
  404f2a:	f002 f94b 	bl	4071c4 <__aeabi_dcmpge>
  404f2e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  404f32:	4646      	mov	r6, r8
  404f34:	2800      	cmp	r0, #0
  404f36:	d041      	beq.n	404fbc <_dtoa_r+0xa3c>
  404f38:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404f3a:	9d04      	ldr	r5, [sp, #16]
  404f3c:	43db      	mvns	r3, r3
  404f3e:	9302      	str	r3, [sp, #8]
  404f40:	4641      	mov	r1, r8
  404f42:	4620      	mov	r0, r4
  404f44:	f000 fda6 	bl	405a94 <_Bfree>
  404f48:	2e00      	cmp	r6, #0
  404f4a:	f43f acdd 	beq.w	404908 <_dtoa_r+0x388>
  404f4e:	e6a7      	b.n	404ca0 <_dtoa_r+0x720>
  404f50:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404f52:	4649      	mov	r1, r9
  404f54:	4620      	mov	r0, r4
  404f56:	f000 fed3 	bl	405d00 <__pow5mult>
  404f5a:	4681      	mov	r9, r0
  404f5c:	e558      	b.n	404a10 <_dtoa_r+0x490>
  404f5e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404f60:	2a00      	cmp	r2, #0
  404f62:	f000 8187 	beq.w	405274 <_dtoa_r+0xcf4>
  404f66:	f203 4333 	addw	r3, r3, #1075	; 0x433
  404f6a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404f6c:	9d08      	ldr	r5, [sp, #32]
  404f6e:	e4f2      	b.n	404956 <_dtoa_r+0x3d6>
  404f70:	f1ba 0f00 	cmp.w	sl, #0
  404f74:	f47f ad75 	bne.w	404a62 <_dtoa_r+0x4e2>
  404f78:	e7b4      	b.n	404ee4 <_dtoa_r+0x964>
  404f7a:	f000 fd95 	bl	405aa8 <__multadd>
  404f7e:	4647      	mov	r7, r8
  404f80:	4606      	mov	r6, r0
  404f82:	4683      	mov	fp, r0
  404f84:	e5be      	b.n	404b04 <_dtoa_r+0x584>
  404f86:	4601      	mov	r1, r0
  404f88:	4620      	mov	r0, r4
  404f8a:	9306      	str	r3, [sp, #24]
  404f8c:	f000 fd82 	bl	405a94 <_Bfree>
  404f90:	2201      	movs	r2, #1
  404f92:	9b06      	ldr	r3, [sp, #24]
  404f94:	e5e0      	b.n	404b58 <_dtoa_r+0x5d8>
  404f96:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404f98:	2b02      	cmp	r3, #2
  404f9a:	f77f ad96 	ble.w	404aca <_dtoa_r+0x54a>
  404f9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404fa0:	2b00      	cmp	r3, #0
  404fa2:	d1c9      	bne.n	404f38 <_dtoa_r+0x9b8>
  404fa4:	4641      	mov	r1, r8
  404fa6:	2205      	movs	r2, #5
  404fa8:	4620      	mov	r0, r4
  404faa:	f000 fd7d 	bl	405aa8 <__multadd>
  404fae:	4601      	mov	r1, r0
  404fb0:	4680      	mov	r8, r0
  404fb2:	4648      	mov	r0, r9
  404fb4:	f000 ff46 	bl	405e44 <__mcmp>
  404fb8:	2800      	cmp	r0, #0
  404fba:	ddbd      	ble.n	404f38 <_dtoa_r+0x9b8>
  404fbc:	9a02      	ldr	r2, [sp, #8]
  404fbe:	9904      	ldr	r1, [sp, #16]
  404fc0:	2331      	movs	r3, #49	; 0x31
  404fc2:	3201      	adds	r2, #1
  404fc4:	9202      	str	r2, [sp, #8]
  404fc6:	700b      	strb	r3, [r1, #0]
  404fc8:	1c4d      	adds	r5, r1, #1
  404fca:	e7b9      	b.n	404f40 <_dtoa_r+0x9c0>
  404fcc:	9a02      	ldr	r2, [sp, #8]
  404fce:	3201      	adds	r2, #1
  404fd0:	9202      	str	r2, [sp, #8]
  404fd2:	9a04      	ldr	r2, [sp, #16]
  404fd4:	2331      	movs	r3, #49	; 0x31
  404fd6:	7013      	strb	r3, [r2, #0]
  404fd8:	e652      	b.n	404c80 <_dtoa_r+0x700>
  404fda:	2301      	movs	r3, #1
  404fdc:	930b      	str	r3, [sp, #44]	; 0x2c
  404fde:	e666      	b.n	404cae <_dtoa_r+0x72e>
  404fe0:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  404fe4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404fe6:	e48f      	b.n	404908 <_dtoa_r+0x388>
  404fe8:	004073f8 	.word	0x004073f8
  404fec:	004073d0 	.word	0x004073d0
  404ff0:	3ff00000 	.word	0x3ff00000
  404ff4:	401c0000 	.word	0x401c0000
  404ff8:	3fe00000 	.word	0x3fe00000
  404ffc:	40240000 	.word	0x40240000
  405000:	40140000 	.word	0x40140000
  405004:	4650      	mov	r0, sl
  405006:	f001 fdf1 	bl	406bec <__aeabi_i2d>
  40500a:	463a      	mov	r2, r7
  40500c:	4643      	mov	r3, r8
  40500e:	f001 fe53 	bl	406cb8 <__aeabi_dmul>
  405012:	2200      	movs	r2, #0
  405014:	4bc1      	ldr	r3, [pc, #772]	; (40531c <_dtoa_r+0xd9c>)
  405016:	f001 fc9d 	bl	406954 <__adddf3>
  40501a:	4605      	mov	r5, r0
  40501c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405020:	4641      	mov	r1, r8
  405022:	2200      	movs	r2, #0
  405024:	4bbe      	ldr	r3, [pc, #760]	; (405320 <_dtoa_r+0xda0>)
  405026:	4638      	mov	r0, r7
  405028:	f001 fc92 	bl	406950 <__aeabi_dsub>
  40502c:	462a      	mov	r2, r5
  40502e:	4633      	mov	r3, r6
  405030:	4682      	mov	sl, r0
  405032:	468b      	mov	fp, r1
  405034:	f002 f8d0 	bl	4071d8 <__aeabi_dcmpgt>
  405038:	4680      	mov	r8, r0
  40503a:	2800      	cmp	r0, #0
  40503c:	f040 8110 	bne.w	405260 <_dtoa_r+0xce0>
  405040:	462a      	mov	r2, r5
  405042:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  405046:	4650      	mov	r0, sl
  405048:	4659      	mov	r1, fp
  40504a:	f002 f8a7 	bl	40719c <__aeabi_dcmplt>
  40504e:	b118      	cbz	r0, 405058 <_dtoa_r+0xad8>
  405050:	4646      	mov	r6, r8
  405052:	e771      	b.n	404f38 <_dtoa_r+0x9b8>
  405054:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405058:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  40505c:	f7ff bb8a 	b.w	404774 <_dtoa_r+0x1f4>
  405060:	9804      	ldr	r0, [sp, #16]
  405062:	f7ff babb 	b.w	4045dc <_dtoa_r+0x5c>
  405066:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405068:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40506a:	970c      	str	r7, [sp, #48]	; 0x30
  40506c:	1afb      	subs	r3, r7, r3
  40506e:	441a      	add	r2, r3
  405070:	920d      	str	r2, [sp, #52]	; 0x34
  405072:	2700      	movs	r7, #0
  405074:	e469      	b.n	40494a <_dtoa_r+0x3ca>
  405076:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40507a:	f04f 0a02 	mov.w	sl, #2
  40507e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  405082:	e657      	b.n	404d34 <_dtoa_r+0x7b4>
  405084:	2100      	movs	r1, #0
  405086:	2301      	movs	r3, #1
  405088:	6461      	str	r1, [r4, #68]	; 0x44
  40508a:	4620      	mov	r0, r4
  40508c:	9325      	str	r3, [sp, #148]	; 0x94
  40508e:	f000 fcdb 	bl	405a48 <_Balloc>
  405092:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405094:	9004      	str	r0, [sp, #16]
  405096:	6420      	str	r0, [r4, #64]	; 0x40
  405098:	930a      	str	r3, [sp, #40]	; 0x28
  40509a:	930f      	str	r3, [sp, #60]	; 0x3c
  40509c:	e629      	b.n	404cf2 <_dtoa_r+0x772>
  40509e:	2a00      	cmp	r2, #0
  4050a0:	46d0      	mov	r8, sl
  4050a2:	f8cd b018 	str.w	fp, [sp, #24]
  4050a6:	469a      	mov	sl, r3
  4050a8:	dd11      	ble.n	4050ce <_dtoa_r+0xb4e>
  4050aa:	4649      	mov	r1, r9
  4050ac:	2201      	movs	r2, #1
  4050ae:	4620      	mov	r0, r4
  4050b0:	f000 fe76 	bl	405da0 <__lshift>
  4050b4:	4641      	mov	r1, r8
  4050b6:	4681      	mov	r9, r0
  4050b8:	f000 fec4 	bl	405e44 <__mcmp>
  4050bc:	2800      	cmp	r0, #0
  4050be:	f340 8146 	ble.w	40534e <_dtoa_r+0xdce>
  4050c2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4050c6:	f000 8106 	beq.w	4052d6 <_dtoa_r+0xd56>
  4050ca:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  4050ce:	46b3      	mov	fp, r6
  4050d0:	f887 a000 	strb.w	sl, [r7]
  4050d4:	1c7d      	adds	r5, r7, #1
  4050d6:	9e06      	ldr	r6, [sp, #24]
  4050d8:	e5d2      	b.n	404c80 <_dtoa_r+0x700>
  4050da:	d104      	bne.n	4050e6 <_dtoa_r+0xb66>
  4050dc:	f01a 0f01 	tst.w	sl, #1
  4050e0:	d001      	beq.n	4050e6 <_dtoa_r+0xb66>
  4050e2:	e5bd      	b.n	404c60 <_dtoa_r+0x6e0>
  4050e4:	4615      	mov	r5, r2
  4050e6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4050ea:	2b30      	cmp	r3, #48	; 0x30
  4050ec:	f105 32ff 	add.w	r2, r5, #4294967295
  4050f0:	d0f8      	beq.n	4050e4 <_dtoa_r+0xb64>
  4050f2:	e5c5      	b.n	404c80 <_dtoa_r+0x700>
  4050f4:	9904      	ldr	r1, [sp, #16]
  4050f6:	2230      	movs	r2, #48	; 0x30
  4050f8:	700a      	strb	r2, [r1, #0]
  4050fa:	9a02      	ldr	r2, [sp, #8]
  4050fc:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405100:	3201      	adds	r2, #1
  405102:	9202      	str	r2, [sp, #8]
  405104:	f7ff bbfc 	b.w	404900 <_dtoa_r+0x380>
  405108:	f000 80bb 	beq.w	405282 <_dtoa_r+0xd02>
  40510c:	9b02      	ldr	r3, [sp, #8]
  40510e:	425d      	negs	r5, r3
  405110:	4b84      	ldr	r3, [pc, #528]	; (405324 <_dtoa_r+0xda4>)
  405112:	f005 020f 	and.w	r2, r5, #15
  405116:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40511a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40511e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  405122:	f001 fdc9 	bl	406cb8 <__aeabi_dmul>
  405126:	112d      	asrs	r5, r5, #4
  405128:	4607      	mov	r7, r0
  40512a:	4688      	mov	r8, r1
  40512c:	f000 812c 	beq.w	405388 <_dtoa_r+0xe08>
  405130:	4e7d      	ldr	r6, [pc, #500]	; (405328 <_dtoa_r+0xda8>)
  405132:	f04f 0a02 	mov.w	sl, #2
  405136:	07eb      	lsls	r3, r5, #31
  405138:	d509      	bpl.n	40514e <_dtoa_r+0xbce>
  40513a:	4638      	mov	r0, r7
  40513c:	4641      	mov	r1, r8
  40513e:	e9d6 2300 	ldrd	r2, r3, [r6]
  405142:	f001 fdb9 	bl	406cb8 <__aeabi_dmul>
  405146:	f10a 0a01 	add.w	sl, sl, #1
  40514a:	4607      	mov	r7, r0
  40514c:	4688      	mov	r8, r1
  40514e:	106d      	asrs	r5, r5, #1
  405150:	f106 0608 	add.w	r6, r6, #8
  405154:	d1ef      	bne.n	405136 <_dtoa_r+0xbb6>
  405156:	e608      	b.n	404d6a <_dtoa_r+0x7ea>
  405158:	6871      	ldr	r1, [r6, #4]
  40515a:	4620      	mov	r0, r4
  40515c:	f000 fc74 	bl	405a48 <_Balloc>
  405160:	6933      	ldr	r3, [r6, #16]
  405162:	3302      	adds	r3, #2
  405164:	009a      	lsls	r2, r3, #2
  405166:	4605      	mov	r5, r0
  405168:	f106 010c 	add.w	r1, r6, #12
  40516c:	300c      	adds	r0, #12
  40516e:	f7fd fda3 	bl	402cb8 <memcpy>
  405172:	4629      	mov	r1, r5
  405174:	2201      	movs	r2, #1
  405176:	4620      	mov	r0, r4
  405178:	f000 fe12 	bl	405da0 <__lshift>
  40517c:	9006      	str	r0, [sp, #24]
  40517e:	e4b5      	b.n	404aec <_dtoa_r+0x56c>
  405180:	2b39      	cmp	r3, #57	; 0x39
  405182:	f8cd b018 	str.w	fp, [sp, #24]
  405186:	46d0      	mov	r8, sl
  405188:	f000 80a5 	beq.w	4052d6 <_dtoa_r+0xd56>
  40518c:	f103 0a01 	add.w	sl, r3, #1
  405190:	46b3      	mov	fp, r6
  405192:	f887 a000 	strb.w	sl, [r7]
  405196:	1c7d      	adds	r5, r7, #1
  405198:	9e06      	ldr	r6, [sp, #24]
  40519a:	e571      	b.n	404c80 <_dtoa_r+0x700>
  40519c:	465a      	mov	r2, fp
  40519e:	46d0      	mov	r8, sl
  4051a0:	46b3      	mov	fp, r6
  4051a2:	469a      	mov	sl, r3
  4051a4:	4616      	mov	r6, r2
  4051a6:	e54f      	b.n	404c48 <_dtoa_r+0x6c8>
  4051a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4051aa:	495e      	ldr	r1, [pc, #376]	; (405324 <_dtoa_r+0xda4>)
  4051ac:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4051b0:	462a      	mov	r2, r5
  4051b2:	4633      	mov	r3, r6
  4051b4:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  4051b8:	f001 fd7e 	bl	406cb8 <__aeabi_dmul>
  4051bc:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  4051c0:	4638      	mov	r0, r7
  4051c2:	4641      	mov	r1, r8
  4051c4:	f002 f828 	bl	407218 <__aeabi_d2iz>
  4051c8:	4605      	mov	r5, r0
  4051ca:	f001 fd0f 	bl	406bec <__aeabi_i2d>
  4051ce:	460b      	mov	r3, r1
  4051d0:	4602      	mov	r2, r0
  4051d2:	4641      	mov	r1, r8
  4051d4:	4638      	mov	r0, r7
  4051d6:	f001 fbbb 	bl	406950 <__aeabi_dsub>
  4051da:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4051dc:	460f      	mov	r7, r1
  4051de:	9904      	ldr	r1, [sp, #16]
  4051e0:	3530      	adds	r5, #48	; 0x30
  4051e2:	2b01      	cmp	r3, #1
  4051e4:	700d      	strb	r5, [r1, #0]
  4051e6:	4606      	mov	r6, r0
  4051e8:	f101 0501 	add.w	r5, r1, #1
  4051ec:	d026      	beq.n	40523c <_dtoa_r+0xcbc>
  4051ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4051f0:	9a04      	ldr	r2, [sp, #16]
  4051f2:	f8df b13c 	ldr.w	fp, [pc, #316]	; 405330 <_dtoa_r+0xdb0>
  4051f6:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4051fa:	4413      	add	r3, r2
  4051fc:	f04f 0a00 	mov.w	sl, #0
  405200:	4699      	mov	r9, r3
  405202:	4652      	mov	r2, sl
  405204:	465b      	mov	r3, fp
  405206:	4630      	mov	r0, r6
  405208:	4639      	mov	r1, r7
  40520a:	f001 fd55 	bl	406cb8 <__aeabi_dmul>
  40520e:	460f      	mov	r7, r1
  405210:	4606      	mov	r6, r0
  405212:	f002 f801 	bl	407218 <__aeabi_d2iz>
  405216:	4680      	mov	r8, r0
  405218:	f001 fce8 	bl	406bec <__aeabi_i2d>
  40521c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405220:	4602      	mov	r2, r0
  405222:	460b      	mov	r3, r1
  405224:	4630      	mov	r0, r6
  405226:	4639      	mov	r1, r7
  405228:	f001 fb92 	bl	406950 <__aeabi_dsub>
  40522c:	f805 8b01 	strb.w	r8, [r5], #1
  405230:	454d      	cmp	r5, r9
  405232:	4606      	mov	r6, r0
  405234:	460f      	mov	r7, r1
  405236:	d1e4      	bne.n	405202 <_dtoa_r+0xc82>
  405238:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40523c:	4b3b      	ldr	r3, [pc, #236]	; (40532c <_dtoa_r+0xdac>)
  40523e:	2200      	movs	r2, #0
  405240:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  405244:	f001 fb86 	bl	406954 <__adddf3>
  405248:	4632      	mov	r2, r6
  40524a:	463b      	mov	r3, r7
  40524c:	f001 ffa6 	bl	40719c <__aeabi_dcmplt>
  405250:	2800      	cmp	r0, #0
  405252:	d046      	beq.n	4052e2 <_dtoa_r+0xd62>
  405254:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405256:	9302      	str	r3, [sp, #8]
  405258:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40525c:	f7ff bb43 	b.w	4048e6 <_dtoa_r+0x366>
  405260:	f04f 0800 	mov.w	r8, #0
  405264:	4646      	mov	r6, r8
  405266:	e6a9      	b.n	404fbc <_dtoa_r+0xa3c>
  405268:	9b08      	ldr	r3, [sp, #32]
  40526a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40526c:	1a9d      	subs	r5, r3, r2
  40526e:	2300      	movs	r3, #0
  405270:	f7ff bb71 	b.w	404956 <_dtoa_r+0x3d6>
  405274:	9b18      	ldr	r3, [sp, #96]	; 0x60
  405276:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405278:	9d08      	ldr	r5, [sp, #32]
  40527a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40527e:	f7ff bb6a 	b.w	404956 <_dtoa_r+0x3d6>
  405282:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  405286:	f04f 0a02 	mov.w	sl, #2
  40528a:	e56e      	b.n	404d6a <_dtoa_r+0x7ea>
  40528c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40528e:	2b00      	cmp	r3, #0
  405290:	f43f aeb8 	beq.w	405004 <_dtoa_r+0xa84>
  405294:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405296:	2b00      	cmp	r3, #0
  405298:	f77f aede 	ble.w	405058 <_dtoa_r+0xad8>
  40529c:	2200      	movs	r2, #0
  40529e:	4b24      	ldr	r3, [pc, #144]	; (405330 <_dtoa_r+0xdb0>)
  4052a0:	4638      	mov	r0, r7
  4052a2:	4641      	mov	r1, r8
  4052a4:	f001 fd08 	bl	406cb8 <__aeabi_dmul>
  4052a8:	4607      	mov	r7, r0
  4052aa:	4688      	mov	r8, r1
  4052ac:	f10a 0001 	add.w	r0, sl, #1
  4052b0:	f001 fc9c 	bl	406bec <__aeabi_i2d>
  4052b4:	463a      	mov	r2, r7
  4052b6:	4643      	mov	r3, r8
  4052b8:	f001 fcfe 	bl	406cb8 <__aeabi_dmul>
  4052bc:	2200      	movs	r2, #0
  4052be:	4b17      	ldr	r3, [pc, #92]	; (40531c <_dtoa_r+0xd9c>)
  4052c0:	f001 fb48 	bl	406954 <__adddf3>
  4052c4:	9a02      	ldr	r2, [sp, #8]
  4052c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4052c8:	9312      	str	r3, [sp, #72]	; 0x48
  4052ca:	3a01      	subs	r2, #1
  4052cc:	4605      	mov	r5, r0
  4052ce:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4052d2:	9215      	str	r2, [sp, #84]	; 0x54
  4052d4:	e56a      	b.n	404dac <_dtoa_r+0x82c>
  4052d6:	2239      	movs	r2, #57	; 0x39
  4052d8:	46b3      	mov	fp, r6
  4052da:	703a      	strb	r2, [r7, #0]
  4052dc:	9e06      	ldr	r6, [sp, #24]
  4052de:	1c7d      	adds	r5, r7, #1
  4052e0:	e4c0      	b.n	404c64 <_dtoa_r+0x6e4>
  4052e2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  4052e6:	2000      	movs	r0, #0
  4052e8:	4910      	ldr	r1, [pc, #64]	; (40532c <_dtoa_r+0xdac>)
  4052ea:	f001 fb31 	bl	406950 <__aeabi_dsub>
  4052ee:	4632      	mov	r2, r6
  4052f0:	463b      	mov	r3, r7
  4052f2:	f001 ff71 	bl	4071d8 <__aeabi_dcmpgt>
  4052f6:	b908      	cbnz	r0, 4052fc <_dtoa_r+0xd7c>
  4052f8:	e6ae      	b.n	405058 <_dtoa_r+0xad8>
  4052fa:	4615      	mov	r5, r2
  4052fc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405300:	2b30      	cmp	r3, #48	; 0x30
  405302:	f105 32ff 	add.w	r2, r5, #4294967295
  405306:	d0f8      	beq.n	4052fa <_dtoa_r+0xd7a>
  405308:	e5d7      	b.n	404eba <_dtoa_r+0x93a>
  40530a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40530e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405310:	9302      	str	r3, [sp, #8]
  405312:	f7ff bae8 	b.w	4048e6 <_dtoa_r+0x366>
  405316:	970c      	str	r7, [sp, #48]	; 0x30
  405318:	f7ff bba5 	b.w	404a66 <_dtoa_r+0x4e6>
  40531c:	401c0000 	.word	0x401c0000
  405320:	40140000 	.word	0x40140000
  405324:	004073f8 	.word	0x004073f8
  405328:	004073d0 	.word	0x004073d0
  40532c:	3fe00000 	.word	0x3fe00000
  405330:	40240000 	.word	0x40240000
  405334:	2b39      	cmp	r3, #57	; 0x39
  405336:	f8cd b018 	str.w	fp, [sp, #24]
  40533a:	46d0      	mov	r8, sl
  40533c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  405340:	469a      	mov	sl, r3
  405342:	d0c8      	beq.n	4052d6 <_dtoa_r+0xd56>
  405344:	f1bb 0f00 	cmp.w	fp, #0
  405348:	f73f aebf 	bgt.w	4050ca <_dtoa_r+0xb4a>
  40534c:	e6bf      	b.n	4050ce <_dtoa_r+0xb4e>
  40534e:	f47f aebe 	bne.w	4050ce <_dtoa_r+0xb4e>
  405352:	f01a 0f01 	tst.w	sl, #1
  405356:	f43f aeba 	beq.w	4050ce <_dtoa_r+0xb4e>
  40535a:	e6b2      	b.n	4050c2 <_dtoa_r+0xb42>
  40535c:	f04f 0800 	mov.w	r8, #0
  405360:	4646      	mov	r6, r8
  405362:	e5e9      	b.n	404f38 <_dtoa_r+0x9b8>
  405364:	4631      	mov	r1, r6
  405366:	2300      	movs	r3, #0
  405368:	220a      	movs	r2, #10
  40536a:	4620      	mov	r0, r4
  40536c:	f000 fb9c 	bl	405aa8 <__multadd>
  405370:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405372:	2b00      	cmp	r3, #0
  405374:	4606      	mov	r6, r0
  405376:	dd0a      	ble.n	40538e <_dtoa_r+0xe0e>
  405378:	930a      	str	r3, [sp, #40]	; 0x28
  40537a:	f7ff bbaa 	b.w	404ad2 <_dtoa_r+0x552>
  40537e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405380:	2b02      	cmp	r3, #2
  405382:	dc23      	bgt.n	4053cc <_dtoa_r+0xe4c>
  405384:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405386:	e43b      	b.n	404c00 <_dtoa_r+0x680>
  405388:	f04f 0a02 	mov.w	sl, #2
  40538c:	e4ed      	b.n	404d6a <_dtoa_r+0x7ea>
  40538e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405390:	2b02      	cmp	r3, #2
  405392:	dc1b      	bgt.n	4053cc <_dtoa_r+0xe4c>
  405394:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405396:	e7ef      	b.n	405378 <_dtoa_r+0xdf8>
  405398:	2500      	movs	r5, #0
  40539a:	6465      	str	r5, [r4, #68]	; 0x44
  40539c:	4629      	mov	r1, r5
  40539e:	4620      	mov	r0, r4
  4053a0:	f000 fb52 	bl	405a48 <_Balloc>
  4053a4:	f04f 33ff 	mov.w	r3, #4294967295
  4053a8:	930a      	str	r3, [sp, #40]	; 0x28
  4053aa:	930f      	str	r3, [sp, #60]	; 0x3c
  4053ac:	2301      	movs	r3, #1
  4053ae:	9004      	str	r0, [sp, #16]
  4053b0:	9525      	str	r5, [sp, #148]	; 0x94
  4053b2:	6420      	str	r0, [r4, #64]	; 0x40
  4053b4:	930b      	str	r3, [sp, #44]	; 0x2c
  4053b6:	f7ff b9dd 	b.w	404774 <_dtoa_r+0x1f4>
  4053ba:	2501      	movs	r5, #1
  4053bc:	f7ff b9a5 	b.w	40470a <_dtoa_r+0x18a>
  4053c0:	f43f ab69 	beq.w	404a96 <_dtoa_r+0x516>
  4053c4:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4053c8:	f7ff bbf9 	b.w	404bbe <_dtoa_r+0x63e>
  4053cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4053ce:	930a      	str	r3, [sp, #40]	; 0x28
  4053d0:	e5e5      	b.n	404f9e <_dtoa_r+0xa1e>
  4053d2:	bf00      	nop

004053d4 <__libc_fini_array>:
  4053d4:	b538      	push	{r3, r4, r5, lr}
  4053d6:	4c0a      	ldr	r4, [pc, #40]	; (405400 <__libc_fini_array+0x2c>)
  4053d8:	4d0a      	ldr	r5, [pc, #40]	; (405404 <__libc_fini_array+0x30>)
  4053da:	1b64      	subs	r4, r4, r5
  4053dc:	10a4      	asrs	r4, r4, #2
  4053de:	d00a      	beq.n	4053f6 <__libc_fini_array+0x22>
  4053e0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4053e4:	3b01      	subs	r3, #1
  4053e6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4053ea:	3c01      	subs	r4, #1
  4053ec:	f855 3904 	ldr.w	r3, [r5], #-4
  4053f0:	4798      	blx	r3
  4053f2:	2c00      	cmp	r4, #0
  4053f4:	d1f9      	bne.n	4053ea <__libc_fini_array+0x16>
  4053f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4053fa:	f002 b8fb 	b.w	4075f4 <_fini>
  4053fe:	bf00      	nop
  405400:	00407604 	.word	0x00407604
  405404:	00407600 	.word	0x00407600

00405408 <_localeconv_r>:
  405408:	4a04      	ldr	r2, [pc, #16]	; (40541c <_localeconv_r+0x14>)
  40540a:	4b05      	ldr	r3, [pc, #20]	; (405420 <_localeconv_r+0x18>)
  40540c:	6812      	ldr	r2, [r2, #0]
  40540e:	6b50      	ldr	r0, [r2, #52]	; 0x34
  405410:	2800      	cmp	r0, #0
  405412:	bf08      	it	eq
  405414:	4618      	moveq	r0, r3
  405416:	30f0      	adds	r0, #240	; 0xf0
  405418:	4770      	bx	lr
  40541a:	bf00      	nop
  40541c:	20400010 	.word	0x20400010
  405420:	20400854 	.word	0x20400854

00405424 <__retarget_lock_acquire_recursive>:
  405424:	4770      	bx	lr
  405426:	bf00      	nop

00405428 <__retarget_lock_release_recursive>:
  405428:	4770      	bx	lr
  40542a:	bf00      	nop

0040542c <_malloc_r>:
  40542c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405430:	f101 060b 	add.w	r6, r1, #11
  405434:	2e16      	cmp	r6, #22
  405436:	b083      	sub	sp, #12
  405438:	4605      	mov	r5, r0
  40543a:	f240 809e 	bls.w	40557a <_malloc_r+0x14e>
  40543e:	f036 0607 	bics.w	r6, r6, #7
  405442:	f100 80bd 	bmi.w	4055c0 <_malloc_r+0x194>
  405446:	42b1      	cmp	r1, r6
  405448:	f200 80ba 	bhi.w	4055c0 <_malloc_r+0x194>
  40544c:	f000 faf0 	bl	405a30 <__malloc_lock>
  405450:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  405454:	f0c0 8293 	bcc.w	40597e <_malloc_r+0x552>
  405458:	0a73      	lsrs	r3, r6, #9
  40545a:	f000 80b8 	beq.w	4055ce <_malloc_r+0x1a2>
  40545e:	2b04      	cmp	r3, #4
  405460:	f200 8179 	bhi.w	405756 <_malloc_r+0x32a>
  405464:	09b3      	lsrs	r3, r6, #6
  405466:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40546a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40546e:	00c3      	lsls	r3, r0, #3
  405470:	4fbf      	ldr	r7, [pc, #764]	; (405770 <_malloc_r+0x344>)
  405472:	443b      	add	r3, r7
  405474:	f1a3 0108 	sub.w	r1, r3, #8
  405478:	685c      	ldr	r4, [r3, #4]
  40547a:	42a1      	cmp	r1, r4
  40547c:	d106      	bne.n	40548c <_malloc_r+0x60>
  40547e:	e00c      	b.n	40549a <_malloc_r+0x6e>
  405480:	2a00      	cmp	r2, #0
  405482:	f280 80aa 	bge.w	4055da <_malloc_r+0x1ae>
  405486:	68e4      	ldr	r4, [r4, #12]
  405488:	42a1      	cmp	r1, r4
  40548a:	d006      	beq.n	40549a <_malloc_r+0x6e>
  40548c:	6863      	ldr	r3, [r4, #4]
  40548e:	f023 0303 	bic.w	r3, r3, #3
  405492:	1b9a      	subs	r2, r3, r6
  405494:	2a0f      	cmp	r2, #15
  405496:	ddf3      	ble.n	405480 <_malloc_r+0x54>
  405498:	4670      	mov	r0, lr
  40549a:	693c      	ldr	r4, [r7, #16]
  40549c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 405784 <_malloc_r+0x358>
  4054a0:	4574      	cmp	r4, lr
  4054a2:	f000 81ab 	beq.w	4057fc <_malloc_r+0x3d0>
  4054a6:	6863      	ldr	r3, [r4, #4]
  4054a8:	f023 0303 	bic.w	r3, r3, #3
  4054ac:	1b9a      	subs	r2, r3, r6
  4054ae:	2a0f      	cmp	r2, #15
  4054b0:	f300 8190 	bgt.w	4057d4 <_malloc_r+0x3a8>
  4054b4:	2a00      	cmp	r2, #0
  4054b6:	f8c7 e014 	str.w	lr, [r7, #20]
  4054ba:	f8c7 e010 	str.w	lr, [r7, #16]
  4054be:	f280 809d 	bge.w	4055fc <_malloc_r+0x1d0>
  4054c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4054c6:	f080 8161 	bcs.w	40578c <_malloc_r+0x360>
  4054ca:	08db      	lsrs	r3, r3, #3
  4054cc:	f103 0c01 	add.w	ip, r3, #1
  4054d0:	1099      	asrs	r1, r3, #2
  4054d2:	687a      	ldr	r2, [r7, #4]
  4054d4:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4054d8:	f8c4 8008 	str.w	r8, [r4, #8]
  4054dc:	2301      	movs	r3, #1
  4054de:	408b      	lsls	r3, r1
  4054e0:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4054e4:	4313      	orrs	r3, r2
  4054e6:	3908      	subs	r1, #8
  4054e8:	60e1      	str	r1, [r4, #12]
  4054ea:	607b      	str	r3, [r7, #4]
  4054ec:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4054f0:	f8c8 400c 	str.w	r4, [r8, #12]
  4054f4:	1082      	asrs	r2, r0, #2
  4054f6:	2401      	movs	r4, #1
  4054f8:	4094      	lsls	r4, r2
  4054fa:	429c      	cmp	r4, r3
  4054fc:	f200 808b 	bhi.w	405616 <_malloc_r+0x1ea>
  405500:	421c      	tst	r4, r3
  405502:	d106      	bne.n	405512 <_malloc_r+0xe6>
  405504:	f020 0003 	bic.w	r0, r0, #3
  405508:	0064      	lsls	r4, r4, #1
  40550a:	421c      	tst	r4, r3
  40550c:	f100 0004 	add.w	r0, r0, #4
  405510:	d0fa      	beq.n	405508 <_malloc_r+0xdc>
  405512:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  405516:	46cc      	mov	ip, r9
  405518:	4680      	mov	r8, r0
  40551a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40551e:	459c      	cmp	ip, r3
  405520:	d107      	bne.n	405532 <_malloc_r+0x106>
  405522:	e16d      	b.n	405800 <_malloc_r+0x3d4>
  405524:	2a00      	cmp	r2, #0
  405526:	f280 817b 	bge.w	405820 <_malloc_r+0x3f4>
  40552a:	68db      	ldr	r3, [r3, #12]
  40552c:	459c      	cmp	ip, r3
  40552e:	f000 8167 	beq.w	405800 <_malloc_r+0x3d4>
  405532:	6859      	ldr	r1, [r3, #4]
  405534:	f021 0103 	bic.w	r1, r1, #3
  405538:	1b8a      	subs	r2, r1, r6
  40553a:	2a0f      	cmp	r2, #15
  40553c:	ddf2      	ble.n	405524 <_malloc_r+0xf8>
  40553e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  405542:	f8d3 8008 	ldr.w	r8, [r3, #8]
  405546:	9300      	str	r3, [sp, #0]
  405548:	199c      	adds	r4, r3, r6
  40554a:	4628      	mov	r0, r5
  40554c:	f046 0601 	orr.w	r6, r6, #1
  405550:	f042 0501 	orr.w	r5, r2, #1
  405554:	605e      	str	r6, [r3, #4]
  405556:	f8c8 c00c 	str.w	ip, [r8, #12]
  40555a:	f8cc 8008 	str.w	r8, [ip, #8]
  40555e:	617c      	str	r4, [r7, #20]
  405560:	613c      	str	r4, [r7, #16]
  405562:	f8c4 e00c 	str.w	lr, [r4, #12]
  405566:	f8c4 e008 	str.w	lr, [r4, #8]
  40556a:	6065      	str	r5, [r4, #4]
  40556c:	505a      	str	r2, [r3, r1]
  40556e:	f000 fa65 	bl	405a3c <__malloc_unlock>
  405572:	9b00      	ldr	r3, [sp, #0]
  405574:	f103 0408 	add.w	r4, r3, #8
  405578:	e01e      	b.n	4055b8 <_malloc_r+0x18c>
  40557a:	2910      	cmp	r1, #16
  40557c:	d820      	bhi.n	4055c0 <_malloc_r+0x194>
  40557e:	f000 fa57 	bl	405a30 <__malloc_lock>
  405582:	2610      	movs	r6, #16
  405584:	2318      	movs	r3, #24
  405586:	2002      	movs	r0, #2
  405588:	4f79      	ldr	r7, [pc, #484]	; (405770 <_malloc_r+0x344>)
  40558a:	443b      	add	r3, r7
  40558c:	f1a3 0208 	sub.w	r2, r3, #8
  405590:	685c      	ldr	r4, [r3, #4]
  405592:	4294      	cmp	r4, r2
  405594:	f000 813d 	beq.w	405812 <_malloc_r+0x3e6>
  405598:	6863      	ldr	r3, [r4, #4]
  40559a:	68e1      	ldr	r1, [r4, #12]
  40559c:	68a6      	ldr	r6, [r4, #8]
  40559e:	f023 0303 	bic.w	r3, r3, #3
  4055a2:	4423      	add	r3, r4
  4055a4:	4628      	mov	r0, r5
  4055a6:	685a      	ldr	r2, [r3, #4]
  4055a8:	60f1      	str	r1, [r6, #12]
  4055aa:	f042 0201 	orr.w	r2, r2, #1
  4055ae:	608e      	str	r6, [r1, #8]
  4055b0:	605a      	str	r2, [r3, #4]
  4055b2:	f000 fa43 	bl	405a3c <__malloc_unlock>
  4055b6:	3408      	adds	r4, #8
  4055b8:	4620      	mov	r0, r4
  4055ba:	b003      	add	sp, #12
  4055bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4055c0:	2400      	movs	r4, #0
  4055c2:	230c      	movs	r3, #12
  4055c4:	4620      	mov	r0, r4
  4055c6:	602b      	str	r3, [r5, #0]
  4055c8:	b003      	add	sp, #12
  4055ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4055ce:	2040      	movs	r0, #64	; 0x40
  4055d0:	f44f 7300 	mov.w	r3, #512	; 0x200
  4055d4:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4055d8:	e74a      	b.n	405470 <_malloc_r+0x44>
  4055da:	4423      	add	r3, r4
  4055dc:	68e1      	ldr	r1, [r4, #12]
  4055de:	685a      	ldr	r2, [r3, #4]
  4055e0:	68a6      	ldr	r6, [r4, #8]
  4055e2:	f042 0201 	orr.w	r2, r2, #1
  4055e6:	60f1      	str	r1, [r6, #12]
  4055e8:	4628      	mov	r0, r5
  4055ea:	608e      	str	r6, [r1, #8]
  4055ec:	605a      	str	r2, [r3, #4]
  4055ee:	f000 fa25 	bl	405a3c <__malloc_unlock>
  4055f2:	3408      	adds	r4, #8
  4055f4:	4620      	mov	r0, r4
  4055f6:	b003      	add	sp, #12
  4055f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4055fc:	4423      	add	r3, r4
  4055fe:	4628      	mov	r0, r5
  405600:	685a      	ldr	r2, [r3, #4]
  405602:	f042 0201 	orr.w	r2, r2, #1
  405606:	605a      	str	r2, [r3, #4]
  405608:	f000 fa18 	bl	405a3c <__malloc_unlock>
  40560c:	3408      	adds	r4, #8
  40560e:	4620      	mov	r0, r4
  405610:	b003      	add	sp, #12
  405612:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405616:	68bc      	ldr	r4, [r7, #8]
  405618:	6863      	ldr	r3, [r4, #4]
  40561a:	f023 0803 	bic.w	r8, r3, #3
  40561e:	45b0      	cmp	r8, r6
  405620:	d304      	bcc.n	40562c <_malloc_r+0x200>
  405622:	eba8 0306 	sub.w	r3, r8, r6
  405626:	2b0f      	cmp	r3, #15
  405628:	f300 8085 	bgt.w	405736 <_malloc_r+0x30a>
  40562c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 405788 <_malloc_r+0x35c>
  405630:	4b50      	ldr	r3, [pc, #320]	; (405774 <_malloc_r+0x348>)
  405632:	f8d9 2000 	ldr.w	r2, [r9]
  405636:	681b      	ldr	r3, [r3, #0]
  405638:	3201      	adds	r2, #1
  40563a:	4433      	add	r3, r6
  40563c:	eb04 0a08 	add.w	sl, r4, r8
  405640:	f000 8155 	beq.w	4058ee <_malloc_r+0x4c2>
  405644:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  405648:	330f      	adds	r3, #15
  40564a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40564e:	f02b 0b0f 	bic.w	fp, fp, #15
  405652:	4659      	mov	r1, fp
  405654:	4628      	mov	r0, r5
  405656:	f000 fcf1 	bl	40603c <_sbrk_r>
  40565a:	1c41      	adds	r1, r0, #1
  40565c:	4602      	mov	r2, r0
  40565e:	f000 80fc 	beq.w	40585a <_malloc_r+0x42e>
  405662:	4582      	cmp	sl, r0
  405664:	f200 80f7 	bhi.w	405856 <_malloc_r+0x42a>
  405668:	4b43      	ldr	r3, [pc, #268]	; (405778 <_malloc_r+0x34c>)
  40566a:	6819      	ldr	r1, [r3, #0]
  40566c:	4459      	add	r1, fp
  40566e:	6019      	str	r1, [r3, #0]
  405670:	f000 814d 	beq.w	40590e <_malloc_r+0x4e2>
  405674:	f8d9 0000 	ldr.w	r0, [r9]
  405678:	3001      	adds	r0, #1
  40567a:	bf1b      	ittet	ne
  40567c:	eba2 0a0a 	subne.w	sl, r2, sl
  405680:	4451      	addne	r1, sl
  405682:	f8c9 2000 	streq.w	r2, [r9]
  405686:	6019      	strne	r1, [r3, #0]
  405688:	f012 0107 	ands.w	r1, r2, #7
  40568c:	f000 8115 	beq.w	4058ba <_malloc_r+0x48e>
  405690:	f1c1 0008 	rsb	r0, r1, #8
  405694:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  405698:	4402      	add	r2, r0
  40569a:	3108      	adds	r1, #8
  40569c:	eb02 090b 	add.w	r9, r2, fp
  4056a0:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4056a4:	eba1 0909 	sub.w	r9, r1, r9
  4056a8:	4649      	mov	r1, r9
  4056aa:	4628      	mov	r0, r5
  4056ac:	9301      	str	r3, [sp, #4]
  4056ae:	9200      	str	r2, [sp, #0]
  4056b0:	f000 fcc4 	bl	40603c <_sbrk_r>
  4056b4:	1c43      	adds	r3, r0, #1
  4056b6:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4056ba:	f000 8143 	beq.w	405944 <_malloc_r+0x518>
  4056be:	1a80      	subs	r0, r0, r2
  4056c0:	4448      	add	r0, r9
  4056c2:	f040 0001 	orr.w	r0, r0, #1
  4056c6:	6819      	ldr	r1, [r3, #0]
  4056c8:	60ba      	str	r2, [r7, #8]
  4056ca:	4449      	add	r1, r9
  4056cc:	42bc      	cmp	r4, r7
  4056ce:	6050      	str	r0, [r2, #4]
  4056d0:	6019      	str	r1, [r3, #0]
  4056d2:	d017      	beq.n	405704 <_malloc_r+0x2d8>
  4056d4:	f1b8 0f0f 	cmp.w	r8, #15
  4056d8:	f240 80fb 	bls.w	4058d2 <_malloc_r+0x4a6>
  4056dc:	6860      	ldr	r0, [r4, #4]
  4056de:	f1a8 020c 	sub.w	r2, r8, #12
  4056e2:	f022 0207 	bic.w	r2, r2, #7
  4056e6:	eb04 0e02 	add.w	lr, r4, r2
  4056ea:	f000 0001 	and.w	r0, r0, #1
  4056ee:	f04f 0c05 	mov.w	ip, #5
  4056f2:	4310      	orrs	r0, r2
  4056f4:	2a0f      	cmp	r2, #15
  4056f6:	6060      	str	r0, [r4, #4]
  4056f8:	f8ce c004 	str.w	ip, [lr, #4]
  4056fc:	f8ce c008 	str.w	ip, [lr, #8]
  405700:	f200 8117 	bhi.w	405932 <_malloc_r+0x506>
  405704:	4b1d      	ldr	r3, [pc, #116]	; (40577c <_malloc_r+0x350>)
  405706:	68bc      	ldr	r4, [r7, #8]
  405708:	681a      	ldr	r2, [r3, #0]
  40570a:	4291      	cmp	r1, r2
  40570c:	bf88      	it	hi
  40570e:	6019      	strhi	r1, [r3, #0]
  405710:	4b1b      	ldr	r3, [pc, #108]	; (405780 <_malloc_r+0x354>)
  405712:	681a      	ldr	r2, [r3, #0]
  405714:	4291      	cmp	r1, r2
  405716:	6862      	ldr	r2, [r4, #4]
  405718:	bf88      	it	hi
  40571a:	6019      	strhi	r1, [r3, #0]
  40571c:	f022 0203 	bic.w	r2, r2, #3
  405720:	4296      	cmp	r6, r2
  405722:	eba2 0306 	sub.w	r3, r2, r6
  405726:	d801      	bhi.n	40572c <_malloc_r+0x300>
  405728:	2b0f      	cmp	r3, #15
  40572a:	dc04      	bgt.n	405736 <_malloc_r+0x30a>
  40572c:	4628      	mov	r0, r5
  40572e:	f000 f985 	bl	405a3c <__malloc_unlock>
  405732:	2400      	movs	r4, #0
  405734:	e740      	b.n	4055b8 <_malloc_r+0x18c>
  405736:	19a2      	adds	r2, r4, r6
  405738:	f043 0301 	orr.w	r3, r3, #1
  40573c:	f046 0601 	orr.w	r6, r6, #1
  405740:	6066      	str	r6, [r4, #4]
  405742:	4628      	mov	r0, r5
  405744:	60ba      	str	r2, [r7, #8]
  405746:	6053      	str	r3, [r2, #4]
  405748:	f000 f978 	bl	405a3c <__malloc_unlock>
  40574c:	3408      	adds	r4, #8
  40574e:	4620      	mov	r0, r4
  405750:	b003      	add	sp, #12
  405752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405756:	2b14      	cmp	r3, #20
  405758:	d971      	bls.n	40583e <_malloc_r+0x412>
  40575a:	2b54      	cmp	r3, #84	; 0x54
  40575c:	f200 80a3 	bhi.w	4058a6 <_malloc_r+0x47a>
  405760:	0b33      	lsrs	r3, r6, #12
  405762:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  405766:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40576a:	00c3      	lsls	r3, r0, #3
  40576c:	e680      	b.n	405470 <_malloc_r+0x44>
  40576e:	bf00      	nop
  405770:	20400444 	.word	0x20400444
  405774:	20400a98 	.word	0x20400a98
  405778:	20400a68 	.word	0x20400a68
  40577c:	20400a90 	.word	0x20400a90
  405780:	20400a94 	.word	0x20400a94
  405784:	2040044c 	.word	0x2040044c
  405788:	2040084c 	.word	0x2040084c
  40578c:	0a5a      	lsrs	r2, r3, #9
  40578e:	2a04      	cmp	r2, #4
  405790:	d95b      	bls.n	40584a <_malloc_r+0x41e>
  405792:	2a14      	cmp	r2, #20
  405794:	f200 80ae 	bhi.w	4058f4 <_malloc_r+0x4c8>
  405798:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40579c:	00c9      	lsls	r1, r1, #3
  40579e:	325b      	adds	r2, #91	; 0x5b
  4057a0:	eb07 0c01 	add.w	ip, r7, r1
  4057a4:	5879      	ldr	r1, [r7, r1]
  4057a6:	f1ac 0c08 	sub.w	ip, ip, #8
  4057aa:	458c      	cmp	ip, r1
  4057ac:	f000 8088 	beq.w	4058c0 <_malloc_r+0x494>
  4057b0:	684a      	ldr	r2, [r1, #4]
  4057b2:	f022 0203 	bic.w	r2, r2, #3
  4057b6:	4293      	cmp	r3, r2
  4057b8:	d273      	bcs.n	4058a2 <_malloc_r+0x476>
  4057ba:	6889      	ldr	r1, [r1, #8]
  4057bc:	458c      	cmp	ip, r1
  4057be:	d1f7      	bne.n	4057b0 <_malloc_r+0x384>
  4057c0:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4057c4:	687b      	ldr	r3, [r7, #4]
  4057c6:	60e2      	str	r2, [r4, #12]
  4057c8:	f8c4 c008 	str.w	ip, [r4, #8]
  4057cc:	6094      	str	r4, [r2, #8]
  4057ce:	f8cc 400c 	str.w	r4, [ip, #12]
  4057d2:	e68f      	b.n	4054f4 <_malloc_r+0xc8>
  4057d4:	19a1      	adds	r1, r4, r6
  4057d6:	f046 0c01 	orr.w	ip, r6, #1
  4057da:	f042 0601 	orr.w	r6, r2, #1
  4057de:	f8c4 c004 	str.w	ip, [r4, #4]
  4057e2:	4628      	mov	r0, r5
  4057e4:	6179      	str	r1, [r7, #20]
  4057e6:	6139      	str	r1, [r7, #16]
  4057e8:	f8c1 e00c 	str.w	lr, [r1, #12]
  4057ec:	f8c1 e008 	str.w	lr, [r1, #8]
  4057f0:	604e      	str	r6, [r1, #4]
  4057f2:	50e2      	str	r2, [r4, r3]
  4057f4:	f000 f922 	bl	405a3c <__malloc_unlock>
  4057f8:	3408      	adds	r4, #8
  4057fa:	e6dd      	b.n	4055b8 <_malloc_r+0x18c>
  4057fc:	687b      	ldr	r3, [r7, #4]
  4057fe:	e679      	b.n	4054f4 <_malloc_r+0xc8>
  405800:	f108 0801 	add.w	r8, r8, #1
  405804:	f018 0f03 	tst.w	r8, #3
  405808:	f10c 0c08 	add.w	ip, ip, #8
  40580c:	f47f ae85 	bne.w	40551a <_malloc_r+0xee>
  405810:	e02d      	b.n	40586e <_malloc_r+0x442>
  405812:	68dc      	ldr	r4, [r3, #12]
  405814:	42a3      	cmp	r3, r4
  405816:	bf08      	it	eq
  405818:	3002      	addeq	r0, #2
  40581a:	f43f ae3e 	beq.w	40549a <_malloc_r+0x6e>
  40581e:	e6bb      	b.n	405598 <_malloc_r+0x16c>
  405820:	4419      	add	r1, r3
  405822:	461c      	mov	r4, r3
  405824:	684a      	ldr	r2, [r1, #4]
  405826:	68db      	ldr	r3, [r3, #12]
  405828:	f854 6f08 	ldr.w	r6, [r4, #8]!
  40582c:	f042 0201 	orr.w	r2, r2, #1
  405830:	604a      	str	r2, [r1, #4]
  405832:	4628      	mov	r0, r5
  405834:	60f3      	str	r3, [r6, #12]
  405836:	609e      	str	r6, [r3, #8]
  405838:	f000 f900 	bl	405a3c <__malloc_unlock>
  40583c:	e6bc      	b.n	4055b8 <_malloc_r+0x18c>
  40583e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  405842:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  405846:	00c3      	lsls	r3, r0, #3
  405848:	e612      	b.n	405470 <_malloc_r+0x44>
  40584a:	099a      	lsrs	r2, r3, #6
  40584c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  405850:	00c9      	lsls	r1, r1, #3
  405852:	3238      	adds	r2, #56	; 0x38
  405854:	e7a4      	b.n	4057a0 <_malloc_r+0x374>
  405856:	42bc      	cmp	r4, r7
  405858:	d054      	beq.n	405904 <_malloc_r+0x4d8>
  40585a:	68bc      	ldr	r4, [r7, #8]
  40585c:	6862      	ldr	r2, [r4, #4]
  40585e:	f022 0203 	bic.w	r2, r2, #3
  405862:	e75d      	b.n	405720 <_malloc_r+0x2f4>
  405864:	f859 3908 	ldr.w	r3, [r9], #-8
  405868:	4599      	cmp	r9, r3
  40586a:	f040 8086 	bne.w	40597a <_malloc_r+0x54e>
  40586e:	f010 0f03 	tst.w	r0, #3
  405872:	f100 30ff 	add.w	r0, r0, #4294967295
  405876:	d1f5      	bne.n	405864 <_malloc_r+0x438>
  405878:	687b      	ldr	r3, [r7, #4]
  40587a:	ea23 0304 	bic.w	r3, r3, r4
  40587e:	607b      	str	r3, [r7, #4]
  405880:	0064      	lsls	r4, r4, #1
  405882:	429c      	cmp	r4, r3
  405884:	f63f aec7 	bhi.w	405616 <_malloc_r+0x1ea>
  405888:	2c00      	cmp	r4, #0
  40588a:	f43f aec4 	beq.w	405616 <_malloc_r+0x1ea>
  40588e:	421c      	tst	r4, r3
  405890:	4640      	mov	r0, r8
  405892:	f47f ae3e 	bne.w	405512 <_malloc_r+0xe6>
  405896:	0064      	lsls	r4, r4, #1
  405898:	421c      	tst	r4, r3
  40589a:	f100 0004 	add.w	r0, r0, #4
  40589e:	d0fa      	beq.n	405896 <_malloc_r+0x46a>
  4058a0:	e637      	b.n	405512 <_malloc_r+0xe6>
  4058a2:	468c      	mov	ip, r1
  4058a4:	e78c      	b.n	4057c0 <_malloc_r+0x394>
  4058a6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4058aa:	d815      	bhi.n	4058d8 <_malloc_r+0x4ac>
  4058ac:	0bf3      	lsrs	r3, r6, #15
  4058ae:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4058b2:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4058b6:	00c3      	lsls	r3, r0, #3
  4058b8:	e5da      	b.n	405470 <_malloc_r+0x44>
  4058ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4058be:	e6ed      	b.n	40569c <_malloc_r+0x270>
  4058c0:	687b      	ldr	r3, [r7, #4]
  4058c2:	1092      	asrs	r2, r2, #2
  4058c4:	2101      	movs	r1, #1
  4058c6:	fa01 f202 	lsl.w	r2, r1, r2
  4058ca:	4313      	orrs	r3, r2
  4058cc:	607b      	str	r3, [r7, #4]
  4058ce:	4662      	mov	r2, ip
  4058d0:	e779      	b.n	4057c6 <_malloc_r+0x39a>
  4058d2:	2301      	movs	r3, #1
  4058d4:	6053      	str	r3, [r2, #4]
  4058d6:	e729      	b.n	40572c <_malloc_r+0x300>
  4058d8:	f240 5254 	movw	r2, #1364	; 0x554
  4058dc:	4293      	cmp	r3, r2
  4058de:	d822      	bhi.n	405926 <_malloc_r+0x4fa>
  4058e0:	0cb3      	lsrs	r3, r6, #18
  4058e2:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4058e6:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4058ea:	00c3      	lsls	r3, r0, #3
  4058ec:	e5c0      	b.n	405470 <_malloc_r+0x44>
  4058ee:	f103 0b10 	add.w	fp, r3, #16
  4058f2:	e6ae      	b.n	405652 <_malloc_r+0x226>
  4058f4:	2a54      	cmp	r2, #84	; 0x54
  4058f6:	d829      	bhi.n	40594c <_malloc_r+0x520>
  4058f8:	0b1a      	lsrs	r2, r3, #12
  4058fa:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4058fe:	00c9      	lsls	r1, r1, #3
  405900:	326e      	adds	r2, #110	; 0x6e
  405902:	e74d      	b.n	4057a0 <_malloc_r+0x374>
  405904:	4b20      	ldr	r3, [pc, #128]	; (405988 <_malloc_r+0x55c>)
  405906:	6819      	ldr	r1, [r3, #0]
  405908:	4459      	add	r1, fp
  40590a:	6019      	str	r1, [r3, #0]
  40590c:	e6b2      	b.n	405674 <_malloc_r+0x248>
  40590e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  405912:	2800      	cmp	r0, #0
  405914:	f47f aeae 	bne.w	405674 <_malloc_r+0x248>
  405918:	eb08 030b 	add.w	r3, r8, fp
  40591c:	68ba      	ldr	r2, [r7, #8]
  40591e:	f043 0301 	orr.w	r3, r3, #1
  405922:	6053      	str	r3, [r2, #4]
  405924:	e6ee      	b.n	405704 <_malloc_r+0x2d8>
  405926:	207f      	movs	r0, #127	; 0x7f
  405928:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40592c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  405930:	e59e      	b.n	405470 <_malloc_r+0x44>
  405932:	f104 0108 	add.w	r1, r4, #8
  405936:	4628      	mov	r0, r5
  405938:	9300      	str	r3, [sp, #0]
  40593a:	f000 fcf1 	bl	406320 <_free_r>
  40593e:	9b00      	ldr	r3, [sp, #0]
  405940:	6819      	ldr	r1, [r3, #0]
  405942:	e6df      	b.n	405704 <_malloc_r+0x2d8>
  405944:	2001      	movs	r0, #1
  405946:	f04f 0900 	mov.w	r9, #0
  40594a:	e6bc      	b.n	4056c6 <_malloc_r+0x29a>
  40594c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405950:	d805      	bhi.n	40595e <_malloc_r+0x532>
  405952:	0bda      	lsrs	r2, r3, #15
  405954:	f102 0178 	add.w	r1, r2, #120	; 0x78
  405958:	00c9      	lsls	r1, r1, #3
  40595a:	3277      	adds	r2, #119	; 0x77
  40595c:	e720      	b.n	4057a0 <_malloc_r+0x374>
  40595e:	f240 5154 	movw	r1, #1364	; 0x554
  405962:	428a      	cmp	r2, r1
  405964:	d805      	bhi.n	405972 <_malloc_r+0x546>
  405966:	0c9a      	lsrs	r2, r3, #18
  405968:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40596c:	00c9      	lsls	r1, r1, #3
  40596e:	327c      	adds	r2, #124	; 0x7c
  405970:	e716      	b.n	4057a0 <_malloc_r+0x374>
  405972:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  405976:	227e      	movs	r2, #126	; 0x7e
  405978:	e712      	b.n	4057a0 <_malloc_r+0x374>
  40597a:	687b      	ldr	r3, [r7, #4]
  40597c:	e780      	b.n	405880 <_malloc_r+0x454>
  40597e:	08f0      	lsrs	r0, r6, #3
  405980:	f106 0308 	add.w	r3, r6, #8
  405984:	e600      	b.n	405588 <_malloc_r+0x15c>
  405986:	bf00      	nop
  405988:	20400a68 	.word	0x20400a68
  40598c:	00000000 	.word	0x00000000

00405990 <memchr>:
  405990:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405994:	2a10      	cmp	r2, #16
  405996:	db2b      	blt.n	4059f0 <memchr+0x60>
  405998:	f010 0f07 	tst.w	r0, #7
  40599c:	d008      	beq.n	4059b0 <memchr+0x20>
  40599e:	f810 3b01 	ldrb.w	r3, [r0], #1
  4059a2:	3a01      	subs	r2, #1
  4059a4:	428b      	cmp	r3, r1
  4059a6:	d02d      	beq.n	405a04 <memchr+0x74>
  4059a8:	f010 0f07 	tst.w	r0, #7
  4059ac:	b342      	cbz	r2, 405a00 <memchr+0x70>
  4059ae:	d1f6      	bne.n	40599e <memchr+0xe>
  4059b0:	b4f0      	push	{r4, r5, r6, r7}
  4059b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4059b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4059ba:	f022 0407 	bic.w	r4, r2, #7
  4059be:	f07f 0700 	mvns.w	r7, #0
  4059c2:	2300      	movs	r3, #0
  4059c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4059c8:	3c08      	subs	r4, #8
  4059ca:	ea85 0501 	eor.w	r5, r5, r1
  4059ce:	ea86 0601 	eor.w	r6, r6, r1
  4059d2:	fa85 f547 	uadd8	r5, r5, r7
  4059d6:	faa3 f587 	sel	r5, r3, r7
  4059da:	fa86 f647 	uadd8	r6, r6, r7
  4059de:	faa5 f687 	sel	r6, r5, r7
  4059e2:	b98e      	cbnz	r6, 405a08 <memchr+0x78>
  4059e4:	d1ee      	bne.n	4059c4 <memchr+0x34>
  4059e6:	bcf0      	pop	{r4, r5, r6, r7}
  4059e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4059ec:	f002 0207 	and.w	r2, r2, #7
  4059f0:	b132      	cbz	r2, 405a00 <memchr+0x70>
  4059f2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4059f6:	3a01      	subs	r2, #1
  4059f8:	ea83 0301 	eor.w	r3, r3, r1
  4059fc:	b113      	cbz	r3, 405a04 <memchr+0x74>
  4059fe:	d1f8      	bne.n	4059f2 <memchr+0x62>
  405a00:	2000      	movs	r0, #0
  405a02:	4770      	bx	lr
  405a04:	3801      	subs	r0, #1
  405a06:	4770      	bx	lr
  405a08:	2d00      	cmp	r5, #0
  405a0a:	bf06      	itte	eq
  405a0c:	4635      	moveq	r5, r6
  405a0e:	3803      	subeq	r0, #3
  405a10:	3807      	subne	r0, #7
  405a12:	f015 0f01 	tst.w	r5, #1
  405a16:	d107      	bne.n	405a28 <memchr+0x98>
  405a18:	3001      	adds	r0, #1
  405a1a:	f415 7f80 	tst.w	r5, #256	; 0x100
  405a1e:	bf02      	ittt	eq
  405a20:	3001      	addeq	r0, #1
  405a22:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  405a26:	3001      	addeq	r0, #1
  405a28:	bcf0      	pop	{r4, r5, r6, r7}
  405a2a:	3801      	subs	r0, #1
  405a2c:	4770      	bx	lr
  405a2e:	bf00      	nop

00405a30 <__malloc_lock>:
  405a30:	4801      	ldr	r0, [pc, #4]	; (405a38 <__malloc_lock+0x8>)
  405a32:	f7ff bcf7 	b.w	405424 <__retarget_lock_acquire_recursive>
  405a36:	bf00      	nop
  405a38:	20400b34 	.word	0x20400b34

00405a3c <__malloc_unlock>:
  405a3c:	4801      	ldr	r0, [pc, #4]	; (405a44 <__malloc_unlock+0x8>)
  405a3e:	f7ff bcf3 	b.w	405428 <__retarget_lock_release_recursive>
  405a42:	bf00      	nop
  405a44:	20400b34 	.word	0x20400b34

00405a48 <_Balloc>:
  405a48:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  405a4a:	b570      	push	{r4, r5, r6, lr}
  405a4c:	4605      	mov	r5, r0
  405a4e:	460c      	mov	r4, r1
  405a50:	b14b      	cbz	r3, 405a66 <_Balloc+0x1e>
  405a52:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  405a56:	b180      	cbz	r0, 405a7a <_Balloc+0x32>
  405a58:	6802      	ldr	r2, [r0, #0]
  405a5a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  405a5e:	2300      	movs	r3, #0
  405a60:	6103      	str	r3, [r0, #16]
  405a62:	60c3      	str	r3, [r0, #12]
  405a64:	bd70      	pop	{r4, r5, r6, pc}
  405a66:	2221      	movs	r2, #33	; 0x21
  405a68:	2104      	movs	r1, #4
  405a6a:	f000 fbd9 	bl	406220 <_calloc_r>
  405a6e:	64e8      	str	r0, [r5, #76]	; 0x4c
  405a70:	4603      	mov	r3, r0
  405a72:	2800      	cmp	r0, #0
  405a74:	d1ed      	bne.n	405a52 <_Balloc+0xa>
  405a76:	2000      	movs	r0, #0
  405a78:	bd70      	pop	{r4, r5, r6, pc}
  405a7a:	2101      	movs	r1, #1
  405a7c:	fa01 f604 	lsl.w	r6, r1, r4
  405a80:	1d72      	adds	r2, r6, #5
  405a82:	4628      	mov	r0, r5
  405a84:	0092      	lsls	r2, r2, #2
  405a86:	f000 fbcb 	bl	406220 <_calloc_r>
  405a8a:	2800      	cmp	r0, #0
  405a8c:	d0f3      	beq.n	405a76 <_Balloc+0x2e>
  405a8e:	6044      	str	r4, [r0, #4]
  405a90:	6086      	str	r6, [r0, #8]
  405a92:	e7e4      	b.n	405a5e <_Balloc+0x16>

00405a94 <_Bfree>:
  405a94:	b131      	cbz	r1, 405aa4 <_Bfree+0x10>
  405a96:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  405a98:	684a      	ldr	r2, [r1, #4]
  405a9a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  405a9e:	6008      	str	r0, [r1, #0]
  405aa0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  405aa4:	4770      	bx	lr
  405aa6:	bf00      	nop

00405aa8 <__multadd>:
  405aa8:	b5f0      	push	{r4, r5, r6, r7, lr}
  405aaa:	690c      	ldr	r4, [r1, #16]
  405aac:	b083      	sub	sp, #12
  405aae:	460d      	mov	r5, r1
  405ab0:	4606      	mov	r6, r0
  405ab2:	f101 0e14 	add.w	lr, r1, #20
  405ab6:	2700      	movs	r7, #0
  405ab8:	f8de 0000 	ldr.w	r0, [lr]
  405abc:	b281      	uxth	r1, r0
  405abe:	fb02 3301 	mla	r3, r2, r1, r3
  405ac2:	0c01      	lsrs	r1, r0, #16
  405ac4:	0c18      	lsrs	r0, r3, #16
  405ac6:	fb02 0101 	mla	r1, r2, r1, r0
  405aca:	b29b      	uxth	r3, r3
  405acc:	3701      	adds	r7, #1
  405ace:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  405ad2:	42bc      	cmp	r4, r7
  405ad4:	f84e 3b04 	str.w	r3, [lr], #4
  405ad8:	ea4f 4311 	mov.w	r3, r1, lsr #16
  405adc:	dcec      	bgt.n	405ab8 <__multadd+0x10>
  405ade:	b13b      	cbz	r3, 405af0 <__multadd+0x48>
  405ae0:	68aa      	ldr	r2, [r5, #8]
  405ae2:	4294      	cmp	r4, r2
  405ae4:	da07      	bge.n	405af6 <__multadd+0x4e>
  405ae6:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  405aea:	3401      	adds	r4, #1
  405aec:	6153      	str	r3, [r2, #20]
  405aee:	612c      	str	r4, [r5, #16]
  405af0:	4628      	mov	r0, r5
  405af2:	b003      	add	sp, #12
  405af4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405af6:	6869      	ldr	r1, [r5, #4]
  405af8:	9301      	str	r3, [sp, #4]
  405afa:	3101      	adds	r1, #1
  405afc:	4630      	mov	r0, r6
  405afe:	f7ff ffa3 	bl	405a48 <_Balloc>
  405b02:	692a      	ldr	r2, [r5, #16]
  405b04:	3202      	adds	r2, #2
  405b06:	f105 010c 	add.w	r1, r5, #12
  405b0a:	4607      	mov	r7, r0
  405b0c:	0092      	lsls	r2, r2, #2
  405b0e:	300c      	adds	r0, #12
  405b10:	f7fd f8d2 	bl	402cb8 <memcpy>
  405b14:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  405b16:	6869      	ldr	r1, [r5, #4]
  405b18:	9b01      	ldr	r3, [sp, #4]
  405b1a:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  405b1e:	6028      	str	r0, [r5, #0]
  405b20:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  405b24:	463d      	mov	r5, r7
  405b26:	e7de      	b.n	405ae6 <__multadd+0x3e>

00405b28 <__hi0bits>:
  405b28:	0c02      	lsrs	r2, r0, #16
  405b2a:	0412      	lsls	r2, r2, #16
  405b2c:	4603      	mov	r3, r0
  405b2e:	b9b2      	cbnz	r2, 405b5e <__hi0bits+0x36>
  405b30:	0403      	lsls	r3, r0, #16
  405b32:	2010      	movs	r0, #16
  405b34:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  405b38:	bf04      	itt	eq
  405b3a:	021b      	lsleq	r3, r3, #8
  405b3c:	3008      	addeq	r0, #8
  405b3e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  405b42:	bf04      	itt	eq
  405b44:	011b      	lsleq	r3, r3, #4
  405b46:	3004      	addeq	r0, #4
  405b48:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  405b4c:	bf04      	itt	eq
  405b4e:	009b      	lsleq	r3, r3, #2
  405b50:	3002      	addeq	r0, #2
  405b52:	2b00      	cmp	r3, #0
  405b54:	db02      	blt.n	405b5c <__hi0bits+0x34>
  405b56:	005b      	lsls	r3, r3, #1
  405b58:	d403      	bmi.n	405b62 <__hi0bits+0x3a>
  405b5a:	2020      	movs	r0, #32
  405b5c:	4770      	bx	lr
  405b5e:	2000      	movs	r0, #0
  405b60:	e7e8      	b.n	405b34 <__hi0bits+0xc>
  405b62:	3001      	adds	r0, #1
  405b64:	4770      	bx	lr
  405b66:	bf00      	nop

00405b68 <__lo0bits>:
  405b68:	6803      	ldr	r3, [r0, #0]
  405b6a:	f013 0207 	ands.w	r2, r3, #7
  405b6e:	4601      	mov	r1, r0
  405b70:	d007      	beq.n	405b82 <__lo0bits+0x1a>
  405b72:	07da      	lsls	r2, r3, #31
  405b74:	d421      	bmi.n	405bba <__lo0bits+0x52>
  405b76:	0798      	lsls	r0, r3, #30
  405b78:	d421      	bmi.n	405bbe <__lo0bits+0x56>
  405b7a:	089b      	lsrs	r3, r3, #2
  405b7c:	600b      	str	r3, [r1, #0]
  405b7e:	2002      	movs	r0, #2
  405b80:	4770      	bx	lr
  405b82:	b298      	uxth	r0, r3
  405b84:	b198      	cbz	r0, 405bae <__lo0bits+0x46>
  405b86:	4610      	mov	r0, r2
  405b88:	f013 0fff 	tst.w	r3, #255	; 0xff
  405b8c:	bf04      	itt	eq
  405b8e:	0a1b      	lsreq	r3, r3, #8
  405b90:	3008      	addeq	r0, #8
  405b92:	071a      	lsls	r2, r3, #28
  405b94:	bf04      	itt	eq
  405b96:	091b      	lsreq	r3, r3, #4
  405b98:	3004      	addeq	r0, #4
  405b9a:	079a      	lsls	r2, r3, #30
  405b9c:	bf04      	itt	eq
  405b9e:	089b      	lsreq	r3, r3, #2
  405ba0:	3002      	addeq	r0, #2
  405ba2:	07da      	lsls	r2, r3, #31
  405ba4:	d407      	bmi.n	405bb6 <__lo0bits+0x4e>
  405ba6:	085b      	lsrs	r3, r3, #1
  405ba8:	d104      	bne.n	405bb4 <__lo0bits+0x4c>
  405baa:	2020      	movs	r0, #32
  405bac:	4770      	bx	lr
  405bae:	0c1b      	lsrs	r3, r3, #16
  405bb0:	2010      	movs	r0, #16
  405bb2:	e7e9      	b.n	405b88 <__lo0bits+0x20>
  405bb4:	3001      	adds	r0, #1
  405bb6:	600b      	str	r3, [r1, #0]
  405bb8:	4770      	bx	lr
  405bba:	2000      	movs	r0, #0
  405bbc:	4770      	bx	lr
  405bbe:	085b      	lsrs	r3, r3, #1
  405bc0:	600b      	str	r3, [r1, #0]
  405bc2:	2001      	movs	r0, #1
  405bc4:	4770      	bx	lr
  405bc6:	bf00      	nop

00405bc8 <__i2b>:
  405bc8:	b510      	push	{r4, lr}
  405bca:	460c      	mov	r4, r1
  405bcc:	2101      	movs	r1, #1
  405bce:	f7ff ff3b 	bl	405a48 <_Balloc>
  405bd2:	2201      	movs	r2, #1
  405bd4:	6144      	str	r4, [r0, #20]
  405bd6:	6102      	str	r2, [r0, #16]
  405bd8:	bd10      	pop	{r4, pc}
  405bda:	bf00      	nop

00405bdc <__multiply>:
  405bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405be0:	690c      	ldr	r4, [r1, #16]
  405be2:	6915      	ldr	r5, [r2, #16]
  405be4:	42ac      	cmp	r4, r5
  405be6:	b083      	sub	sp, #12
  405be8:	468b      	mov	fp, r1
  405bea:	4616      	mov	r6, r2
  405bec:	da04      	bge.n	405bf8 <__multiply+0x1c>
  405bee:	4622      	mov	r2, r4
  405bf0:	46b3      	mov	fp, r6
  405bf2:	462c      	mov	r4, r5
  405bf4:	460e      	mov	r6, r1
  405bf6:	4615      	mov	r5, r2
  405bf8:	f8db 3008 	ldr.w	r3, [fp, #8]
  405bfc:	f8db 1004 	ldr.w	r1, [fp, #4]
  405c00:	eb04 0805 	add.w	r8, r4, r5
  405c04:	4598      	cmp	r8, r3
  405c06:	bfc8      	it	gt
  405c08:	3101      	addgt	r1, #1
  405c0a:	f7ff ff1d 	bl	405a48 <_Balloc>
  405c0e:	f100 0914 	add.w	r9, r0, #20
  405c12:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  405c16:	45d1      	cmp	r9, sl
  405c18:	9000      	str	r0, [sp, #0]
  405c1a:	d205      	bcs.n	405c28 <__multiply+0x4c>
  405c1c:	464b      	mov	r3, r9
  405c1e:	2100      	movs	r1, #0
  405c20:	f843 1b04 	str.w	r1, [r3], #4
  405c24:	459a      	cmp	sl, r3
  405c26:	d8fb      	bhi.n	405c20 <__multiply+0x44>
  405c28:	f106 0c14 	add.w	ip, r6, #20
  405c2c:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  405c30:	f10b 0b14 	add.w	fp, fp, #20
  405c34:	459c      	cmp	ip, r3
  405c36:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  405c3a:	d24c      	bcs.n	405cd6 <__multiply+0xfa>
  405c3c:	f8cd a004 	str.w	sl, [sp, #4]
  405c40:	469a      	mov	sl, r3
  405c42:	f8dc 5000 	ldr.w	r5, [ip]
  405c46:	b2af      	uxth	r7, r5
  405c48:	b1ef      	cbz	r7, 405c86 <__multiply+0xaa>
  405c4a:	2100      	movs	r1, #0
  405c4c:	464d      	mov	r5, r9
  405c4e:	465e      	mov	r6, fp
  405c50:	460c      	mov	r4, r1
  405c52:	f856 2b04 	ldr.w	r2, [r6], #4
  405c56:	6828      	ldr	r0, [r5, #0]
  405c58:	b293      	uxth	r3, r2
  405c5a:	b281      	uxth	r1, r0
  405c5c:	fb07 1303 	mla	r3, r7, r3, r1
  405c60:	0c12      	lsrs	r2, r2, #16
  405c62:	0c01      	lsrs	r1, r0, #16
  405c64:	4423      	add	r3, r4
  405c66:	fb07 1102 	mla	r1, r7, r2, r1
  405c6a:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  405c6e:	b29b      	uxth	r3, r3
  405c70:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  405c74:	45b6      	cmp	lr, r6
  405c76:	f845 3b04 	str.w	r3, [r5], #4
  405c7a:	ea4f 4411 	mov.w	r4, r1, lsr #16
  405c7e:	d8e8      	bhi.n	405c52 <__multiply+0x76>
  405c80:	602c      	str	r4, [r5, #0]
  405c82:	f8dc 5000 	ldr.w	r5, [ip]
  405c86:	0c2d      	lsrs	r5, r5, #16
  405c88:	d01d      	beq.n	405cc6 <__multiply+0xea>
  405c8a:	f8d9 3000 	ldr.w	r3, [r9]
  405c8e:	4648      	mov	r0, r9
  405c90:	461c      	mov	r4, r3
  405c92:	4659      	mov	r1, fp
  405c94:	2200      	movs	r2, #0
  405c96:	880e      	ldrh	r6, [r1, #0]
  405c98:	0c24      	lsrs	r4, r4, #16
  405c9a:	fb05 4406 	mla	r4, r5, r6, r4
  405c9e:	4422      	add	r2, r4
  405ca0:	b29b      	uxth	r3, r3
  405ca2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  405ca6:	f840 3b04 	str.w	r3, [r0], #4
  405caa:	f851 3b04 	ldr.w	r3, [r1], #4
  405cae:	6804      	ldr	r4, [r0, #0]
  405cb0:	0c1b      	lsrs	r3, r3, #16
  405cb2:	b2a6      	uxth	r6, r4
  405cb4:	fb05 6303 	mla	r3, r5, r3, r6
  405cb8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  405cbc:	458e      	cmp	lr, r1
  405cbe:	ea4f 4213 	mov.w	r2, r3, lsr #16
  405cc2:	d8e8      	bhi.n	405c96 <__multiply+0xba>
  405cc4:	6003      	str	r3, [r0, #0]
  405cc6:	f10c 0c04 	add.w	ip, ip, #4
  405cca:	45e2      	cmp	sl, ip
  405ccc:	f109 0904 	add.w	r9, r9, #4
  405cd0:	d8b7      	bhi.n	405c42 <__multiply+0x66>
  405cd2:	f8dd a004 	ldr.w	sl, [sp, #4]
  405cd6:	f1b8 0f00 	cmp.w	r8, #0
  405cda:	dd0b      	ble.n	405cf4 <__multiply+0x118>
  405cdc:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  405ce0:	f1aa 0a04 	sub.w	sl, sl, #4
  405ce4:	b11b      	cbz	r3, 405cee <__multiply+0x112>
  405ce6:	e005      	b.n	405cf4 <__multiply+0x118>
  405ce8:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  405cec:	b913      	cbnz	r3, 405cf4 <__multiply+0x118>
  405cee:	f1b8 0801 	subs.w	r8, r8, #1
  405cf2:	d1f9      	bne.n	405ce8 <__multiply+0x10c>
  405cf4:	9800      	ldr	r0, [sp, #0]
  405cf6:	f8c0 8010 	str.w	r8, [r0, #16]
  405cfa:	b003      	add	sp, #12
  405cfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405d00 <__pow5mult>:
  405d00:	f012 0303 	ands.w	r3, r2, #3
  405d04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405d08:	4614      	mov	r4, r2
  405d0a:	4607      	mov	r7, r0
  405d0c:	d12e      	bne.n	405d6c <__pow5mult+0x6c>
  405d0e:	460d      	mov	r5, r1
  405d10:	10a4      	asrs	r4, r4, #2
  405d12:	d01c      	beq.n	405d4e <__pow5mult+0x4e>
  405d14:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  405d16:	b396      	cbz	r6, 405d7e <__pow5mult+0x7e>
  405d18:	07e3      	lsls	r3, r4, #31
  405d1a:	f04f 0800 	mov.w	r8, #0
  405d1e:	d406      	bmi.n	405d2e <__pow5mult+0x2e>
  405d20:	1064      	asrs	r4, r4, #1
  405d22:	d014      	beq.n	405d4e <__pow5mult+0x4e>
  405d24:	6830      	ldr	r0, [r6, #0]
  405d26:	b1a8      	cbz	r0, 405d54 <__pow5mult+0x54>
  405d28:	4606      	mov	r6, r0
  405d2a:	07e3      	lsls	r3, r4, #31
  405d2c:	d5f8      	bpl.n	405d20 <__pow5mult+0x20>
  405d2e:	4632      	mov	r2, r6
  405d30:	4629      	mov	r1, r5
  405d32:	4638      	mov	r0, r7
  405d34:	f7ff ff52 	bl	405bdc <__multiply>
  405d38:	b1b5      	cbz	r5, 405d68 <__pow5mult+0x68>
  405d3a:	686a      	ldr	r2, [r5, #4]
  405d3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405d3e:	1064      	asrs	r4, r4, #1
  405d40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405d44:	6029      	str	r1, [r5, #0]
  405d46:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  405d4a:	4605      	mov	r5, r0
  405d4c:	d1ea      	bne.n	405d24 <__pow5mult+0x24>
  405d4e:	4628      	mov	r0, r5
  405d50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405d54:	4632      	mov	r2, r6
  405d56:	4631      	mov	r1, r6
  405d58:	4638      	mov	r0, r7
  405d5a:	f7ff ff3f 	bl	405bdc <__multiply>
  405d5e:	6030      	str	r0, [r6, #0]
  405d60:	f8c0 8000 	str.w	r8, [r0]
  405d64:	4606      	mov	r6, r0
  405d66:	e7e0      	b.n	405d2a <__pow5mult+0x2a>
  405d68:	4605      	mov	r5, r0
  405d6a:	e7d9      	b.n	405d20 <__pow5mult+0x20>
  405d6c:	1e5a      	subs	r2, r3, #1
  405d6e:	4d0b      	ldr	r5, [pc, #44]	; (405d9c <__pow5mult+0x9c>)
  405d70:	2300      	movs	r3, #0
  405d72:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  405d76:	f7ff fe97 	bl	405aa8 <__multadd>
  405d7a:	4605      	mov	r5, r0
  405d7c:	e7c8      	b.n	405d10 <__pow5mult+0x10>
  405d7e:	2101      	movs	r1, #1
  405d80:	4638      	mov	r0, r7
  405d82:	f7ff fe61 	bl	405a48 <_Balloc>
  405d86:	f240 2171 	movw	r1, #625	; 0x271
  405d8a:	2201      	movs	r2, #1
  405d8c:	2300      	movs	r3, #0
  405d8e:	6141      	str	r1, [r0, #20]
  405d90:	6102      	str	r2, [r0, #16]
  405d92:	4606      	mov	r6, r0
  405d94:	64b8      	str	r0, [r7, #72]	; 0x48
  405d96:	6003      	str	r3, [r0, #0]
  405d98:	e7be      	b.n	405d18 <__pow5mult+0x18>
  405d9a:	bf00      	nop
  405d9c:	004074c0 	.word	0x004074c0

00405da0 <__lshift>:
  405da0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405da4:	4691      	mov	r9, r2
  405da6:	690a      	ldr	r2, [r1, #16]
  405da8:	688b      	ldr	r3, [r1, #8]
  405daa:	ea4f 1469 	mov.w	r4, r9, asr #5
  405dae:	eb04 0802 	add.w	r8, r4, r2
  405db2:	f108 0501 	add.w	r5, r8, #1
  405db6:	429d      	cmp	r5, r3
  405db8:	460e      	mov	r6, r1
  405dba:	4607      	mov	r7, r0
  405dbc:	6849      	ldr	r1, [r1, #4]
  405dbe:	dd04      	ble.n	405dca <__lshift+0x2a>
  405dc0:	005b      	lsls	r3, r3, #1
  405dc2:	429d      	cmp	r5, r3
  405dc4:	f101 0101 	add.w	r1, r1, #1
  405dc8:	dcfa      	bgt.n	405dc0 <__lshift+0x20>
  405dca:	4638      	mov	r0, r7
  405dcc:	f7ff fe3c 	bl	405a48 <_Balloc>
  405dd0:	2c00      	cmp	r4, #0
  405dd2:	f100 0314 	add.w	r3, r0, #20
  405dd6:	dd06      	ble.n	405de6 <__lshift+0x46>
  405dd8:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  405ddc:	2100      	movs	r1, #0
  405dde:	f843 1b04 	str.w	r1, [r3], #4
  405de2:	429a      	cmp	r2, r3
  405de4:	d1fb      	bne.n	405dde <__lshift+0x3e>
  405de6:	6934      	ldr	r4, [r6, #16]
  405de8:	f106 0114 	add.w	r1, r6, #20
  405dec:	f019 091f 	ands.w	r9, r9, #31
  405df0:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  405df4:	d01d      	beq.n	405e32 <__lshift+0x92>
  405df6:	f1c9 0c20 	rsb	ip, r9, #32
  405dfa:	2200      	movs	r2, #0
  405dfc:	680c      	ldr	r4, [r1, #0]
  405dfe:	fa04 f409 	lsl.w	r4, r4, r9
  405e02:	4314      	orrs	r4, r2
  405e04:	f843 4b04 	str.w	r4, [r3], #4
  405e08:	f851 2b04 	ldr.w	r2, [r1], #4
  405e0c:	458e      	cmp	lr, r1
  405e0e:	fa22 f20c 	lsr.w	r2, r2, ip
  405e12:	d8f3      	bhi.n	405dfc <__lshift+0x5c>
  405e14:	601a      	str	r2, [r3, #0]
  405e16:	b10a      	cbz	r2, 405e1c <__lshift+0x7c>
  405e18:	f108 0502 	add.w	r5, r8, #2
  405e1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405e1e:	6872      	ldr	r2, [r6, #4]
  405e20:	3d01      	subs	r5, #1
  405e22:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405e26:	6105      	str	r5, [r0, #16]
  405e28:	6031      	str	r1, [r6, #0]
  405e2a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  405e2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405e32:	3b04      	subs	r3, #4
  405e34:	f851 2b04 	ldr.w	r2, [r1], #4
  405e38:	f843 2f04 	str.w	r2, [r3, #4]!
  405e3c:	458e      	cmp	lr, r1
  405e3e:	d8f9      	bhi.n	405e34 <__lshift+0x94>
  405e40:	e7ec      	b.n	405e1c <__lshift+0x7c>
  405e42:	bf00      	nop

00405e44 <__mcmp>:
  405e44:	b430      	push	{r4, r5}
  405e46:	690b      	ldr	r3, [r1, #16]
  405e48:	4605      	mov	r5, r0
  405e4a:	6900      	ldr	r0, [r0, #16]
  405e4c:	1ac0      	subs	r0, r0, r3
  405e4e:	d10f      	bne.n	405e70 <__mcmp+0x2c>
  405e50:	009b      	lsls	r3, r3, #2
  405e52:	3514      	adds	r5, #20
  405e54:	3114      	adds	r1, #20
  405e56:	4419      	add	r1, r3
  405e58:	442b      	add	r3, r5
  405e5a:	e001      	b.n	405e60 <__mcmp+0x1c>
  405e5c:	429d      	cmp	r5, r3
  405e5e:	d207      	bcs.n	405e70 <__mcmp+0x2c>
  405e60:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  405e64:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  405e68:	4294      	cmp	r4, r2
  405e6a:	d0f7      	beq.n	405e5c <__mcmp+0x18>
  405e6c:	d302      	bcc.n	405e74 <__mcmp+0x30>
  405e6e:	2001      	movs	r0, #1
  405e70:	bc30      	pop	{r4, r5}
  405e72:	4770      	bx	lr
  405e74:	f04f 30ff 	mov.w	r0, #4294967295
  405e78:	e7fa      	b.n	405e70 <__mcmp+0x2c>
  405e7a:	bf00      	nop

00405e7c <__mdiff>:
  405e7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405e80:	690f      	ldr	r7, [r1, #16]
  405e82:	460e      	mov	r6, r1
  405e84:	6911      	ldr	r1, [r2, #16]
  405e86:	1a7f      	subs	r7, r7, r1
  405e88:	2f00      	cmp	r7, #0
  405e8a:	4690      	mov	r8, r2
  405e8c:	d117      	bne.n	405ebe <__mdiff+0x42>
  405e8e:	0089      	lsls	r1, r1, #2
  405e90:	f106 0514 	add.w	r5, r6, #20
  405e94:	f102 0e14 	add.w	lr, r2, #20
  405e98:	186b      	adds	r3, r5, r1
  405e9a:	4471      	add	r1, lr
  405e9c:	e001      	b.n	405ea2 <__mdiff+0x26>
  405e9e:	429d      	cmp	r5, r3
  405ea0:	d25c      	bcs.n	405f5c <__mdiff+0xe0>
  405ea2:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  405ea6:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  405eaa:	42a2      	cmp	r2, r4
  405eac:	d0f7      	beq.n	405e9e <__mdiff+0x22>
  405eae:	d25e      	bcs.n	405f6e <__mdiff+0xf2>
  405eb0:	4633      	mov	r3, r6
  405eb2:	462c      	mov	r4, r5
  405eb4:	4646      	mov	r6, r8
  405eb6:	4675      	mov	r5, lr
  405eb8:	4698      	mov	r8, r3
  405eba:	2701      	movs	r7, #1
  405ebc:	e005      	b.n	405eca <__mdiff+0x4e>
  405ebe:	db58      	blt.n	405f72 <__mdiff+0xf6>
  405ec0:	f106 0514 	add.w	r5, r6, #20
  405ec4:	f108 0414 	add.w	r4, r8, #20
  405ec8:	2700      	movs	r7, #0
  405eca:	6871      	ldr	r1, [r6, #4]
  405ecc:	f7ff fdbc 	bl	405a48 <_Balloc>
  405ed0:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405ed4:	6936      	ldr	r6, [r6, #16]
  405ed6:	60c7      	str	r7, [r0, #12]
  405ed8:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  405edc:	46a6      	mov	lr, r4
  405ede:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  405ee2:	f100 0414 	add.w	r4, r0, #20
  405ee6:	2300      	movs	r3, #0
  405ee8:	f85e 1b04 	ldr.w	r1, [lr], #4
  405eec:	f855 8b04 	ldr.w	r8, [r5], #4
  405ef0:	b28a      	uxth	r2, r1
  405ef2:	fa13 f388 	uxtah	r3, r3, r8
  405ef6:	0c09      	lsrs	r1, r1, #16
  405ef8:	1a9a      	subs	r2, r3, r2
  405efa:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  405efe:	eb03 4322 	add.w	r3, r3, r2, asr #16
  405f02:	b292      	uxth	r2, r2
  405f04:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  405f08:	45f4      	cmp	ip, lr
  405f0a:	f844 2b04 	str.w	r2, [r4], #4
  405f0e:	ea4f 4323 	mov.w	r3, r3, asr #16
  405f12:	d8e9      	bhi.n	405ee8 <__mdiff+0x6c>
  405f14:	42af      	cmp	r7, r5
  405f16:	d917      	bls.n	405f48 <__mdiff+0xcc>
  405f18:	46a4      	mov	ip, r4
  405f1a:	46ae      	mov	lr, r5
  405f1c:	f85e 2b04 	ldr.w	r2, [lr], #4
  405f20:	fa13 f382 	uxtah	r3, r3, r2
  405f24:	1419      	asrs	r1, r3, #16
  405f26:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  405f2a:	b29b      	uxth	r3, r3
  405f2c:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  405f30:	4577      	cmp	r7, lr
  405f32:	f84c 2b04 	str.w	r2, [ip], #4
  405f36:	ea4f 4321 	mov.w	r3, r1, asr #16
  405f3a:	d8ef      	bhi.n	405f1c <__mdiff+0xa0>
  405f3c:	43ed      	mvns	r5, r5
  405f3e:	442f      	add	r7, r5
  405f40:	f027 0703 	bic.w	r7, r7, #3
  405f44:	3704      	adds	r7, #4
  405f46:	443c      	add	r4, r7
  405f48:	3c04      	subs	r4, #4
  405f4a:	b922      	cbnz	r2, 405f56 <__mdiff+0xda>
  405f4c:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  405f50:	3e01      	subs	r6, #1
  405f52:	2b00      	cmp	r3, #0
  405f54:	d0fa      	beq.n	405f4c <__mdiff+0xd0>
  405f56:	6106      	str	r6, [r0, #16]
  405f58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405f5c:	2100      	movs	r1, #0
  405f5e:	f7ff fd73 	bl	405a48 <_Balloc>
  405f62:	2201      	movs	r2, #1
  405f64:	2300      	movs	r3, #0
  405f66:	6102      	str	r2, [r0, #16]
  405f68:	6143      	str	r3, [r0, #20]
  405f6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405f6e:	4674      	mov	r4, lr
  405f70:	e7ab      	b.n	405eca <__mdiff+0x4e>
  405f72:	4633      	mov	r3, r6
  405f74:	f106 0414 	add.w	r4, r6, #20
  405f78:	f102 0514 	add.w	r5, r2, #20
  405f7c:	4616      	mov	r6, r2
  405f7e:	2701      	movs	r7, #1
  405f80:	4698      	mov	r8, r3
  405f82:	e7a2      	b.n	405eca <__mdiff+0x4e>

00405f84 <__d2b>:
  405f84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405f88:	b082      	sub	sp, #8
  405f8a:	2101      	movs	r1, #1
  405f8c:	461c      	mov	r4, r3
  405f8e:	f3c3 570a 	ubfx	r7, r3, #20, #11
  405f92:	4615      	mov	r5, r2
  405f94:	9e08      	ldr	r6, [sp, #32]
  405f96:	f7ff fd57 	bl	405a48 <_Balloc>
  405f9a:	f3c4 0413 	ubfx	r4, r4, #0, #20
  405f9e:	4680      	mov	r8, r0
  405fa0:	b10f      	cbz	r7, 405fa6 <__d2b+0x22>
  405fa2:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  405fa6:	9401      	str	r4, [sp, #4]
  405fa8:	b31d      	cbz	r5, 405ff2 <__d2b+0x6e>
  405faa:	a802      	add	r0, sp, #8
  405fac:	f840 5d08 	str.w	r5, [r0, #-8]!
  405fb0:	f7ff fdda 	bl	405b68 <__lo0bits>
  405fb4:	2800      	cmp	r0, #0
  405fb6:	d134      	bne.n	406022 <__d2b+0x9e>
  405fb8:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405fbc:	f8c8 2014 	str.w	r2, [r8, #20]
  405fc0:	2b00      	cmp	r3, #0
  405fc2:	bf0c      	ite	eq
  405fc4:	2101      	moveq	r1, #1
  405fc6:	2102      	movne	r1, #2
  405fc8:	f8c8 3018 	str.w	r3, [r8, #24]
  405fcc:	f8c8 1010 	str.w	r1, [r8, #16]
  405fd0:	b9df      	cbnz	r7, 40600a <__d2b+0x86>
  405fd2:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  405fd6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  405fda:	6030      	str	r0, [r6, #0]
  405fdc:	6918      	ldr	r0, [r3, #16]
  405fde:	f7ff fda3 	bl	405b28 <__hi0bits>
  405fe2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405fe4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  405fe8:	6018      	str	r0, [r3, #0]
  405fea:	4640      	mov	r0, r8
  405fec:	b002      	add	sp, #8
  405fee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405ff2:	a801      	add	r0, sp, #4
  405ff4:	f7ff fdb8 	bl	405b68 <__lo0bits>
  405ff8:	9b01      	ldr	r3, [sp, #4]
  405ffa:	f8c8 3014 	str.w	r3, [r8, #20]
  405ffe:	2101      	movs	r1, #1
  406000:	3020      	adds	r0, #32
  406002:	f8c8 1010 	str.w	r1, [r8, #16]
  406006:	2f00      	cmp	r7, #0
  406008:	d0e3      	beq.n	405fd2 <__d2b+0x4e>
  40600a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40600c:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  406010:	4407      	add	r7, r0
  406012:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  406016:	6037      	str	r7, [r6, #0]
  406018:	6018      	str	r0, [r3, #0]
  40601a:	4640      	mov	r0, r8
  40601c:	b002      	add	sp, #8
  40601e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406022:	e89d 000a 	ldmia.w	sp, {r1, r3}
  406026:	f1c0 0220 	rsb	r2, r0, #32
  40602a:	fa03 f202 	lsl.w	r2, r3, r2
  40602e:	430a      	orrs	r2, r1
  406030:	40c3      	lsrs	r3, r0
  406032:	9301      	str	r3, [sp, #4]
  406034:	f8c8 2014 	str.w	r2, [r8, #20]
  406038:	e7c2      	b.n	405fc0 <__d2b+0x3c>
  40603a:	bf00      	nop

0040603c <_sbrk_r>:
  40603c:	b538      	push	{r3, r4, r5, lr}
  40603e:	4c07      	ldr	r4, [pc, #28]	; (40605c <_sbrk_r+0x20>)
  406040:	2300      	movs	r3, #0
  406042:	4605      	mov	r5, r0
  406044:	4608      	mov	r0, r1
  406046:	6023      	str	r3, [r4, #0]
  406048:	f7fb feaa 	bl	401da0 <_sbrk>
  40604c:	1c43      	adds	r3, r0, #1
  40604e:	d000      	beq.n	406052 <_sbrk_r+0x16>
  406050:	bd38      	pop	{r3, r4, r5, pc}
  406052:	6823      	ldr	r3, [r4, #0]
  406054:	2b00      	cmp	r3, #0
  406056:	d0fb      	beq.n	406050 <_sbrk_r+0x14>
  406058:	602b      	str	r3, [r5, #0]
  40605a:	bd38      	pop	{r3, r4, r5, pc}
  40605c:	20400b48 	.word	0x20400b48

00406060 <__ssprint_r>:
  406060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406064:	6893      	ldr	r3, [r2, #8]
  406066:	b083      	sub	sp, #12
  406068:	4690      	mov	r8, r2
  40606a:	2b00      	cmp	r3, #0
  40606c:	d070      	beq.n	406150 <__ssprint_r+0xf0>
  40606e:	4682      	mov	sl, r0
  406070:	460c      	mov	r4, r1
  406072:	6817      	ldr	r7, [r2, #0]
  406074:	688d      	ldr	r5, [r1, #8]
  406076:	6808      	ldr	r0, [r1, #0]
  406078:	e042      	b.n	406100 <__ssprint_r+0xa0>
  40607a:	89a3      	ldrh	r3, [r4, #12]
  40607c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406080:	d02e      	beq.n	4060e0 <__ssprint_r+0x80>
  406082:	6965      	ldr	r5, [r4, #20]
  406084:	6921      	ldr	r1, [r4, #16]
  406086:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  40608a:	eba0 0b01 	sub.w	fp, r0, r1
  40608e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  406092:	f10b 0001 	add.w	r0, fp, #1
  406096:	106d      	asrs	r5, r5, #1
  406098:	4430      	add	r0, r6
  40609a:	42a8      	cmp	r0, r5
  40609c:	462a      	mov	r2, r5
  40609e:	bf84      	itt	hi
  4060a0:	4605      	movhi	r5, r0
  4060a2:	462a      	movhi	r2, r5
  4060a4:	055b      	lsls	r3, r3, #21
  4060a6:	d538      	bpl.n	40611a <__ssprint_r+0xba>
  4060a8:	4611      	mov	r1, r2
  4060aa:	4650      	mov	r0, sl
  4060ac:	f7ff f9be 	bl	40542c <_malloc_r>
  4060b0:	2800      	cmp	r0, #0
  4060b2:	d03c      	beq.n	40612e <__ssprint_r+0xce>
  4060b4:	465a      	mov	r2, fp
  4060b6:	6921      	ldr	r1, [r4, #16]
  4060b8:	9001      	str	r0, [sp, #4]
  4060ba:	f7fc fdfd 	bl	402cb8 <memcpy>
  4060be:	89a2      	ldrh	r2, [r4, #12]
  4060c0:	9b01      	ldr	r3, [sp, #4]
  4060c2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4060c6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4060ca:	81a2      	strh	r2, [r4, #12]
  4060cc:	eba5 020b 	sub.w	r2, r5, fp
  4060d0:	eb03 000b 	add.w	r0, r3, fp
  4060d4:	6165      	str	r5, [r4, #20]
  4060d6:	6123      	str	r3, [r4, #16]
  4060d8:	6020      	str	r0, [r4, #0]
  4060da:	60a2      	str	r2, [r4, #8]
  4060dc:	4635      	mov	r5, r6
  4060de:	46b3      	mov	fp, r6
  4060e0:	465a      	mov	r2, fp
  4060e2:	4649      	mov	r1, r9
  4060e4:	f000 fa18 	bl	406518 <memmove>
  4060e8:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4060ec:	68a2      	ldr	r2, [r4, #8]
  4060ee:	6820      	ldr	r0, [r4, #0]
  4060f0:	1b55      	subs	r5, r2, r5
  4060f2:	4458      	add	r0, fp
  4060f4:	1b9e      	subs	r6, r3, r6
  4060f6:	60a5      	str	r5, [r4, #8]
  4060f8:	6020      	str	r0, [r4, #0]
  4060fa:	f8c8 6008 	str.w	r6, [r8, #8]
  4060fe:	b33e      	cbz	r6, 406150 <__ssprint_r+0xf0>
  406100:	687e      	ldr	r6, [r7, #4]
  406102:	463b      	mov	r3, r7
  406104:	3708      	adds	r7, #8
  406106:	2e00      	cmp	r6, #0
  406108:	d0fa      	beq.n	406100 <__ssprint_r+0xa0>
  40610a:	42ae      	cmp	r6, r5
  40610c:	f8d3 9000 	ldr.w	r9, [r3]
  406110:	46ab      	mov	fp, r5
  406112:	d2b2      	bcs.n	40607a <__ssprint_r+0x1a>
  406114:	4635      	mov	r5, r6
  406116:	46b3      	mov	fp, r6
  406118:	e7e2      	b.n	4060e0 <__ssprint_r+0x80>
  40611a:	4650      	mov	r0, sl
  40611c:	f000 fa60 	bl	4065e0 <_realloc_r>
  406120:	4603      	mov	r3, r0
  406122:	2800      	cmp	r0, #0
  406124:	d1d2      	bne.n	4060cc <__ssprint_r+0x6c>
  406126:	6921      	ldr	r1, [r4, #16]
  406128:	4650      	mov	r0, sl
  40612a:	f000 f8f9 	bl	406320 <_free_r>
  40612e:	230c      	movs	r3, #12
  406130:	f8ca 3000 	str.w	r3, [sl]
  406134:	89a3      	ldrh	r3, [r4, #12]
  406136:	2200      	movs	r2, #0
  406138:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40613c:	f04f 30ff 	mov.w	r0, #4294967295
  406140:	81a3      	strh	r3, [r4, #12]
  406142:	f8c8 2008 	str.w	r2, [r8, #8]
  406146:	f8c8 2004 	str.w	r2, [r8, #4]
  40614a:	b003      	add	sp, #12
  40614c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406150:	2000      	movs	r0, #0
  406152:	f8c8 0004 	str.w	r0, [r8, #4]
  406156:	b003      	add	sp, #12
  406158:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040615c <__register_exitproc>:
  40615c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406160:	4d2c      	ldr	r5, [pc, #176]	; (406214 <__register_exitproc+0xb8>)
  406162:	4606      	mov	r6, r0
  406164:	6828      	ldr	r0, [r5, #0]
  406166:	4698      	mov	r8, r3
  406168:	460f      	mov	r7, r1
  40616a:	4691      	mov	r9, r2
  40616c:	f7ff f95a 	bl	405424 <__retarget_lock_acquire_recursive>
  406170:	4b29      	ldr	r3, [pc, #164]	; (406218 <__register_exitproc+0xbc>)
  406172:	681c      	ldr	r4, [r3, #0]
  406174:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  406178:	2b00      	cmp	r3, #0
  40617a:	d03e      	beq.n	4061fa <__register_exitproc+0x9e>
  40617c:	685a      	ldr	r2, [r3, #4]
  40617e:	2a1f      	cmp	r2, #31
  406180:	dc1c      	bgt.n	4061bc <__register_exitproc+0x60>
  406182:	f102 0e01 	add.w	lr, r2, #1
  406186:	b176      	cbz	r6, 4061a6 <__register_exitproc+0x4a>
  406188:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  40618c:	2401      	movs	r4, #1
  40618e:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  406192:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  406196:	4094      	lsls	r4, r2
  406198:	4320      	orrs	r0, r4
  40619a:	2e02      	cmp	r6, #2
  40619c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4061a0:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4061a4:	d023      	beq.n	4061ee <__register_exitproc+0x92>
  4061a6:	3202      	adds	r2, #2
  4061a8:	f8c3 e004 	str.w	lr, [r3, #4]
  4061ac:	6828      	ldr	r0, [r5, #0]
  4061ae:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4061b2:	f7ff f939 	bl	405428 <__retarget_lock_release_recursive>
  4061b6:	2000      	movs	r0, #0
  4061b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4061bc:	4b17      	ldr	r3, [pc, #92]	; (40621c <__register_exitproc+0xc0>)
  4061be:	b30b      	cbz	r3, 406204 <__register_exitproc+0xa8>
  4061c0:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4061c4:	f3af 8000 	nop.w
  4061c8:	4603      	mov	r3, r0
  4061ca:	b1d8      	cbz	r0, 406204 <__register_exitproc+0xa8>
  4061cc:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4061d0:	6002      	str	r2, [r0, #0]
  4061d2:	2100      	movs	r1, #0
  4061d4:	6041      	str	r1, [r0, #4]
  4061d6:	460a      	mov	r2, r1
  4061d8:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4061dc:	f04f 0e01 	mov.w	lr, #1
  4061e0:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4061e4:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4061e8:	2e00      	cmp	r6, #0
  4061ea:	d0dc      	beq.n	4061a6 <__register_exitproc+0x4a>
  4061ec:	e7cc      	b.n	406188 <__register_exitproc+0x2c>
  4061ee:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4061f2:	430c      	orrs	r4, r1
  4061f4:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4061f8:	e7d5      	b.n	4061a6 <__register_exitproc+0x4a>
  4061fa:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4061fe:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  406202:	e7bb      	b.n	40617c <__register_exitproc+0x20>
  406204:	6828      	ldr	r0, [r5, #0]
  406206:	f7ff f90f 	bl	405428 <__retarget_lock_release_recursive>
  40620a:	f04f 30ff 	mov.w	r0, #4294967295
  40620e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406212:	bf00      	nop
  406214:	20400440 	.word	0x20400440
  406218:	00407358 	.word	0x00407358
  40621c:	00000000 	.word	0x00000000

00406220 <_calloc_r>:
  406220:	b510      	push	{r4, lr}
  406222:	fb02 f101 	mul.w	r1, r2, r1
  406226:	f7ff f901 	bl	40542c <_malloc_r>
  40622a:	4604      	mov	r4, r0
  40622c:	b1d8      	cbz	r0, 406266 <_calloc_r+0x46>
  40622e:	f850 2c04 	ldr.w	r2, [r0, #-4]
  406232:	f022 0203 	bic.w	r2, r2, #3
  406236:	3a04      	subs	r2, #4
  406238:	2a24      	cmp	r2, #36	; 0x24
  40623a:	d818      	bhi.n	40626e <_calloc_r+0x4e>
  40623c:	2a13      	cmp	r2, #19
  40623e:	d914      	bls.n	40626a <_calloc_r+0x4a>
  406240:	2300      	movs	r3, #0
  406242:	2a1b      	cmp	r2, #27
  406244:	6003      	str	r3, [r0, #0]
  406246:	6043      	str	r3, [r0, #4]
  406248:	d916      	bls.n	406278 <_calloc_r+0x58>
  40624a:	2a24      	cmp	r2, #36	; 0x24
  40624c:	6083      	str	r3, [r0, #8]
  40624e:	60c3      	str	r3, [r0, #12]
  406250:	bf11      	iteee	ne
  406252:	f100 0210 	addne.w	r2, r0, #16
  406256:	6103      	streq	r3, [r0, #16]
  406258:	6143      	streq	r3, [r0, #20]
  40625a:	f100 0218 	addeq.w	r2, r0, #24
  40625e:	2300      	movs	r3, #0
  406260:	6013      	str	r3, [r2, #0]
  406262:	6053      	str	r3, [r2, #4]
  406264:	6093      	str	r3, [r2, #8]
  406266:	4620      	mov	r0, r4
  406268:	bd10      	pop	{r4, pc}
  40626a:	4602      	mov	r2, r0
  40626c:	e7f7      	b.n	40625e <_calloc_r+0x3e>
  40626e:	2100      	movs	r1, #0
  406270:	f7fc fdbc 	bl	402dec <memset>
  406274:	4620      	mov	r0, r4
  406276:	bd10      	pop	{r4, pc}
  406278:	f100 0208 	add.w	r2, r0, #8
  40627c:	e7ef      	b.n	40625e <_calloc_r+0x3e>
  40627e:	bf00      	nop

00406280 <_malloc_trim_r>:
  406280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406282:	4f24      	ldr	r7, [pc, #144]	; (406314 <_malloc_trim_r+0x94>)
  406284:	460c      	mov	r4, r1
  406286:	4606      	mov	r6, r0
  406288:	f7ff fbd2 	bl	405a30 <__malloc_lock>
  40628c:	68bb      	ldr	r3, [r7, #8]
  40628e:	685d      	ldr	r5, [r3, #4]
  406290:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  406294:	310f      	adds	r1, #15
  406296:	f025 0503 	bic.w	r5, r5, #3
  40629a:	4429      	add	r1, r5
  40629c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4062a0:	f021 010f 	bic.w	r1, r1, #15
  4062a4:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4062a8:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4062ac:	db07      	blt.n	4062be <_malloc_trim_r+0x3e>
  4062ae:	2100      	movs	r1, #0
  4062b0:	4630      	mov	r0, r6
  4062b2:	f7ff fec3 	bl	40603c <_sbrk_r>
  4062b6:	68bb      	ldr	r3, [r7, #8]
  4062b8:	442b      	add	r3, r5
  4062ba:	4298      	cmp	r0, r3
  4062bc:	d004      	beq.n	4062c8 <_malloc_trim_r+0x48>
  4062be:	4630      	mov	r0, r6
  4062c0:	f7ff fbbc 	bl	405a3c <__malloc_unlock>
  4062c4:	2000      	movs	r0, #0
  4062c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4062c8:	4261      	negs	r1, r4
  4062ca:	4630      	mov	r0, r6
  4062cc:	f7ff feb6 	bl	40603c <_sbrk_r>
  4062d0:	3001      	adds	r0, #1
  4062d2:	d00d      	beq.n	4062f0 <_malloc_trim_r+0x70>
  4062d4:	4b10      	ldr	r3, [pc, #64]	; (406318 <_malloc_trim_r+0x98>)
  4062d6:	68ba      	ldr	r2, [r7, #8]
  4062d8:	6819      	ldr	r1, [r3, #0]
  4062da:	1b2d      	subs	r5, r5, r4
  4062dc:	f045 0501 	orr.w	r5, r5, #1
  4062e0:	4630      	mov	r0, r6
  4062e2:	1b09      	subs	r1, r1, r4
  4062e4:	6055      	str	r5, [r2, #4]
  4062e6:	6019      	str	r1, [r3, #0]
  4062e8:	f7ff fba8 	bl	405a3c <__malloc_unlock>
  4062ec:	2001      	movs	r0, #1
  4062ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4062f0:	2100      	movs	r1, #0
  4062f2:	4630      	mov	r0, r6
  4062f4:	f7ff fea2 	bl	40603c <_sbrk_r>
  4062f8:	68ba      	ldr	r2, [r7, #8]
  4062fa:	1a83      	subs	r3, r0, r2
  4062fc:	2b0f      	cmp	r3, #15
  4062fe:	ddde      	ble.n	4062be <_malloc_trim_r+0x3e>
  406300:	4c06      	ldr	r4, [pc, #24]	; (40631c <_malloc_trim_r+0x9c>)
  406302:	4905      	ldr	r1, [pc, #20]	; (406318 <_malloc_trim_r+0x98>)
  406304:	6824      	ldr	r4, [r4, #0]
  406306:	f043 0301 	orr.w	r3, r3, #1
  40630a:	1b00      	subs	r0, r0, r4
  40630c:	6053      	str	r3, [r2, #4]
  40630e:	6008      	str	r0, [r1, #0]
  406310:	e7d5      	b.n	4062be <_malloc_trim_r+0x3e>
  406312:	bf00      	nop
  406314:	20400444 	.word	0x20400444
  406318:	20400a68 	.word	0x20400a68
  40631c:	2040084c 	.word	0x2040084c

00406320 <_free_r>:
  406320:	2900      	cmp	r1, #0
  406322:	d044      	beq.n	4063ae <_free_r+0x8e>
  406324:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406328:	460d      	mov	r5, r1
  40632a:	4680      	mov	r8, r0
  40632c:	f7ff fb80 	bl	405a30 <__malloc_lock>
  406330:	f855 7c04 	ldr.w	r7, [r5, #-4]
  406334:	4969      	ldr	r1, [pc, #420]	; (4064dc <_free_r+0x1bc>)
  406336:	f027 0301 	bic.w	r3, r7, #1
  40633a:	f1a5 0408 	sub.w	r4, r5, #8
  40633e:	18e2      	adds	r2, r4, r3
  406340:	688e      	ldr	r6, [r1, #8]
  406342:	6850      	ldr	r0, [r2, #4]
  406344:	42b2      	cmp	r2, r6
  406346:	f020 0003 	bic.w	r0, r0, #3
  40634a:	d05e      	beq.n	40640a <_free_r+0xea>
  40634c:	07fe      	lsls	r6, r7, #31
  40634e:	6050      	str	r0, [r2, #4]
  406350:	d40b      	bmi.n	40636a <_free_r+0x4a>
  406352:	f855 7c08 	ldr.w	r7, [r5, #-8]
  406356:	1be4      	subs	r4, r4, r7
  406358:	f101 0e08 	add.w	lr, r1, #8
  40635c:	68a5      	ldr	r5, [r4, #8]
  40635e:	4575      	cmp	r5, lr
  406360:	443b      	add	r3, r7
  406362:	d06d      	beq.n	406440 <_free_r+0x120>
  406364:	68e7      	ldr	r7, [r4, #12]
  406366:	60ef      	str	r7, [r5, #12]
  406368:	60bd      	str	r5, [r7, #8]
  40636a:	1815      	adds	r5, r2, r0
  40636c:	686d      	ldr	r5, [r5, #4]
  40636e:	07ed      	lsls	r5, r5, #31
  406370:	d53e      	bpl.n	4063f0 <_free_r+0xd0>
  406372:	f043 0201 	orr.w	r2, r3, #1
  406376:	6062      	str	r2, [r4, #4]
  406378:	50e3      	str	r3, [r4, r3]
  40637a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40637e:	d217      	bcs.n	4063b0 <_free_r+0x90>
  406380:	08db      	lsrs	r3, r3, #3
  406382:	1c58      	adds	r0, r3, #1
  406384:	109a      	asrs	r2, r3, #2
  406386:	684d      	ldr	r5, [r1, #4]
  406388:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  40638c:	60a7      	str	r7, [r4, #8]
  40638e:	2301      	movs	r3, #1
  406390:	4093      	lsls	r3, r2
  406392:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  406396:	432b      	orrs	r3, r5
  406398:	3a08      	subs	r2, #8
  40639a:	60e2      	str	r2, [r4, #12]
  40639c:	604b      	str	r3, [r1, #4]
  40639e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4063a2:	60fc      	str	r4, [r7, #12]
  4063a4:	4640      	mov	r0, r8
  4063a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4063aa:	f7ff bb47 	b.w	405a3c <__malloc_unlock>
  4063ae:	4770      	bx	lr
  4063b0:	0a5a      	lsrs	r2, r3, #9
  4063b2:	2a04      	cmp	r2, #4
  4063b4:	d852      	bhi.n	40645c <_free_r+0x13c>
  4063b6:	099a      	lsrs	r2, r3, #6
  4063b8:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4063bc:	00ff      	lsls	r7, r7, #3
  4063be:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4063c2:	19c8      	adds	r0, r1, r7
  4063c4:	59ca      	ldr	r2, [r1, r7]
  4063c6:	3808      	subs	r0, #8
  4063c8:	4290      	cmp	r0, r2
  4063ca:	d04f      	beq.n	40646c <_free_r+0x14c>
  4063cc:	6851      	ldr	r1, [r2, #4]
  4063ce:	f021 0103 	bic.w	r1, r1, #3
  4063d2:	428b      	cmp	r3, r1
  4063d4:	d232      	bcs.n	40643c <_free_r+0x11c>
  4063d6:	6892      	ldr	r2, [r2, #8]
  4063d8:	4290      	cmp	r0, r2
  4063da:	d1f7      	bne.n	4063cc <_free_r+0xac>
  4063dc:	68c3      	ldr	r3, [r0, #12]
  4063de:	60a0      	str	r0, [r4, #8]
  4063e0:	60e3      	str	r3, [r4, #12]
  4063e2:	609c      	str	r4, [r3, #8]
  4063e4:	60c4      	str	r4, [r0, #12]
  4063e6:	4640      	mov	r0, r8
  4063e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4063ec:	f7ff bb26 	b.w	405a3c <__malloc_unlock>
  4063f0:	6895      	ldr	r5, [r2, #8]
  4063f2:	4f3b      	ldr	r7, [pc, #236]	; (4064e0 <_free_r+0x1c0>)
  4063f4:	42bd      	cmp	r5, r7
  4063f6:	4403      	add	r3, r0
  4063f8:	d040      	beq.n	40647c <_free_r+0x15c>
  4063fa:	68d0      	ldr	r0, [r2, #12]
  4063fc:	60e8      	str	r0, [r5, #12]
  4063fe:	f043 0201 	orr.w	r2, r3, #1
  406402:	6085      	str	r5, [r0, #8]
  406404:	6062      	str	r2, [r4, #4]
  406406:	50e3      	str	r3, [r4, r3]
  406408:	e7b7      	b.n	40637a <_free_r+0x5a>
  40640a:	07ff      	lsls	r7, r7, #31
  40640c:	4403      	add	r3, r0
  40640e:	d407      	bmi.n	406420 <_free_r+0x100>
  406410:	f855 2c08 	ldr.w	r2, [r5, #-8]
  406414:	1aa4      	subs	r4, r4, r2
  406416:	4413      	add	r3, r2
  406418:	68a0      	ldr	r0, [r4, #8]
  40641a:	68e2      	ldr	r2, [r4, #12]
  40641c:	60c2      	str	r2, [r0, #12]
  40641e:	6090      	str	r0, [r2, #8]
  406420:	4a30      	ldr	r2, [pc, #192]	; (4064e4 <_free_r+0x1c4>)
  406422:	6812      	ldr	r2, [r2, #0]
  406424:	f043 0001 	orr.w	r0, r3, #1
  406428:	4293      	cmp	r3, r2
  40642a:	6060      	str	r0, [r4, #4]
  40642c:	608c      	str	r4, [r1, #8]
  40642e:	d3b9      	bcc.n	4063a4 <_free_r+0x84>
  406430:	4b2d      	ldr	r3, [pc, #180]	; (4064e8 <_free_r+0x1c8>)
  406432:	4640      	mov	r0, r8
  406434:	6819      	ldr	r1, [r3, #0]
  406436:	f7ff ff23 	bl	406280 <_malloc_trim_r>
  40643a:	e7b3      	b.n	4063a4 <_free_r+0x84>
  40643c:	4610      	mov	r0, r2
  40643e:	e7cd      	b.n	4063dc <_free_r+0xbc>
  406440:	1811      	adds	r1, r2, r0
  406442:	6849      	ldr	r1, [r1, #4]
  406444:	07c9      	lsls	r1, r1, #31
  406446:	d444      	bmi.n	4064d2 <_free_r+0x1b2>
  406448:	6891      	ldr	r1, [r2, #8]
  40644a:	68d2      	ldr	r2, [r2, #12]
  40644c:	60ca      	str	r2, [r1, #12]
  40644e:	4403      	add	r3, r0
  406450:	f043 0001 	orr.w	r0, r3, #1
  406454:	6091      	str	r1, [r2, #8]
  406456:	6060      	str	r0, [r4, #4]
  406458:	50e3      	str	r3, [r4, r3]
  40645a:	e7a3      	b.n	4063a4 <_free_r+0x84>
  40645c:	2a14      	cmp	r2, #20
  40645e:	d816      	bhi.n	40648e <_free_r+0x16e>
  406460:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  406464:	00ff      	lsls	r7, r7, #3
  406466:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40646a:	e7aa      	b.n	4063c2 <_free_r+0xa2>
  40646c:	10aa      	asrs	r2, r5, #2
  40646e:	2301      	movs	r3, #1
  406470:	684d      	ldr	r5, [r1, #4]
  406472:	4093      	lsls	r3, r2
  406474:	432b      	orrs	r3, r5
  406476:	604b      	str	r3, [r1, #4]
  406478:	4603      	mov	r3, r0
  40647a:	e7b0      	b.n	4063de <_free_r+0xbe>
  40647c:	f043 0201 	orr.w	r2, r3, #1
  406480:	614c      	str	r4, [r1, #20]
  406482:	610c      	str	r4, [r1, #16]
  406484:	60e5      	str	r5, [r4, #12]
  406486:	60a5      	str	r5, [r4, #8]
  406488:	6062      	str	r2, [r4, #4]
  40648a:	50e3      	str	r3, [r4, r3]
  40648c:	e78a      	b.n	4063a4 <_free_r+0x84>
  40648e:	2a54      	cmp	r2, #84	; 0x54
  406490:	d806      	bhi.n	4064a0 <_free_r+0x180>
  406492:	0b1a      	lsrs	r2, r3, #12
  406494:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  406498:	00ff      	lsls	r7, r7, #3
  40649a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40649e:	e790      	b.n	4063c2 <_free_r+0xa2>
  4064a0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4064a4:	d806      	bhi.n	4064b4 <_free_r+0x194>
  4064a6:	0bda      	lsrs	r2, r3, #15
  4064a8:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4064ac:	00ff      	lsls	r7, r7, #3
  4064ae:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4064b2:	e786      	b.n	4063c2 <_free_r+0xa2>
  4064b4:	f240 5054 	movw	r0, #1364	; 0x554
  4064b8:	4282      	cmp	r2, r0
  4064ba:	d806      	bhi.n	4064ca <_free_r+0x1aa>
  4064bc:	0c9a      	lsrs	r2, r3, #18
  4064be:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4064c2:	00ff      	lsls	r7, r7, #3
  4064c4:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4064c8:	e77b      	b.n	4063c2 <_free_r+0xa2>
  4064ca:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4064ce:	257e      	movs	r5, #126	; 0x7e
  4064d0:	e777      	b.n	4063c2 <_free_r+0xa2>
  4064d2:	f043 0101 	orr.w	r1, r3, #1
  4064d6:	6061      	str	r1, [r4, #4]
  4064d8:	6013      	str	r3, [r2, #0]
  4064da:	e763      	b.n	4063a4 <_free_r+0x84>
  4064dc:	20400444 	.word	0x20400444
  4064e0:	2040044c 	.word	0x2040044c
  4064e4:	20400850 	.word	0x20400850
  4064e8:	20400a98 	.word	0x20400a98

004064ec <__ascii_mbtowc>:
  4064ec:	b082      	sub	sp, #8
  4064ee:	b149      	cbz	r1, 406504 <__ascii_mbtowc+0x18>
  4064f0:	b15a      	cbz	r2, 40650a <__ascii_mbtowc+0x1e>
  4064f2:	b16b      	cbz	r3, 406510 <__ascii_mbtowc+0x24>
  4064f4:	7813      	ldrb	r3, [r2, #0]
  4064f6:	600b      	str	r3, [r1, #0]
  4064f8:	7812      	ldrb	r2, [r2, #0]
  4064fa:	1c10      	adds	r0, r2, #0
  4064fc:	bf18      	it	ne
  4064fe:	2001      	movne	r0, #1
  406500:	b002      	add	sp, #8
  406502:	4770      	bx	lr
  406504:	a901      	add	r1, sp, #4
  406506:	2a00      	cmp	r2, #0
  406508:	d1f3      	bne.n	4064f2 <__ascii_mbtowc+0x6>
  40650a:	4610      	mov	r0, r2
  40650c:	b002      	add	sp, #8
  40650e:	4770      	bx	lr
  406510:	f06f 0001 	mvn.w	r0, #1
  406514:	e7f4      	b.n	406500 <__ascii_mbtowc+0x14>
  406516:	bf00      	nop

00406518 <memmove>:
  406518:	4288      	cmp	r0, r1
  40651a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40651c:	d90d      	bls.n	40653a <memmove+0x22>
  40651e:	188b      	adds	r3, r1, r2
  406520:	4298      	cmp	r0, r3
  406522:	d20a      	bcs.n	40653a <memmove+0x22>
  406524:	1884      	adds	r4, r0, r2
  406526:	2a00      	cmp	r2, #0
  406528:	d051      	beq.n	4065ce <memmove+0xb6>
  40652a:	4622      	mov	r2, r4
  40652c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  406530:	f802 4d01 	strb.w	r4, [r2, #-1]!
  406534:	4299      	cmp	r1, r3
  406536:	d1f9      	bne.n	40652c <memmove+0x14>
  406538:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40653a:	2a0f      	cmp	r2, #15
  40653c:	d948      	bls.n	4065d0 <memmove+0xb8>
  40653e:	ea41 0300 	orr.w	r3, r1, r0
  406542:	079b      	lsls	r3, r3, #30
  406544:	d146      	bne.n	4065d4 <memmove+0xbc>
  406546:	f100 0410 	add.w	r4, r0, #16
  40654a:	f101 0310 	add.w	r3, r1, #16
  40654e:	4615      	mov	r5, r2
  406550:	f853 6c10 	ldr.w	r6, [r3, #-16]
  406554:	f844 6c10 	str.w	r6, [r4, #-16]
  406558:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  40655c:	f844 6c0c 	str.w	r6, [r4, #-12]
  406560:	f853 6c08 	ldr.w	r6, [r3, #-8]
  406564:	f844 6c08 	str.w	r6, [r4, #-8]
  406568:	3d10      	subs	r5, #16
  40656a:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40656e:	f844 6c04 	str.w	r6, [r4, #-4]
  406572:	2d0f      	cmp	r5, #15
  406574:	f103 0310 	add.w	r3, r3, #16
  406578:	f104 0410 	add.w	r4, r4, #16
  40657c:	d8e8      	bhi.n	406550 <memmove+0x38>
  40657e:	f1a2 0310 	sub.w	r3, r2, #16
  406582:	f023 030f 	bic.w	r3, r3, #15
  406586:	f002 0e0f 	and.w	lr, r2, #15
  40658a:	3310      	adds	r3, #16
  40658c:	f1be 0f03 	cmp.w	lr, #3
  406590:	4419      	add	r1, r3
  406592:	4403      	add	r3, r0
  406594:	d921      	bls.n	4065da <memmove+0xc2>
  406596:	1f1e      	subs	r6, r3, #4
  406598:	460d      	mov	r5, r1
  40659a:	4674      	mov	r4, lr
  40659c:	3c04      	subs	r4, #4
  40659e:	f855 7b04 	ldr.w	r7, [r5], #4
  4065a2:	f846 7f04 	str.w	r7, [r6, #4]!
  4065a6:	2c03      	cmp	r4, #3
  4065a8:	d8f8      	bhi.n	40659c <memmove+0x84>
  4065aa:	f1ae 0404 	sub.w	r4, lr, #4
  4065ae:	f024 0403 	bic.w	r4, r4, #3
  4065b2:	3404      	adds	r4, #4
  4065b4:	4421      	add	r1, r4
  4065b6:	4423      	add	r3, r4
  4065b8:	f002 0203 	and.w	r2, r2, #3
  4065bc:	b162      	cbz	r2, 4065d8 <memmove+0xc0>
  4065be:	3b01      	subs	r3, #1
  4065c0:	440a      	add	r2, r1
  4065c2:	f811 4b01 	ldrb.w	r4, [r1], #1
  4065c6:	f803 4f01 	strb.w	r4, [r3, #1]!
  4065ca:	428a      	cmp	r2, r1
  4065cc:	d1f9      	bne.n	4065c2 <memmove+0xaa>
  4065ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4065d0:	4603      	mov	r3, r0
  4065d2:	e7f3      	b.n	4065bc <memmove+0xa4>
  4065d4:	4603      	mov	r3, r0
  4065d6:	e7f2      	b.n	4065be <memmove+0xa6>
  4065d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4065da:	4672      	mov	r2, lr
  4065dc:	e7ee      	b.n	4065bc <memmove+0xa4>
  4065de:	bf00      	nop

004065e0 <_realloc_r>:
  4065e0:	2900      	cmp	r1, #0
  4065e2:	f000 8095 	beq.w	406710 <_realloc_r+0x130>
  4065e6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4065ea:	460d      	mov	r5, r1
  4065ec:	4616      	mov	r6, r2
  4065ee:	b083      	sub	sp, #12
  4065f0:	4680      	mov	r8, r0
  4065f2:	f106 070b 	add.w	r7, r6, #11
  4065f6:	f7ff fa1b 	bl	405a30 <__malloc_lock>
  4065fa:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4065fe:	2f16      	cmp	r7, #22
  406600:	f02e 0403 	bic.w	r4, lr, #3
  406604:	f1a5 0908 	sub.w	r9, r5, #8
  406608:	d83c      	bhi.n	406684 <_realloc_r+0xa4>
  40660a:	2210      	movs	r2, #16
  40660c:	4617      	mov	r7, r2
  40660e:	42be      	cmp	r6, r7
  406610:	d83d      	bhi.n	40668e <_realloc_r+0xae>
  406612:	4294      	cmp	r4, r2
  406614:	da43      	bge.n	40669e <_realloc_r+0xbe>
  406616:	4bc4      	ldr	r3, [pc, #784]	; (406928 <_realloc_r+0x348>)
  406618:	6899      	ldr	r1, [r3, #8]
  40661a:	eb09 0004 	add.w	r0, r9, r4
  40661e:	4288      	cmp	r0, r1
  406620:	f000 80b4 	beq.w	40678c <_realloc_r+0x1ac>
  406624:	6843      	ldr	r3, [r0, #4]
  406626:	f023 0101 	bic.w	r1, r3, #1
  40662a:	4401      	add	r1, r0
  40662c:	6849      	ldr	r1, [r1, #4]
  40662e:	07c9      	lsls	r1, r1, #31
  406630:	d54c      	bpl.n	4066cc <_realloc_r+0xec>
  406632:	f01e 0f01 	tst.w	lr, #1
  406636:	f000 809b 	beq.w	406770 <_realloc_r+0x190>
  40663a:	4631      	mov	r1, r6
  40663c:	4640      	mov	r0, r8
  40663e:	f7fe fef5 	bl	40542c <_malloc_r>
  406642:	4606      	mov	r6, r0
  406644:	2800      	cmp	r0, #0
  406646:	d03a      	beq.n	4066be <_realloc_r+0xde>
  406648:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40664c:	f023 0301 	bic.w	r3, r3, #1
  406650:	444b      	add	r3, r9
  406652:	f1a0 0208 	sub.w	r2, r0, #8
  406656:	429a      	cmp	r2, r3
  406658:	f000 8121 	beq.w	40689e <_realloc_r+0x2be>
  40665c:	1f22      	subs	r2, r4, #4
  40665e:	2a24      	cmp	r2, #36	; 0x24
  406660:	f200 8107 	bhi.w	406872 <_realloc_r+0x292>
  406664:	2a13      	cmp	r2, #19
  406666:	f200 80db 	bhi.w	406820 <_realloc_r+0x240>
  40666a:	4603      	mov	r3, r0
  40666c:	462a      	mov	r2, r5
  40666e:	6811      	ldr	r1, [r2, #0]
  406670:	6019      	str	r1, [r3, #0]
  406672:	6851      	ldr	r1, [r2, #4]
  406674:	6059      	str	r1, [r3, #4]
  406676:	6892      	ldr	r2, [r2, #8]
  406678:	609a      	str	r2, [r3, #8]
  40667a:	4629      	mov	r1, r5
  40667c:	4640      	mov	r0, r8
  40667e:	f7ff fe4f 	bl	406320 <_free_r>
  406682:	e01c      	b.n	4066be <_realloc_r+0xde>
  406684:	f027 0707 	bic.w	r7, r7, #7
  406688:	2f00      	cmp	r7, #0
  40668a:	463a      	mov	r2, r7
  40668c:	dabf      	bge.n	40660e <_realloc_r+0x2e>
  40668e:	2600      	movs	r6, #0
  406690:	230c      	movs	r3, #12
  406692:	4630      	mov	r0, r6
  406694:	f8c8 3000 	str.w	r3, [r8]
  406698:	b003      	add	sp, #12
  40669a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40669e:	462e      	mov	r6, r5
  4066a0:	1be3      	subs	r3, r4, r7
  4066a2:	2b0f      	cmp	r3, #15
  4066a4:	d81e      	bhi.n	4066e4 <_realloc_r+0x104>
  4066a6:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4066aa:	f003 0301 	and.w	r3, r3, #1
  4066ae:	4323      	orrs	r3, r4
  4066b0:	444c      	add	r4, r9
  4066b2:	f8c9 3004 	str.w	r3, [r9, #4]
  4066b6:	6863      	ldr	r3, [r4, #4]
  4066b8:	f043 0301 	orr.w	r3, r3, #1
  4066bc:	6063      	str	r3, [r4, #4]
  4066be:	4640      	mov	r0, r8
  4066c0:	f7ff f9bc 	bl	405a3c <__malloc_unlock>
  4066c4:	4630      	mov	r0, r6
  4066c6:	b003      	add	sp, #12
  4066c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4066cc:	f023 0303 	bic.w	r3, r3, #3
  4066d0:	18e1      	adds	r1, r4, r3
  4066d2:	4291      	cmp	r1, r2
  4066d4:	db1f      	blt.n	406716 <_realloc_r+0x136>
  4066d6:	68c3      	ldr	r3, [r0, #12]
  4066d8:	6882      	ldr	r2, [r0, #8]
  4066da:	462e      	mov	r6, r5
  4066dc:	60d3      	str	r3, [r2, #12]
  4066de:	460c      	mov	r4, r1
  4066e0:	609a      	str	r2, [r3, #8]
  4066e2:	e7dd      	b.n	4066a0 <_realloc_r+0xc0>
  4066e4:	f8d9 2004 	ldr.w	r2, [r9, #4]
  4066e8:	eb09 0107 	add.w	r1, r9, r7
  4066ec:	f002 0201 	and.w	r2, r2, #1
  4066f0:	444c      	add	r4, r9
  4066f2:	f043 0301 	orr.w	r3, r3, #1
  4066f6:	4317      	orrs	r7, r2
  4066f8:	f8c9 7004 	str.w	r7, [r9, #4]
  4066fc:	604b      	str	r3, [r1, #4]
  4066fe:	6863      	ldr	r3, [r4, #4]
  406700:	f043 0301 	orr.w	r3, r3, #1
  406704:	3108      	adds	r1, #8
  406706:	6063      	str	r3, [r4, #4]
  406708:	4640      	mov	r0, r8
  40670a:	f7ff fe09 	bl	406320 <_free_r>
  40670e:	e7d6      	b.n	4066be <_realloc_r+0xde>
  406710:	4611      	mov	r1, r2
  406712:	f7fe be8b 	b.w	40542c <_malloc_r>
  406716:	f01e 0f01 	tst.w	lr, #1
  40671a:	d18e      	bne.n	40663a <_realloc_r+0x5a>
  40671c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406720:	eba9 0a01 	sub.w	sl, r9, r1
  406724:	f8da 1004 	ldr.w	r1, [sl, #4]
  406728:	f021 0103 	bic.w	r1, r1, #3
  40672c:	440b      	add	r3, r1
  40672e:	4423      	add	r3, r4
  406730:	4293      	cmp	r3, r2
  406732:	db25      	blt.n	406780 <_realloc_r+0x1a0>
  406734:	68c2      	ldr	r2, [r0, #12]
  406736:	6881      	ldr	r1, [r0, #8]
  406738:	4656      	mov	r6, sl
  40673a:	60ca      	str	r2, [r1, #12]
  40673c:	6091      	str	r1, [r2, #8]
  40673e:	f8da 100c 	ldr.w	r1, [sl, #12]
  406742:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406746:	1f22      	subs	r2, r4, #4
  406748:	2a24      	cmp	r2, #36	; 0x24
  40674a:	60c1      	str	r1, [r0, #12]
  40674c:	6088      	str	r0, [r1, #8]
  40674e:	f200 8094 	bhi.w	40687a <_realloc_r+0x29a>
  406752:	2a13      	cmp	r2, #19
  406754:	d96f      	bls.n	406836 <_realloc_r+0x256>
  406756:	6829      	ldr	r1, [r5, #0]
  406758:	f8ca 1008 	str.w	r1, [sl, #8]
  40675c:	6869      	ldr	r1, [r5, #4]
  40675e:	f8ca 100c 	str.w	r1, [sl, #12]
  406762:	2a1b      	cmp	r2, #27
  406764:	f200 80a2 	bhi.w	4068ac <_realloc_r+0x2cc>
  406768:	3508      	adds	r5, #8
  40676a:	f10a 0210 	add.w	r2, sl, #16
  40676e:	e063      	b.n	406838 <_realloc_r+0x258>
  406770:	f855 3c08 	ldr.w	r3, [r5, #-8]
  406774:	eba9 0a03 	sub.w	sl, r9, r3
  406778:	f8da 1004 	ldr.w	r1, [sl, #4]
  40677c:	f021 0103 	bic.w	r1, r1, #3
  406780:	1863      	adds	r3, r4, r1
  406782:	4293      	cmp	r3, r2
  406784:	f6ff af59 	blt.w	40663a <_realloc_r+0x5a>
  406788:	4656      	mov	r6, sl
  40678a:	e7d8      	b.n	40673e <_realloc_r+0x15e>
  40678c:	6841      	ldr	r1, [r0, #4]
  40678e:	f021 0b03 	bic.w	fp, r1, #3
  406792:	44a3      	add	fp, r4
  406794:	f107 0010 	add.w	r0, r7, #16
  406798:	4583      	cmp	fp, r0
  40679a:	da56      	bge.n	40684a <_realloc_r+0x26a>
  40679c:	f01e 0f01 	tst.w	lr, #1
  4067a0:	f47f af4b 	bne.w	40663a <_realloc_r+0x5a>
  4067a4:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4067a8:	eba9 0a01 	sub.w	sl, r9, r1
  4067ac:	f8da 1004 	ldr.w	r1, [sl, #4]
  4067b0:	f021 0103 	bic.w	r1, r1, #3
  4067b4:	448b      	add	fp, r1
  4067b6:	4558      	cmp	r0, fp
  4067b8:	dce2      	bgt.n	406780 <_realloc_r+0x1a0>
  4067ba:	4656      	mov	r6, sl
  4067bc:	f8da 100c 	ldr.w	r1, [sl, #12]
  4067c0:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4067c4:	1f22      	subs	r2, r4, #4
  4067c6:	2a24      	cmp	r2, #36	; 0x24
  4067c8:	60c1      	str	r1, [r0, #12]
  4067ca:	6088      	str	r0, [r1, #8]
  4067cc:	f200 808f 	bhi.w	4068ee <_realloc_r+0x30e>
  4067d0:	2a13      	cmp	r2, #19
  4067d2:	f240 808a 	bls.w	4068ea <_realloc_r+0x30a>
  4067d6:	6829      	ldr	r1, [r5, #0]
  4067d8:	f8ca 1008 	str.w	r1, [sl, #8]
  4067dc:	6869      	ldr	r1, [r5, #4]
  4067de:	f8ca 100c 	str.w	r1, [sl, #12]
  4067e2:	2a1b      	cmp	r2, #27
  4067e4:	f200 808a 	bhi.w	4068fc <_realloc_r+0x31c>
  4067e8:	3508      	adds	r5, #8
  4067ea:	f10a 0210 	add.w	r2, sl, #16
  4067ee:	6829      	ldr	r1, [r5, #0]
  4067f0:	6011      	str	r1, [r2, #0]
  4067f2:	6869      	ldr	r1, [r5, #4]
  4067f4:	6051      	str	r1, [r2, #4]
  4067f6:	68a9      	ldr	r1, [r5, #8]
  4067f8:	6091      	str	r1, [r2, #8]
  4067fa:	eb0a 0107 	add.w	r1, sl, r7
  4067fe:	ebab 0207 	sub.w	r2, fp, r7
  406802:	f042 0201 	orr.w	r2, r2, #1
  406806:	6099      	str	r1, [r3, #8]
  406808:	604a      	str	r2, [r1, #4]
  40680a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40680e:	f003 0301 	and.w	r3, r3, #1
  406812:	431f      	orrs	r7, r3
  406814:	4640      	mov	r0, r8
  406816:	f8ca 7004 	str.w	r7, [sl, #4]
  40681a:	f7ff f90f 	bl	405a3c <__malloc_unlock>
  40681e:	e751      	b.n	4066c4 <_realloc_r+0xe4>
  406820:	682b      	ldr	r3, [r5, #0]
  406822:	6003      	str	r3, [r0, #0]
  406824:	686b      	ldr	r3, [r5, #4]
  406826:	6043      	str	r3, [r0, #4]
  406828:	2a1b      	cmp	r2, #27
  40682a:	d82d      	bhi.n	406888 <_realloc_r+0x2a8>
  40682c:	f100 0308 	add.w	r3, r0, #8
  406830:	f105 0208 	add.w	r2, r5, #8
  406834:	e71b      	b.n	40666e <_realloc_r+0x8e>
  406836:	4632      	mov	r2, r6
  406838:	6829      	ldr	r1, [r5, #0]
  40683a:	6011      	str	r1, [r2, #0]
  40683c:	6869      	ldr	r1, [r5, #4]
  40683e:	6051      	str	r1, [r2, #4]
  406840:	68a9      	ldr	r1, [r5, #8]
  406842:	6091      	str	r1, [r2, #8]
  406844:	461c      	mov	r4, r3
  406846:	46d1      	mov	r9, sl
  406848:	e72a      	b.n	4066a0 <_realloc_r+0xc0>
  40684a:	eb09 0107 	add.w	r1, r9, r7
  40684e:	ebab 0b07 	sub.w	fp, fp, r7
  406852:	f04b 0201 	orr.w	r2, fp, #1
  406856:	6099      	str	r1, [r3, #8]
  406858:	604a      	str	r2, [r1, #4]
  40685a:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40685e:	f003 0301 	and.w	r3, r3, #1
  406862:	431f      	orrs	r7, r3
  406864:	4640      	mov	r0, r8
  406866:	f845 7c04 	str.w	r7, [r5, #-4]
  40686a:	f7ff f8e7 	bl	405a3c <__malloc_unlock>
  40686e:	462e      	mov	r6, r5
  406870:	e728      	b.n	4066c4 <_realloc_r+0xe4>
  406872:	4629      	mov	r1, r5
  406874:	f7ff fe50 	bl	406518 <memmove>
  406878:	e6ff      	b.n	40667a <_realloc_r+0x9a>
  40687a:	4629      	mov	r1, r5
  40687c:	4630      	mov	r0, r6
  40687e:	461c      	mov	r4, r3
  406880:	46d1      	mov	r9, sl
  406882:	f7ff fe49 	bl	406518 <memmove>
  406886:	e70b      	b.n	4066a0 <_realloc_r+0xc0>
  406888:	68ab      	ldr	r3, [r5, #8]
  40688a:	6083      	str	r3, [r0, #8]
  40688c:	68eb      	ldr	r3, [r5, #12]
  40688e:	60c3      	str	r3, [r0, #12]
  406890:	2a24      	cmp	r2, #36	; 0x24
  406892:	d017      	beq.n	4068c4 <_realloc_r+0x2e4>
  406894:	f100 0310 	add.w	r3, r0, #16
  406898:	f105 0210 	add.w	r2, r5, #16
  40689c:	e6e7      	b.n	40666e <_realloc_r+0x8e>
  40689e:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4068a2:	f023 0303 	bic.w	r3, r3, #3
  4068a6:	441c      	add	r4, r3
  4068a8:	462e      	mov	r6, r5
  4068aa:	e6f9      	b.n	4066a0 <_realloc_r+0xc0>
  4068ac:	68a9      	ldr	r1, [r5, #8]
  4068ae:	f8ca 1010 	str.w	r1, [sl, #16]
  4068b2:	68e9      	ldr	r1, [r5, #12]
  4068b4:	f8ca 1014 	str.w	r1, [sl, #20]
  4068b8:	2a24      	cmp	r2, #36	; 0x24
  4068ba:	d00c      	beq.n	4068d6 <_realloc_r+0x2f6>
  4068bc:	3510      	adds	r5, #16
  4068be:	f10a 0218 	add.w	r2, sl, #24
  4068c2:	e7b9      	b.n	406838 <_realloc_r+0x258>
  4068c4:	692b      	ldr	r3, [r5, #16]
  4068c6:	6103      	str	r3, [r0, #16]
  4068c8:	696b      	ldr	r3, [r5, #20]
  4068ca:	6143      	str	r3, [r0, #20]
  4068cc:	f105 0218 	add.w	r2, r5, #24
  4068d0:	f100 0318 	add.w	r3, r0, #24
  4068d4:	e6cb      	b.n	40666e <_realloc_r+0x8e>
  4068d6:	692a      	ldr	r2, [r5, #16]
  4068d8:	f8ca 2018 	str.w	r2, [sl, #24]
  4068dc:	696a      	ldr	r2, [r5, #20]
  4068de:	f8ca 201c 	str.w	r2, [sl, #28]
  4068e2:	3518      	adds	r5, #24
  4068e4:	f10a 0220 	add.w	r2, sl, #32
  4068e8:	e7a6      	b.n	406838 <_realloc_r+0x258>
  4068ea:	4632      	mov	r2, r6
  4068ec:	e77f      	b.n	4067ee <_realloc_r+0x20e>
  4068ee:	4629      	mov	r1, r5
  4068f0:	4630      	mov	r0, r6
  4068f2:	9301      	str	r3, [sp, #4]
  4068f4:	f7ff fe10 	bl	406518 <memmove>
  4068f8:	9b01      	ldr	r3, [sp, #4]
  4068fa:	e77e      	b.n	4067fa <_realloc_r+0x21a>
  4068fc:	68a9      	ldr	r1, [r5, #8]
  4068fe:	f8ca 1010 	str.w	r1, [sl, #16]
  406902:	68e9      	ldr	r1, [r5, #12]
  406904:	f8ca 1014 	str.w	r1, [sl, #20]
  406908:	2a24      	cmp	r2, #36	; 0x24
  40690a:	d003      	beq.n	406914 <_realloc_r+0x334>
  40690c:	3510      	adds	r5, #16
  40690e:	f10a 0218 	add.w	r2, sl, #24
  406912:	e76c      	b.n	4067ee <_realloc_r+0x20e>
  406914:	692a      	ldr	r2, [r5, #16]
  406916:	f8ca 2018 	str.w	r2, [sl, #24]
  40691a:	696a      	ldr	r2, [r5, #20]
  40691c:	f8ca 201c 	str.w	r2, [sl, #28]
  406920:	3518      	adds	r5, #24
  406922:	f10a 0220 	add.w	r2, sl, #32
  406926:	e762      	b.n	4067ee <_realloc_r+0x20e>
  406928:	20400444 	.word	0x20400444

0040692c <__ascii_wctomb>:
  40692c:	b121      	cbz	r1, 406938 <__ascii_wctomb+0xc>
  40692e:	2aff      	cmp	r2, #255	; 0xff
  406930:	d804      	bhi.n	40693c <__ascii_wctomb+0x10>
  406932:	700a      	strb	r2, [r1, #0]
  406934:	2001      	movs	r0, #1
  406936:	4770      	bx	lr
  406938:	4608      	mov	r0, r1
  40693a:	4770      	bx	lr
  40693c:	238a      	movs	r3, #138	; 0x8a
  40693e:	6003      	str	r3, [r0, #0]
  406940:	f04f 30ff 	mov.w	r0, #4294967295
  406944:	4770      	bx	lr
  406946:	bf00      	nop

00406948 <__aeabi_drsub>:
  406948:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40694c:	e002      	b.n	406954 <__adddf3>
  40694e:	bf00      	nop

00406950 <__aeabi_dsub>:
  406950:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00406954 <__adddf3>:
  406954:	b530      	push	{r4, r5, lr}
  406956:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40695a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40695e:	ea94 0f05 	teq	r4, r5
  406962:	bf08      	it	eq
  406964:	ea90 0f02 	teqeq	r0, r2
  406968:	bf1f      	itttt	ne
  40696a:	ea54 0c00 	orrsne.w	ip, r4, r0
  40696e:	ea55 0c02 	orrsne.w	ip, r5, r2
  406972:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  406976:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40697a:	f000 80e2 	beq.w	406b42 <__adddf3+0x1ee>
  40697e:	ea4f 5454 	mov.w	r4, r4, lsr #21
  406982:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  406986:	bfb8      	it	lt
  406988:	426d      	neglt	r5, r5
  40698a:	dd0c      	ble.n	4069a6 <__adddf3+0x52>
  40698c:	442c      	add	r4, r5
  40698e:	ea80 0202 	eor.w	r2, r0, r2
  406992:	ea81 0303 	eor.w	r3, r1, r3
  406996:	ea82 0000 	eor.w	r0, r2, r0
  40699a:	ea83 0101 	eor.w	r1, r3, r1
  40699e:	ea80 0202 	eor.w	r2, r0, r2
  4069a2:	ea81 0303 	eor.w	r3, r1, r3
  4069a6:	2d36      	cmp	r5, #54	; 0x36
  4069a8:	bf88      	it	hi
  4069aa:	bd30      	pophi	{r4, r5, pc}
  4069ac:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4069b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4069b4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4069b8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4069bc:	d002      	beq.n	4069c4 <__adddf3+0x70>
  4069be:	4240      	negs	r0, r0
  4069c0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4069c4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4069c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4069cc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4069d0:	d002      	beq.n	4069d8 <__adddf3+0x84>
  4069d2:	4252      	negs	r2, r2
  4069d4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4069d8:	ea94 0f05 	teq	r4, r5
  4069dc:	f000 80a7 	beq.w	406b2e <__adddf3+0x1da>
  4069e0:	f1a4 0401 	sub.w	r4, r4, #1
  4069e4:	f1d5 0e20 	rsbs	lr, r5, #32
  4069e8:	db0d      	blt.n	406a06 <__adddf3+0xb2>
  4069ea:	fa02 fc0e 	lsl.w	ip, r2, lr
  4069ee:	fa22 f205 	lsr.w	r2, r2, r5
  4069f2:	1880      	adds	r0, r0, r2
  4069f4:	f141 0100 	adc.w	r1, r1, #0
  4069f8:	fa03 f20e 	lsl.w	r2, r3, lr
  4069fc:	1880      	adds	r0, r0, r2
  4069fe:	fa43 f305 	asr.w	r3, r3, r5
  406a02:	4159      	adcs	r1, r3
  406a04:	e00e      	b.n	406a24 <__adddf3+0xd0>
  406a06:	f1a5 0520 	sub.w	r5, r5, #32
  406a0a:	f10e 0e20 	add.w	lr, lr, #32
  406a0e:	2a01      	cmp	r2, #1
  406a10:	fa03 fc0e 	lsl.w	ip, r3, lr
  406a14:	bf28      	it	cs
  406a16:	f04c 0c02 	orrcs.w	ip, ip, #2
  406a1a:	fa43 f305 	asr.w	r3, r3, r5
  406a1e:	18c0      	adds	r0, r0, r3
  406a20:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  406a24:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406a28:	d507      	bpl.n	406a3a <__adddf3+0xe6>
  406a2a:	f04f 0e00 	mov.w	lr, #0
  406a2e:	f1dc 0c00 	rsbs	ip, ip, #0
  406a32:	eb7e 0000 	sbcs.w	r0, lr, r0
  406a36:	eb6e 0101 	sbc.w	r1, lr, r1
  406a3a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  406a3e:	d31b      	bcc.n	406a78 <__adddf3+0x124>
  406a40:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  406a44:	d30c      	bcc.n	406a60 <__adddf3+0x10c>
  406a46:	0849      	lsrs	r1, r1, #1
  406a48:	ea5f 0030 	movs.w	r0, r0, rrx
  406a4c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  406a50:	f104 0401 	add.w	r4, r4, #1
  406a54:	ea4f 5244 	mov.w	r2, r4, lsl #21
  406a58:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  406a5c:	f080 809a 	bcs.w	406b94 <__adddf3+0x240>
  406a60:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  406a64:	bf08      	it	eq
  406a66:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  406a6a:	f150 0000 	adcs.w	r0, r0, #0
  406a6e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406a72:	ea41 0105 	orr.w	r1, r1, r5
  406a76:	bd30      	pop	{r4, r5, pc}
  406a78:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  406a7c:	4140      	adcs	r0, r0
  406a7e:	eb41 0101 	adc.w	r1, r1, r1
  406a82:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406a86:	f1a4 0401 	sub.w	r4, r4, #1
  406a8a:	d1e9      	bne.n	406a60 <__adddf3+0x10c>
  406a8c:	f091 0f00 	teq	r1, #0
  406a90:	bf04      	itt	eq
  406a92:	4601      	moveq	r1, r0
  406a94:	2000      	moveq	r0, #0
  406a96:	fab1 f381 	clz	r3, r1
  406a9a:	bf08      	it	eq
  406a9c:	3320      	addeq	r3, #32
  406a9e:	f1a3 030b 	sub.w	r3, r3, #11
  406aa2:	f1b3 0220 	subs.w	r2, r3, #32
  406aa6:	da0c      	bge.n	406ac2 <__adddf3+0x16e>
  406aa8:	320c      	adds	r2, #12
  406aaa:	dd08      	ble.n	406abe <__adddf3+0x16a>
  406aac:	f102 0c14 	add.w	ip, r2, #20
  406ab0:	f1c2 020c 	rsb	r2, r2, #12
  406ab4:	fa01 f00c 	lsl.w	r0, r1, ip
  406ab8:	fa21 f102 	lsr.w	r1, r1, r2
  406abc:	e00c      	b.n	406ad8 <__adddf3+0x184>
  406abe:	f102 0214 	add.w	r2, r2, #20
  406ac2:	bfd8      	it	le
  406ac4:	f1c2 0c20 	rsble	ip, r2, #32
  406ac8:	fa01 f102 	lsl.w	r1, r1, r2
  406acc:	fa20 fc0c 	lsr.w	ip, r0, ip
  406ad0:	bfdc      	itt	le
  406ad2:	ea41 010c 	orrle.w	r1, r1, ip
  406ad6:	4090      	lslle	r0, r2
  406ad8:	1ae4      	subs	r4, r4, r3
  406ada:	bfa2      	ittt	ge
  406adc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  406ae0:	4329      	orrge	r1, r5
  406ae2:	bd30      	popge	{r4, r5, pc}
  406ae4:	ea6f 0404 	mvn.w	r4, r4
  406ae8:	3c1f      	subs	r4, #31
  406aea:	da1c      	bge.n	406b26 <__adddf3+0x1d2>
  406aec:	340c      	adds	r4, #12
  406aee:	dc0e      	bgt.n	406b0e <__adddf3+0x1ba>
  406af0:	f104 0414 	add.w	r4, r4, #20
  406af4:	f1c4 0220 	rsb	r2, r4, #32
  406af8:	fa20 f004 	lsr.w	r0, r0, r4
  406afc:	fa01 f302 	lsl.w	r3, r1, r2
  406b00:	ea40 0003 	orr.w	r0, r0, r3
  406b04:	fa21 f304 	lsr.w	r3, r1, r4
  406b08:	ea45 0103 	orr.w	r1, r5, r3
  406b0c:	bd30      	pop	{r4, r5, pc}
  406b0e:	f1c4 040c 	rsb	r4, r4, #12
  406b12:	f1c4 0220 	rsb	r2, r4, #32
  406b16:	fa20 f002 	lsr.w	r0, r0, r2
  406b1a:	fa01 f304 	lsl.w	r3, r1, r4
  406b1e:	ea40 0003 	orr.w	r0, r0, r3
  406b22:	4629      	mov	r1, r5
  406b24:	bd30      	pop	{r4, r5, pc}
  406b26:	fa21 f004 	lsr.w	r0, r1, r4
  406b2a:	4629      	mov	r1, r5
  406b2c:	bd30      	pop	{r4, r5, pc}
  406b2e:	f094 0f00 	teq	r4, #0
  406b32:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  406b36:	bf06      	itte	eq
  406b38:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  406b3c:	3401      	addeq	r4, #1
  406b3e:	3d01      	subne	r5, #1
  406b40:	e74e      	b.n	4069e0 <__adddf3+0x8c>
  406b42:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  406b46:	bf18      	it	ne
  406b48:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  406b4c:	d029      	beq.n	406ba2 <__adddf3+0x24e>
  406b4e:	ea94 0f05 	teq	r4, r5
  406b52:	bf08      	it	eq
  406b54:	ea90 0f02 	teqeq	r0, r2
  406b58:	d005      	beq.n	406b66 <__adddf3+0x212>
  406b5a:	ea54 0c00 	orrs.w	ip, r4, r0
  406b5e:	bf04      	itt	eq
  406b60:	4619      	moveq	r1, r3
  406b62:	4610      	moveq	r0, r2
  406b64:	bd30      	pop	{r4, r5, pc}
  406b66:	ea91 0f03 	teq	r1, r3
  406b6a:	bf1e      	ittt	ne
  406b6c:	2100      	movne	r1, #0
  406b6e:	2000      	movne	r0, #0
  406b70:	bd30      	popne	{r4, r5, pc}
  406b72:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  406b76:	d105      	bne.n	406b84 <__adddf3+0x230>
  406b78:	0040      	lsls	r0, r0, #1
  406b7a:	4149      	adcs	r1, r1
  406b7c:	bf28      	it	cs
  406b7e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  406b82:	bd30      	pop	{r4, r5, pc}
  406b84:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  406b88:	bf3c      	itt	cc
  406b8a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  406b8e:	bd30      	popcc	{r4, r5, pc}
  406b90:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406b94:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  406b98:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406b9c:	f04f 0000 	mov.w	r0, #0
  406ba0:	bd30      	pop	{r4, r5, pc}
  406ba2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  406ba6:	bf1a      	itte	ne
  406ba8:	4619      	movne	r1, r3
  406baa:	4610      	movne	r0, r2
  406bac:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  406bb0:	bf1c      	itt	ne
  406bb2:	460b      	movne	r3, r1
  406bb4:	4602      	movne	r2, r0
  406bb6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406bba:	bf06      	itte	eq
  406bbc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  406bc0:	ea91 0f03 	teqeq	r1, r3
  406bc4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  406bc8:	bd30      	pop	{r4, r5, pc}
  406bca:	bf00      	nop

00406bcc <__aeabi_ui2d>:
  406bcc:	f090 0f00 	teq	r0, #0
  406bd0:	bf04      	itt	eq
  406bd2:	2100      	moveq	r1, #0
  406bd4:	4770      	bxeq	lr
  406bd6:	b530      	push	{r4, r5, lr}
  406bd8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406bdc:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406be0:	f04f 0500 	mov.w	r5, #0
  406be4:	f04f 0100 	mov.w	r1, #0
  406be8:	e750      	b.n	406a8c <__adddf3+0x138>
  406bea:	bf00      	nop

00406bec <__aeabi_i2d>:
  406bec:	f090 0f00 	teq	r0, #0
  406bf0:	bf04      	itt	eq
  406bf2:	2100      	moveq	r1, #0
  406bf4:	4770      	bxeq	lr
  406bf6:	b530      	push	{r4, r5, lr}
  406bf8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406bfc:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406c00:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  406c04:	bf48      	it	mi
  406c06:	4240      	negmi	r0, r0
  406c08:	f04f 0100 	mov.w	r1, #0
  406c0c:	e73e      	b.n	406a8c <__adddf3+0x138>
  406c0e:	bf00      	nop

00406c10 <__aeabi_f2d>:
  406c10:	0042      	lsls	r2, r0, #1
  406c12:	ea4f 01e2 	mov.w	r1, r2, asr #3
  406c16:	ea4f 0131 	mov.w	r1, r1, rrx
  406c1a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  406c1e:	bf1f      	itttt	ne
  406c20:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  406c24:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406c28:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  406c2c:	4770      	bxne	lr
  406c2e:	f092 0f00 	teq	r2, #0
  406c32:	bf14      	ite	ne
  406c34:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406c38:	4770      	bxeq	lr
  406c3a:	b530      	push	{r4, r5, lr}
  406c3c:	f44f 7460 	mov.w	r4, #896	; 0x380
  406c40:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406c44:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406c48:	e720      	b.n	406a8c <__adddf3+0x138>
  406c4a:	bf00      	nop

00406c4c <__aeabi_ul2d>:
  406c4c:	ea50 0201 	orrs.w	r2, r0, r1
  406c50:	bf08      	it	eq
  406c52:	4770      	bxeq	lr
  406c54:	b530      	push	{r4, r5, lr}
  406c56:	f04f 0500 	mov.w	r5, #0
  406c5a:	e00a      	b.n	406c72 <__aeabi_l2d+0x16>

00406c5c <__aeabi_l2d>:
  406c5c:	ea50 0201 	orrs.w	r2, r0, r1
  406c60:	bf08      	it	eq
  406c62:	4770      	bxeq	lr
  406c64:	b530      	push	{r4, r5, lr}
  406c66:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  406c6a:	d502      	bpl.n	406c72 <__aeabi_l2d+0x16>
  406c6c:	4240      	negs	r0, r0
  406c6e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406c72:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406c76:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406c7a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  406c7e:	f43f aedc 	beq.w	406a3a <__adddf3+0xe6>
  406c82:	f04f 0203 	mov.w	r2, #3
  406c86:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406c8a:	bf18      	it	ne
  406c8c:	3203      	addne	r2, #3
  406c8e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406c92:	bf18      	it	ne
  406c94:	3203      	addne	r2, #3
  406c96:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  406c9a:	f1c2 0320 	rsb	r3, r2, #32
  406c9e:	fa00 fc03 	lsl.w	ip, r0, r3
  406ca2:	fa20 f002 	lsr.w	r0, r0, r2
  406ca6:	fa01 fe03 	lsl.w	lr, r1, r3
  406caa:	ea40 000e 	orr.w	r0, r0, lr
  406cae:	fa21 f102 	lsr.w	r1, r1, r2
  406cb2:	4414      	add	r4, r2
  406cb4:	e6c1      	b.n	406a3a <__adddf3+0xe6>
  406cb6:	bf00      	nop

00406cb8 <__aeabi_dmul>:
  406cb8:	b570      	push	{r4, r5, r6, lr}
  406cba:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406cbe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406cc2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406cc6:	bf1d      	ittte	ne
  406cc8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406ccc:	ea94 0f0c 	teqne	r4, ip
  406cd0:	ea95 0f0c 	teqne	r5, ip
  406cd4:	f000 f8de 	bleq	406e94 <__aeabi_dmul+0x1dc>
  406cd8:	442c      	add	r4, r5
  406cda:	ea81 0603 	eor.w	r6, r1, r3
  406cde:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  406ce2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  406ce6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  406cea:	bf18      	it	ne
  406cec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  406cf0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406cf4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  406cf8:	d038      	beq.n	406d6c <__aeabi_dmul+0xb4>
  406cfa:	fba0 ce02 	umull	ip, lr, r0, r2
  406cfe:	f04f 0500 	mov.w	r5, #0
  406d02:	fbe1 e502 	umlal	lr, r5, r1, r2
  406d06:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  406d0a:	fbe0 e503 	umlal	lr, r5, r0, r3
  406d0e:	f04f 0600 	mov.w	r6, #0
  406d12:	fbe1 5603 	umlal	r5, r6, r1, r3
  406d16:	f09c 0f00 	teq	ip, #0
  406d1a:	bf18      	it	ne
  406d1c:	f04e 0e01 	orrne.w	lr, lr, #1
  406d20:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  406d24:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  406d28:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  406d2c:	d204      	bcs.n	406d38 <__aeabi_dmul+0x80>
  406d2e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  406d32:	416d      	adcs	r5, r5
  406d34:	eb46 0606 	adc.w	r6, r6, r6
  406d38:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  406d3c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  406d40:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  406d44:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  406d48:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  406d4c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  406d50:	bf88      	it	hi
  406d52:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406d56:	d81e      	bhi.n	406d96 <__aeabi_dmul+0xde>
  406d58:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  406d5c:	bf08      	it	eq
  406d5e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  406d62:	f150 0000 	adcs.w	r0, r0, #0
  406d66:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406d6a:	bd70      	pop	{r4, r5, r6, pc}
  406d6c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  406d70:	ea46 0101 	orr.w	r1, r6, r1
  406d74:	ea40 0002 	orr.w	r0, r0, r2
  406d78:	ea81 0103 	eor.w	r1, r1, r3
  406d7c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  406d80:	bfc2      	ittt	gt
  406d82:	ebd4 050c 	rsbsgt	r5, r4, ip
  406d86:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406d8a:	bd70      	popgt	{r4, r5, r6, pc}
  406d8c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406d90:	f04f 0e00 	mov.w	lr, #0
  406d94:	3c01      	subs	r4, #1
  406d96:	f300 80ab 	bgt.w	406ef0 <__aeabi_dmul+0x238>
  406d9a:	f114 0f36 	cmn.w	r4, #54	; 0x36
  406d9e:	bfde      	ittt	le
  406da0:	2000      	movle	r0, #0
  406da2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  406da6:	bd70      	pople	{r4, r5, r6, pc}
  406da8:	f1c4 0400 	rsb	r4, r4, #0
  406dac:	3c20      	subs	r4, #32
  406dae:	da35      	bge.n	406e1c <__aeabi_dmul+0x164>
  406db0:	340c      	adds	r4, #12
  406db2:	dc1b      	bgt.n	406dec <__aeabi_dmul+0x134>
  406db4:	f104 0414 	add.w	r4, r4, #20
  406db8:	f1c4 0520 	rsb	r5, r4, #32
  406dbc:	fa00 f305 	lsl.w	r3, r0, r5
  406dc0:	fa20 f004 	lsr.w	r0, r0, r4
  406dc4:	fa01 f205 	lsl.w	r2, r1, r5
  406dc8:	ea40 0002 	orr.w	r0, r0, r2
  406dcc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  406dd0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406dd4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406dd8:	fa21 f604 	lsr.w	r6, r1, r4
  406ddc:	eb42 0106 	adc.w	r1, r2, r6
  406de0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406de4:	bf08      	it	eq
  406de6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406dea:	bd70      	pop	{r4, r5, r6, pc}
  406dec:	f1c4 040c 	rsb	r4, r4, #12
  406df0:	f1c4 0520 	rsb	r5, r4, #32
  406df4:	fa00 f304 	lsl.w	r3, r0, r4
  406df8:	fa20 f005 	lsr.w	r0, r0, r5
  406dfc:	fa01 f204 	lsl.w	r2, r1, r4
  406e00:	ea40 0002 	orr.w	r0, r0, r2
  406e04:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406e08:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406e0c:	f141 0100 	adc.w	r1, r1, #0
  406e10:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406e14:	bf08      	it	eq
  406e16:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406e1a:	bd70      	pop	{r4, r5, r6, pc}
  406e1c:	f1c4 0520 	rsb	r5, r4, #32
  406e20:	fa00 f205 	lsl.w	r2, r0, r5
  406e24:	ea4e 0e02 	orr.w	lr, lr, r2
  406e28:	fa20 f304 	lsr.w	r3, r0, r4
  406e2c:	fa01 f205 	lsl.w	r2, r1, r5
  406e30:	ea43 0302 	orr.w	r3, r3, r2
  406e34:	fa21 f004 	lsr.w	r0, r1, r4
  406e38:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406e3c:	fa21 f204 	lsr.w	r2, r1, r4
  406e40:	ea20 0002 	bic.w	r0, r0, r2
  406e44:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  406e48:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406e4c:	bf08      	it	eq
  406e4e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406e52:	bd70      	pop	{r4, r5, r6, pc}
  406e54:	f094 0f00 	teq	r4, #0
  406e58:	d10f      	bne.n	406e7a <__aeabi_dmul+0x1c2>
  406e5a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  406e5e:	0040      	lsls	r0, r0, #1
  406e60:	eb41 0101 	adc.w	r1, r1, r1
  406e64:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406e68:	bf08      	it	eq
  406e6a:	3c01      	subeq	r4, #1
  406e6c:	d0f7      	beq.n	406e5e <__aeabi_dmul+0x1a6>
  406e6e:	ea41 0106 	orr.w	r1, r1, r6
  406e72:	f095 0f00 	teq	r5, #0
  406e76:	bf18      	it	ne
  406e78:	4770      	bxne	lr
  406e7a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  406e7e:	0052      	lsls	r2, r2, #1
  406e80:	eb43 0303 	adc.w	r3, r3, r3
  406e84:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  406e88:	bf08      	it	eq
  406e8a:	3d01      	subeq	r5, #1
  406e8c:	d0f7      	beq.n	406e7e <__aeabi_dmul+0x1c6>
  406e8e:	ea43 0306 	orr.w	r3, r3, r6
  406e92:	4770      	bx	lr
  406e94:	ea94 0f0c 	teq	r4, ip
  406e98:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  406e9c:	bf18      	it	ne
  406e9e:	ea95 0f0c 	teqne	r5, ip
  406ea2:	d00c      	beq.n	406ebe <__aeabi_dmul+0x206>
  406ea4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406ea8:	bf18      	it	ne
  406eaa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406eae:	d1d1      	bne.n	406e54 <__aeabi_dmul+0x19c>
  406eb0:	ea81 0103 	eor.w	r1, r1, r3
  406eb4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406eb8:	f04f 0000 	mov.w	r0, #0
  406ebc:	bd70      	pop	{r4, r5, r6, pc}
  406ebe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406ec2:	bf06      	itte	eq
  406ec4:	4610      	moveq	r0, r2
  406ec6:	4619      	moveq	r1, r3
  406ec8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406ecc:	d019      	beq.n	406f02 <__aeabi_dmul+0x24a>
  406ece:	ea94 0f0c 	teq	r4, ip
  406ed2:	d102      	bne.n	406eda <__aeabi_dmul+0x222>
  406ed4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  406ed8:	d113      	bne.n	406f02 <__aeabi_dmul+0x24a>
  406eda:	ea95 0f0c 	teq	r5, ip
  406ede:	d105      	bne.n	406eec <__aeabi_dmul+0x234>
  406ee0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  406ee4:	bf1c      	itt	ne
  406ee6:	4610      	movne	r0, r2
  406ee8:	4619      	movne	r1, r3
  406eea:	d10a      	bne.n	406f02 <__aeabi_dmul+0x24a>
  406eec:	ea81 0103 	eor.w	r1, r1, r3
  406ef0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406ef4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406ef8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406efc:	f04f 0000 	mov.w	r0, #0
  406f00:	bd70      	pop	{r4, r5, r6, pc}
  406f02:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406f06:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  406f0a:	bd70      	pop	{r4, r5, r6, pc}

00406f0c <__aeabi_ddiv>:
  406f0c:	b570      	push	{r4, r5, r6, lr}
  406f0e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406f12:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406f16:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406f1a:	bf1d      	ittte	ne
  406f1c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406f20:	ea94 0f0c 	teqne	r4, ip
  406f24:	ea95 0f0c 	teqne	r5, ip
  406f28:	f000 f8a7 	bleq	40707a <__aeabi_ddiv+0x16e>
  406f2c:	eba4 0405 	sub.w	r4, r4, r5
  406f30:	ea81 0e03 	eor.w	lr, r1, r3
  406f34:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  406f38:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406f3c:	f000 8088 	beq.w	407050 <__aeabi_ddiv+0x144>
  406f40:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406f44:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  406f48:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  406f4c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  406f50:	ea4f 2202 	mov.w	r2, r2, lsl #8
  406f54:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  406f58:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  406f5c:	ea4f 2600 	mov.w	r6, r0, lsl #8
  406f60:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  406f64:	429d      	cmp	r5, r3
  406f66:	bf08      	it	eq
  406f68:	4296      	cmpeq	r6, r2
  406f6a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  406f6e:	f504 7440 	add.w	r4, r4, #768	; 0x300
  406f72:	d202      	bcs.n	406f7a <__aeabi_ddiv+0x6e>
  406f74:	085b      	lsrs	r3, r3, #1
  406f76:	ea4f 0232 	mov.w	r2, r2, rrx
  406f7a:	1ab6      	subs	r6, r6, r2
  406f7c:	eb65 0503 	sbc.w	r5, r5, r3
  406f80:	085b      	lsrs	r3, r3, #1
  406f82:	ea4f 0232 	mov.w	r2, r2, rrx
  406f86:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  406f8a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  406f8e:	ebb6 0e02 	subs.w	lr, r6, r2
  406f92:	eb75 0e03 	sbcs.w	lr, r5, r3
  406f96:	bf22      	ittt	cs
  406f98:	1ab6      	subcs	r6, r6, r2
  406f9a:	4675      	movcs	r5, lr
  406f9c:	ea40 000c 	orrcs.w	r0, r0, ip
  406fa0:	085b      	lsrs	r3, r3, #1
  406fa2:	ea4f 0232 	mov.w	r2, r2, rrx
  406fa6:	ebb6 0e02 	subs.w	lr, r6, r2
  406faa:	eb75 0e03 	sbcs.w	lr, r5, r3
  406fae:	bf22      	ittt	cs
  406fb0:	1ab6      	subcs	r6, r6, r2
  406fb2:	4675      	movcs	r5, lr
  406fb4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  406fb8:	085b      	lsrs	r3, r3, #1
  406fba:	ea4f 0232 	mov.w	r2, r2, rrx
  406fbe:	ebb6 0e02 	subs.w	lr, r6, r2
  406fc2:	eb75 0e03 	sbcs.w	lr, r5, r3
  406fc6:	bf22      	ittt	cs
  406fc8:	1ab6      	subcs	r6, r6, r2
  406fca:	4675      	movcs	r5, lr
  406fcc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  406fd0:	085b      	lsrs	r3, r3, #1
  406fd2:	ea4f 0232 	mov.w	r2, r2, rrx
  406fd6:	ebb6 0e02 	subs.w	lr, r6, r2
  406fda:	eb75 0e03 	sbcs.w	lr, r5, r3
  406fde:	bf22      	ittt	cs
  406fe0:	1ab6      	subcs	r6, r6, r2
  406fe2:	4675      	movcs	r5, lr
  406fe4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  406fe8:	ea55 0e06 	orrs.w	lr, r5, r6
  406fec:	d018      	beq.n	407020 <__aeabi_ddiv+0x114>
  406fee:	ea4f 1505 	mov.w	r5, r5, lsl #4
  406ff2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  406ff6:	ea4f 1606 	mov.w	r6, r6, lsl #4
  406ffa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  406ffe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  407002:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  407006:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40700a:	d1c0      	bne.n	406f8e <__aeabi_ddiv+0x82>
  40700c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407010:	d10b      	bne.n	40702a <__aeabi_ddiv+0x11e>
  407012:	ea41 0100 	orr.w	r1, r1, r0
  407016:	f04f 0000 	mov.w	r0, #0
  40701a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40701e:	e7b6      	b.n	406f8e <__aeabi_ddiv+0x82>
  407020:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407024:	bf04      	itt	eq
  407026:	4301      	orreq	r1, r0
  407028:	2000      	moveq	r0, #0
  40702a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40702e:	bf88      	it	hi
  407030:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407034:	f63f aeaf 	bhi.w	406d96 <__aeabi_dmul+0xde>
  407038:	ebb5 0c03 	subs.w	ip, r5, r3
  40703c:	bf04      	itt	eq
  40703e:	ebb6 0c02 	subseq.w	ip, r6, r2
  407042:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407046:	f150 0000 	adcs.w	r0, r0, #0
  40704a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40704e:	bd70      	pop	{r4, r5, r6, pc}
  407050:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  407054:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  407058:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40705c:	bfc2      	ittt	gt
  40705e:	ebd4 050c 	rsbsgt	r5, r4, ip
  407062:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407066:	bd70      	popgt	{r4, r5, r6, pc}
  407068:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40706c:	f04f 0e00 	mov.w	lr, #0
  407070:	3c01      	subs	r4, #1
  407072:	e690      	b.n	406d96 <__aeabi_dmul+0xde>
  407074:	ea45 0e06 	orr.w	lr, r5, r6
  407078:	e68d      	b.n	406d96 <__aeabi_dmul+0xde>
  40707a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40707e:	ea94 0f0c 	teq	r4, ip
  407082:	bf08      	it	eq
  407084:	ea95 0f0c 	teqeq	r5, ip
  407088:	f43f af3b 	beq.w	406f02 <__aeabi_dmul+0x24a>
  40708c:	ea94 0f0c 	teq	r4, ip
  407090:	d10a      	bne.n	4070a8 <__aeabi_ddiv+0x19c>
  407092:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407096:	f47f af34 	bne.w	406f02 <__aeabi_dmul+0x24a>
  40709a:	ea95 0f0c 	teq	r5, ip
  40709e:	f47f af25 	bne.w	406eec <__aeabi_dmul+0x234>
  4070a2:	4610      	mov	r0, r2
  4070a4:	4619      	mov	r1, r3
  4070a6:	e72c      	b.n	406f02 <__aeabi_dmul+0x24a>
  4070a8:	ea95 0f0c 	teq	r5, ip
  4070ac:	d106      	bne.n	4070bc <__aeabi_ddiv+0x1b0>
  4070ae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4070b2:	f43f aefd 	beq.w	406eb0 <__aeabi_dmul+0x1f8>
  4070b6:	4610      	mov	r0, r2
  4070b8:	4619      	mov	r1, r3
  4070ba:	e722      	b.n	406f02 <__aeabi_dmul+0x24a>
  4070bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4070c0:	bf18      	it	ne
  4070c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4070c6:	f47f aec5 	bne.w	406e54 <__aeabi_dmul+0x19c>
  4070ca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4070ce:	f47f af0d 	bne.w	406eec <__aeabi_dmul+0x234>
  4070d2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4070d6:	f47f aeeb 	bne.w	406eb0 <__aeabi_dmul+0x1f8>
  4070da:	e712      	b.n	406f02 <__aeabi_dmul+0x24a>

004070dc <__gedf2>:
  4070dc:	f04f 3cff 	mov.w	ip, #4294967295
  4070e0:	e006      	b.n	4070f0 <__cmpdf2+0x4>
  4070e2:	bf00      	nop

004070e4 <__ledf2>:
  4070e4:	f04f 0c01 	mov.w	ip, #1
  4070e8:	e002      	b.n	4070f0 <__cmpdf2+0x4>
  4070ea:	bf00      	nop

004070ec <__cmpdf2>:
  4070ec:	f04f 0c01 	mov.w	ip, #1
  4070f0:	f84d cd04 	str.w	ip, [sp, #-4]!
  4070f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4070f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4070fc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407100:	bf18      	it	ne
  407102:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  407106:	d01b      	beq.n	407140 <__cmpdf2+0x54>
  407108:	b001      	add	sp, #4
  40710a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40710e:	bf0c      	ite	eq
  407110:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  407114:	ea91 0f03 	teqne	r1, r3
  407118:	bf02      	ittt	eq
  40711a:	ea90 0f02 	teqeq	r0, r2
  40711e:	2000      	moveq	r0, #0
  407120:	4770      	bxeq	lr
  407122:	f110 0f00 	cmn.w	r0, #0
  407126:	ea91 0f03 	teq	r1, r3
  40712a:	bf58      	it	pl
  40712c:	4299      	cmppl	r1, r3
  40712e:	bf08      	it	eq
  407130:	4290      	cmpeq	r0, r2
  407132:	bf2c      	ite	cs
  407134:	17d8      	asrcs	r0, r3, #31
  407136:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40713a:	f040 0001 	orr.w	r0, r0, #1
  40713e:	4770      	bx	lr
  407140:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407144:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407148:	d102      	bne.n	407150 <__cmpdf2+0x64>
  40714a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40714e:	d107      	bne.n	407160 <__cmpdf2+0x74>
  407150:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407154:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407158:	d1d6      	bne.n	407108 <__cmpdf2+0x1c>
  40715a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40715e:	d0d3      	beq.n	407108 <__cmpdf2+0x1c>
  407160:	f85d 0b04 	ldr.w	r0, [sp], #4
  407164:	4770      	bx	lr
  407166:	bf00      	nop

00407168 <__aeabi_cdrcmple>:
  407168:	4684      	mov	ip, r0
  40716a:	4610      	mov	r0, r2
  40716c:	4662      	mov	r2, ip
  40716e:	468c      	mov	ip, r1
  407170:	4619      	mov	r1, r3
  407172:	4663      	mov	r3, ip
  407174:	e000      	b.n	407178 <__aeabi_cdcmpeq>
  407176:	bf00      	nop

00407178 <__aeabi_cdcmpeq>:
  407178:	b501      	push	{r0, lr}
  40717a:	f7ff ffb7 	bl	4070ec <__cmpdf2>
  40717e:	2800      	cmp	r0, #0
  407180:	bf48      	it	mi
  407182:	f110 0f00 	cmnmi.w	r0, #0
  407186:	bd01      	pop	{r0, pc}

00407188 <__aeabi_dcmpeq>:
  407188:	f84d ed08 	str.w	lr, [sp, #-8]!
  40718c:	f7ff fff4 	bl	407178 <__aeabi_cdcmpeq>
  407190:	bf0c      	ite	eq
  407192:	2001      	moveq	r0, #1
  407194:	2000      	movne	r0, #0
  407196:	f85d fb08 	ldr.w	pc, [sp], #8
  40719a:	bf00      	nop

0040719c <__aeabi_dcmplt>:
  40719c:	f84d ed08 	str.w	lr, [sp, #-8]!
  4071a0:	f7ff ffea 	bl	407178 <__aeabi_cdcmpeq>
  4071a4:	bf34      	ite	cc
  4071a6:	2001      	movcc	r0, #1
  4071a8:	2000      	movcs	r0, #0
  4071aa:	f85d fb08 	ldr.w	pc, [sp], #8
  4071ae:	bf00      	nop

004071b0 <__aeabi_dcmple>:
  4071b0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4071b4:	f7ff ffe0 	bl	407178 <__aeabi_cdcmpeq>
  4071b8:	bf94      	ite	ls
  4071ba:	2001      	movls	r0, #1
  4071bc:	2000      	movhi	r0, #0
  4071be:	f85d fb08 	ldr.w	pc, [sp], #8
  4071c2:	bf00      	nop

004071c4 <__aeabi_dcmpge>:
  4071c4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4071c8:	f7ff ffce 	bl	407168 <__aeabi_cdrcmple>
  4071cc:	bf94      	ite	ls
  4071ce:	2001      	movls	r0, #1
  4071d0:	2000      	movhi	r0, #0
  4071d2:	f85d fb08 	ldr.w	pc, [sp], #8
  4071d6:	bf00      	nop

004071d8 <__aeabi_dcmpgt>:
  4071d8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4071dc:	f7ff ffc4 	bl	407168 <__aeabi_cdrcmple>
  4071e0:	bf34      	ite	cc
  4071e2:	2001      	movcc	r0, #1
  4071e4:	2000      	movcs	r0, #0
  4071e6:	f85d fb08 	ldr.w	pc, [sp], #8
  4071ea:	bf00      	nop

004071ec <__aeabi_dcmpun>:
  4071ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4071f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4071f4:	d102      	bne.n	4071fc <__aeabi_dcmpun+0x10>
  4071f6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4071fa:	d10a      	bne.n	407212 <__aeabi_dcmpun+0x26>
  4071fc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407200:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407204:	d102      	bne.n	40720c <__aeabi_dcmpun+0x20>
  407206:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40720a:	d102      	bne.n	407212 <__aeabi_dcmpun+0x26>
  40720c:	f04f 0000 	mov.w	r0, #0
  407210:	4770      	bx	lr
  407212:	f04f 0001 	mov.w	r0, #1
  407216:	4770      	bx	lr

00407218 <__aeabi_d2iz>:
  407218:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40721c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  407220:	d215      	bcs.n	40724e <__aeabi_d2iz+0x36>
  407222:	d511      	bpl.n	407248 <__aeabi_d2iz+0x30>
  407224:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  407228:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40722c:	d912      	bls.n	407254 <__aeabi_d2iz+0x3c>
  40722e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  407232:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  407236:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40723a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40723e:	fa23 f002 	lsr.w	r0, r3, r2
  407242:	bf18      	it	ne
  407244:	4240      	negne	r0, r0
  407246:	4770      	bx	lr
  407248:	f04f 0000 	mov.w	r0, #0
  40724c:	4770      	bx	lr
  40724e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  407252:	d105      	bne.n	407260 <__aeabi_d2iz+0x48>
  407254:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  407258:	bf08      	it	eq
  40725a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40725e:	4770      	bx	lr
  407260:	f04f 0000 	mov.w	r0, #0
  407264:	4770      	bx	lr
  407266:	bf00      	nop
  407268:	0000005b 	.word	0x0000005b
  40726c:	0000205d 	.word	0x0000205d
  407270:	00000a0d 	.word	0x00000a0d
  407274:	00005441 	.word	0x00005441
  407278:	522b5441 	.word	0x522b5441
  40727c:	54455345 	.word	0x54455345
  407280:	00000000 	.word	0x00000000
  407284:	4e2b5441 	.word	0x4e2b5441
  407288:	43454d41 	.word	0x43454d41
  40728c:	6e65696c 	.word	0x6e65696c
  407290:	00000074 	.word	0x00000074
  407294:	30316d68 	.word	0x30316d68
  407298:	696c635f 	.word	0x696c635f
  40729c:	5f746e65 	.word	0x5f746e65
  4072a0:	74696e69 	.word	0x74696e69
  4072a4:	00000000 	.word	0x00000000
  4072a8:	492b5441 	.word	0x492b5441
  4072ac:	31454d4d 	.word	0x31454d4d
  4072b0:	00000000 	.word	0x00000000
  4072b4:	522b5441 	.word	0x522b5441
  4072b8:	31454c4f 	.word	0x31454c4f
  4072bc:	00000000 	.word	0x00000000
  4072c0:	442b5441 	.word	0x442b5441
  4072c4:	3f435349 	.word	0x3f435349
  4072c8:	00000000 	.word	0x00000000
  4072cc:	432b5441 	.word	0x432b5441
  4072d0:	34444e4f 	.word	0x34444e4f
  4072d4:	39333633 	.word	0x39333633
  4072d8:	44423844 	.word	0x44423844
  4072dc:	00004431 	.word	0x00004431
  4072e0:	6f636e65 	.word	0x6f636e65
  4072e4:	50726564 	.word	0x50726564
  4072e8:	6f43736f 	.word	0x6f43736f
  4072ec:	20746e75 	.word	0x20746e75
  4072f0:	0a206425 	.word	0x0a206425
  4072f4:	00000000 	.word	0x00000000
  4072f8:	00000021 	.word	0x00000021
  4072fc:	67616c66 	.word	0x67616c66
  407300:	74756220 	.word	0x74756220
  407304:	64252074 	.word	0x64252074
  407308:	00000a20 	.word	0x00000a20
  40730c:	63696e49 	.word	0x63696e49
  407310:	696c6169 	.word	0x696c6169
  407314:	646e617a 	.word	0x646e617a
  407318:	2e2e2e6f 	.word	0x2e2e2e6f
  40731c:	00000a0d 	.word	0x00000a0d
  407320:	666e6f43 	.word	0x666e6f43
  407324:	48206769 	.word	0x48206769
  407328:	20353043 	.word	0x20353043
  40732c:	65696c43 	.word	0x65696c43
  407330:	2e2e746e 	.word	0x2e2e746e
  407334:	000a0d2e 	.word	0x000a0d2e
  407338:	646e616d 	.word	0x646e616d
  40733c:	6f646e61 	.word	0x6f646e61
  407340:	0d2e2e2e 	.word	0x0d2e2e2e
  407344:	0000000a 	.word	0x0000000a
  407348:	0a206425 	.word	0x0a206425
  40734c:	00000000 	.word	0x00000000
  407350:	6f636e65 	.word	0x6f636e65
  407354:	00726564 	.word	0x00726564

00407358 <_global_impure_ptr>:
  407358:	20400018 00464e49 00666e69 004e414e     ..@ INF.inf.NAN.
  407368:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  407378:	46454443 00000000 33323130 37363534     CDEF....01234567
  407388:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  407398:	0000296c 00000030                       l)..0...

004073a0 <blanks.7223>:
  4073a0:	20202020 20202020 20202020 20202020                     

004073b0 <zeroes.7224>:
  4073b0:	30303030 30303030 30303030 30303030     0000000000000000
  4073c0:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

004073d0 <__mprec_bigtens>:
  4073d0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  4073e0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  4073f0:	7f73bf3c 75154fdd                       <.s..O.u

004073f8 <__mprec_tens>:
  4073f8:	00000000 3ff00000 00000000 40240000     .......?......$@
  407408:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  407418:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  407428:	00000000 412e8480 00000000 416312d0     .......A......cA
  407438:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  407448:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  407458:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  407468:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  407478:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  407488:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  407498:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  4074a8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  4074b8:	79d99db4 44ea7843                       ...yCx.D

004074c0 <p05.6055>:
  4074c0:	00000005 00000019 0000007d 00000043     ........}...C...
  4074d0:	49534f50 00000058 0000002e              POSIX.......

004074dc <_ctype_>:
  4074dc:	20202000 20202020 28282020 20282828     .         ((((( 
  4074ec:	20202020 20202020 20202020 20202020                     
  4074fc:	10108820 10101010 10101010 10101010      ...............
  40750c:	04040410 04040404 10040404 10101010     ................
  40751c:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40752c:	01010101 01010101 01010101 10101010     ................
  40753c:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40754c:	02020202 02020202 02020202 10101010     ................
  40755c:	00000020 00000000 00000000 00000000      ...............
	...

004075e0 <_init>:
  4075e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4075e2:	bf00      	nop
  4075e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4075e6:	bc08      	pop	{r3}
  4075e8:	469e      	mov	lr, r3
  4075ea:	4770      	bx	lr

004075ec <__init_array_start>:
  4075ec:	00404439 	.word	0x00404439

004075f0 <__frame_dummy_init_array_entry>:
  4075f0:	00400165                                e.@.

004075f4 <_fini>:
  4075f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4075f6:	bf00      	nop
  4075f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4075fa:	bc08      	pop	{r3}
  4075fc:	469e      	mov	lr, r3
  4075fe:	4770      	bx	lr

00407600 <__fini_array_start>:
  407600:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <_impure_ptr>:
20400010:	0018 2040 0000 0000                         ..@ ....

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <__atexit_recursive_mutex>:
20400440:	0b24 2040                                   $.@ 

20400444 <__malloc_av_>:
	...
2040044c:	0444 2040 0444 2040 044c 2040 044c 2040     D.@ D.@ L.@ L.@ 
2040045c:	0454 2040 0454 2040 045c 2040 045c 2040     T.@ T.@ \.@ \.@ 
2040046c:	0464 2040 0464 2040 046c 2040 046c 2040     d.@ d.@ l.@ l.@ 
2040047c:	0474 2040 0474 2040 047c 2040 047c 2040     t.@ t.@ |.@ |.@ 
2040048c:	0484 2040 0484 2040 048c 2040 048c 2040     ..@ ..@ ..@ ..@ 
2040049c:	0494 2040 0494 2040 049c 2040 049c 2040     ..@ ..@ ..@ ..@ 
204004ac:	04a4 2040 04a4 2040 04ac 2040 04ac 2040     ..@ ..@ ..@ ..@ 
204004bc:	04b4 2040 04b4 2040 04bc 2040 04bc 2040     ..@ ..@ ..@ ..@ 
204004cc:	04c4 2040 04c4 2040 04cc 2040 04cc 2040     ..@ ..@ ..@ ..@ 
204004dc:	04d4 2040 04d4 2040 04dc 2040 04dc 2040     ..@ ..@ ..@ ..@ 
204004ec:	04e4 2040 04e4 2040 04ec 2040 04ec 2040     ..@ ..@ ..@ ..@ 
204004fc:	04f4 2040 04f4 2040 04fc 2040 04fc 2040     ..@ ..@ ..@ ..@ 
2040050c:	0504 2040 0504 2040 050c 2040 050c 2040     ..@ ..@ ..@ ..@ 
2040051c:	0514 2040 0514 2040 051c 2040 051c 2040     ..@ ..@ ..@ ..@ 
2040052c:	0524 2040 0524 2040 052c 2040 052c 2040     $.@ $.@ ,.@ ,.@ 
2040053c:	0534 2040 0534 2040 053c 2040 053c 2040     4.@ 4.@ <.@ <.@ 
2040054c:	0544 2040 0544 2040 054c 2040 054c 2040     D.@ D.@ L.@ L.@ 
2040055c:	0554 2040 0554 2040 055c 2040 055c 2040     T.@ T.@ \.@ \.@ 
2040056c:	0564 2040 0564 2040 056c 2040 056c 2040     d.@ d.@ l.@ l.@ 
2040057c:	0574 2040 0574 2040 057c 2040 057c 2040     t.@ t.@ |.@ |.@ 
2040058c:	0584 2040 0584 2040 058c 2040 058c 2040     ..@ ..@ ..@ ..@ 
2040059c:	0594 2040 0594 2040 059c 2040 059c 2040     ..@ ..@ ..@ ..@ 
204005ac:	05a4 2040 05a4 2040 05ac 2040 05ac 2040     ..@ ..@ ..@ ..@ 
204005bc:	05b4 2040 05b4 2040 05bc 2040 05bc 2040     ..@ ..@ ..@ ..@ 
204005cc:	05c4 2040 05c4 2040 05cc 2040 05cc 2040     ..@ ..@ ..@ ..@ 
204005dc:	05d4 2040 05d4 2040 05dc 2040 05dc 2040     ..@ ..@ ..@ ..@ 
204005ec:	05e4 2040 05e4 2040 05ec 2040 05ec 2040     ..@ ..@ ..@ ..@ 
204005fc:	05f4 2040 05f4 2040 05fc 2040 05fc 2040     ..@ ..@ ..@ ..@ 
2040060c:	0604 2040 0604 2040 060c 2040 060c 2040     ..@ ..@ ..@ ..@ 
2040061c:	0614 2040 0614 2040 061c 2040 061c 2040     ..@ ..@ ..@ ..@ 
2040062c:	0624 2040 0624 2040 062c 2040 062c 2040     $.@ $.@ ,.@ ,.@ 
2040063c:	0634 2040 0634 2040 063c 2040 063c 2040     4.@ 4.@ <.@ <.@ 
2040064c:	0644 2040 0644 2040 064c 2040 064c 2040     D.@ D.@ L.@ L.@ 
2040065c:	0654 2040 0654 2040 065c 2040 065c 2040     T.@ T.@ \.@ \.@ 
2040066c:	0664 2040 0664 2040 066c 2040 066c 2040     d.@ d.@ l.@ l.@ 
2040067c:	0674 2040 0674 2040 067c 2040 067c 2040     t.@ t.@ |.@ |.@ 
2040068c:	0684 2040 0684 2040 068c 2040 068c 2040     ..@ ..@ ..@ ..@ 
2040069c:	0694 2040 0694 2040 069c 2040 069c 2040     ..@ ..@ ..@ ..@ 
204006ac:	06a4 2040 06a4 2040 06ac 2040 06ac 2040     ..@ ..@ ..@ ..@ 
204006bc:	06b4 2040 06b4 2040 06bc 2040 06bc 2040     ..@ ..@ ..@ ..@ 
204006cc:	06c4 2040 06c4 2040 06cc 2040 06cc 2040     ..@ ..@ ..@ ..@ 
204006dc:	06d4 2040 06d4 2040 06dc 2040 06dc 2040     ..@ ..@ ..@ ..@ 
204006ec:	06e4 2040 06e4 2040 06ec 2040 06ec 2040     ..@ ..@ ..@ ..@ 
204006fc:	06f4 2040 06f4 2040 06fc 2040 06fc 2040     ..@ ..@ ..@ ..@ 
2040070c:	0704 2040 0704 2040 070c 2040 070c 2040     ..@ ..@ ..@ ..@ 
2040071c:	0714 2040 0714 2040 071c 2040 071c 2040     ..@ ..@ ..@ ..@ 
2040072c:	0724 2040 0724 2040 072c 2040 072c 2040     $.@ $.@ ,.@ ,.@ 
2040073c:	0734 2040 0734 2040 073c 2040 073c 2040     4.@ 4.@ <.@ <.@ 
2040074c:	0744 2040 0744 2040 074c 2040 074c 2040     D.@ D.@ L.@ L.@ 
2040075c:	0754 2040 0754 2040 075c 2040 075c 2040     T.@ T.@ \.@ \.@ 
2040076c:	0764 2040 0764 2040 076c 2040 076c 2040     d.@ d.@ l.@ l.@ 
2040077c:	0774 2040 0774 2040 077c 2040 077c 2040     t.@ t.@ |.@ |.@ 
2040078c:	0784 2040 0784 2040 078c 2040 078c 2040     ..@ ..@ ..@ ..@ 
2040079c:	0794 2040 0794 2040 079c 2040 079c 2040     ..@ ..@ ..@ ..@ 
204007ac:	07a4 2040 07a4 2040 07ac 2040 07ac 2040     ..@ ..@ ..@ ..@ 
204007bc:	07b4 2040 07b4 2040 07bc 2040 07bc 2040     ..@ ..@ ..@ ..@ 
204007cc:	07c4 2040 07c4 2040 07cc 2040 07cc 2040     ..@ ..@ ..@ ..@ 
204007dc:	07d4 2040 07d4 2040 07dc 2040 07dc 2040     ..@ ..@ ..@ ..@ 
204007ec:	07e4 2040 07e4 2040 07ec 2040 07ec 2040     ..@ ..@ ..@ ..@ 
204007fc:	07f4 2040 07f4 2040 07fc 2040 07fc 2040     ..@ ..@ ..@ ..@ 
2040080c:	0804 2040 0804 2040 080c 2040 080c 2040     ..@ ..@ ..@ ..@ 
2040081c:	0814 2040 0814 2040 081c 2040 081c 2040     ..@ ..@ ..@ ..@ 
2040082c:	0824 2040 0824 2040 082c 2040 082c 2040     $.@ $.@ ,.@ ,.@ 
2040083c:	0834 2040 0834 2040 083c 2040 083c 2040     4.@ 4.@ <.@ <.@ 

2040084c <__malloc_sbrk_base>:
2040084c:	ffff ffff                                   ....

20400850 <__malloc_trim_threshold>:
20400850:	0000 0002                                   ....

20400854 <__global_locale>:
20400854:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400874:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400894:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008b4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008d4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008f4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400914:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400934:	692d 0040 64ed 0040 0000 0000 74dc 0040     -i@..d@......t@.
20400944:	74d8 0040 737c 0040 737c 0040 737c 0040     .t@.|s@.|s@.|s@.
20400954:	737c 0040 737c 0040 737c 0040 737c 0040     |s@.|s@.|s@.|s@.
20400964:	737c 0040 737c 0040 ffff ffff ffff ffff     |s@.|s@.........
20400974:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2040099c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
