example-0: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1

always @ (posedge clk or posedge reset) begin
  if (reset) begin
    state <= 0; // Its state
    next_state <= 0; // State default values
    // Go in state 0 and go to state 1.
    // Sting flag that is 0.
    {state, next_state} <= 0;
  end else begin
    state <= next_state;
    // Sting flag that is 0.
    {state, next_state} <= {next_state, present_state};
  end
end

================================================================
example-1: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
// Set next states.
reg [1:0] present_state, next_state;
// Storage 0, calculate next state.
reg output_in_state, next_output_state;
// 1 to state 1.
//-----------------------------------------------------------------------------
// COMMANDS HERE---------------------------------------------------------------------------
// This is the initial states for the input in the sequence.
// states that controls other states: go back to state 0 in that state.
// the enable input is the input in this state as soon as the input in the sequence (9 or 011) goes low, this is the current state
// in the inputted sequence (2) is the output as soon as the output is the done state.
// because the state for the output is on, go back to state 0.
//-----------------------------------------------------------------------------
// Parameters limited to 10ms (24-bit) position.
localparam [19:0] MINNDRANGE0 = 19'
================================================================
example-2: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
// Set to output in=1 in state 0 or 1 otherwise. But if in the begin control state is 0 as soon
// (Previous input is until it's state it's state changes its state).
//(* Another is not because very sensitive inputs are true because the output is only possible to 0.
reg reserve_state;
initial reserve_state = 0;
// If no input is not seen, then the next state will be 0.
initial reserve_state = 1;
// Set to output in states 1, if all other input is neither in the state.
assign out = (present_state == 1) ? 0 : reserve_state;
// Set to output in state 1. Reads are both kinds of state 1.
// After 1, this completes is detected and can be processed by transition level


always@(posedge clk)
begin
  if(reset) begin
    state <= 1
================================================================
