Model {
  Name			  "vegas_ssg"
  Version		  7.4
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.52"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "ISO-8859-1"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  Created		  "Wed Sep 28 13:56:08 2011"
  Creator		  "cicada"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "mwagner"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Sun Dec  4 13:48:23 2011"
  RTWModifiedTimeStamp	  244907289
  ModelVersionFormat	  "1.%<AutoIncrement:52>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.6.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.6.0"
	  StartTime		  "0.0"
	  StopTime		  "150000"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.6.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    6
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.6.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  StrictBusMsg		  "Warning"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.6.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.6.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.6.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    6
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		17
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 400, 210, 1296, 898 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "fixdt(1,16,0)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
  }
  System {
    Name		    "vegas_ssg"
    Location		    [128, 383, 1809, 1087]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "80"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    95
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      SID		      1
      Tag		      "genX"
      Ports		      []
      Position		      [39, 35, 90, 85]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      LibraryVersion	      "1.2"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r4/ System Generator"
      SourceType	      "Xilinx System Generator Block"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      infoedit		      " System Generator"
      xilinxfamily	      "virtex5"
      part		      "xc5vsx95t"
      speed		      "-1"
      package		      "ff1136"
      synthesis_tool	      "XST"
      clock_wrapper	      "Clock Enables"
      directory		      "./vegas_ssg/sysgen"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "5"
      dcm_input_clock_period  "100"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "sysgen"
      block_version	      "11.3"
      sg_icon_stat	      "51,50,-1,-1,red,beige,0,07734,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.93 0.92 0.86]"
      ");\npatch([0.235294 0.0784314 0.313725 0.0784314 0.235294 0.490196 0.568627 0.647059 0.921569 0.705882 0.490196 "
      "0.333333 0.568627 0.333333 0.490196 0.705882 0.921569 0.647059 0.568627 0.490196 0.235294 ],[0.1 0.26 0.5 0.74 0"
      ".9 0.9 0.82 0.9 0.9 0.68 0.9 0.74 0.5 0.26 0.1 0.32 0.1 0.1 0.18 0.1 0.1 ],[0.6 0.2 0.25]);\nplot([0 1 1 0 0 ],["
      "0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nfprintf('','C"
      "OMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant"
      SID		      8
      Position		      [75, 187, 120, 223]
      ShowName		      off
      Value		      "21200"
      VectorParams1D	      off
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant1"
      SID		      9
      Position		      [75, 252, 120, 288]
      ShowName		      off
      Value		      "5"
      VectorParams1D	      off
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant3"
      SID		      10
      Ports		      [0, 1]
      Position		      [940, 282, 970, 308]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Unsigned"
      const		      "0"
      n_bits		      "32"
      bin_pt		      "0"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,477,435"
      block_type	      "constant"
      block_version	      "11.3"
      sg_icon_stat	      "30,26,0,1,white,blue,0,bf4ddd8b,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.266667 0.133333 0.333333 0.133333 0.266667 0.5 0.566667 0.633333 0.866667 0.666667 0.466667 0.33333"
      "3 0.533333 0.333333 0.466667 0.666667 0.866667 0.633333 0.566667 0.5 0.266667 ],[0.115385 0.269231 0.5 0.730769 "
      "0.884615 0.884615 0.807692 0.884615 0.884615 0.653846 0.884615 0.730769 0.5 0.269231 0.115385 0.346154 0.115385 "
      "0.115385 0.192308 0.115385 0.115385 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT:"
      " end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfpri"
      "ntf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant4"
      SID		      11
      Ports		      [0, 1]
      Position		      [940, 337, 970, 363]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Boolean"
      const		      "0"
      n_bits		      "32"
      bin_pt		      "0"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,477,435"
      block_type	      "constant"
      block_version	      "11.3"
      sg_icon_stat	      "30,26,0,1,white,blue,0,bf4ddd8b,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.266667 0.133333 0.333333 0.133333 0.266667 0.5 0.566667 0.633333 0.866667 0.666667 0.466667 0.33333"
      "3 0.533333 0.333333 0.466667 0.666667 0.866667 0.633333 0.566667 0.5 0.266667 ],[0.115385 0.269231 0.5 0.730769 "
      "0.884615 0.884615 0.807692 0.884615 0.884615 0.653846 0.884615 0.730769 0.5 0.269231 0.115385 0.346154 0.115385 "
      "0.115385 0.192308 0.115385 0.115385 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT:"
      " end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfpri"
      "ntf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Counter"
      SID		      12
      Ports		      [2, 1]
      Position		      [835, 152, 895, 323]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Counter"
      SourceType	      "Xilinx Counter Block"
      infoedit		      "Hardware notes: Free running counters are the least expensive in hardware.  A count limited cou"
      "nter is implemented by combining a counter with a comparator."
      cnt_type		      "Free Running"
      cnt_to		      "Inf"
      operation		      "Up"
      start_count	      "0"
      cnt_by_val	      "1"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "0"
      load_pin		      off
      rst		      on
      en		      on
      explicit_period	      "on"
      period		      "1"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      implementation	      "DSP48"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,432,799"
      block_type	      "counter"
      block_version	      "11.3"
      sg_icon_stat	      "60,171,2,1,white,blue,0,d605779c,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.916667 0.7 0.483333 0.333333 0.5833"
      "33 0.333333 0.483333 0.7 0.916667 0.633333 0.566667 0.5 0.233333 ],[0.362573 0.421053 0.502924 0.584795 0.643275"
      " 0.643275 0.619883 0.643275 0.643275 0.567251 0.643275 0.590643 0.502924 0.415205 0.362573 0.438596 0.362573 0.3"
      "62573 0.385965 0.362573 0.362573 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: en"
      "d icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'rst');\ncolor("
      "'black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'out');\nfprintf('','COMMENT: end ico"
      "n text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "DocBlock"
      SID		      19
      Ports		      []
      Position		      [222, 340, 262, 379]
      BackgroundColor	      "magenta"
      DropShadow	      on
      ShowName		      off
      LibraryVersion	      "1.762"
      UserDataPersistent      on
      UserData		      "DataTag1"
      SourceBlock	      "simulink/Model-Wide\nUtilities/DocBlock"
      SourceType	      "DocBlock"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      DocumentType	      "Text"
    }
    Block {
      BlockType		      Reference
      Name		      "DocBlock1"
      SID		      20
      Ports		      []
      Position		      [382, 340, 422, 379]
      BackgroundColor	      "magenta"
      DropShadow	      on
      ShowName		      off
      LibraryVersion	      "1.762"
      UserDataPersistent      on
      UserData		      "DataTag2"
      SourceBlock	      "simulink/Model-Wide\nUtilities/DocBlock"
      SourceType	      "DocBlock"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      DocumentType	      "Text"
    }
    Block {
      BlockType		      Reference
      Name		      "DocBlock2"
      SID		      21
      Ports		      []
      Position		      [1077, 420, 1117, 459]
      BackgroundColor	      "magenta"
      DropShadow	      on
      ShowName		      off
      LibraryVersion	      "1.762"
      UserDataPersistent      on
      UserData		      "DataTag3"
      SourceBlock	      "simulink/Model-Wide\nUtilities/DocBlock"
      SourceType	      "DocBlock"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      DocumentType	      "Text"
    }
    Block {
      BlockType		      Reference
      Name		      "DocBlock3"
      SID		      22
      Ports		      []
      Position		      [1257, 490, 1297, 529]
      BackgroundColor	      "magenta"
      DropShadow	      on
      ShowName		      off
      LibraryVersion	      "1.762"
      UserDataPersistent      on
      UserData		      "DataTag4"
      SourceBlock	      "simulink/Model-Wide\nUtilities/DocBlock"
      SourceType	      "DocBlock"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      DocumentType	      "Text"
    }
    Block {
      BlockType		      Reference
      Name		      "DocBlock4"
      SID		      23
      Ports		      []
      Position		      [697, 340, 737, 379]
      BackgroundColor	      "magenta"
      DropShadow	      on
      ShowName		      off
      LibraryVersion	      "1.762"
      UserDataPersistent      on
      UserData		      "DataTag5"
      SourceBlock	      "simulink/Model-Wide\nUtilities/DocBlock"
      SourceType	      "DocBlock"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      DocumentType	      "Text"
    }
    Block {
      BlockType		      Reference
      Name		      "DocBlock5"
      SID		      24
      Ports		      []
      Position		      [562, 105, 602, 144]
      BackgroundColor	      "magenta"
      DropShadow	      on
      ShowName		      off
      LibraryVersion	      "1.762"
      UserDataPersistent      on
      UserData		      "DataTag6"
      SourceBlock	      "simulink/Model-Wide\nUtilities/DocBlock"
      SourceType	      "DocBlock"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      DocumentType	      "Text"
    }
    Block {
      BlockType		      Reference
      Name		      "DocBlock6"
      SID		      25
      Ports		      []
      Position		      [562, 340, 602, 379]
      BackgroundColor	      "magenta"
      DropShadow	      on
      ShowName		      off
      LibraryVersion	      "1.762"
      UserDataPersistent      on
      UserData		      "DataTag7"
      SourceBlock	      "simulink/Model-Wide\nUtilities/DocBlock"
      SourceType	      "DocBlock"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      DocumentType	      "Text"
    }
    Block {
      BlockType		      Reference
      Name		      "DocBlock7"
      SID		      26
      Ports		      []
      Position		      [1847, 440, 1887, 479]
      BackgroundColor	      "magenta"
      DropShadow	      on
      ShowName		      off
      LibraryVersion	      "1.762"
      UserDataPersistent      on
      UserData		      "DataTag8"
      SourceBlock	      "simulink/Model-Wide\nUtilities/DocBlock"
      SourceType	      "DocBlock"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      DocumentType	      "Text"
    }
    Block {
      BlockType		      From
      Name		      "From"
      SID		      27
      Position		      [1620, 384, 1705, 406]
      ShowName		      off
      GotoTag		      "SANITY"
    }
    Block {
      BlockType		      From
      Name		      "From1"
      SID		      28
      Position		      [1620, 349, 1705, 371]
      ShowName		      off
      GotoTag		      "SR0"
    }
    Block {
      BlockType		      From
      Name		      "From2"
      SID		      29
      Position		      [1620, 314, 1705, 336]
      ShowName		      off
      GotoTag		      "CAL"
    }
    Block {
      BlockType		      From
      Name		      "From3"
      SID		      30
      Position		      [1620, 279, 1705, 301]
      ShowName		      off
      GotoTag		      "BLANK"
    }
    Block {
      BlockType		      From
      Name		      "From4"
      SID		      31
      Position		      [1250, 724, 1335, 746]
      ShowName		      off
      GotoTag		      "SR1"
    }
    Block {
      BlockType		      From
      Name		      "From5"
      SID		      32
      Position		      [1250, 769, 1335, 791]
      ShowName		      off
      GotoTag		      "SR0"
    }
    Block {
      BlockType		      From
      Name		      "From6"
      SID		      33
      Position		      [1250, 814, 1335, 836]
      ShowName		      off
      GotoTag		      "CAL"
    }
    Block {
      BlockType		      From
      Name		      "From7"
      SID		      34
      Position		      [1250, 859, 1335, 881]
      ShowName		      off
      GotoTag		      "BLANK"
    }
    Block {
      BlockType		      From
      Name		      "From8"
      SID		      35
      Position		      [1250, 679, 1335, 701]
      ShowName		      off
      GotoTag		      "ASR"
    }
    Block {
      BlockType		      From
      Name		      "From9"
      SID		      36
      Position		      [1250, 634, 1335, 656]
      ShowName		      off
      GotoTag		      "DUR"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out"
      SID		      37
      Ports		      [1, 1]
      Position		      [1440, 725, 1500, 745]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, do"
      "uble, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level output ports or are disc"
      "arded, depending on how they are configured."
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,403,471"
      block_type	      "gatewayout"
      block_version	      "11.3"
      sg_icon_stat	      "60,20,1,1,white,grey,0,632ec840,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.88 0.88 0.88]"
      ");\npatch([0.4 0.35 0.433333 0.35 0.4 0.483333 0.5 0.516667 0.616667 0.55 0.483333 0.433333 0.516667 0.433333 0."
      "483333 0.55 0.616667 0.516667 0.5 0.483333 0.4 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0"
      ".1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end ico"
      "n graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black'"
      ");port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
      Port {
	PortNumber		1
	Name			"SR1"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out1"
      SID		      38
      Ports		      [1, 1]
      Position		      [1440, 770, 1500, 790]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, do"
      "uble, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level output ports or are disc"
      "arded, depending on how they are configured."
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,403,471"
      block_type	      "gatewayout"
      block_version	      "11.3"
      sg_icon_stat	      "60,20,1,1,white,grey,0,632ec840,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.88 0.88 0.88]"
      ");\npatch([0.4 0.35 0.433333 0.35 0.4 0.483333 0.5 0.516667 0.616667 0.55 0.483333 0.433333 0.516667 0.433333 0."
      "483333 0.55 0.616667 0.516667 0.5 0.483333 0.4 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0"
      ".1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end ico"
      "n graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black'"
      ");port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
      Port {
	PortNumber		1
	Name			"SR0"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out2"
      SID		      39
      Ports		      [1, 1]
      Position		      [1440, 815, 1500, 835]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, do"
      "uble, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level output ports or are disc"
      "arded, depending on how they are configured."
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,403,471"
      block_type	      "gatewayout"
      block_version	      "11.3"
      sg_icon_stat	      "60,20,1,1,white,grey,0,632ec840,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.88 0.88 0.88]"
      ");\npatch([0.4 0.35 0.433333 0.35 0.4 0.483333 0.5 0.516667 0.616667 0.55 0.483333 0.433333 0.516667 0.433333 0."
      "483333 0.55 0.616667 0.516667 0.5 0.483333 0.4 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0"
      ".1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end ico"
      "n graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black'"
      ");port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
      Port {
	PortNumber		1
	Name			"CAL"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out3"
      SID		      40
      Ports		      [1, 1]
      Position		      [1440, 860, 1500, 880]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, do"
      "uble, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level output ports or are disc"
      "arded, depending on how they are configured."
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,403,471"
      block_type	      "gatewayout"
      block_version	      "11.3"
      sg_icon_stat	      "60,20,1,1,white,grey,0,632ec840,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.88 0.88 0.88]"
      ");\npatch([0.4 0.35 0.433333 0.35 0.4 0.483333 0.5 0.516667 0.616667 0.55 0.483333 0.433333 0.516667 0.433333 0."
      "483333 0.55 0.616667 0.516667 0.5 0.483333 0.4 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0"
      ".1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end ico"
      "n graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black'"
      ");port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
      Port {
	PortNumber		1
	Name			"BLANK"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out4"
      SID		      41
      Ports		      [1, 1]
      Position		      [1440, 680, 1500, 700]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, do"
      "uble, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level output ports or are disc"
      "arded, depending on how they are configured."
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,403,471"
      block_type	      "gatewayout"
      block_version	      "11.3"
      sg_icon_stat	      "60,20,1,1,white,grey,0,632ec840,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.88 0.88 0.88]"
      ");\npatch([0.4 0.35 0.433333 0.35 0.4 0.483333 0.5 0.516667 0.616667 0.55 0.483333 0.433333 0.516667 0.433333 0."
      "483333 0.55 0.616667 0.516667 0.5 0.483333 0.4 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0"
      ".1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end ico"
      "n graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black'"
      ");port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
      Port {
	PortNumber		1
	Name			"ASR"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out5"
      SID		      42
      Ports		      [1, 1]
      Position		      [1440, 635, 1500, 655]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, do"
      "uble, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level output ports or are disc"
      "arded, depending on how they are configured."
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,403,471"
      block_type	      "gatewayout"
      block_version	      "11.3"
      sg_icon_stat	      "60,20,1,1,white,grey,0,632ec840,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.88 0.88 0.88]"
      ");\npatch([0.4 0.35 0.433333 0.35 0.4 0.483333 0.5 0.516667 0.616667 0.55 0.483333 0.433333 0.516667 0.433333 0."
      "483333 0.55 0.616667 0.516667 0.5 0.483333 0.4 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0"
      ".1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end ico"
      "n graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black'"
      ");port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
      Port {
	PortNumber		1
	Name			"DUR"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Goto
      Name		      "Goto"
      SID		      43
      Position		      [1495, 194, 1580, 216]
      ShowName		      off
      GotoTag		      "DUR"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto1"
      SID		      44
      Position		      [1495, 229, 1580, 251]
      ShowName		      off
      GotoTag		      "ASR"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto2"
      SID		      45
      Position		      [1495, 264, 1580, 286]
      ShowName		      off
      GotoTag		      "SR1"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto3"
      SID		      46
      Position		      [1495, 299, 1580, 321]
      ShowName		      off
      GotoTag		      "SR0"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto4"
      SID		      47
      Position		      [1495, 334, 1580, 356]
      ShowName		      off
      GotoTag		      "CAL"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto5"
      SID		      48
      Position		      [1495, 369, 1580, 391]
      ShowName		      off
      GotoTag		      "BLANK"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto6"
      SID		      49
      Position		      [2000, 159, 2085, 181]
      ShowName		      off
      GotoTag		      "SANITY"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      SID		      92
      Ports		      [6]
      Position		      [1600, 628, 1710, 887]
      Floating		      off
      Location		      [6, 54, 1674, 997]
      Open		      off
      NumInputPorts	      "6"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
	axes4			"%<SignalLabel>"
	axes5			"%<SignalLabel>"
	axes6			"%<SignalLabel>"
      }
      YMin		      "-1~-1~-1~-1~-1~-1"
      YMax		      "200000~2~2~2~2~2"
      SaveName		      "ScopeData1"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "XSG core config"
      SID		      95
      Tag		      "xps:xsg"
      Ports		      []
      Position		      [105, 36, 154, 86]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.436"
      SourceBlock	      "xps_library/XSG core config"
      SourceType	      "xsg core config"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      hw_sys		      "ROACH:sx95t"
      ibob_linux	      off
      clk_src		      "sys_clk2x"
      iBOB_clk_src	      "sys_clk"
      BEE2_ctrl_clk_src	      "sys_clk"
      BEE2_usr_clk_src	      "sys_clk"
      ROACH_clk_src	      "sys_clk2x"
      ROACH2_clk_src	      "adc0_clk"
      CORR_clk_src	      "sys_clk"
      gpio_clk_io_group	      "iBOB:sma"
      gpio_clk_bit_index      "0"
      clk_rate		      "200"
      sample_period	      "1"
      synthesis_tool	      "XST"
      mpc_type		      "powerpc440_ext"
    }
    Block {
      BlockType		      SubSystem
      Name		      "cycle_liimit"
      SID		      2
      Ports		      [2, 1]
      Position		      [530, 174, 630, 216]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"cycle_liimit"
	Location		[45, 761, 810, 1062]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "IN"
	  SID			  3
	  Position		  [95, 113, 125, 127]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "IN1"
	  SID			  4
	  Position		  [95, 173, 125, 187]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  SID			  5
	  Ports			  [2, 1]
	  Position		  [195, 73, 260, 137]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is"
	  " implemented by combining a counter with a comparator."
	  cnt_type		  "Free Running"
	  cnt_to		  "Inf"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  load_pin		  off
	  rst			  on
	  en			  on
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  on
	  implementation	  "DSP48"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,432,799"
	  block_type		  "counter"
	  block_version		  "11.3"
	  sg_icon_stat		  "65,64,2,1,white,blue,0,d605779c,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.246154 0.0769231 0.307692 0.0769231 0.246154 0.507692 0.584615 0.661538 0.938462 0.723077 0.507692 0.353846 0"
	  ".6 0.353846 0.507692 0.723077 0.938462 0.661538 0.584615 0.507692 0.246154 ],[0.109375 0.28125 0.515625 0.75 0.9218"
	  "75 0.921875 0.84375 0.921875 0.921875 0.703125 0.921875 0.765625 0.515625 0.265625 0.109375 0.328125 0.109375 0.109"
	  "375 0.1875 0.109375 0.109375 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon "
	  "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'rst');\ncolor('black');p"
	  "ort_label('input',2,'en');\ncolor('black');port_label('output',1,'out');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  SID			  6
	  Ports			  [2, 1]
	  Position		  [330, 68, 395, 217]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a=b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,419,207"
	  block_type		  "relational"
	  block_version		  "11.3"
	  sg_icon_stat		  "65,149,2,1,white,blue,0,2dfefa50,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.230769 0.0615385 0.292308 0.0615385 0.230769 0.492308 0.569231 0.646154 0.923077 0.692308 0.476923 0.323077 0"
	  ".553846 0.323077 0.476923 0.692308 0.923077 0.646154 0.569231 0.492308 0.230769 ],[0.328859 0.402685 0.503356 0.604"
	  "027 0.677852 0.677852 0.644295 0.677852 0.677852 0.577181 0.671141 0.604027 0.503356 0.402685 0.33557 0.42953 0.328"
	  "859 0.328859 0.362416 0.328859 0.328859 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT"
	  ": end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('"
	  "black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a=b}\\newlinez^{-0}','texmode','on');\nfprin"
	  "tf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OUT"
	  SID			  7
	  Position		  [540, 133, 570, 147]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "IN1"
	  SrcPort		  1
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "IN"
	  SrcPort		  1
	  DstBlock		  "Counter"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  Points		  [70, 0]
	  Branch {
	    DstBlock		    "OUT"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -105; -310, 0; 0, 55]
	    DstBlock		    "Counter"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "dur_len"
      SID		      13
      Ports		      [2, 1]
      Position		      [530, 259, 630, 301]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"dur_len"
	Location		[776, 371, 1413, 794]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "EN"
	  SID			  14
	  Position		  [110, 128, 140, 142]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "DUR"
	  SID			  15
	  Position		  [110, 288, 140, 302]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  SID			  16
	  Ports			  [2, 1]
	  Position		  [255, 69, 310, 156]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is"
	  " implemented by combining a counter with a comparator."
	  cnt_type		  "Free Running"
	  cnt_to		  "Inf"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  load_pin		  off
	  rst			  on
	  en			  on
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  implementation	  "DSP48"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,432,799"
	  block_type		  "counter"
	  block_version		  "11.3"
	  sg_icon_stat		  "55,87,2,1,white,blue,0,d605779c,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.236364 0.0727273 0.309091 0.0727273 0.236364 0.509091 0.581818 0.654545 0.945455 0.727273 0.509091 0.345455 0"
	  ".581818 0.345455 0.509091 0.727273 0.945455 0.654545 0.581818 0.509091 0.236364 ],[0.252874 0.356322 0.505747 0.655"
	  "172 0.758621 0.758621 0.712644 0.758621 0.758621 0.62069 0.758621 0.655172 0.505747 0.356322 0.252874 0.390805 0.25"
	  "2874 0.252874 0.298851 0.252874 0.252874 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'rst');\ncolo"
	  "r('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'out');\nfprintf('','COMMENT: end icon"
	  " text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  SID			  17
	  Ports			  [2, 1]
	  Position		  [255, 194, 315, 281]
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a=b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,419,207"
	  block_type		  "relational"
	  block_version		  "11.3"
	  sg_icon_stat		  "60,87,2,1,white,blue,0,2dfefa50,left,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.916667 0.7 0.483333 0.333333 0.583333 0.33333"
	  "3 0.483333 0.7 0.916667 0.633333 0.566667 0.5 0.233333 ],[0.229885 0.344828 0.505747 0.666667 0.781609 0.781609 0.7"
	  "35632 0.781609 0.781609 0.632184 0.781609 0.678161 0.505747 0.333333 0.229885 0.37931 0.229885 0.229885 0.275862 0."
	  "229885 0.229885 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	  "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('inpu"
	  "t',2,'b');\ncolor('black');disp('\\newline\\bf{a=b}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon"
	  " text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OUT"
	  SID			  18
	  Position		  [435, 48, 465, 62]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [65, 0; 0, 100]
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DUR"
	  SrcPort		  1
	  Points		  [235, 0; 0, -35]
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  Points		  [-45, 0; 0, -145]
	  Branch {
	    Points		    [0, -35]
	    DstBlock		    "OUT"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Counter"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "EN"
	  SrcPort		  1
	  DstBlock		  "Counter"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "leds_gpios"
      SID		      50
      Ports		      [4]
      Position		      [1810, 271, 1915, 414]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"leds_gpios"
	Location		[102, 153, 669, 941]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "IN0"
	  SID			  51
	  Position		  [110, 103, 140, 117]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "IN1"
	  SID			  52
	  Position		  [110, 243, 140, 257]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "IN2"
	  SID			  53
	  Position		  [110, 373, 140, 387]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "IN3"
	  SID			  54
	  Position		  [110, 513, 140, 527]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "GPIO_A0"
	  SID			  55
	  Tag			  "xps:gpio"
	  Ports			  [1, 1]
	  Position		  [230, 145, 330, 175]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.436"
	  SourceBlock		  "xps_library/gpio"
	  SourceType		  "gpio"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  io_group		  "ROACH:gpioa"
	  io_dir		  "out"
	  arith_type		  "Boolean"
	  bitwidth		  "1"
	  bin_pt		  "0"
	  bit_index		  "0"
	  sample_period		  "1"
	  use_single_ended	  off
	  use_ddr		  off
	  reg_iob		  on
	  reg_clk_phase		  "0"
	  termination		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "GPIO_A1"
	  SID			  56
	  Tag			  "xps:gpio"
	  Ports			  [1, 1]
	  Position		  [230, 285, 330, 315]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.436"
	  SourceBlock		  "xps_library/gpio"
	  SourceType		  "gpio"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  io_group		  "ROACH:gpioa"
	  io_dir		  "out"
	  arith_type		  "Boolean"
	  bitwidth		  "1"
	  bin_pt		  "0"
	  bit_index		  "1"
	  sample_period		  "1"
	  use_single_ended	  off
	  use_ddr		  off
	  reg_iob		  on
	  reg_clk_phase		  "0"
	  termination		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "GPIO_A2"
	  SID			  57
	  Tag			  "xps:gpio"
	  Ports			  [1, 1]
	  Position		  [230, 420, 330, 450]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.436"
	  SourceBlock		  "xps_library/gpio"
	  SourceType		  "gpio"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  io_group		  "ROACH:gpioa"
	  io_dir		  "out"
	  arith_type		  "Boolean"
	  bitwidth		  "1"
	  bin_pt		  "0"
	  bit_index		  "2"
	  sample_period		  "1"
	  use_single_ended	  off
	  use_ddr		  off
	  reg_iob		  on
	  reg_clk_phase		  "0"
	  termination		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "GPIO_A3"
	  SID			  58
	  Tag			  "xps:gpio"
	  Ports			  [1, 1]
	  Position		  [230, 565, 330, 595]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.436"
	  SourceBlock		  "xps_library/gpio"
	  SourceType		  "gpio"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  io_group		  "ROACH:gpioa"
	  io_dir		  "out"
	  arith_type		  "Boolean"
	  bitwidth		  "1"
	  bin_pt		  "0"
	  bit_index		  "3"
	  sample_period		  "1"
	  use_single_ended	  off
	  use_ddr		  off
	  reg_iob		  on
	  reg_clk_phase		  "0"
	  termination		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LED_0"
	  SID			  59
	  Tag			  "xps:gpio"
	  Ports			  [1, 1]
	  Position		  [230, 95, 330, 125]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.436"
	  SourceBlock		  "xps_library/gpio"
	  SourceType		  "gpio"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  io_group		  "ROACH:led"
	  io_dir		  "out"
	  arith_type		  "Boolean"
	  bitwidth		  "1"
	  bin_pt		  "0"
	  bit_index		  "0"
	  sample_period		  "1"
	  use_single_ended	  off
	  use_ddr		  off
	  reg_iob		  on
	  reg_clk_phase		  "0"
	  termination		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LED_1"
	  SID			  60
	  Tag			  "xps:gpio"
	  Ports			  [1, 1]
	  Position		  [230, 235, 330, 265]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.436"
	  SourceBlock		  "xps_library/gpio"
	  SourceType		  "gpio"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  io_group		  "ROACH:led"
	  io_dir		  "out"
	  arith_type		  "Boolean"
	  bitwidth		  "1"
	  bin_pt		  "0"
	  bit_index		  "1"
	  sample_period		  "1"
	  use_single_ended	  off
	  use_ddr		  off
	  reg_iob		  on
	  reg_clk_phase		  "0"
	  termination		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LED_2"
	  SID			  61
	  Tag			  "xps:gpio"
	  Ports			  [1, 1]
	  Position		  [230, 365, 330, 395]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.436"
	  SourceBlock		  "xps_library/gpio"
	  SourceType		  "gpio"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  io_group		  "ROACH:led"
	  io_dir		  "out"
	  arith_type		  "Boolean"
	  bitwidth		  "1"
	  bin_pt		  "0"
	  bit_index		  "2"
	  sample_period		  "1"
	  use_single_ended	  off
	  use_ddr		  off
	  reg_iob		  on
	  reg_clk_phase		  "0"
	  termination		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LED_3"
	  SID			  62
	  Tag			  "xps:gpio"
	  Ports			  [1, 1]
	  Position		  [230, 505, 330, 535]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.436"
	  SourceBlock		  "xps_library/gpio"
	  SourceType		  "gpio"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  io_group		  "ROACH:led"
	  io_dir		  "out"
	  arith_type		  "Boolean"
	  bitwidth		  "1"
	  bin_pt		  "0"
	  bit_index		  "3"
	  sample_period		  "1"
	  use_single_ended	  off
	  use_ddr		  off
	  reg_iob		  on
	  reg_clk_phase		  "0"
	  termination		  "None"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  63
	  Position		  [415, 100, 435, 120]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  SID			  64
	  Position		  [415, 240, 435, 260]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  SID			  65
	  Position		  [415, 370, 435, 390]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  SID			  66
	  Position		  [415, 510, 435, 530]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  SID			  67
	  Position		  [415, 150, 435, 170]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator5"
	  SID			  68
	  Position		  [415, 290, 435, 310]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator6"
	  SID			  69
	  Position		  [415, 425, 435, 445]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator7"
	  SID			  70
	  Position		  [415, 570, 435, 590]
	  ShowName		  off
	}
	Line {
	  SrcBlock		  "IN0"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    DstBlock		    "LED_0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "GPIO_A0"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "IN1"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    DstBlock		    "LED_1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "GPIO_A1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "IN2"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    DstBlock		    "LED_2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 55]
	    DstBlock		    "GPIO_A2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "IN3"
	  SrcPort		  1
	  Points		  [55, 0]
	  Branch {
	    DstBlock		    "LED_3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 60]
	    DstBlock		    "GPIO_A3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "LED_0"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "LED_1"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "LED_2"
	  SrcPort		  1
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "LED_3"
	  SrcPort		  1
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "GPIO_A3"
	  SrcPort		  1
	  DstBlock		  "Terminator7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "GPIO_A2"
	  SrcPort		  1
	  DstBlock		  "Terminator6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "GPIO_A1"
	  SrcPort		  1
	  DstBlock		  "Terminator5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "GPIO_A0"
	  SrcPort		  1
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "length"
      SID		      71
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [190, 189, 290, 221]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.436"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "vegas_ssg_length_user_data_out"
    }
    Block {
      BlockType		      SubSystem
      Name		      "sanity_ss"
      SID		      72
      Ports		      [0, 1]
      Position		      [1800, 134, 1905, 206]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"sanity_ss"
	Location		[226, 511, 793, 816]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  SID			  73
	  Ports			  [0, 1]
	  Position		  [105, 82, 165, 178]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is"
	  " implemented by combining a counter with a comparator."
	  cnt_type		  "Free Running"
	  cnt_to		  "Inf"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  load_pin		  off
	  rst			  off
	  en			  off
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  implementation	  "DSP48"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,419,742"
	  block_type		  "counter"
	  block_version		  "11.3"
	  sg_icon_stat		  "60,96,0,1,white,blue,0,335d209d,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.916667 0.7 0.483333 0.333333 0.583333 0.33333"
	  "3 0.483333 0.7 0.916667 0.633333 0.566667 0.5 0.233333 ],[0.25 0.354167 0.5 0.645833 0.75 0.75 0.708333 0.75 0.75 0"
	  ".614583 0.75 0.65625 0.5 0.34375 0.25 0.385417 0.25 0.25 0.291667 0.25 0.25 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ]"
	  ",[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	  ";port_label('output',1,'out');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  SID			  74
	  Ports			  [1, 1]
	  Position		  [245, 115, 305, 145]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "27"
	  base1			  "MSB of Input"
	  bit0			  "27"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,540,482"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.283333 0.4 0.283333 0.366667 0.5 0.533333 0.566667 0.7 0.583333 0.483333 0.4 0.5 0.4 0.483333 0.5833"
	  "33 0.7 0.566667 0.533333 0.5 0.366667 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 0.7 0"
	  ".5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "SANITY"
	  SID			  75
	  Position		  [400, 123, 430, 137]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  DstBlock		  "Slice"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  DstBlock		  "SANITY"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "sp_gen"
      SID		      77
      Ports		      [1, 1]
      Position		      [360, 254, 440, 286]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"sp_gen"
	Location		[450, 179, 1274, 730]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "SP"
	  SID			  78
	  Position		  [130, 213, 160, 227]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub"
	  SID			  79
	  Ports			  [2, 1]
	  Position		  [225, 200, 290, 275]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Subtraction"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  hw_selection		  "Fabric"
	  pipelined		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,432,368"
	  block_type		  "addsub"
	  block_version		  "11.3"
	  sg_icon_stat		  "65,75,2,1,white,blue,0,32e1f85f,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.230769 0.0615385 0.292308 0.0615385 0.230769 0.492308 0.569231 0.646154 0.923077 0.692308 0.476923 0.323077 0"
	  ".553846 0.323077 0.476923 0.692308 0.923077 0.646154 0.569231 0.492308 0.230769 ],[0.16 0.306667 0.506667 0.706667 "
	  "0.853333 0.853333 0.786667 0.853333 0.853333 0.653333 0.84 0.706667 0.506667 0.306667 0.173333 0.36 0.16 0.16 0.226"
	  "667 0.16 0.16 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfp"
	  "rintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input'"
	  ",2,'b');\ncolor('black');port_label('output',1,'\\bf{a - b}','texmode','on');\nfprintf('','COMMENT: end icon text')"
	  ";\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant4"
	  SID			  80
	  Ports			  [0, 1]
	  Position		  [130, 242, 160, 268]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "1"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,477,435"
	  block_type		  "constant"
	  block_version		  "11.3"
	  sg_icon_stat		  "30,26,0,1,white,blue,0,1c72b5be,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.266667 0.133333 0.333333 0.133333 0.266667 0.5 0.566667 0.633333 0.866667 0.666667 0.466667 0.333333 0.533333"
	  " 0.333333 0.466667 0.666667 0.866667 0.633333 0.566667 0.5 0.266667 ],[0.115385 0.269231 0.5 0.730769 0.884615 0.88"
	  "4615 0.807692 0.884615 0.884615 0.653846 0.884615 0.730769 0.5 0.269231 0.115385 0.346154 0.115385 0.115385 0.19230"
	  "8 0.115385 0.115385 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics'"
	  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: end i"
	  "con text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  SID			  81
	  Ports			  [1, 1]
	  Position		  [365, 80, 425, 140]
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is"
	  " implemented by combining a counter with a comparator."
	  cnt_type		  "Free Running"
	  cnt_to		  "Inf"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  load_pin		  off
	  rst			  on
	  en			  off
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  implementation	  "DSP48"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,432,799"
	  block_type		  "counter"
	  block_version		  "11.3"
	  sg_icon_stat		  "60,60,1,1,white,blue,0,c59595e6,left,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.916667 0.7 0.483333 0.333333 0.583333 0.33333"
	  "3 0.483333 0.7 0.916667 0.633333 0.566667 0.5 0.233333 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.6833"
	  "33 0.9 0.75 0.5 0.25 0.1 0.316667 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inpu"
	  "t',1,'rst');\ncolor('black');port_label('output',1,'out');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  SID			  82
	  Ports			  [1, 1]
	  Position		  [580, 100, 640, 120]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<br><br>Hardware notes:  In hardware these blocks become top level output ports or are discarded, dep"
	  "ending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,403,471"
	  block_type		  "gatewayout"
	  block_version		  "11.3"
	  sg_icon_stat		  "60,20,1,1,white,grey,0,632ec840,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.88 0.88 0.88]);\npat"
	  "ch([0.4 0.35 0.433333 0.35 0.4 0.483333 0.5 0.516667 0.616667 0.55 0.483333 0.433333 0.516667 0.433333 0.483333 0.5"
	  "5 0.616667 0.516667 0.5 0.483333 0.4 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0."
	  "1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('outpu"
	  "t',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  SID			  83
	  Ports			  [2, 1]
	  Position		  [365, 163, 430, 267]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a=b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,419,207"
	  block_type		  "relational"
	  block_version		  "11.3"
	  sg_icon_stat		  "65,104,2,1,white,blue,0,2dfefa50,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.230769 0.0615385 0.292308 0.0615385 0.230769 0.492308 0.569231 0.646154 0.923077 0.692308 0.476923 0.323077 0"
	  ".553846 0.323077 0.476923 0.692308 0.923077 0.646154 0.569231 0.492308 0.230769 ],[0.259615 0.365385 0.509615 0.653"
	  "846 0.759615 0.759615 0.711538 0.759615 0.759615 0.615385 0.75 0.653846 0.509615 0.365385 0.269231 0.403846 0.25961"
	  "5 0.259615 0.307692 0.259615 0.259615 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: "
	  "end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('bl"
	  "ack');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a=b}\\newlinez^{-0}','texmode','on');\nfprintf"
	  "('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  SID			  84
	  Ports			  [1]
	  Position		  [720, 94, 750, 126]
	  Floating		  off
	  Location		  [188, 390, 1220, 877]
	  Open			  off
	  NumInputPorts		  "1"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	  }
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "SP_TICK"
	  SID			  85
	  Position		  [580, 208, 610, 222]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "SP"
	  SrcPort		  1
	  DstBlock		  "AddSub"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "AddSub"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "AddSub"
	  SrcPort		  1
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  Points		  [65, 0]
	  Branch {
	    DstBlock		    "SP_TICK"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -100]
	    Branch {
	      Points		      [0, -5]
	      DstBlock		      "Counter"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -5]
	      DstBlock		      "Gateway Out"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [-70, 0; 0, 80]
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "spect_per"
      SID		      76
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [190, 254, 290, 286]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.436"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "vegas_ssg_spect_per_user_data_out"
    }
    Block {
      BlockType		      SubSystem
      Name		      "ssg_bram"
      SID		      93
      Tag		      "xps:bram"
      Ports		      [3, 1]
      Position		      [1040, 215, 1130, 375]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/Shared BRAM"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Output Data Type|Address width|Data Width|Data Binary Point|Initial 32-bit values (simul"
      "ation only)|Sample rate"
      MaskStyleString	      "popup(Unsigned|Signed  (2's comp)),edit,popup(8|16|32|64|128),edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on"
      MaskCallbackString      "|||||"
      MaskEnableString	      "on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on"
      MaskVariables	      "arith_type=&1;addr_width=@2;data_width=@3;data_bin_pt=@4;init_vals=@5;sample_rate=@6;"
      MaskInitialization      "shared_bram_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "pixels"
      MaskValueString	      "Unsigned|11|32|0|[12801,121600,3201,3203,57602,3203,3201,121600,12801,12805,121604,3205,3"
      "207,57606,3207,3205,121604,12805,0:0]|1"
      System {
	Name			"ssg_bram"
	Location		[2278, 190, 3337, 754]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	49
	Block {
	  BlockType		  Inport
	  Name			  "addr"
	  SID			  1
	  Position		  [25, 193, 55, 207]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  SID			  2
	  Position		  [25, 238, 55, 252]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  SID			  3
	  Position		  [25, 283, 55, 297]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "calc_add"
	  SID			  8
	  Ports			  [1, 1]
	  Position		  [115, 190, 155, 210]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "calc_add"
	    Location		    [991, 318, 1574, 725]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      SID		      9
	      Position		      [15, 253, 45, 267]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "add_sub"
	      SID		      10
	      Ports		      [2, 1]
	      Position		      [250, 201, 285, 279]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Subtraction"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "0"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "max(1, log2(32/data_width))"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      hw_selection	      "Fabric"
	      pipelined		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "24,152,419,344"
	      block_type	      "addsub"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,78,2,1,white,blue,0,32e1f85f,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.228571 0.0571429 0.285714 0.0571429 0.228571 0.485714 0.571429 0.657143 0.942857 0.714286 0.51428"
	      "6 0.371429 0.6 0.371429 0.514286 0.714286 0.942857 0.657143 0.571429 0.485714 0.228571 ],[0.320513 0.397436 0.5"
	      " 0.602564 0.679487 0.679487 0.641026 0.679487 0.679487 0.576923 0.666667 0.602564 0.5 0.397436 0.333333 0.42307"
	      "7 0.320513 0.320513 0.358974 0.320513 0.320513 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf("
	      "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1"
	      ",'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a - b}','texmode'"
	      ",'on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "concat"
	      SID		      11
	      Ports		      [2, 1]
	      Position		      [340, 150, 360, 270]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,120,2,1,white,blue,0,97b7e8d2,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.2 0.05 0.3 0.05 0.2 0.45 0.5 0.55 0.85 0.65 0.45 0.3 0.55 0.3 0.45 0.65 0.85 0.55 0.5 0.45 0.2 ],"
	      "[0.433333 0.458333 0.5 0.541667 0.566667 0.566667 0.558333 0.566667 0.566667 0.533333 0.566667 0.541667 0.5 0.4"
	      "58333 0.433333 0.466667 0.433333 0.433333 0.441667 0.433333 0.433333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
	      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
	      ");port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text')"
	      ";\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "const"
	      SID		      12
	      Ports		      [0, 1]
	      Position		      [175, 211, 195, 229]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "max(0, 32/data_width-1)"
	      n_bits		      "max(1, log2(32/data_width))"
	      bin_pt		      "0"
	      explicit_period	      on
	      period		      "sample_rate"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "536,513,474,439"
	      block_type	      "constant"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,18,0,1,white,blue,0,bf4ddd8b,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.25 0.1 0.3 0.1 0.25 0.5 0.55 0.6 0.85 0.65 0.45 0.3 0.5 0.3 0.45 0.65 0.85 0.6 0.55 0.5 0.25 ],[0"
	      ".111111 0.277778 0.5 0.722222 0.888889 0.888889 0.833333 0.888889 0.888889 0.666667 0.888889 0.722222 0.5 0.277"
	      "778 0.111111 0.333333 0.111111 0.111111 0.166667 0.111111 0.111111 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0"
	      " 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	      "port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	      sg_list_contents	      "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B"
	      "))','inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + "
	      "A*B|PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'"
	      "PCIN>>17','opselect'=>'C'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_addr"
	      SID		      13
	      Ports		      [1, 1]
	      Position		      [80, 248, 115, 272]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Unsigned"
	      n_bits		      "addr_width"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,51,636,521"
	      block_type	      "convert"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "35,24,1,1,white,blue,0,edca21da,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.314286 0.2 0.371429 0.2 0.314286 0.485714 0.542857 0.6 0.8 0.657143 0.514286 0.4 0.571429 0.4 0.5"
	      "14286 0.657143 0.8 0.6 0.542857 0.485714 0.314286 ],[0.125 0.291667 0.541667 0.791667 0.958333 0.958333 0.875 0"
	      ".958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0.125 ],[0."
	      "98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
	      "NT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "lsw"
	      SID		      14
	      Ports		      [1, 1]
	      Position		      [170, 249, 200, 271]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "max(1, log2(32/data_width))"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "1059,231,540,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "30,22,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.3 0.166667 0.333333 0.166667 0.3 0.5 0.566667 0.633333 0.833333 0.666667 0.5 0.4 0.6 0.4 0.5 0.66"
	      "6667 0.833333 0.633333 0.566667 0.5 0.3 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0.909091 0.818182 0.909091 "
	      "0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.0909091 0.181818 0.0909091 0.09"
	      "09091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprint"
	      "f('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end ico"
	      "n text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "manipulate"
	      SID		      15
	      Ports		      [0, 1]
	      Position		      [350, 71, 370, 89]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "min(1, floor(32/data_width) - 1)"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      on
	      period		      "sample_rate"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "525,644,474,439"
	      block_type	      "constant"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,18,0,1,white,blue,0,bf4ddd8b,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.25 0.1 0.3 0.1 0.25 0.5 0.55 0.6 0.85 0.65 0.45 0.3 0.5 0.3 0.45 0.65 0.85 0.6 0.55 0.5 0.25 ],[0"
	      ".111111 0.277778 0.5 0.722222 0.888889 0.888889 0.833333 0.888889 0.888889 0.666667 0.888889 0.722222 0.5 0.277"
	      "778 0.111111 0.333333 0.111111 0.111111 0.166667 0.111111 0.111111 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0"
	      " 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	      "port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	      sg_list_contents	      "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B"
	      "))','inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + "
	      "A*B|PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'"
	      "PCIN>>17','opselect'=>'C'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "msw"
	      SID		      16
	      Ports		      [1, 1]
	      Position		      [165, 169, 195, 191]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "addr_width - max(1, log2(32/data_width))"
	      boolean_output	      off
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "956,177,540,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "30,22,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.3 0.166667 0.333333 0.166667 0.3 0.5 0.566667 0.633333 0.833333 0.666667 0.5 0.4 0.6 0.4 0.5 0.66"
	      "6667 0.833333 0.633333 0.566667 0.5 0.3 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0.909091 0.818182 0.909091 "
	      "0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.0909091 0.181818 0.0909091 0.09"
	      "09091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprint"
	      "f('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end ico"
	      "n text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mux"
	      SID		      17
	      Ports		      [3, 1]
	      Position		      [420, 46, 445, 244]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "11.4"
	      sg_icon_stat	      "25,198,3,1,white,blue,3,eb98d690,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0.142857 0.857143 1 ],["
	      "0.77 0.82 0.91]);\npatch([0.24 0.08 0.32 0.08 0.24 0.52 0.6 0.68 0.96 0.72 0.52 0.36 0.56 0.36 0.52 0.72 0.96 0"
	      ".68 0.6 0.52 0.24 ],[0.449495 0.469697 0.5 0.530303 0.550505 0.550505 0.540404 0.550505 0.550505 0.520202 0.545"
	      "455 0.525253 0.5 0.474747 0.454545 0.479798 0.449495 0.449495 0.459596 0.449495 0.449495 ],[0.98 0.96 0.92]);\n"
	      "plot([0 1 1 0 0 ],[0 0.142857 0.857143 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
	      " begin icon text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\nc"
	      "olor('black');port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: "
	      "end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      SID		      18
	      Position		      [505, 138, 535, 152]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "convert_addr"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[0, -80]
		Branch {
		  Points		  [0, -35]
		  DstBlock		  "mux"
		  DstPort		  2
		}
		Branch {
		  DstBlock		  "msw"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"lsw"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "const"
	      SrcPort		      1
	      DstBlock		      "add_sub"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "lsw"
	      SrcPort		      1
	      DstBlock		      "add_sub"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "mux"
	      SrcPort		      1
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "manipulate"
	      SrcPort		      1
	      DstBlock		      "mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "concat"
	      SrcPort		      1
	      DstBlock		      "mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "msw"
	      SrcPort		      1
	      DstBlock		      "concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "add_sub"
	      SrcPort		      1
	      DstBlock		      "concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      DstBlock		      "convert_addr"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "Use behavioural HDL\nso that gets optimised \nto minimum logic"
	      Position		      [232, 322]
	    }
	    Annotation {
	      Name		      "If reading/writing words\nsmaller than 32 bits,\nchange address so\nthat addressing is\nbig endian"
	      " instead of\nlittle, otherwise\npass through"
	      Position		      [235, 77]
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_addr"
	  SID			  19
	  Ports			  [1, 1]
	  Position		  [215, 188, 250, 212]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "addr_width"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "22,78,636,521"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,24,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.314286 0.2 0.371429 0.2 0.314286 0.485714 0.542857 0.6 0.8 0.657143 0.514286 0.4 0.571429 0.4 0.514286 0.6571"
	  "43 0.8 0.6 0.542857 0.485714 0.314286 ],[0.125 0.291667 0.541667 0.791667 0.958333 0.958333 0.875 0.958333 0.958333"
	  " 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0.125 ],[0.98 0.96 0.92]);\nplo"
	  "t([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	  "color('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_din"
	  SID			  20
	  Ports			  [1, 1]
	  Position		  [85, 233, 120, 257]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "data_width"
	  bin_pt		  "data_bin_pt"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "26,186,636,521"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,24,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.314286 0.2 0.371429 0.2 0.314286 0.485714 0.542857 0.6 0.8 0.657143 0.514286 0.4 0.571429 0.4 0.514286 0.6571"
	  "43 0.8 0.6 0.542857 0.485714 0.314286 ],[0.125 0.291667 0.541667 0.791667 0.958333 0.958333 0.875 0.958333 0.958333"
	  " 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0.125 ],[0.98 0.96 0.92]);\nplo"
	  "t([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	  "color('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_din1"
	  SID			  21
	  Ports			  [1, 1]
	  Position		  [215, 233, 250, 257]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "data_width"
	  bin_pt		  "data_bin_pt"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "26,186,636,521"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,24,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.314286 0.2 0.371429 0.2 0.314286 0.485714 0.542857 0.6 0.8 0.657143 0.514286 0.4 0.571429 0.4 0.514286 0.6571"
	  "43 0.8 0.6 0.542857 0.485714 0.314286 ],[0.125 0.291667 0.541667 0.791667 0.958333 0.958333 0.875 0.958333 0.958333"
	  " 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0.125 ],[0.98 0.96 0.92]);\nplo"
	  "t([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	  "color('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_we"
	  SID			  22
	  Ports			  [1, 1]
	  Position		  [215, 278, 250, 302]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "21,51,636,521"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,24,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.314286 0.2 0.371429 0.2 0.314286 0.485714 0.542857 0.6 0.8 0.657143 0.514286 0.4 0.571429 0.4 0.514286 0.6571"
	  "43 0.8 0.6 0.542857 0.485714 0.314286 ],[0.125 0.291667 0.541667 0.791667 0.958333 0.958333 0.875 0.958333 0.958333"
	  " 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0.125 ],[0.98 0.96 0.92]);\nplo"
	  "t([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	  "color('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "mem"
	  SID			  23
	  Ports			  [3, 1]
	  Position		  [515, 179, 590, 311]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "mem"
	    Location		    [880, 221, 1516, 694]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      24
	      Position		      [45, 153, 75, 167]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      SID		      25
	      Position		      [45, 193, 75, 207]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In3"
	      SID		      26
	      Position		      [45, 233, 75, 247]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Disregard Subsystem"
	      SID		      27
	      Tag		      "discardX"
	      Ports		      []
	      Position		      [44, 20, 95, 70]
	      ShowName		      off
	      AttributesFormatString  "Disregard Subsystem\\nFor Generation"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Disregard Subsystem"
	      SourceType	      "Xilinx Disregard Subsystem For Generation Block"
	      infoedit		      "Place this block into a subsystem to have System Generator ignore the subsystem during code ge"
	      "neration. This block can be used in combination with the Simulation Multiplexer block to provide an alternative"
	      " simulation model for another subsystem (e.g., to provide a simulation model for a black box)."
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "disregard"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "51,50,-1,-1,darkgray,black,0,0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 51 51 0 ],[0 0 50 50 ],[0.1 0.1 0."
	      "1]);\npatch([12 4 16 4 12 25 29 33 47 36 25 17 29 17 25 36 47 33 29 25 12 ],[5 13 25 37 45 45 41 45 45 34 45 37"
	      " 25 13 5 16 5 5 9 5 5 ],[0.33 0.33 0.33]);\nplot([0 0 51 51 0 ],[0 50 50 0 0 ]);\nfprintf('','COMMENT: end icon"
	      " graphics');\nfprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "calc_add"
	      SID		      28
	      Ports		      [1, 1]
	      Position		      [225, 150, 265, 170]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"calc_add"
		Location		[992, 345, 1575, 752]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  SID			  29
		  Position		  [15, 253, 45, 267]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "add_sub"
		  SID			  30
		  Ports			  [2, 1]
		  Position		  [250, 201, 285, 279]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Subtraction"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "0"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "max(1, log2(32/data_width))"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "24,152,419,344"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "35,78,2,1,white,blue,0,32e1f85f,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.228571 0.0571429 0.285714 0.0571429 0.228571 0.485714 0.571429 0.657143 0.942857 0.714286 0.514286 0.371429"
		  " 0.6 0.371429 0.514286 0.714286 0.942857 0.657143 0.571429 0.485714 0.228571 ],[0.320513 0.397436 0.5 0.602564 0.6"
		  "79487 0.679487 0.641026 0.679487 0.679487 0.576923 0.666667 0.602564 0.5 0.397436 0.333333 0.423077 0.320513 0.320"
		  "513 0.358974 0.320513 0.320513 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end ic"
		  "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black')"
		  ";port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a - b}','texmode','on');\nfprintf('','COMM"
		  "ENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat"
		  SID			  31
		  Ports			  [2, 1]
		  Position		  [340, 150, 360, 270]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "concat"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,120,2,1,white,blue,0,97b7e8d2,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.2 0.05 0.3 0.05 0.2 0.45 0.5 0.55 0.85 0.65 0.45 0.3 0.55 0.3 0.45 0.65 0.85 0.55 0.5 0.45 0.2 ],[0.433333 "
		  "0.458333 0.5 0.541667 0.566667 0.566667 0.558333 0.566667 0.566667 0.533333 0.566667 0.541667 0.5 0.458333 0.43333"
		  "3 0.466667 0.433333 0.433333 0.441667 0.433333 0.433333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
		  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input"
		  "',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "const"
		  SID			  32
		  Ports			  [0, 1]
		  Position		  [175, 211, 195, 229]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  arith_type		  "Unsigned"
		  const			  "max(0, 32/data_width-1)"
		  n_bits		  "max(1, log2(32/data_width))"
		  bin_pt		  "0"
		  explicit_period	  on
		  period		  "sample_rate"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "537,540,474,439"
		  block_type		  "constant"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,18,0,1,white,blue,0,bf4ddd8b,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.1 0.3 0.1 0.25 0.5 0.55 0.6 0.85 0.65 0.45 0.3 0.5 0.3 0.45 0.65 0.85 0.6 0.55 0.5 0.25 ],[0.111111 0."
		  "277778 0.5 0.722222 0.888889 0.888889 0.833333 0.888889 0.888889 0.666667 0.888889 0.722222 0.5 0.277778 0.111111 "
		  "0.333333 0.111111 0.111111 0.166667 0.111111 0.111111 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpri"
		  "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output'"
		  ",1,'0');\nfprintf('','COMMENT: end icon text');\n"
		  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','in"
		  "p1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN +"
		  " A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','op"
		  "select'=>'C'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_addr"
		  SID			  33
		  Ports			  [1, 1]
		  Position		  [80, 248, 115, 272]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  arith_type		  "Unsigned"
		  n_bits		  "addr_width"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,51,636,521"
		  block_type		  "convert"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "35,24,1,1,white,blue,0,edca21da,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.314286 0.2 0.371429 0.2 0.314286 0.485714 0.542857 0.6 0.8 0.657143 0.514286 0.4 0.571429 0.4 0.514286 0.65"
		  "7143 0.8 0.6 0.542857 0.485714 0.314286 ],[0.125 0.291667 0.541667 0.791667 0.958333 0.958333 0.875 0.958333 0.958"
		  "333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0.125 ],[0.98 0.96 0.92]);\n"
		  "plot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text'"
		  ");\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "lsw"
		  SID			  34
		  Ports			  [1, 1]
		  Position		  [170, 249, 200, 271]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "max(1, log2(32/data_width))"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "1059,231,540,482"
		  block_type		  "slice"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,22,1,1,white,blue,0,1fd851a7,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.3 0.166667 0.333333 0.166667 0.3 0.5 0.566667 0.633333 0.833333 0.666667 0.5 0.4 0.6 0.4 0.5 0.666667 0.833"
		  "333 0.633333 0.566667 0.5 0.3 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0.909091 0.818182 0.909091 0.909091 0.68"
		  "1818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0."
		  "96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
		  "n icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "manipulate"
		  SID			  35
		  Ports			  [0, 1]
		  Position		  [350, 71, 370, 89]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  arith_type		  "Unsigned"
		  const			  "min(1, floor(32/data_width) - 1)"
		  n_bits		  "1"
		  bin_pt		  "0"
		  explicit_period	  on
		  period		  "sample_rate"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "524,617,474,439"
		  block_type		  "constant"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,18,0,1,white,blue,0,bf4ddd8b,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.1 0.3 0.1 0.25 0.5 0.55 0.6 0.85 0.65 0.45 0.3 0.5 0.3 0.45 0.65 0.85 0.6 0.55 0.5 0.25 ],[0.111111 0."
		  "277778 0.5 0.722222 0.888889 0.888889 0.833333 0.888889 0.888889 0.666667 0.888889 0.722222 0.5 0.277778 0.111111 "
		  "0.333333 0.111111 0.111111 0.166667 0.111111 0.111111 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpri"
		  "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output'"
		  ",1,'0');\nfprintf('','COMMENT: end icon text');\n"
		  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','in"
		  "p1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN +"
		  " A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','op"
		  "select'=>'C'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "msw"
		  SID			  36
		  Ports			  [1, 1]
		  Position		  [165, 169, 195, 191]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "addr_width - max(1, log2(32/data_width))"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "956,177,540,482"
		  block_type		  "slice"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,22,1,1,white,blue,0,1fd851a7,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.3 0.166667 0.333333 0.166667 0.3 0.5 0.566667 0.633333 0.833333 0.666667 0.5 0.4 0.6 0.4 0.5 0.666667 0.833"
		  "333 0.633333 0.566667 0.5 0.3 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0.909091 0.818182 0.909091 0.909091 0.68"
		  "1818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0."
		  "96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
		  "n icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "mux"
		  SID			  37
		  Ports			  [3, 1]
		  Position		  [420, 46, 445, 244]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mux"
		  block_version		  "11.4"
		  sg_icon_stat		  "25,198,3,1,white,blue,3,eb98d690,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0.142857 0.857143 1 ],[0.77 0."
		  "82 0.91]);\npatch([0.24 0.08 0.32 0.08 0.24 0.52 0.6 0.68 0.96 0.72 0.52 0.36 0.56 0.36 0.52 0.72 0.96 0.68 0.6 0."
		  "52 0.24 ],[0.449495 0.469697 0.5 0.530303 0.550505 0.550505 0.540404 0.550505 0.550505 0.520202 0.545455 0.525253 "
		  "0.5 0.474747 0.454545 0.479798 0.449495 0.449495 0.459596 0.449495 0.449495 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
		  "],[0 0.142857 0.857143 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');"
		  "\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_lab"
		  "el('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  SID			  38
		  Position		  [505, 138, 535, 152]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "convert_addr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "add_sub"
		  SrcPort		  1
		  DstBlock		  "concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "msw"
		  SrcPort		  1
		  DstBlock		  "concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "concat"
		  SrcPort		  1
		  DstBlock		  "mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "manipulate"
		  SrcPort		  1
		  DstBlock		  "mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "mux"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "lsw"
		  SrcPort		  1
		  DstBlock		  "add_sub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "const"
		  SrcPort		  1
		  DstBlock		  "add_sub"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_addr"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    DstBlock		    "lsw"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -80]
		    Branch {
		    DstBlock		    "msw"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "mux"
		    DstPort		    2
		    }
		  }
		}
		Annotation {
		  Name			  "If reading/writing words\nsmaller than 32 bits,\nchange address so\nthat addressing is\nbig endian inste"
		  "ad of\nlittle, otherwise\npass through"
		  Position		  [235, 77]
		}
		Annotation {
		  Name			  "Use behavioural HDL\nso that gets optimised \nto minimum logic"
		  Position		  [232, 322]
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ram"
	      SID		      39
	      Ports		      [3, 1]
	      Position		      [320, 143, 380, 257]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory Block"
	      depth		      "2^addr_width"
	      initVector	      "init_vals"
	      distributed_mem	      "Block RAM"
	      write_mode	      "Read After Write"
	      rst		      off
	      init_reg		      "0"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      optimize		      "Area"
	      use_rpm		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "22,98,435,384"
	      block_type	      "spram"
	      block_version	      "11.4"
	      sg_icon_stat	      "60,114,3,1,white,blue,0,4294c61d,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.916667 0.7 0.483333 0.333333 0.58"
	      "3333 0.333333 0.483333 0.7 0.916667 0.633333 0.566667 0.5 0.233333 ],[0.289474 0.377193 0.5 0.622807 0.710526 0"
	      ".710526 0.675439 0.710526 0.710526 0.596491 0.710526 0.631579 0.5 0.368421 0.289474 0.403509 0.289474 0.289474 "
	      "0.324561 0.289474 0.289474 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end ico"
	      "n graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('bl"
	      "ack');port_label('input',2,'data');\ncolor('black');port_label('input',3,'we');\ncolor('black');disp('z^{-1}','"
	      "texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sim_addr"
	      SID		      40
	      Ports		      [1, 1]
	      Position		      [110, 150, 165, 170]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "addr_width"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "sample_rate"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      hdl_port		      "on"
	      sginterface	      "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'sim_addr'}},'Xilinx'=>{'jtaghwcosim'=>"
	      "{'non_memory_mapped_port'=>'sim_addr'},'xdspkit'=>{'non_memory_mapped_port'=>'sim_addr'}}}"
	      has_advanced_control    "0"
	      sggui_pos		      "24,152,419,481"
	      block_type	      "gatewayin"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "55,20,1,1,white,yellow,0,00d3666e,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65"
	      "]);\npatch([0.4 0.345455 0.436364 0.345455 0.4 0.490909 0.509091 0.527273 0.636364 0.563636 0.490909 0.436364 0"
	      ".527273 0.436364 0.490909 0.563636 0.636364 0.527273 0.509091 0.490909 0.4 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0."
	      "9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);"
	      "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	      "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('',"
	      "'COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sim_data_in"
	      SID		      41
	      Ports		      [1, 1]
	      Position		      [110, 190, 165, 210]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "data_width"
	      bin_pt		      "data_bin_pt"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "sample_rate"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      hdl_port		      "on"
	      sginterface	      "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'sim_data_in'}},'Xilinx'=>{'jtaghwcosim"
	      "'=>{'non_memory_mapped_port'=>'sim_data_in'},'xdspkit'=>{'non_memory_mapped_port'=>'sim_data_in'}}}"
	      has_advanced_control    "0"
	      sggui_pos		      "28,260,419,481"
	      block_type	      "gatewayin"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "55,20,1,1,white,yellow,0,00d3666e,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65"
	      "]);\npatch([0.4 0.345455 0.436364 0.345455 0.4 0.490909 0.509091 0.527273 0.636364 0.563636 0.490909 0.436364 0"
	      ".527273 0.436364 0.490909 0.563636 0.636364 0.527273 0.509091 0.490909 0.4 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0."
	      "9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);"
	      "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	      "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('',"
	      "'COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sim_data_out"
	      SID		      42
	      Ports		      [1, 1]
	      Position		      [525, 189, 580, 211]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{'B21','B22','A22','B23','B19','C19','A20','A21','A23','B24','A24','A25','E18','D18','C18','B18'}"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      sginterface	      "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'sim_data_out'}},'Xilinx'=>{'jtaghwcosi"
	      "m'=>{'non_memory_mapped_port'=>'sim_data_out'},'xdspkit'=>{'non_memory_mapped_port'=>'sim_data_out'}}}"
	      has_advanced_control    "0"
	      sggui_pos		      "23,125,403,473"
	      block_type	      "gatewayout"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,cc31b7ac,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65"
	      "]);\npatch([0.4 0.327273 0.418182 0.327273 0.4 0.509091 0.545455 0.581818 0.690909 0.6 0.509091 0.454545 0.5636"
	      "36 0.454545 0.509091 0.6 0.690909 0.581818 0.545455 0.509091 0.4 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0."
	      "909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.090909"
	      "1 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end"
	      " icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('b"
	      "lack');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text')"
	      ";\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "sim_munge_in"
	      SID		      43
	      Ports		      [1, 1]
	      Position		      [225, 188, 265, 212]
	      BackgroundColor	      "[0.494000, 1.000000, 0.494000]"
	      AttributesFormatString  "[0]\n32 bits"
	      AncestorBlock	      "casper_library_flow_control/munge"
	      UserDataPersistent      on
	      UserData		      "DataTag9"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "munge"
	      MaskDescription	      "Splits an input bus into the specified number of divisions and then recombines them in t"
	      "he order specified (most significant division = 0,least = number divisions-1)"
	      MaskPromptString	      "Number of divisions|Division size (bits)|Division packing order"
	      MaskStyleString	      "edit,edit,edit"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVariables	      "divisions=@1;div_size=@2;order=@3;"
	      MaskInitialization      "munge_init(gcb, ...\n    'divisions', divisions, ...\n    'div_size', div_size, ...\n "
	      "   'order', order);"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|32|[0]"
	      System {
		Name			"sim_munge_in"
		Location		[418, 599, 1518, 964]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	2
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  SID			  1
		  Position		  [40, 30, 70, 50]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  2
		  Position		  [670, 30, 700, 50]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "sim_munge_out"
	      SID		      44
	      Ports		      [1, 1]
	      Position		      [435, 188, 475, 212]
	      BackgroundColor	      "[0.494000, 1.000000, 0.494000]"
	      AttributesFormatString  "[0]\n32 bits"
	      AncestorBlock	      "casper_library_flow_control/munge"
	      UserDataPersistent      on
	      UserData		      "DataTag10"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "munge"
	      MaskDescription	      "Splits an input bus into the specified number of divisions and then recombines them in t"
	      "he order specified (most significant division = 0,least = number divisions-1)"
	      MaskPromptString	      "Number of divisions|Division size (bits)|Division packing order"
	      MaskStyleString	      "edit,edit,edit"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVariables	      "divisions=@1;div_size=@2;order=@3;"
	      MaskInitialization      "munge_init(gcb, ...\n    'divisions', divisions, ...\n    'div_size', div_size, ...\n "
	      "   'order', order);"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|32|[0]"
	      System {
		Name			"sim_munge_out"
		Location		[418, 599, 1518, 964]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	2
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  SID			  1
		  Position		  [40, 30, 70, 50]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  2
		  Position		  [670, 30, 700, 50]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sim_we"
	      SID		      45
	      Ports		      [1, 1]
	      Position		      [110, 230, 165, 250]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "sample_rate"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      hdl_port		      "on"
	      sginterface	      "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'sim_we'}},'Xilinx'=>{'jtaghwcosim'=>{'"
	      "non_memory_mapped_port'=>'sim_we'},'xdspkit'=>{'non_memory_mapped_port'=>'sim_we'}}}"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "55,20,1,1,white,yellow,0,00d3666e,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65"
	      "]);\npatch([0.4 0.345455 0.436364 0.345455 0.4 0.490909 0.509091 0.527273 0.636364 0.563636 0.490909 0.436364 0"
	      ".527273 0.436364 0.490909 0.563636 0.636364 0.527273 0.509091 0.490909 0.4 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0."
	      "9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);"
	      "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	      "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('',"
	      "'COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      46
	      Position		      [615, 193, 645, 207]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "calc_add"
	      SrcPort		      1
	      DstBlock		      "ram"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_munge_out"
	      SrcPort		      1
	      DstBlock		      "sim_data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_munge_in"
	      SrcPort		      1
	      DstBlock		      "ram"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "sim_addr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      DstBlock		      "sim_data_in"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_data_out"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In3"
	      SrcPort		      1
	      DstBlock		      "sim_we"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_addr"
	      SrcPort		      1
	      DstBlock		      "calc_add"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_data_in"
	      SrcPort		      1
	      DstBlock		      "sim_munge_in"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_we"
	      SrcPort		      1
	      DstBlock		      "ram"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "ram"
	      SrcPort		      1
	      DstBlock		      "sim_munge_out"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "Undo data manipulation on way in and redo on way out for simulated data"
	      Position		      [372, 288]
	    }
	    Annotation {
	      Name		      "Undo address \nmanipulation for\nsimulated data"
	      Position		      [244, 114]
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "munge_in"
	  SID			  47
	  Ports			  [1, 1]
	  Position		  [145, 233, 185, 257]
	  BackgroundColor	  "[0.494000, 1.000000, 0.494000]"
	  AttributesFormatString  "[0]\n32 bits"
	  AncestorBlock		  "casper_library_flow_control/munge"
	  UserDataPersistent	  on
	  UserData		  "DataTag11"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "munge"
	  MaskDescription	  "Splits an input bus into the specified number of divisions and then recombines them in the order"
	  " specified (most significant division = 0,least = number divisions-1)"
	  MaskPromptString	  "Number of divisions|Division size (bits)|Division packing order"
	  MaskStyleString	  "edit,edit,edit"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskVariables		  "divisions=@1;div_size=@2;order=@3;"
	  MaskInitialization	  "munge_init(gcb, ...\n    'divisions', divisions, ...\n    'div_size', div_size, ...\n    'ord"
	  "er', order);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|32|[0]"
	  System {
	    Name		    "munge_in"
	    Location		    [418, 599, 1518, 964]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    2
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      1
	      Position		      [40, 30, 70, 50]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      2
	      Position		      [670, 30, 700, 50]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "munge_out"
	  SID			  48
	  Ports			  [1, 1]
	  Position		  [830, 234, 870, 256]
	  BackgroundColor	  "[0.494000, 1.000000, 0.494000]"
	  AttributesFormatString  "[0]\n32 bits"
	  AncestorBlock		  "casper_library_flow_control/munge"
	  UserDataPersistent	  on
	  UserData		  "DataTag12"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "munge"
	  MaskDescription	  "Splits an input bus into the specified number of divisions and then recombines them in the order"
	  " specified (most significant division = 0,least = number divisions-1)"
	  MaskPromptString	  "Number of divisions|Division size (bits)|Division packing order"
	  MaskStyleString	  "edit,edit,edit"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskVariables		  "divisions=@1;div_size=@2;order=@3;"
	  MaskInitialization	  "munge_init(gcb, ...\n    'divisions', divisions, ...\n    'div_size', div_size, ...\n    'ord"
	  "er', order);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|32|[0]"
	  System {
	    Name		    "munge_out"
	    Location		    [418, 599, 1518, 964]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    2
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      1
	      Position		      [40, 30, 70, 50]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      2
	      Position		      [670, 30, 700, 50]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "vegas_ssg_ssg_bram_addr"
	  SID			  4
	  Ports			  [1, 1]
	  Position		  [360, 189, 415, 211]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{'A5','B9','A9','C1','A3','G6','E9','A6','A7','A8','B8','B1','B3','D9','B5','B4','B6','C2'}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  sginterface		  "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_addr'}},'Xilinx'=>{'jtaghwc"
	  "osim'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_addr'},'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRA"
	  "M_addr'}}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "21,71,403,473"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.4 0.327273 0.418182 0.327273 0.4 0.509091 0.545455 0.581818 0.690909 0.6 0.509091 0.454545 0.563636 0.454545 "
	  "0.509091 0.6 0.690909 0.581818 0.545455 0.509091 0.4 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0.909091 0.818182 "
	  "0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.0909091 0.181818 0.0909091"
	  " 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprin"
	  "tf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1"
	  ",'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vegas_ssg_ssg_bram_data_in"
	  SID			  5
	  Ports			  [1, 1]
	  Position		  [360, 234, 415, 256]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{'B21','B22','A22','B23','B19','C19','A20','A21','A23','B24','A24','A25','E18','D18','C18','B18'}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  sginterface		  "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_data_in'}},'Xilinx'=>{'jtag"
	  "hwcosim'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_data_in'},'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shar"
	  "ed_BRAM_data_in'}}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "23,125,403,473"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.4 0.327273 0.418182 0.327273 0.4 0.509091 0.545455 0.581818 0.690909 0.6 0.509091 0.454545 0.563636 0.454545 "
	  "0.509091 0.6 0.690909 0.581818 0.545455 0.509091 0.4 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0.909091 0.818182 "
	  "0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.0909091 0.181818 0.0909091"
	  " 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprin"
	  "tf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1"
	  ",'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vegas_ssg_ssg_bram_data_out"
	  SID			  6
	  Ports			  [1, 1]
	  Position		  [680, 235, 735, 255]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "data_width"
	  bin_pt		  "data_bin_pt"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "sample_rate"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  sginterface		  "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_data_out'}},'Xilinx'=>{'jta"
	  "ghwcosim'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_data_out'},'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Sh"
	  "ared_BRAM_data_out'}}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "24,152,419,481"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,20,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.4 0.345455 0.436364 0.345455 0.4 0.490909 0.509091 0.527273 0.636364 0.563636 0.490909 0.436364 0.527273 0.43"
	  "6364 0.490909 0.563636 0.636364 0.527273 0.509091 0.490909 0.4 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0."
	  "75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{1"
	  "1pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vegas_ssg_ssg_bram_we"
	  SID			  7
	  Ports			  [1, 1]
	  Position		  [360, 279, 415, 301]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{'A14'}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  sginterface		  "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_we'}},'Xilinx'=>{'jtaghwcos"
	  "im'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_we'},'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_we"
	  "'}}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.4 0.327273 0.418182 0.327273 0.4 0.509091 0.545455 0.581818 0.690909 0.6 0.509091 0.454545 0.563636 0.454545 "
	  "0.509091 0.6 0.690909 0.581818 0.545455 0.509091 0.4 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0.909091 0.818182 "
	  "0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.0909091 0.181818 0.0909091"
	  " 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprin"
	  "tf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1"
	  ",'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  SID			  49
	  Position		  [935, 238, 965, 252]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "convert_din"
	  SrcPort		  1
	  DstBlock		  "munge_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_din1"
	  SrcPort		  1
	  DstBlock		  "vegas_ssg_ssg_bram_data_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_addr"
	  SrcPort		  1
	  DstBlock		  "vegas_ssg_ssg_bram_addr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "calc_add"
	  SrcPort		  1
	  DstBlock		  "convert_addr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "munge_out"
	  SrcPort		  1
	  DstBlock		  "data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "munge_in"
	  SrcPort		  1
	  DstBlock		  "convert_din1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vegas_ssg_ssg_bram_we"
	  SrcPort		  1
	  DstBlock		  "mem"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "vegas_ssg_ssg_bram_data_in"
	  SrcPort		  1
	  DstBlock		  "mem"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "vegas_ssg_ssg_bram_addr"
	  SrcPort		  1
	  DstBlock		  "mem"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_we"
	  SrcPort		  1
	  DstBlock		  "vegas_ssg_ssg_bram_we"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  DstBlock		  "convert_we"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "addr"
	  SrcPort		  1
	  DstBlock		  "calc_add"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vegas_ssg_ssg_bram_data_out"
	  SrcPort		  1
	  DstBlock		  "munge_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  DstBlock		  "convert_din"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mem"
	  SrcPort		  1
	  DstBlock		  "vegas_ssg_ssg_bram_data_out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "startup"
      SID		      86
      Ports		      [1, 1]
      Position		      [700, 262, 740, 298]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"startup"
	Location		[776, 427, 1274, 727]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "IN"
	  SID			  87
	  Position		  [40, 108, 70, 122]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  SID			  88
	  Ports			  [0, 1]
	  Position		  [20, 157, 75, 183]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "1"
	  n_bits		  "16"
	  bin_pt		  "14"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,477,435"
	  block_type		  "constant"
	  block_version		  "11.3"
	  sg_icon_stat		  "55,26,0,1,white,blue,0,1c72b5be,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.363636 0.290909 0.4 0.290909 0.363636 0.490909 0.527273 0.563636 0.690909 0.581818 0.472727 0.4 0.509091 0.4 "
	  "0.472727 0.581818 0.690909 0.563636 0.527273 0.490909 0.363636 ],[0.115385 0.269231 0.5 0.730769 0.884615 0.884615 "
	  "0.807692 0.884615 0.884615 0.653846 0.884615 0.730769 0.5 0.269231 0.115385 0.346154 0.115385 0.115385 0.192308 0.1"
	  "15385 0.115385 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon t"
	  "ext');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  SID			  89
	  Ports			  [2, 1]
	  Position		  [290, 87, 350, 198]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "11.3"
	  sg_icon_stat		  "60,111,2,1,white,blue,0,0a851f85,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.916667 0.7 0.483333 0.333333 0.583333 0.33333"
	  "3 0.483333 0.7 0.916667 0.633333 0.566667 0.5 0.233333 ],[0.288288 0.378378 0.504505 0.630631 0.720721 0.720721 0.6"
	  "84685 0.720721 0.720721 0.603604 0.720721 0.63964 0.504505 0.369369 0.288288 0.405405 0.288288 0.288288 0.324324 0."
	  "288288 0.288288 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	  "fprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode','on');\nfprint"
	  "f('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  SID			  90
	  Ports			  [1, 1]
	  Position		  [150, 142, 210, 198]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,419,207"
	  block_type		  "register"
	  block_version		  "11.3"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,ef2275f7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.25 0.1 0.316667 0.1 0.25 0.5 0.566667 0.633333 0.9 0.683333 0.483333 0.333333 0.533333 0.333333 0.483333 0.68"
	  "3333 0.9 0.633333 0.566667 0.5 0.25 ],[0.107143 0.267857 0.5 0.732143 0.892857 0.892857 0.821429 0.892857 0.892857 "
	  "0.660714 0.875 0.714286 0.5 0.285714 0.125 0.339286 0.107143 0.107143 0.178571 0.107143 0.107143 ],[0.98 0.96 0.92]"
	  ");\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	  "xt');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('"
	  "\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OUT"
	  SID			  91
	  Position		  [435, 133, 465, 147]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "IN"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "OUT"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "superslice"
      SID		      94
      Ports		      [1, 6]
      Position		      [1225, 180, 1330, 405]
      AncestorBlock	      "gavrt_library/SuperSlice"
      UserDataPersistent      on
      UserData		      "DataTag13"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "superslice"
      MaskDescription	      "Slices the input word into consecutive outputs of arbitrary width.\nSlice pattern should "
      "be a vector with each entry representing the width of that particular slice. The first entry is the MSB slice an"
      "d the last is the LSB slice.\nIf a slice is given width -1, that slice will have a boolean output.\nEx: -1*ones("
      "1,32)  -- Slice a 32 bit word into seperate boolean flags\n[16, 8, -1*ones(1,8)] -- Slice a 32 bit word into the"
      " MSW, a byte, and the least significant 8 bits"
      MaskPromptString	      "Slice pattern"
      MaskStyleString	      "edit"
      MaskTunableValueString  "off"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "slices=&1;"
      MaskInitialization      "superslice_init(gcb, 'slices', slices);"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "[27,1,1,1,1,1]"
      System {
	Name			"superslice"
	Location		[682, 298, 1365, 1017]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	13
	Block {
	  BlockType		  Inport
	  Name			  "In"
	  SID			  1
	  Position		  [100, 50, 130, 70]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  SID			  2
	  Ports			  [1, 1]
	  Position		  [200, 150, 250, 200]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware "
	  "notes: In hardware this block costs nothing."
	  nbits			  "27"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "5"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "50,50,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1 0."
	  "26 0.5 0.74 0.9 0.9 0.82 0.9 0.9 0.68 0.9 0.74 0.5 0.26 0.1 0.32 0.1 0.1 0.18 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0"
	  " 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
	  "r('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  SID			  3
	  Ports			  [1, 1]
	  Position		  [200, 250, 250, 300]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware "
	  "notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "4"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "50,50,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1 0."
	  "26 0.5 0.74 0.9 0.9 0.82 0.9 0.9 0.68 0.9 0.74 0.5 0.26 0.1 0.32 0.1 0.1 0.18 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0"
	  " 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
	  "r('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice3"
	  SID			  4
	  Ports			  [1, 1]
	  Position		  [200, 350, 250, 400]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware "
	  "notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "3"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "50,50,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1 0."
	  "26 0.5 0.74 0.9 0.9 0.82 0.9 0.9 0.68 0.9 0.74 0.5 0.26 0.1 0.32 0.1 0.1 0.18 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0"
	  " 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
	  "r('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice4"
	  SID			  5
	  Ports			  [1, 1]
	  Position		  [200, 450, 250, 500]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware "
	  "notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "2"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "50,50,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1 0."
	  "26 0.5 0.74 0.9 0.9 0.82 0.9 0.9 0.68 0.9 0.74 0.5 0.26 0.1 0.32 0.1 0.1 0.18 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0"
	  " 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
	  "r('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice5"
	  SID			  6
	  Ports			  [1, 1]
	  Position		  [200, 550, 250, 600]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,50,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1 0."
	  "26 0.5 0.74 0.9 0.9 0.82 0.9 0.9 0.68 0.9 0.74 0.5 0.26 0.1 0.32 0.1 0.1 0.18 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0"
	  " 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
	  "r('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice6"
	  SID			  7
	  Ports			  [1, 1]
	  Position		  [200, 650, 250, 700]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,50,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1 0."
	  "26 0.5 0.74 0.9 0.9 0.82 0.9 0.9 0.68 0.9 0.74 0.5 0.26 0.1 0.32 0.1 0.1 0.18 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0"
	  " 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
	  "r('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DUR"
	  SID			  8
	  Position		  [400, 150, 430, 170]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AS/R"
	  SID			  9
	  Position		  [400, 250, 430, 270]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "S/R1"
	  SID			  10
	  Position		  [400, 350, 430, 370]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "S/R0"
	  SID			  11
	  Position		  [400, 450, 430, 470]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "CAL"
	  SID			  12
	  Position		  [400, 550, 430, 570]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "BLANK"
	  SID			  13
	  Position		  [400, 650, 430, 670]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "In"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Slice6"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice5"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice4"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "DUR"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "AS/R"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice3"
	  SrcPort		  1
	  DstBlock		  "S/R1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice4"
	  SrcPort		  1
	  DstBlock		  "S/R0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice5"
	  SrcPort		  1
	  DstBlock		  "CAL"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice6"
	  SrcPort		  1
	  DstBlock		  "BLANK"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "Constant1"
      SrcPort		      1
      DstBlock		      "spect_per"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant"
      SrcPort		      1
      DstBlock		      "length"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant3"
      SrcPort		      1
      DstBlock		      "ssg_bram"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Constant4"
      SrcPort		      1
      DstBlock		      "ssg_bram"
      DstPort		      3
    }
    Line {
      SrcBlock		      "length"
      SrcPort		      1
      DstBlock		      "cycle_liimit"
      DstPort		      2
    }
    Line {
      SrcBlock		      "spect_per"
      SrcPort		      1
      DstBlock		      "sp_gen"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sp_gen"
      SrcPort		      1
      Points		      [55, 0]
      Branch {
	DstBlock		"dur_len"
	DstPort			1
      }
      Branch {
	Points			[0, -85]
	DstBlock		"cycle_liimit"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "dur_len"
      SrcPort		      1
      DstBlock		      "startup"
      DstPort		      1
    }
    Line {
      SrcBlock		      "startup"
      SrcPort		      1
      DstBlock		      "Counter"
      DstPort		      2
    }
    Line {
      SrcBlock		      "cycle_liimit"
      SrcPort		      1
      DstBlock		      "Counter"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Counter"
      SrcPort		      1
      DstBlock		      "ssg_bram"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ssg_bram"
      SrcPort		      1
      DstBlock		      "superslice"
      DstPort		      1
    }
    Line {
      SrcBlock		      "superslice"
      SrcPort		      1
      Points		      [70, 0]
      Branch {
	Points			[0, 270; -905, 0; 0, -185]
	DstBlock		"dur_len"
	DstPort			2
      }
      Branch {
	DstBlock		"Goto"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "From4"
      SrcPort		      1
      DstBlock		      "Gateway Out"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From5"
      SrcPort		      1
      DstBlock		      "Gateway Out1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From6"
      SrcPort		      1
      DstBlock		      "Gateway Out2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From7"
      SrcPort		      1
      DstBlock		      "Gateway Out3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "superslice"
      SrcPort		      2
      DstBlock		      "Goto1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "superslice"
      SrcPort		      3
      DstBlock		      "Goto2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "superslice"
      SrcPort		      4
      DstBlock		      "Goto3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "superslice"
      SrcPort		      5
      DstBlock		      "Goto4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "superslice"
      SrcPort		      6
      DstBlock		      "Goto5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From3"
      SrcPort		      1
      DstBlock		      "leds_gpios"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From2"
      SrcPort		      1
      DstBlock		      "leds_gpios"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From1"
      SrcPort		      1
      DstBlock		      "leds_gpios"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From"
      SrcPort		      1
      DstBlock		      "leds_gpios"
      DstPort		      4
    }
    Line {
      SrcBlock		      "sanity_ss"
      SrcPort		      1
      DstBlock		      "Goto6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From8"
      SrcPort		      1
      DstBlock		      "Gateway Out4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From9"
      SrcPort		      1
      DstBlock		      "Gateway Out5"
      DstPort		      1
    }
    Line {
      Name		      "DUR"
      Labels		      [0, 0]
      SrcBlock		      "Gateway Out5"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      1
    }
    Line {
      Name		      "ASR"
      Labels		      [0, 0]
      SrcBlock		      "Gateway Out4"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      2
    }
    Line {
      Name		      "SR1"
      Labels		      [0, 0]
      SrcBlock		      "Gateway Out"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      3
    }
    Line {
      Name		      "SR0"
      Labels		      [0, 0]
      SrcBlock		      "Gateway Out1"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      4
    }
    Line {
      Name		      "CAL"
      Labels		      [0, 0]
      SrcBlock		      "Gateway Out2"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      5
    }
    Line {
      Name		      "BLANK"
      Labels		      [0, 0]
      SrcBlock		      "Gateway Out3"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      6
    }
    Annotation {
      Position		      [74, 190]
    }
    Annotation {
      Name		      "VEGAS SWITCHING SIGNAL GENERATOR"
      Position		      [251, 653]
    }
  }
}
MatData {
  NumRecords		  14
  DataRecord {
    Tag			    DataTag13
    Data		    "  %)30     .    6 $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $  F7408.    R     "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', <VQI8V5S            #@   \""
    "@    &    \"     $         !0    @               $         #@   $     &    \"     0         !0    @    !    #@    "
    "$         $     X   !;,C<L,2PQ+#$L,2PQ70  "
  }
  DataRecord {
    Tag			    DataTag12
    Data		    "  %)30     .    : ,   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ *_O8@<.    V (   "
    "8    (     @         %    \"     $    !     0         %  0 \"@    $    H    9&5F875L=',  &1I=FES:6]N<P!D:79?<VEZ90"
    "  ;W)D97(       X   \"P 0  !@    @    !          4    (     0    8    !          X   !     !@    @    $          4"
    "    (     0    D    !         !     )    9&EV:7-I;VYS          X    X    !@    @    &          4    (     0    $  "
    "  !          D    (            \\#\\.    .     8    (    !          %    \"     $    (     0         0    \"    &1"
    "I=E]S:7IE#@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @"
    "    $          4    (     0    4    !         !     %    ;W)D97(    .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"               #@   #@    &    \"     8         !0    @    !     0    $         \"0    @"
    "           #P/PX    X    !@    @    &          4    (     0    $    !          D    (            0$ .    .     8  "
    "  (    !@         %    \"     $    !     0         )    \"               "
  }
  DataRecord {
    Tag			    DataTag11
    Data		    "  %)30     .    : ,   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ *_O8@<.    V (   "
    "8    (     @         %    \"     $    !     0         %  0 \"@    $    H    9&5F875L=',  &1I=FES:6]N<P!D:79?<VEZ90"
    "  ;W)D97(       X   \"P 0  !@    @    !          4    (     0    8    !          X   !     !@    @    $          4"
    "    (     0    D    !         !     )    9&EV:7-I;VYS          X    X    !@    @    &          4    (     0    $  "
    "  !          D    (            \\#\\.    .     8    (    !          %    \"     $    (     0         0    \"    &1"
    "I=E]S:7IE#@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @"
    "    $          4    (     0    4    !         !     %    ;W)D97(    .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"               #@   #@    &    \"     8         !0    @    !     0    $         \"0    @"
    "           #P/PX    X    !@    @    &          4    (     0    $    !          D    (            0$ .    .     8  "
    "  (    !@         %    \"     $    !     0         )    \"               "
  }
  DataRecord {
    Tag			    DataTag10
    Data		    "  %)30     .    : ,   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ *_O8@<.    V (   "
    "8    (     @         %    \"     $    !     0         %  0 \"@    $    H    9&5F875L=',  &1I=FES:6]N<P!D:79?<VEZ90"
    "  ;W)D97(       X   \"P 0  !@    @    !          4    (     0    8    !          X   !     !@    @    $          4"
    "    (     0    D    !         !     )    9&EV:7-I;VYS          X    X    !@    @    &          4    (     0    $  "
    "  !          D    (            \\#\\.    .     8    (    !          %    \"     $    (     0         0    \"    &1"
    "I=E]S:7IE#@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @"
    "    $          4    (     0    4    !         !     %    ;W)D97(    .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"               #@   #@    &    \"     8         !0    @    !     0    $         \"0    @"
    "           #P/PX    X    !@    @    &          4    (     0    $    !          D    (            0$ .    .     8  "
    "  (    !@         %    \"     $    !     0         )    \"               "
  }
  DataRecord {
    Tag			    DataTag9
    Data		    "  %)30     .    : ,   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ *_O8@<.    V (   "
    "8    (     @         %    \"     $    !     0         %  0 \"@    $    H    9&5F875L=',  &1I=FES:6]N<P!D:79?<VEZ90"
    "  ;W)D97(       X   \"P 0  !@    @    !          4    (     0    8    !          X   !     !@    @    $          4"
    "    (     0    D    !         !     )    9&EV:7-I;VYS          X    X    !@    @    &          4    (     0    $  "
    "  !          D    (            \\#\\.    .     8    (    !          %    \"     $    (     0         0    \"    &1"
    "I=E]S:7IE#@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @"
    "    $          4    (     0    4    !         !     %    ;W)D97(    .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"               #@   #@    &    \"     8         !0    @    !     0    $         \"0    @"
    "           #P/PX    X    !@    @    &          4    (     0    $    !          D    (            0$ .    .     8  "
    "  (    !@         %    \"     $    !     0         )    \"               "
  }
  DataRecord {
    Tag			    DataTag8
    Data		    "  %)30     .    J     8    (    !          %    \"     $   !Q     0         0    <0   %1H:7,@<W5B+7-Y<W"
    "1E;2!C;VYT86EN<R!T:&4@86-T=6%L($DO3R!P:6YS('5S960@9F]R('1H92!S=VET8VAI;F<-\"G-I9VYA;',@86QO;F<@=VET:\"!T:&5I<B!C;W"
    ")R97-P;VYD:6YG($Q%1',N          "
  }
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    . $   8    (    !          %    \"     $    % 0   0         0    !0$  %1H:7,@<W5B+7-Y<W"
    "1E;2!A8V-E<'1S(&%S(&EN<'5T<R!T:&4@<W!E8W1R86P@<&5R:6]D('1I8VMS(&%N9\"!T:&4-\"D154D%424].('9A;'5E(&9E9\"!B86-K(&9R;"
    "VT@=&AE($Q55\"X@($ET('1H96X@8V%U<V5S('1H92!,550@861D<F5S<PT*8V]U;G1E<B!T;R!A9'9A;F-E('1O('1H92!N97AT('-T871E(\"AI+"
    "F4N+\"!L;V-A=&EO;B!W:71H:6X@=&AE($Q55\"D-\"F]N8V4@=&AE(&1U<F%T:6]N(&]F('1H92!C=7)R96YT('-T871E(&AA<R!E>'!I<F5D+@  "
    "  "
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    0 $   8    (    !          %    \"     $    ) 0   0         0    \"0$  %1H:7,@<W5B+7-Y<"
    "W1E;2!S:6UP;'D@<F5S971S('1H92!,550@861D<F5S<R!C;W5N=&5R(&]N8V4@=&AE(&-Y8VQE#0IL:6UI=\" H87,@9&5T97)M:6YE9\"!B>2!T:"
    "&4@<&%R86UE=&5R(\"),14Y'5$@B*2!I<R!R96%C:&5D+B @5&AI<PT*97-T86)L:7-H97,@=&AE('-T87)T:6YG('!O:6YT(&9O<B!T:&4@;F5X=\""
    "!S=VET8VAI;F<@<VEG;F%L(&-Y8VQE.PT*=&AE<F5B>2!C875S:6YG('1H92!S=VET8VAI;F<@<VEG;F%L('-Y<W1E;2!T;R!B92!P97)I;V1I8RX "
    "        "
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    ^     8    (    !          %    \"     $   #!     0         0    P0   %1H:7,@<W5B+7-Y<W"
    "1E;2!C<F5A=&5S(&%N(&%R=&EF:6-I86P@6BTQ(&1E;&%Y(&%T('-T87)T=7 @=&\\@86-C;W5N=\"!F;W(-\"G1H92!:+3$@<F5A9&]U=\"!L871E"
    ";F-Y(&]F('1H92!S:&%R960@0E)!32X@(%1H:7,@9W5A<F%N=&5E<R!A;&EG;FUE;G0@;V8-\"G1H92!,550@8V]N=')O;\"!L;V=I8R!W:71H('1H"
    "92!,550@<F5A9&]U=\"X         "
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    X     8    (    !          %    \"     $   \"K     0         0    JP   %1H:7,@8FQO8VL@:"
    "7,@<VEM<&QY(&$@4W5P97(@4VQI8V4@=7-E9\"!T;R!P:6-K(&]F9B!T:&4@:6YD:79I9'5A;\"!S=VET8VAI;F<-\"G-I9VYA;\"!B:71S(&%L;VY"
    "G('=I=&@@=&AE(#(W+6)I=\"!$55)!5$E/3B!V86QU92!W:&EC:\"!I<R!F960@8F%C:R!T;R!T:&4-\"DQ55\"!C;VYT<F]L(&QO9VEC+@      "
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    & ,   8    (    !          %    \"     $   #A @   0         0    X0(  $EN('1H:7,@8V%S92"
    "P@=&AE($QO;VL@57 @5&%B;&4@*$Q55\"D@=V%S(&)U:6QT('5S:6YG('-H87)E9\"!\"4D%-.R!H;W=E=F5R+ T*86YY('-U:71A8FQE(&UE;6]R>"
    "2!E;&5M96YT(&-O=6QD(&)E('5S960N#0H-\"E1H92!O<&5R871I;VYA;\"!D97!T:\"!O9B!T:&4@3%54(&ES(&1E=&5R;6EN960@8GD@=&AE(&YU"
    ";6)E<B!O9B!D:7-C<F5T90T*<W1A=&5S(')E<75I<F5D('1O(&-O;7!L971E(&]N92!S=VET8VAI;F<@<VEG;F%L(&-Y8VQE(\"AP871T97)N*2X-\""
    "@T*5&AE(&-O;G1E;G1S(&]F(&5A8V@@;&]C871I;VX@=VET:&EN('1H92!,550@87)E(&%S(&9O;&QO=W,N+BX-\"@T*0FET(\" P(\"A,4T(I(\"!"
    "\"3$%.2PT*0FET(\" Q(\" @(\" @(\"!#04P-\"D)I=\" @,B @(\" @(\" @4TE'+U)%1B P#0I\":70@(#,@(\" @(\" @(%-)1R]2148@,2H@*"
    "$9O<B!I;G1E<FYA;\"!F;&%G9VEN9R!P=7)P;W-E<R!O;FQY+BXN('-E92!N;W1E(&)E;&]W*0T*0FET(\" T(\" @(\" @(\"!!1%9!3D-%(%-)1R"
    "]2148-\"D)I=',@-2 M(#,Q(\" @1%52051)3TX@3T8@0U524D5.5\"!35$%412 H17AP<F5S<V5D(&EN('5N:71S(&]F('-P96-T<F%L('!E<FEO9"
    "',I#0H-\"BI0;&5A<V4@;F]T92!T:&%T(%-)1R]2148@,2!I<R!O;FQY('5S960@87,@86X@:6YT97)N86P@9FQA9R!T;R!I;F1I8V%T90T*(&$@<W"
    "!E8VEA;\"!C87-E(&]F($QO8V%L($]S8VEL;&%T;W(@9G)E<75E;F-Y('-H:69T:6YG('5P(&%N9\"!D;W=N+B @          "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    T     8    (    !          %    \"     $   \"=     0         0    G0   %1H:7,@<W5B+7-Y<"
    "W1E;2!G96YE<F%T97,@82!O;F4M8VQO8VLM8WEC;&4M=VED92!P=6QS92!E=F5R>2!.(&-L;V-K(&-Y8VQE<SL-\"G=H97)E($X@:7,@=&AE(&YU;6"
    ")E<B!O9B!C;&]C:R!C>6-L97,@<F5Q=6ER960@=&\\@97AA8W1L>2!P<F]C97-S(&]N92!S<&5C=')U;2X    "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    \\ ,   8    (     @         %    \"     $    !     0         %  0 \"     $    0    =F5R"
    "<VEO;@!C;VYT96YT  X    X    !@    @    &          4    (     0    $    !          D    (    FIF9F9F9\\3\\.    8 , "
    "  8    (    !          %    \"     $    I P   0         0    *0,  %1H97-E('1W;R!S;V9T=V%R92!R96=I<W1E<G,@87)E('5S9"
    "60@=&\\@<V5T+BXN#0H-\"B Q*2!4:&4@4W!E8W1R86P@4&5R:6]D(\"@B4U!%0U1?4$52(BD@*&5X<')E<W-E9\"!I;B!U;FET<R!O9B!L;V=I8R!"
    "C;&]C:R!T:6-K<RD-\"@T*(\" @(\" @5&AI<R!P87)A;65T97(@<F5P<F5S96YT<R!T:&4@;G5M8F5R(&]F(&-L;V-K(&-Y8VQE<R!R97%U:7)E9\""
    "!T;R!P<F]C97-S#0H@(\" @(\"!E>&%C=&QY(&]N92!S<&5C=')U;2!A;F0@8V%N(&)E(&1E=&5R;6EN960@96UP:7)I8V%L;'D@8GD@;65A<W5R:6"
    "YG('1H92 -\"B @(\" @(&QA=&5N8WD@;V8@=&AE(%!&0B!I;G-T86YT:6%T960@=VET:&EN(&%N>2!G:79E;B!D97-I9VXN(\"!4:&ES('!A<F%M9"
    "71E<@T*(\" @(\" @97-T86)L:7-H97,@=&AE(\")G<F%N=6QA<FET>2(@=VET:\"!W:&EC:\"!A;GD@9VEV96X@<W=I=&-H:6YG('-I9VYA;\" -\""
    "B @(\" @('!A='1E<FX@8V%N(&)E(&-O;G-T<G5C=&5D+B @5&AE(&)A<VEC( T*#0H@,BD@5&AE($QE;F=T:\"!O9B!T:&4@4W=I=&-H:6YG(%-I9"
    "VYA;\"!#>6-L92 H(DQ%3D=42\"(I(\"AE>'!R97-S960@:6X@=6YI=',@;V8@4U!%0U1204P@4$5224]$4RD-\"@T*(\" @(\" @5&AI<R!P87)A;"
    "65T97(@9&5F:6YE<R!T:&4@;W9E<F%L;\"!P97)I;V0@;V8@=&AE('-W:71C:&EN9R!S:6=N86P-\"B @(\" @('!A='1E<FX@86YD+\"!A<R!S=6-"
    "H+\"!R97!R97-E;G1S('1H92!N=6UB97(@;V8@<W!E8W1R86P@<&5R:6]D<PT*(\" @(\" @8V]N=&%I;F5D(&EN(&5X86-T;'D@;VYE(&]V97)A;&"
    "P@<W=I=&-H:6YG('-I9VYA;\"!C>6-L92X-\"@T*          "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    *!D   8    (     @         %    \"     $    !     0         %  0 !@    $    &    <V%V96"
    "0    .    X!@   8    (     @         %    \"     $    !     0         %  0 #     $    8    <VAA<F5D        8V]M<&E"
    "L871I;VX #@   %@$   &    \"     (         !0    @    !     0    $         !0 $ !,    !    F    &-O;7!I;&%T:6]N    "
    "      !C;VUP:6QA=&EO;E]L=70     <VEM=6QI;FM?<&5R:6]D     &EN8W)?;F5T;&ES=         !T<FEM7W9B:71S            9&)L7V"
    "]V<F0              &1E<')E8V%T961?8V]N=')O; !B;&]C:U]I8V]N7V1I<W!L87D #@   #@    &    \"     0         !0    @    "
    "!    !P    $         $     <   !T87)G970R  X   \"X 0  !@    @    \"          4    (     0    $    !          4 !  "
    "'     0    X   !K97ES    =F%L=65S    #@   +@    &    \"     $         !0    @    !     @    $         #@   $     &"
    "    \"     0         !0    @    !    \"P    $         $     L   !(1$P@3F5T;&ES=       #@   $     &    \"     0    "
    "     !0    @    !    \"P    $         $     L   !.1T,@3F5T;&ES=       #@   *@    &    \"     $         !0    @    "
    "!     @    $         #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !T87)G970Q  X    X"
    "    !@    @    $          4    (     0    <    !         !     '    =&%R9V5T,@ .    ,     8    (    !          %  "
    "  \"     $    !     0         0  $ ,0    X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8"
    " #@   $@    &    \"     0         !0    @    !    %P    $         $    !<   !%=F5R>7=H97)E(&EN(%-U8E-Y<W1E;0 .    "
    "2     8    (    !          %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    "
    "!@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     0         !0    @    !    !"
    "P    $         $     <   !$969A=6QT  X    H%   !@    @    \"          4    (     0    $    !          4 !  (     0"
    "   !    !T87)G970Q '1A<F=E=#( #@   -@-   &    \"     (         !0    @    !     0    $         !0 $ !X    !    P ,"
    "  &EN9F]E9&ET                             'AI;&EN>&9A;6EL>0                       '!A<G0                          "
    "        '-P965D                                 '!A8VMA9V4                              '-Y;G1H97-I<U]T;V]L7W-G861"
    "V86YC960      '-Y;G1H97-I<U]T;V]L                     &-L;V-K7W=R87!P97)?<V=A9'9A;F-E9        &-L;V-K7W=R87!P97(  "
    "                    &1I<F5C=&]R>0                           '1E<W1B96YC:%]S9V%D=F%N8V5D             '1E<W1B96YC:  "
    "                          '-Y<V-L:U]P97)I;V0                      &1C;5]I;G!U=%]C;&]C:U]P97)I;V0          &EN8W)?;"
    "F5T;&ES=%]S9V%D=F%N8V5D         '1R:6U?=F)I='-?<V=A9'9A;F-E9            &1B;%]O=G)D7W-G861V86YC960              &-"
    "O<F5?9V5N97)A=&EO;E]S9V%D=F%N8V5D     &-O<F5?9V5N97)A=&EO;@                   ')U;E]C;W)E9V5N7W-G861V86YC960      "
    "    ')U;E]C;W)E9V5N                         &1E<')E8V%T961?8V]N=')O;%]S9V%D=F%N8V5D &5V86Q?9FEE;&0                "
    "          &AA<U]A9'9A;F-E9%]C;VYT<F]L             '-G9W5I7W!O<P                           &)L;V-K7W1Y<&4          "
    "                &)L;V-K7W9E<G-I;VX                      '-G7VEC;VY?<W1A=                        '-G7VUA<VM?9&ES<&Q"
    "A>0                   '-G7VQI<W1?8V]N=&5N=',                  '-G7V)L;V-K9W5I7WAM;                    &-L;V-K7VQO8"
    "P                            X   !(    !@    @    $          4    (     0   !$    !         !     1    (%-Y<W1E;2!"
    "'96YE<F%T;W(         #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !6:7)T97@R4 X    "
    "X    !@    @    $          4    (     0    <    !         !     '    >&,R=G U,  .    ,     8    (    !          % "
    "   \"     $    \"     0         0  ( +3<   X    X    !@    @    $          4    (     0    8    !         !     & "
    "   9F8Q,34R   .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $  "
    "        4    (     0    ,    !         !   P!84U0 #@   #     &    \"     0         !0    @               $        "
    " $          .    0     8    (    !          %    \"     $    -     0         0    #0   $-L;V-K($5N86)L97,    .    "
    "2     8    (    !          %    \"     $    1     0         0    $0   \"XO=6YT:71L960O<WES9V5N          X    P    "
    "!@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @    !     "
    "P    $         $  # &]F9@ .    ,     8    (    !          %    \"     $    \"     0         0  ( ,3    X    P    !"
    "@    @    $          4    (     0    (    !         !   @ Q,   #@   #     &    \"     0         !0    @           "
    "    $         $          .    ,     8    (    !          %    \"                0         0          X    P    !@ "
    "   @    $          4    (               !         !          #@   #     &    \"     0         !0    @             "
    "  $         $          .    2     8    (    !          %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T;"
    "R!\";&]C:R!-87-K<PX    P    !@    @    $          4    (               !         !          #@   #     &    \"    "
    " 0         !0    @    !     P    $         $  # &]F9@ .    ,     8    (    !          %    \"                0    "
    "     0          X    P    !@    @    $          4    (     0    $    !         !   0 P    #@   #     &    \"     0"
    "         !0    @    !     0    $         $  ! #     .    0     8    (    !          %    \"     $    +     0      "
    "   0    \"P   \"TQ+\"TQ+\"TQ+\"TQ       .    .     8    (    !          %    \"     $    &     0         0    !@  "
    " '-Y<V=E;@  #@   #     &    \"     0         !0    @    !    !     $         $  $ #$Q+C,.    6     8    (    !    "
    "      %    \"     $    D     0         0    )    #4Q+#4P+\"TQ+\"TQ+')E9\"QB96EG92PP+# W-S,T+')I9VAT+      .    8 ("
    "   8    (    !          %    \"     $    L @   0         0    + (  &9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@9W)A"
    "<&AI8W,G*3L*<&%T8V@H6S @,2 Q(# @72Q;,\" P(#$@,2!=+%LP+CDS(# N.3(@,\"XX-ETI.PIP871C:\"A;,\"XR,S4R.30@,\"XP-S@T,S$T("
    "# N,S$S-S(U(# N,#<X-#,Q-\" P+C(S-3(Y-\" P+C0Y,#$Y-B P+C4V.#8R-R P+C8T-S U.2 P+CDR,34V.2 P+C<P-3@X,B P+C0Y,#$Y-B P+"
    "C,S,S,S,R P+C4V.#8R-R P+C,S,S,S,R P+C0Y,#$Y-B P+C<P-3@X,B P+CDR,34V.2 P+C8T-S U.2 P+C4V.#8R-R P+C0Y,#$Y-B P+C(S-3("
    "Y-\"!=+%LP+C$@,\"XR-B P+C4@,\"XW-\" P+CD@,\"XY(# N.#(@,\"XY(# N.2 P+C8X(# N.2 P+C<T(# N-2 P+C(V(# N,2 P+C,R(# N,2 "
    "P+C$@,\"XQ.\" P+C$@,\"XQ(%TL6S N-B P+C(@,\"XR-5TI.PIP;&]T*%LP(#$@,2 P(# @72Q;,\" P(#$@,2 P(%TI.PIF<')I;G1F*\"<G+\""
    "=#3TU-14Y4.B!E;F0@:6-O;B!G<F%P:&EC<R<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N('1E>'0G*3L*9G!R:6YT9B@G)RPG0T"
    "]-345.5#H@96YD(&EC;VX@=&5X=\"<I.PH     #@   #     &    \"     0         !0    @               $         $         "
    " .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $          4    "
    "(               !         !          #@   /@%   &    \"     (         !0    @    !     0    $         !0 $ !<    !"
    "    60$  &YG8U]C;VYF:6<                 <WEN=&AE<VES7VQA;F=U86=E      !S>6YT:&5S:7-?=&]O;            'AI;&EN>&9A;6"
    "EL>0              <&%R=                         !S<&5E9                        '1E<W1B96YC:                   <&%C"
    ":V%G90                    !D:7)E8W1O<GD                  '-Y<V-L:U]P97)I;V0             8VQO8VM?=W)A<'!E<@        "
    "    !D8VU?:6YP=71?8VQO8VM?<&5R:6]D &-E7V-L<@                      <')E<V5R=F5?:&EE<F%R8VAY      !C;&]C:U]L;V,     "
    "                       .    Z     8    (     @         %    \"     $    !     0         %  0 %0    $    J    :6YC;"
    "'5D95]C;&]C:W=R87!P97( :6YC;'5D95]C9@                      #@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @           #P/PX    X    !@    @    &          4    (     0    $    !          D    (           "
    "    .    ,     8    (    !          %    \"     $    $     0         0  0 5DA$3 X    P    !@    @    $          4 "
    "   (     0    ,    !         !   P!84U0 #@   #@    &    \"     0         !0    @    !    !P    $         $     <  "
    " !6:7)T97@U  X   !     !@    @    $          4    (     0    D    !         !     )    >&,U=G-X.35T          X    "
    "P    !@    @    $          4    (     0    (    !         !   @ M,0  #@   #     &    \"     0         !0    @    !"
    "     P    $         $  # &]F9@ .    .     8    (    !          %    \"     $    &     0         0    !@   &9F,3$S-"
    "@  #@   $@    &    \"     0         !0    @    !    $@    $         $    !(    N+W9E9V%S7W-S9R]S>7-G96X        .  "
    "  ,     8    (    !          %    \"     $    !     0         0  $ -0    X   !     !@    @    $          4    (   "
    "  0    T    !         !     -    0VQO8VL@16YA8FQE<P    X    P    !@    @    $          4    (     0    ,    !     "
    "    !   P Q,#  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X    X    !"
    "@    @    &          4    (     0    $    !          D    (               .    .     8    (    !          %    \" "
    "    $    &     0         0    !@   &0W:&%C:P  "
  }
}
