Info: Generated by version: 24.2 build 40
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Haas1S\Downloads\agilex_xcvr\qsfp_xcvr_012\xcvr_test_system.qsys --block-symbol-file --output-directory=C:\Users\Haas1S\Downloads\agilex_xcvr\qsfp_xcvr_012\xcvr_test_system --family="Agilex 7" --part=AGIC040R39A2E2VR0
Progress: Loading qsfp_xcvr_012/xcvr_test_system.qsys
Progress: Reading input file
Progress: Parameterizing module clk_50
Progress: Parameterizing module data_pattern_checker_0
Progress: Parameterizing module data_pattern_generator_0
Progress: Parameterizing module mm_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Haas1S\Downloads\agilex_xcvr\qsfp_xcvr_012\xcvr_test_system.qsys --synthesis=VERILOG --output-directory=C:\Users\Haas1S\Downloads\agilex_xcvr\qsfp_xcvr_012\xcvr_test_system --family="Agilex 7" --part=AGIC040R39A2E2VR0
Progress: Loading qsfp_xcvr_012/xcvr_test_system.qsys
Progress: Reading input file
Progress: Parameterizing module clk_50
Progress: Parameterizing module data_pattern_checker_0
Progress: Parameterizing module data_pattern_generator_0
Progress: Parameterizing module mm_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: xcvr_test_system: "Transforming system: xcvr_test_system"
Info: xcvr_test_system: "Naming system components in system: xcvr_test_system"
Info: xcvr_test_system: "Processing generation queue"
Info: xcvr_test_system: "Generating: xcvr_test_system"
Info: xcvr_test_system: "Generating: xcvr_test_system_clk_50"
Info: xcvr_test_system: "Generating: xcvr_test_system_data_pattern_checker_0"
Info: xcvr_test_system: "Generating: xcvr_test_system_data_pattern_generator_0"
Info: xcvr_test_system: "Generating: xcvr_test_system_mm_bridge_0"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_mm_interconnect_1920_e4jc7ta"
Info: xcvr_test_system: "Generating: altera_reset_controller"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_merlin_master_translator_192_54w642y"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_merlin_slave_translator_191_xg7rzxi"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_merlin_master_agent_1930_l64uqry"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_merlin_slave_agent_1930_jxauz3i"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_avalon_sc_fifo_1932_22gxxgi"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_merlin_router_1921_ls63sqa"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_merlin_router_1921_jfbwtoy"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_merlin_traffic_limiter_1921_p3fvlba"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_merlin_demultiplexer_1921_4lcugii"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_merlin_multiplexer_1922_mkcgjai"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_merlin_demultiplexer_1921_d7jptfy"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_merlin_multiplexer_1922_fzxajyi"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_a53nykq"
Info: xcvr_test_system: Done "xcvr_test_system" with 20 modules, 23 files
Info: Finished: Create HDL design files for synthesis
