xmverilog(64): 22.03-s005: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xmverilog	22.03-s005: Started on Jul 29, 2025 at 17:00:33 BST
xmverilog
	-sv
	+gui
	+access+r
	branching.sv
file: branching.sv
	module worklib.branching:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.branching:sv <0x59820489>
			streams:   9, words:  7324
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                   1       1
		Registers:                13      13
		Scalar wires:              1       -
		Vectored wires:            9       -
		Always blocks:             3       3
		Cont. assignments:         1       1
		Simulation timescale:  100ps
	Writing initial simulation snapshot: worklib.branching:sv
xmsim: *W,NOMTDGUI: Multi-Threaded Dumping is disabled for interactive debug mode.
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /eda/cadence/xcelium/tools/xcelium/files/xmsimrc
xcelium> ^C
xcelium> exit
xmsim: *W,NORUNCMD: No 'run' command issued.
TOOL:	xmverilog	22.03-s005: Exiting on Jul 29, 2025 at 17:00:57 BST  (total: 00:00:24)
