{"version":"1.1.0","info":[["/home/andrew/dev/college/fyp/project/counter.v",[[[[[["counter",[[0,0],[0,63]],[[0,7],[0,14]],[],["module"]],[10,9]],[[["up_down",[[0,15],[0,28]],[[0,21],[0,28]],["counter"],["port","input"]],["clk",[[0,30],[0,33]],[[0,30],[0,33]],["counter"],["port","up_down"]],["rstn",[[0,35],[0,39]],[[0,35],[0,39]],["counter"],["port","clk"]],["out",[[0,41],[0,61]],[[0,58],[0,61]],["counter"],["port","reg"]]]]]]],null,0]],["/home/andrew/dev/college/fyp/project/flipflop.v",[[[[[["flipflop",[[0,0],[0,50]],[[0,7],[0,15]],[],["module"]],[8,9]],[[["d",[[0,16],[0,23]],[[0,22],[0,23]],["flipflop"],["port","input"]],["rstn",[[0,25],[0,29]],[[0,25],[0,29]],["flipflop"],["port","d"]],["clk",[[0,31],[0,34]],[[0,31],[0,34]],["flipflop"],["port","rstn"]],["q",[[0,36],[0,48]],[[0,47],[0,48]],["flipflop"],["port","reg"]]]]]]],null,0]],["/home/andrew/dev/college/fyp/project/ram_single_port.v",[[[[[["ram_single_port",[[0,0],[11,2]],[[0,7],[0,22]],[],["module"]],[23,9]],[[["ADDR_WIDTH",[[2,4],[2,29]],[[2,14],[2,24]],["ram_single_port"],["parameter-port","parameter"]],["DATA_WIDTH",[[3,14],[3,29]],[[3,14],[3,24]],["ram_single_port"],["parameter-port","ADDR_WIDTH"]],["clk",[[6,4],[6,18]],[[6,15],[6,18]],["ram_single_port"],["port","wire"]],["we",[[7,4],[7,17]],[[7,15],[7,17]],["ram_single_port"],["port","wire"]],["addr",[[8,4],[8,36]],[[8,32],[8,36]],["ram_single_port"],["port","wire"]],["din",[[9,4],[9,35]],[[9,32],[9,35]],["ram_single_port"],["port","wire"]],["dout",[[10,4],[10,37]],[[10,33],[10,37]],["ram_single_port"],["port","wire"]],["mem",[[13,0],[13,43]],[[13,21],[13,24]],["ram_single_port"],["variable","reg"]]]]]]],null,0]],["/home/andrew/dev/college/fyp/project/tb_flipflop.v",[[[[[["tb_flipflop",[[0,0],[0,19]],[[0,7],[0,18]],[],["module"]],[18,9]],[[["tb_clk",[[2,1],[2,11]],[[2,5],[2,11]],["tb_flipflop"],["variable","reg"]],["tb_d",[[3,1],[3,9]],[[3,5],[3,9]],["tb_flipflop"],["variable","reg"]],["tb_rstn",[[4,1],[4,12]],[[4,5],[4,12]],["tb_flipflop"],["variable","reg"]],["tb_q",[[6,1],[6,9]],[[6,5],[6,9]],["tb_flipflop"],["variable","reg"]],["ff0",[[8,1],[11,20]],[[8,10],[8,13]],["tb_flipflop"],["instance","flipflop"]]]]]]],null,0]],["/home/andrew/dev/college/fyp/project/tb_datatypes.v",[[[[[["tb_datatypes",[[0,0],[0,20]],[[0,7],[0,19]],[],["module"]],[16,9]],[[["int_a",[[1,1],[1,14]],[[1,9],[1,14]],["tb_datatypes"],["variable","integer"]],["real_b",[[2,1],[2,12]],[[2,6],[2,12]],["tb_datatypes"],["variable","real"]],["time_c",[[3,1],[3,12]],[[3,6],[3,12]],["tb_datatypes"],["variable","time"]]]]]]],null,0]]]}