// Auto generated by parse_registers.pl from ../../../fragrak_top/RTL/fragrak_constants.inc

#ifndef _FRAGRAK_CONSTANTS_INC_
#define _FRAGRAK_CONSTANTS_INC_

// where localparams become #defines
#define FRAGRAK_CONSTANTS
#define CFG_NUM_SLICES                 ( 20 )
#define CFG_NUM_SHAVES                 ( 16 )
#define CFG_SHAVE_DATA_WIDTH           ( 64 )
#define CFG_SHAVE_ADDR_WIDTH           ( 24 )
#define CFG_SHAVE_PRG_DATA_WIDTH       ( 128 )
#define CFG_SHAVE_PRG_ADDR_WIDTH       ( 24 )
#define CFG_SHAVE_CTRL_DATA_WIDTH      ( 32 )
#define CFG_SHAVE_CTRL_ADDR_WIDTH      ( 5 )
#define PBI_AP17_CONTROL_ADR   ( 0x10000000 )
#define PBI_AP1_CONTROL_ADR    ( 0x20100000 )
#define PBI_AP2_CONTROL_ADR    ( 0x20200000 )
#define PBI_AP3_CONTROL_ADR    ( 0x20300000 )
#define PBI_AP4_CONTROL_ADR    ( 0x20400000 )
#define PBI_AP6_CONTROL_ADR    ( 0x20600000 )
#define PBI_AP7_CONTROL_ADR    ( 0x20700000 )
#define PBI_AP8_CONTROL_ADR    ( 0x20800000 )
#define PBI_AP9_CONTROL_ADR    ( 0x20900000 )
#define PBI_AP10_CONTROL_ADR   ( 0x20A00000 )
#define PBI_AP11_CONTROL_ADR   ( 0x20B00000 )
#define PBI_AP12_CONTROL_ADR   ( 0x20C00000 )
#define PBI_AP16_CONTROL_ADR   ( 0x21000000 )
#define DSU_LEON_OS_BASE_ADR   ( 0x26000000 )
#define L2C_LEON_OS_BASE_ADR   ( 0x27000000 )
#define DSU_LEON_RT_BASE_ADR   ( 0x26000000 )
#define L2C_LEON_RT_BASE_ADR   ( 0x27000000 )
#define PBI_DMA_BASE_ADR       ( 0x28000000 )
#define PBI_NOC_BASE_ADR       ( 0x29000000 )
#define ROIC_BASE_ADR          ( 0x30000000 )
#define SDIO_0_BASE_ADR        ( 0x31000000 )
#define SDIO_1_BASE_ADR        ( 0x32000000 )
#define EMMC_BASE_ADR          ( 0x33000000 )
#define USB_BASE_ADR           ( 0x34000000 )
#define XGMAC_BASE_ADR         ( 0x35000000 )
#define PCI_BASE_ADR           ( 0x36000000 )
#define PCIDBG_BASE_ADR        ( 0x37000000 )
#define MBI_ISP_BASE_ADR       ( 0x39000000 )
#define MBI_NOC_BASE_ADR       ( 0x3B000000 )
#define SIGMA_AXI_BASE_ADR     ( MBI_ISP_BASE_ADR )
#define MIPI_NUM_DPHY             ( 0 )    // Number of MIPI DPHYs
#define MIPI_NUM_RX_DPHY          ( 0 )    // Number of MIPI RX DPHYs
#define MIPI_NUM_TX_DPHY          ( 0 )    // Number of MIPI TX DPHYs
#define MIPI_NUM_CTRL             ( 0 )    // Number of MIPI CTRLs
#define MIPI_NUM_RX_CTRL          ( 0 )    // Number of MIPI RX CTRLs
#define MIPI_NUM_TX_CTRL          ( 0 )    // Number of MIPI TX CTRLs
#define MIPI_NUM_APB_SLAVES       ( 0 )  // Number of MIPI APB
#define MIPI_D_LANES_PER_DPHY     ( 2 )    // Number of data lanes per DPHY
#define MIPI_C_LANES_PER_DPHY     ( 1 )    // Number of clock lanes per DPHY
#define MIPI_NUM_D_LANES          ( MIPI_NUM_DPHY    * MIPI_D_LANES_PER_DPHY )
#define MIPI_NUM_C_LANES          ( MIPI_NUM_DPHY    * MIPI_C_LANES_PER_DPHY )
#define MIPI_NUM_TX_D_LANES       ( MIPI_NUM_TX_DPHY * MIPI_D_LANES_PER_DPHY )
#define MIPI_NUM_TX_C_LANES       ( MIPI_NUM_TX_DPHY * MIPI_C_LANES_PER_DPHY )
#define MIPI_NUM_RX_D_LANES       ( MIPI_NUM_RX_DPHY * MIPI_D_LANES_PER_DPHY )
#define MIPI_NUM_RX_C_LANES       ( MIPI_NUM_RX_DPHY * MIPI_C_LANES_PER_DPHY )
#define MIPI_NUM_TX_ESC_LANES     ( MIPI_NUM_RX_DPHY + MIPI_NUM_TX_D_LANES )
#define MIPI_NUM_RX_ESC_LANES     ( MIPI_NUM_RX_D_LANES + MIPI_NUM_TX_DPHY )
#define MIPI_MAX_CTRL_LANES       ( 4 )    // Max number of lanes per CTRL
#define MIPI_TX_MC_FIFO_W         ( 128 )  // Width of locations in TX MC FIFO
#define MIPI_TX_MC_FIFO_2L_H      ( 256 )  // Number of locations in 2-lane TX MC FIFO
#define MIPI_TX_MC_FIFO_4L_H      ( 512 )  // Number of locations in 4-lane TX MC FIFO
#define MIPI_RX_MC_FIFO_W         ( 128 )  // Width of locations in RX MC FIFO
#define MIPI_RX_MC_FIFO_2L_H      ( 256 )  // Number of locations in 2-lane RX MC FIFO
#define MIPI_RX_MC_FIFO_4L_H      ( 512 )  // Number of locations in 4-lane RX MC FIFO
#define   FPGA_MIPI_TX_CTRL_NUM  ( 0 )
#define   FPGA_MIPI_RX_CTRL_NUM  ( 0 )
#define   FPGA_MIPI_DPHY_NUM  ( 0 )
#define   FPGA_MIPI_TOT_DPHY_NUM  ( 0 )
#define   FPGA_MIPI_LANES_PER_DPHY  ( 2 )
#define   FPGA_MIPI_TOT_DPHY_LANES_NUM   ( FPGA_MIPI_TOT_DPHY_NUM * FPGA_MIPI_LANES_PER_DPHY )
#define   FPGA_MIPI_LANES_NUM  ( FPGA_MIPI_DPHY_NUM * FPGA_MIPI_LANES_PER_DPHY )
#define   FPGA_MIPI_DPHY_DATA_W  ( 8 )
#define   FPGA_MIPI_TRIG_VAL_W  ( 4 )
#define   FPGA_MIPI_ISP_DATA_W  ( 32 )
#define MSS_MIPI_DPHY_DATA_W    ( 8 )
#define MSS_MIPI_TRIG_VAL_W     ( 4 )
#define MSS_MIPI_DW   ( 32 )
#define MSS_LCD_DW    ( 36 )
#define MSS_CIF_DW    ( 24 )
#define MSS_LCD_PWM_NUM  ( 0 )
#define MSS_CIF_PWM_NUM  ( 0 )
#define MXI_LHBB_MST    ( 0 )
#define MXI_UPA_MST     ( 1 )
#define MXI_CIF0_MST    ( 2 )
#define MXI_CIF1_MST    ( 3 )
#define MXI_LCD_MST     ( 4 )
#define MXI_NAL_MST     ( 5 )
#define MXI_MIPI0_MST   ( 6 )
#define MXI_MIPI1_MST   ( 7 )
#define MXI_MIPI2_MST   ( 8 )
#define MXI_MIPI3_MST   ( 9 )
#define MXI_MIPI4_MST   ( 10 )
#define MXI_MIPI5_MST   ( 11 )
#define MXI_MIPI6_MST   ( 12 )
#define MXI_MIPI7_MST   ( 13 )
#define MXI_MIPI8_MST   ( 14 )
#define MXI_MIPI9_MST   ( 15 )
#define MXI_MIPI10_MST  ( 16 )
#define MXI_MIPI11_MST  ( 17 )
#define MXI_DEF_SLV    ( 0 )
#define MXI_LHBB_SLV   ( 1 )
#define MXI_CMX_SLV    ( 2 )
#define MXI_DDR_SLV    ( 3 )
#define APB_AW  ( 32 )
#define APB_DW  ( 32 )
#define CFG_NUM_AMC   ( 1 )
#define LHB_ADDR_WIDTH       ( 32 )
#define LHB_DATA_WIDTH       ( 128 )            // Maximum supported AHB data width
#define LHB_NUM_UPA_SLAVES   ( CFG_NUM_SLICES )
#define SHB_ADDR_WIDTH       ( 32 )
#define SHB_DATA_WIDTH       ( 128 )
#define HSIZE_WIDTH          ( 3 )
#define HTRANS_WIDTH         ( 2 )
#define HRESP_WIDTH          ( 2 )
#define HBURST_WIDTH         ( 3 )
#define HSPLIT_WIDTH         ( 16 )
#define HTRANS_IDLE          ( 0 )
#define HTRANS_BUSY          ( 1 )
#define HTRANS_NONSEQ        ( 2 )
#define HTRANS_SEQ           ( 3 )
#define HBURST_SINGLE        ( 0 )
#define HBURST_INCR          ( 1 )
#define HBURST_WRAP4         ( 2 )
#define HBURST_INCR4         ( 3 )
#define HBURST_WRAP8         ( 4 )
#define HBURST_INCR8         ( 5 )
#define HBURST_WRAP16        ( 6 )
#define HBURST_INCR16        ( 7 )
#define HSIZE_BYTE           ( 0 )
#define HSIZE_HWORD          ( 1 )
#define HSIZE_WORD           ( 2 )
#define HSIZE_DWORD          ( 3 )
#define HSIZE_QWORD          ( 4 )
#define HSIZE_4WORD          ( 4 )
#define HSIZE_8WORD          ( 5 )
#define HSIZE_16WORD         ( 6 )
#define HSIZE_32WORD         ( 7 )
#define HRESP_OKAY           ( 0 )
#define HRESP_ERROR          ( 1 )
#define HRESP_RETRY          ( 2 )
#define HRESP_SPLIT          ( 3 )
#define HPROT_SDATA          ( 3 )
#define HPROT_UDATA          ( 1 )
#define HPROT_SCODE          ( 2 )
#define HPROT_UCODE          ( 0 )
#define HENDIAN_BIG          ( 1 )
#define HENDIAN_LITTLE       ( 0 )
#define LHB_ROM_BASE_ADR      (    0x7ff00000 )
#define LHB_ROM_UPR_ADR       (    0x7ff1fffc )
#define LHB_SLICE_CMX_CTRL_MISC         ( 0x00 )
#define LHB_SLICE_CMX_CTRL_RD_ONLY      ( 0x04 )
#define LHB_SLICE_CMX_CTRL_STALL_EN     ( 0x08 )
#define LHB_SLICE_CMX_CTRL_DBLOCKS      ( 0x10 )
#define LHB_SLICE_CMX_CTRL_INT_PENDING  ( 0x20 )
#define LHB_SLICE_CMX_CTRL_INT_STATUS   ( 0x24 )
#define LHB_SLICE_CMX_CTRL_INT_ENABLE   ( 0x28 )
#define LHB_SLICE_CMX_CTRL_INT_CLEAR    ( 0x2c )
#define LHB_SLICE_CMX_CTRL_SMUX_ACCESS  ( 0x40 )
#define LHB_SLICE_CMX_CTRL_WMUX_ACCESS  ( 0x44 )
#define LHB_SLICE_CMX_CTRL_D_ACCESS01   ( 0x50 )
#define LHB_SLICE_CMX_CTRL_D_ACCESS23   ( 0x54 )
#define LHB_SLICE_CMX_CTRL_D_ACCESS45   ( 0x58 )
#define LHB_SLICE_CMX_CTRL_D_ACCESS67   ( 0x5c )
//#define LHB_SLICE_CMX_CTRL_MISC_RSTVAL  ( 0x000100ff )
//#define LHB_SLICE_CMX_CTRL_MISC_RSTVAL  ( 0x13000000 )   // Bits 25,24 Enable Little Endian on AHB port, 28 enables Fast AHB burst
//#define LHB_SLICE_CMX_CTRL_ADDR_MAP0_RSTVAL   ( 0x76543210 )
//#define LHB_SLICE_CMX_CTRL_ADDR_MAP1_RSTVAL   ( 0xfedcba98 )
#define SHAVE_CMX_BASE_ADR              (    0x70000000 )
#define MXI_CMX_BASE_ADR                (    0x70000000 )
#define MXI_CMX_BASE_TLB_ADR            (    (MXI_CMX_BASE_ADR + 0x04000000) )
#define MXI_CMX_BASE_MIRR_ADR           (    (MXI_CMX_BASE_ADR + 0x08000000) )
#define MXI_CMX_BASE_TLB_MIRR_ADR       (    (MXI_CMX_BASE_ADR + 0x0c000000) )
#define AMC_CMX_ADR_MSBS  ( MXI_CMX_BASE_ADR >> 28 )
#define CMX_BASE_ADR                   (    0x70000000 )
#define CMX_BASE_TLB_ADR               (    (CMX_BASE_ADR + 0x04000000) )
#define CMX_BASE_MIRR_ADR              (    (CMX_BASE_ADR + 0x08000000) )
#define CMX_BASE_TLB_MIRR_ADR          (    (CMX_BASE_ADR + 0x0c000000) )
#define CMX_SLICE_SIZE                 (    0x00020000 )
#define CMX_NRAM_SIZE                  (    0x00008000 )
#define CMX_FIFO_OFFSET                (    0x00800000 )
#define CMX_SLICE_0_BASE_ADR           (     CMX_BASE_ADR )
#define CMX_SLICE_1_BASE_ADR           (    (CMX_BASE_ADR + 0x00020000) )
#define CMX_SLICE_2_BASE_ADR           (    (CMX_BASE_ADR + 0x00040000) )
#define CMX_SLICE_3_BASE_ADR           (    (CMX_BASE_ADR + 0x00060000) )
#define CMX_SLICE_4_BASE_ADR           (    (CMX_BASE_ADR + 0x00080000) )
#define CMX_SLICE_5_BASE_ADR           (    (CMX_BASE_ADR + 0x000a0000) )
#define CMX_SLICE_6_BASE_ADR           (    (CMX_BASE_ADR + 0x000c0000) )
#define CMX_SLICE_7_BASE_ADR           (    (CMX_BASE_ADR + 0x000e0000) )
#define CMX_SLICE_8_BASE_ADR           (    (CMX_BASE_ADR + 0x00100000) )
#define CMX_SLICE_9_BASE_ADR           (    (CMX_BASE_ADR + 0x00120000) )
#define CMX_SLICE_10_BASE_ADR          (    (CMX_BASE_ADR + 0x00140000) )
#define CMX_SLICE_11_BASE_ADR          (    (CMX_BASE_ADR + 0x00160000) )
#define CMX_SLICE_12_BASE_ADR          (    (CMX_BASE_ADR + 0x00180000) )
#define CMX_SLICE_13_BASE_ADR          (    (CMX_BASE_ADR + 0x001a0000) )
#define CMX_SLICE_14_BASE_ADR          (    (CMX_BASE_ADR + 0x001c0000) )
#define CMX_SLICE_15_BASE_ADR          (    (CMX_BASE_ADR + 0x001e0000) )
#define CMX_SLICE_16_BASE_ADR          (    (CMX_BASE_ADR + 0x00200000) )
#define CMX_SLICE_17_BASE_ADR          (    (CMX_BASE_ADR + 0x00220000) )
#define CMX_SLICE_18_BASE_ADR          (    (CMX_BASE_ADR + 0x00240000) )
#define CMX_SLICE_19_BASE_ADR          (    (CMX_BASE_ADR + 0x00260000) )
#define CMX_CTRL_BASE_ADR              (   (PBI_AP7_CONTROL_ADR  + 0x00000) )
#define CMX_CTRL_MISC                  (   (CMX_CTRL_BASE_ADR + 0x0000) )
#define CMX_WR_PROTECT0                (   (CMX_CTRL_BASE_ADR + 0x0008) )
#define CMX_WR_PROTECT1                (   (CMX_CTRL_BASE_ADR + 0x0010) )
#define CMX_WR_PROTECT2                (   (CMX_CTRL_BASE_ADR + 0x0014) )
#define CMX_WR_VIOLATION               (   (CMX_CTRL_BASE_ADR + 0x0018) )
#define CMX_RAMLAYOUT_CFG0             (   (CMX_CTRL_BASE_ADR + 0x0028) )
#define CMX_RAMLAYOUT_CFG1             (   (CMX_CTRL_BASE_ADR + 0x0030) )
#define CMX_RAMLAYOUT_CFG2             (   (CMX_CTRL_BASE_ADR + 0x0034) )
#define CMX_TIMEOUT                    (   (CMX_CTRL_BASE_ADR + 0x0038) )
#define CMX_CFG_RO_MODE                (   (CMX_CTRL_BASE_ADR + 0x0040) )
#define CMX_CLK_CTRL                   (   (CMX_CTRL_BASE_ADR + 0x0048) )
#define CMX_CLK_SELF_GATING            (   (CMX_CTRL_BASE_ADR + 0x004c) )
#define CMX_RSTN_CTRL                  (   (CMX_CTRL_BASE_ADR + 0x0050) )
#define CMX_CLK_CTRL_SET               (   (CMX_CTRL_BASE_ADR + 0x0054) )
#define CMX_CLK_CTRL_CLR               (   (CMX_CTRL_BASE_ADR + 0x0058) )
#define CMX_CLK_LIMIT                  (   (CMX_CTRL_BASE_ADR + 0x005c) )
#define CMX_SAFE                       (   (CMX_CTRL_BASE_ADR + 0x0060) )
#define CMX_CFG_CLASH_PROTECT          (   (CMX_CTRL_BASE_ADR + 0x0064) )
#define CMX_RAM_CTRL_SL_0              (   (CMX_CTRL_BASE_ADR + 0x0080) )
#define CMX_RAM_CTRL_SL_1              (   (CMX_CTRL_BASE_ADR + 0x0084) )
#define CMX_RAM_CTRL_SL_2              (   (CMX_CTRL_BASE_ADR + 0x0088) )
#define CMX_RAM_CTRL_SL_3              (   (CMX_CTRL_BASE_ADR + 0x008c) )
#define CMX_RAM_CTRL_SL_4              (   (CMX_CTRL_BASE_ADR + 0x0090) )
#define CMX_RAM_CTRL_SL_5              (   (CMX_CTRL_BASE_ADR + 0x0094) )
#define CMX_RAM_CTRL_SL_6              (   (CMX_CTRL_BASE_ADR + 0x0098) )
#define CMX_RAM_CTRL_SL_7              (   (CMX_CTRL_BASE_ADR + 0x009c) )
#define CMX_RAM_CTRL_SL_8              (   (CMX_CTRL_BASE_ADR + 0x00a0) )
#define CMX_RAM_CTRL_SL_9              (   (CMX_CTRL_BASE_ADR + 0x00a4) )
#define CMX_RAM_CTRL_SL_10             (   (CMX_CTRL_BASE_ADR + 0x00a8) )
#define CMX_RAM_CTRL_SL_11             (   (CMX_CTRL_BASE_ADR + 0x00ac) )
#define CMX_RAM_CTRL_SL_12             (   (CMX_CTRL_BASE_ADR + 0x00b0) )
#define CMX_RAM_CTRL_SL_13             (   (CMX_CTRL_BASE_ADR + 0x00b4) )
#define CMX_RAM_CTRL_SL_14             (   (CMX_CTRL_BASE_ADR + 0x00b8) )
#define CMX_RAM_CTRL_SL_15             (   (CMX_CTRL_BASE_ADR + 0x00bc) )
#define CMX_RAM_CTRL_SL_16             (   (CMX_CTRL_BASE_ADR + 0x00c0) )
#define CMX_RAM_CTRL_SL_17             (   (CMX_CTRL_BASE_ADR + 0x00c4) )
#define CMX_RAM_CTRL_SL_18             (   (CMX_CTRL_BASE_ADR + 0x00c8) )
#define CMX_RAM_CTRL_SL_19             (   (CMX_CTRL_BASE_ADR + 0x00cc) )
#define CMX_RAM_TLB_CTRL               (   (CMX_CTRL_BASE_ADR + 0x00d0) )
#define CMX_SLICE_ARB_CTRL             (   (CMX_CTRL_BASE_ADR + 0x00d4) )
#define CMX_SLICE_RW_ARB_CTRL          (   (CMX_CTRL_BASE_ADR + 0x00d8) )
#define CMX_SLICE_LC_PRIORITY0_CTRL    (   (CMX_CTRL_BASE_ADR + 0x00e0) )
#define CMX_SLICE_LC_PRIORITY1_CTRL    (   (CMX_CTRL_BASE_ADR + 0x00e4) )
#define CMX_SLICE_LC_PRIORITY2_CTRL    (   (CMX_CTRL_BASE_ADR + 0x00e8) )
#define CMX_SLICE_LC_PRIORITY3_CTRL    (   (CMX_CTRL_BASE_ADR + 0x00ec) )
#define CMX_SLICE_LC_PRIORITY4_CTRL    (   (CMX_CTRL_BASE_ADR + 0x00f0) )
#define CMX_SLICE_ISI_PRIORITY0_CTRL   (   (CMX_CTRL_BASE_ADR + 0x0100) )
#define CMX_SLICE_ISI_PRIORITY1_CTRL   (   (CMX_CTRL_BASE_ADR + 0x0104) )
#define CMX_SLICE_ISI_PRIORITY2_CTRL   (   (CMX_CTRL_BASE_ADR + 0x0108) )
#define CMX_SLICE_ISI_PRIORITY3_CTRL   (   (CMX_CTRL_BASE_ADR + 0x010c) )
#define CMX_SLICE_ISI_PRIORITY4_CTRL   (   (CMX_CTRL_BASE_ADR + 0x0110) )
#define CMX_SLICE_ISI_PRIORITY5_CTRL   (   (CMX_CTRL_BASE_ADR + 0x0114) )
#define CMX_SLICE_ISI_PRIORITY6_CTRL   (   (CMX_CTRL_BASE_ADR + 0x0118) )
#define CMX_SLICE_ISI_PRIORITY7_CTRL   (   (CMX_CTRL_BASE_ADR + 0x011c) )
#define CMX_SLICE_ISI_PRIORITY8_CTRL   (   (CMX_CTRL_BASE_ADR + 0x0120) )
#define CMX_SLICE_ISI_PRIORITY9_CTRL   (   (CMX_CTRL_BASE_ADR + 0x0124) )
#define CMX_SLICE_ISI_PRIORITY10_CTRL  (   (CMX_CTRL_BASE_ADR + 0x0128) )
#define CMX_SLICE_ISI_PRIORITY11_CTRL  (   (CMX_CTRL_BASE_ADR + 0x012c) )
#define CMX_SLICE_ISI_PRIORITY12_CTRL  (   (CMX_CTRL_BASE_ADR + 0x0130) )
#define CMX_SLICE_ISI_PRIORITY13_CTRL  (   (CMX_CTRL_BASE_ADR + 0x0134) )
#define CMX_SLICE_ISI_PRIORITY14_CTRL  (   (CMX_CTRL_BASE_ADR + 0x0138) )
#define CMX_SLICE_ISI_PRIORITY15_CTRL  (   (CMX_CTRL_BASE_ADR + 0x013c) )
#define CMX_SLICE_ISI_PRIORITY16_CTRL  (   (CMX_CTRL_BASE_ADR + 0x0140) )
#define CMX_SLICE_ISI_PRIORITY17_CTRL  (   (CMX_CTRL_BASE_ADR + 0x0144) )
#define CMX_SLICE_ISI_PRIORITY18_CTRL  (   (CMX_CTRL_BASE_ADR + 0x0148) )
#define CMX_SLICE_ISI_PRIORITY19_CTRL  (   (CMX_CTRL_BASE_ADR + 0x014c) )
#define CMX_MTX_BASE                   (   (CMX_CTRL_BASE_ADR + 0x1000) )
#define CMX_TLB_BASE                   (   (CMX_CTRL_BASE_ADR + 0x2000) )
#define MXI_CMX_SLICE_0_BASE_ADR       (     MXI_CMX_BASE_ADR )
#define MXI_CMX_SLICE_1_BASE_ADR       (    (MXI_CMX_BASE_ADR + 0x00020000) )
#define MXI_CMX_SLICE_2_BASE_ADR       (    (MXI_CMX_BASE_ADR + 0x00040000) )
#define MXI_CMX_SLICE_3_BASE_ADR       (    (MXI_CMX_BASE_ADR + 0x00060000) )
#define MXI_CMX_SLICE_4_BASE_ADR       (    (MXI_CMX_BASE_ADR + 0x00080000) )
#define MXI_CMX_SLICE_5_BASE_ADR       (    (MXI_CMX_BASE_ADR + 0x000a0000) )
#define MXI_CMX_SLICE_6_BASE_ADR       (    (MXI_CMX_BASE_ADR + 0x000c0000) )
#define MXI_CMX_SLICE_7_BASE_ADR       (    (MXI_CMX_BASE_ADR + 0x000e0000) )
#define MXI_CMX_SLICE_8_BASE_ADR       (    (MXI_CMX_BASE_ADR + 0x00100000) )
#define MXI_CMX_SLICE_9_BASE_ADR       (    (MXI_CMX_BASE_ADR + 0x00120000) )
#define MXI_CMX_SLICE_10_BASE_ADR      (    (MXI_CMX_BASE_ADR + 0x00140000) )
#define MXI_CMX_SLICE_11_BASE_ADR      (    (MXI_CMX_BASE_ADR + 0x00160000) )
#define MXI_CMX_SLICE_12_BASE_ADR      (    (MXI_CMX_BASE_ADR + 0x00180000) )
#define MXI_CMX_SLICE_13_BASE_ADR      (    (MXI_CMX_BASE_ADR + 0x001a0000) )
#define MXI_CMX_SLICE_14_BASE_ADR      (    (MXI_CMX_BASE_ADR + 0x001c0000) )
#define MXI_CMX_SLICE_15_BASE_ADR      (    (MXI_CMX_BASE_ADR + 0x001e0000) )
#define MXI_CMX_SLICE_16_BASE_ADR      (    (MXI_CMX_BASE_ADR + 0x00200000) )
#define MXI_CMX_SLICE_17_BASE_ADR      (    (MXI_CMX_BASE_ADR + 0x00220000) )
#define MXI_CMX_SLICE_18_BASE_ADR      (    (MXI_CMX_BASE_ADR + 0x00240000) )
#define MXI_CMX_SLICE_19_BASE_ADR      (    (MXI_CMX_BASE_ADR + 0x00260000) )
#define SLICE_DCU_OFFSET               (    0x00001000 )
#define     CMX_MTX_AW             ( 12 )
#define     CMX_MTX_NUM_INTS       ( 32 )
#define     CMX_MTX_LOS_GET        ( 0x000 )
#define     CMX_MTX_LRT_GET        ( 0x010 )
#define     CMX_MTX_LOS_INT_EN     ( 0xf00 )
#define     CMX_MTX_LOS_INT_STAT   ( 0xf04 )
#define     CMX_MTX_LOS_INT_CLR    ( 0xf08 )
#define     CMX_MTX_STATUS         ( 0xf0c )
#define     CMX_MTX_LRT_INT_EN     ( 0xf10 )
#define     CMX_MTX_LRT_INT_STAT   ( 0xf14 )
#define     CMX_MTX_LRT_INT_CLR    ( 0xf18 )
#define     CMX_MTX_0              ( 0xf80 )
#define     CMX_MTX_1              ( 0xf84 )
#define     CMX_MTX_2              ( 0xf88 )
#define     CMX_MTX_3              ( 0xf8c )
#define     CMX_MTX_4              ( 0xf90 )
#define     CMX_MTX_5              ( 0xf94 )
#define     CMX_MTX_6              ( 0xf98 )
#define     CMX_MTX_7              ( 0xf9c )
#define     CMX_MTX_8              ( 0xfa0 )
#define     CMX_MTX_9              ( 0xfa4 )
#define     CMX_MTX_10             ( 0xfa8 )
#define     CMX_MTX_11             ( 0xfac )
#define     CMX_MTX_12             ( 0xfb0 )
#define     CMX_MTX_13             ( 0xfb4 )
#define     CMX_MTX_14             ( 0xfb8 )
#define     CMX_MTX_15             ( 0xfbc )
#define     CMX_MTX_16             ( 0xfc0 )
#define     CMX_MTX_17             ( 0xfc4 )
#define     CMX_MTX_18             ( 0xfc8 )
#define     CMX_MTX_19             ( 0xfcc )
#define     CMX_MTX_20             ( 0xfd0 )
#define     CMX_MTX_21             ( 0xfd4 )
#define     CMX_MTX_22             ( 0xfd8 )
#define     CMX_MTX_23             ( 0xfdc )
#define     CMX_MTX_24             ( 0xfe0 )
#define     CMX_MTX_25             ( 0xfe4 )
#define     CMX_MTX_26             ( 0xfe8 )
#define     CMX_MTX_27             ( 0xfec )
#define     CMX_MTX_28             ( 0xff0 )
#define     CMX_MTX_29             ( 0xff4 )
#define     CMX_MTX_30             ( 0xff8 )
#define     CMX_MTX_31             ( 0xffc )
#define     CMX_MTX_LOS_GET_ADR        ( (CMX_MTX_BASE + 0x000) )
#define     CMX_MTX_LRT_GET_ADR        ( (CMX_MTX_BASE + 0x010) )
#define     CMX_MTX_LOS_INT_EN_ADR     ( (CMX_MTX_BASE + 0xf00) )
#define     CMX_MTX_LOS_INT_STAT_ADR   ( (CMX_MTX_BASE + 0xf04) )
#define     CMX_MTX_LOS_INT_CLR_ADR    ( (CMX_MTX_BASE + 0xf08) )
#define     CMX_MTX_STATUS_ADR         ( (CMX_MTX_BASE + 0xf0c) )
#define     CMX_MTX_LRT_INT_EN_ADR     ( (CMX_MTX_BASE + 0xf10) )
#define     CMX_MTX_LRT_INT_STAT_ADR   ( (CMX_MTX_BASE + 0xf14) )
#define     CMX_MTX_LRT_INT_CLR_ADR    ( (CMX_MTX_BASE + 0xf18) )
#define     CMX_MTX_0_ADR              ( (CMX_MTX_BASE + 0xf80) )
#define     CMX_MTX_1_ADR              ( (CMX_MTX_BASE + 0xf84) )
#define     CMX_MTX_2_ADR              ( (CMX_MTX_BASE + 0xf88) )
#define     CMX_MTX_3_ADR              ( (CMX_MTX_BASE + 0xf8c) )
#define     CMX_MTX_4_ADR              ( (CMX_MTX_BASE + 0xf90) )
#define     CMX_MTX_5_ADR              ( (CMX_MTX_BASE + 0xf94) )
#define     CMX_MTX_6_ADR              ( (CMX_MTX_BASE + 0xf98) )
#define     CMX_MTX_7_ADR              ( (CMX_MTX_BASE + 0xf9c) )
#define     CMX_MTX_8_ADR              ( (CMX_MTX_BASE + 0xfa0) )
#define     CMX_MTX_9_ADR              ( (CMX_MTX_BASE + 0xfa4) )
#define     CMX_MTX_10_ADR             ( (CMX_MTX_BASE + 0xfa8) )
#define     CMX_MTX_11_ADR             ( (CMX_MTX_BASE + 0xfac) )
#define     CMX_MTX_12_ADR             ( (CMX_MTX_BASE + 0xfb0) )
#define     CMX_MTX_13_ADR             ( (CMX_MTX_BASE + 0xfb4) )
#define     CMX_MTX_14_ADR             ( (CMX_MTX_BASE + 0xfb8) )
#define     CMX_MTX_15_ADR             ( (CMX_MTX_BASE + 0xfbc) )
#define     CMX_MTX_16_ADR             ( (CMX_MTX_BASE + 0xfc0) )
#define     CMX_MTX_17_ADR             ( (CMX_MTX_BASE + 0xfc4) )
#define     CMX_MTX_18_ADR             ( (CMX_MTX_BASE + 0xfc8) )
#define     CMX_MTX_19_ADR             ( (CMX_MTX_BASE + 0xfcc) )
#define     CMX_MTX_20_ADR             ( (CMX_MTX_BASE + 0xfd0) )
#define     CMX_MTX_21_ADR             ( (CMX_MTX_BASE + 0xfd4) )
#define     CMX_MTX_22_ADR             ( (CMX_MTX_BASE + 0xfd8) )
#define     CMX_MTX_23_ADR             ( (CMX_MTX_BASE + 0xfdc) )
#define     CMX_MTX_24_ADR             ( (CMX_MTX_BASE + 0xfe0) )
#define     CMX_MTX_25_ADR             ( (CMX_MTX_BASE + 0xfe4) )
#define     CMX_MTX_26_ADR             ( (CMX_MTX_BASE + 0xfe8) )
#define     CMX_MTX_27_ADR             ( (CMX_MTX_BASE + 0xfec) )
#define     CMX_MTX_28_ADR             ( (CMX_MTX_BASE + 0xff0) )
#define     CMX_MTX_29_ADR             ( (CMX_MTX_BASE + 0xff4) )
#define     CMX_MTX_30_ADR             ( (CMX_MTX_BASE + 0xff8) )
#define     CMX_MTX_31_ADR             ( (CMX_MTX_BASE + 0xffc) )
#define AMBA_IO_AREA_BASE_ADR      ( 0x0ff00000 )
#define AMBA_PNP_BASE_ADR          ( (AMBA_IO_AREA_BASE_ADR + 0xff000) )
#define L2C_LEON_OS_CONTROL        ( (L2C_LEON_OS_BASE_ADR + 0x000000) )
#define L2C_LEON_OS_STATUS         ( (L2C_LEON_OS_BASE_ADR + 0x000004) )
#define L2C_LEON_OS_FLUSH_ADR      ( (L2C_LEON_OS_BASE_ADR + 0x000008) )
#define L2C_LEON_OS_FLUSH_INDEX    ( (L2C_LEON_OS_BASE_ADR + 0x00000c) )
#define L2C_LEON_OS_ACCESS_CNTR    ( (L2C_LEON_OS_BASE_ADR + 0x000010) )
#define L2C_LEON_OS_HIT_CNTR       ( (L2C_LEON_OS_BASE_ADR + 0x000014) )
#define L2C_LEON_OS_BC_CNTR        ( (L2C_LEON_OS_BASE_ADR + 0x000018) ) // Bus cycle counter
#define L2C_LEON_OS_BU_CNTR        ( (L2C_LEON_OS_BASE_ADR + 0x00001c) ) // Bus Usage counter
#define L2C_LEON_OS_ERR_STAT_CTL   ( (L2C_LEON_OS_BASE_ADR + 0x000020) ) // Error Status Control
#define L2C_LEON_OS_ERR_ADDR       ( (L2C_LEON_OS_BASE_ADR + 0x000024) ) // Error Address
#define L2C_LEON_OS_TAG_CHK_BIT    ( (L2C_LEON_OS_BASE_ADR + 0x000028) ) // Tag Check Bit
#define L2C_LEON_OS_DATA_CHK_BIT   ( (L2C_LEON_OS_BASE_ADR + 0x00002c) ) // Data Check Bit
#define L2C_LEON_OS_SCR_CTL_STAT   ( (L2C_LEON_OS_BASE_ADR + 0x000030) ) // Scrub Control Status
#define L2C_LEON_OS_SCR_DELAY      ( (L2C_LEON_OS_BASE_ADR + 0x000034) ) // Scrub Delay
#define L2C_LEON_OS_ERR_INJ        ( (L2C_LEON_OS_BASE_ADR + 0x000038) ) // Error Injection
#define L2C_LEON_OS_MTRR0          ( (L2C_LEON_OS_BASE_ADR + 0x000080) ) // MTRR 0
#define L2C_LEON_OS_MTRR1          ( (L2C_LEON_OS_BASE_ADR + 0x000084) ) // MTRR 1
#define L2C_LEON_OS_MTRR2          ( (L2C_LEON_OS_BASE_ADR + 0x000088) ) // MTRR 2
#define L2C_LEON_OS_MTRR3          ( (L2C_LEON_OS_BASE_ADR + 0x00008c) ) // MTRR 3
#define L2C_LEON_OS_MTRR4          ( (L2C_LEON_OS_BASE_ADR + 0x000090) ) // MTRR 4
#define L2C_LEON_OS_MTRR5          ( (L2C_LEON_OS_BASE_ADR + 0x000094) ) // MTRR 5
#define L2C_LEON_OS_MTRR6          ( (L2C_LEON_OS_BASE_ADR + 0x000098) ) // MTRR 6
#define L2C_LEON_OS_MTRR7          ( (L2C_LEON_OS_BASE_ADR + 0x00009c) ) // MTRR 7
#define L2C_LEON_RT_CONTROL        ( (L2C_LEON_RT_BASE_ADR + 0x000000) )
#define L2C_LEON_RT_STATUS         ( (L2C_LEON_RT_BASE_ADR + 0x000004) )
#define L2C_LEON_RT_FLUSH_ADR      ( (L2C_LEON_RT_BASE_ADR + 0x000008) )
#define L2C_LEON_RT_FLUSH_INDEX    ( (L2C_LEON_RT_BASE_ADR + 0x00000c) )
#define L2C_LEON_RT_ACCESS_CNTR    ( (L2C_LEON_RT_BASE_ADR + 0x000010) )
#define L2C_LEON_RT_HIT_CNTR       ( (L2C_LEON_RT_BASE_ADR + 0x000014) )
#define L2C_LEON_RT_BC_CNTR        ( (L2C_LEON_RT_BASE_ADR + 0x000018) ) // Bus cycle counter
#define L2C_LEON_RT_BU_CNTR        ( (L2C_LEON_RT_BASE_ADR + 0x00001c) ) // Bus Usage counter
#define L2C_LEON_RT_ERR_STAT_CTL   ( (L2C_LEON_RT_BASE_ADR + 0x000020) ) // Error Status Control
#define L2C_LEON_RT_ERR_ADDR       ( (L2C_LEON_RT_BASE_ADR + 0x000024) ) // Error Address
#define L2C_LEON_RT_TAG_CHK_BIT    ( (L2C_LEON_RT_BASE_ADR + 0x000028) ) // Tag Check Bit
#define L2C_LEON_RT_DATA_CHK_BIT   ( (L2C_LEON_RT_BASE_ADR + 0x00002c) ) // Data Check Bit
#define L2C_LEON_RT_SCR_CTL_STAT   ( (L2C_LEON_RT_BASE_ADR + 0x000030) ) // Scrub Control Status
#define L2C_LEON_RT_SCR_DELAY      ( (L2C_LEON_RT_BASE_ADR + 0x000034) ) // Scrub Delay
#define L2C_LEON_RT_ERR_INJ        ( (L2C_LEON_RT_BASE_ADR + 0x000038) ) // Error Injection
#define L2C_LEON_RT_MTRR0          ( (L2C_LEON_RT_BASE_ADR + 0x000080) ) // MTRR 0
#define L2C_LEON_RT_MTRR1          ( (L2C_LEON_RT_BASE_ADR + 0x000084) ) // MTRR 1
#define L2C_LEON_RT_MTRR2          ( (L2C_LEON_RT_BASE_ADR + 0x000088) ) // MTRR 2
#define L2C_LEON_RT_MTRR3          ( (L2C_LEON_RT_BASE_ADR + 0x00008c) ) // MTRR 3
#define L2C_LEON_RT_MTRR4          ( (L2C_LEON_RT_BASE_ADR + 0x000090) ) // MTRR 4
#define L2C_LEON_RT_MTRR5          ( (L2C_LEON_RT_BASE_ADR + 0x000094) ) // MTRR 5
#define L2C_LEON_RT_MTRR6          ( (L2C_LEON_RT_BASE_ADR + 0x000098) ) // MTRR 6
#define L2C_LEON_RT_MTRR7          ( (L2C_LEON_RT_BASE_ADR + 0x00009c) ) // MTRR 7
#define DSU_LEON_OS_CTRL_ADR                   (   (DSU_LEON_OS_BASE_ADR + 0x0000) )
#define DSU_LEON_OS_TIME_TAG_CNT_ADR           (   (DSU_LEON_OS_BASE_ADR + 0x0008) )
#define DSU_LEON_OS_BREAK_SINGLE_STEP_ADR      (   (DSU_LEON_OS_BASE_ADR + 0x0020) )
#define DSU_LEON_OS_DEBUG_MODE_MASK_ADR        (   (DSU_LEON_OS_BASE_ADR + 0x0024) )
#define DSU_LEON_OS_AHB_TB_CTRL_ADR            (   (DSU_LEON_OS_BASE_ADR + 0x0040) )
#define DSU_LEON_OS_AHB_TB_INDEX_ADR           (   (DSU_LEON_OS_BASE_ADR + 0x0044) )
#define DSU_LEON_OS_AHB_BP_ADR1_ADR            (   (DSU_LEON_OS_BASE_ADR + 0x0050) )
#define DSU_LEON_OS_AHB_MASK1_ADR              (   (DSU_LEON_OS_BASE_ADR + 0x0054) )
#define DSU_LEON_OS_AHB_BP_ADR2_ADR            (   (DSU_LEON_OS_BASE_ADR + 0x0058) )
#define DSU_LEON_OS_AHB_MASK2_ADR              (   (DSU_LEON_OS_BASE_ADR + 0x005c) )
#define DSU_LEON_OS_AHB_ICNT_ADR               (   (DSU_LEON_OS_BASE_ADR + 0x0070) )
#define DSU_LEON_OS_AHB_WP_CTRL_ADR            (   (DSU_LEON_OS_BASE_ADR + 0x0080) )
#define DSU_LEON_OS_AHB_WP1_DATA_BASE_ADR      (   (DSU_LEON_OS_BASE_ADR + 0x0090) )
#define DSU_LEON_OS_AHB_WP1_MASK_BASE_ADR      (   (DSU_LEON_OS_BASE_ADR + 0x00a0) )
#define DSU_LEON_OS_AHB_WP2_DATA_BASE_ADR      (   (DSU_LEON_OS_BASE_ADR + 0x00b0) )
#define DSU_LEON_OS_AHB_WP2_MASK_BASE_ADR      (   (DSU_LEON_OS_BASE_ADR + 0x00c0) )
#define DSU_LEON_OS_INSTR_TB_BASE_ADR          (   (DSU_LEON_OS_BASE_ADR + 0x100000) )
#define DSU_LEON_OS_INSTR_TB_CTRL_ADR          (   (DSU_LEON_OS_BASE_ADR + 0x110000) )
#define DSU_LEON_OS_AHB_TB_BASE_ADR            (   (DSU_LEON_OS_BASE_ADR + 0x200000) )
#define DSU_LEON_OS_IU_REGFILE_BASE_ADR        (   (DSU_LEON_OS_BASE_ADR + 0x300000) )
#define DSU_LEON_OS_FPU_REGFILE_BASE_ADR       (   (DSU_LEON_OS_BASE_ADR + 0x301000) )
#define DSU_LEON_OS_IU_SPR_BASE_ADR            (   (DSU_LEON_OS_BASE_ADR + 0x400000) )
#define DSU_LEON_OS_Y_REG_ADR                  (   (DSU_LEON_OS_IU_SPR_BASE_ADR) )
#define DSU_LEON_OS_PSR_REG_ADR                (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x04) )
#define DSU_LEON_OS_WIM_REG_ADR                (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x08) )
#define DSU_LEON_OS_TBR_REG_ADR                (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x0c) )
#define DSU_LEON_OS_PC_REG_ADR                 (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x10) )
#define DSU_LEON_OS_NPC_REG_ADR                (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x14) )
#define DSU_LEON_OS_FSR_REG_ADR                (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x18) )
#define DSU_LEON_OS_CPSR_REG_ADR               (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x1c) )
#define DSU_LEON_OS_TRAP_REG_ADR               (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x20) )
#define DSU_LEON_OS_ASI_REG_ADR                (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x24) )
#define DSU_LEON_OS_ASR16_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x40) )
#define DSU_LEON_OS_ASR17_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x44) )
#define DSU_LEON_OS_ASR18_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x48) )
#define DSU_LEON_OS_ASR19_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x4c) )
#define DSU_LEON_OS_ASR20_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x50) )
#define DSU_LEON_OS_ASR21_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x54) )
#define DSU_LEON_OS_ASR22_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x58) )
#define DSU_LEON_OS_ASR23_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x5c) )
#define DSU_LEON_OS_ASR24_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x60) )
#define DSU_LEON_OS_ASR25_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x64) )
#define DSU_LEON_OS_ASR26_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x68) )
#define DSU_LEON_OS_ASR27_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x6c) )
#define DSU_LEON_OS_ASR28_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x70) )
#define DSU_LEON_OS_ASR29_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x74) )
#define DSU_LEON_OS_ASR30_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x78) )
#define DSU_LEON_OS_ASR31_REG_ADR              (   (DSU_LEON_OS_IU_SPR_BASE_ADR + 0x7c) )
#define DSU_LEON_OS_ASR_DIAG_BASE_ADR          (   (DSU_LEON_OS_BASE_ADR + 0x700000) )
#define DSU_LEON_RT_CTRL_ADR                   (   (DSU_LEON_RT_BASE_ADR + 0x0000) )
#define DSU_LEON_RT_TIME_TAG_CNT_ADR           (   (DSU_LEON_RT_BASE_ADR + 0x0008) )
#define DSU_LEON_RT_BREAK_SINGLE_STEP_ADR      (   (DSU_LEON_RT_BASE_ADR + 0x0020) )
#define DSU_LEON_RT_DEBUG_MODE_MASK_ADR        (   (DSU_LEON_RT_BASE_ADR + 0x0024) )
#define DSU_LEON_RT_AHB_TB_CTRL_ADR            (   (DSU_LEON_RT_BASE_ADR + 0x0040) )
#define DSU_LEON_RT_AHB_TB_INDEX_ADR           (   (DSU_LEON_RT_BASE_ADR + 0x0044) )
#define DSU_LEON_RT_AHB_BP_ADR1_ADR            (   (DSU_LEON_RT_BASE_ADR + 0x0050) )
#define DSU_LEON_RT_AHB_MASK1_ADR              (   (DSU_LEON_RT_BASE_ADR + 0x0054) )
#define DSU_LEON_RT_AHB_BP_ADR2_ADR            (   (DSU_LEON_RT_BASE_ADR + 0x0058) )
#define DSU_LEON_RT_AHB_MASK2_ADR              (   (DSU_LEON_RT_BASE_ADR + 0x005c) )
#define DSU_LEON_RT_AHB_ICNT_ADR               (   (DSU_LEON_RT_BASE_ADR + 0x0070) )
#define DSU_LEON_RT_AHB_WP_CTRL_ADR            (   (DSU_LEON_RT_BASE_ADR + 0x0080) )
#define DSU_LEON_RT_AHB_WP1_DATA_BASE_ADR      (   (DSU_LEON_RT_BASE_ADR + 0x0090) )
#define DSU_LEON_RT_AHB_WP1_MASK_BASE_ADR      (   (DSU_LEON_RT_BASE_ADR + 0x00a0) )
#define DSU_LEON_RT_AHB_WP2_DATA_BASE_ADR      (   (DSU_LEON_RT_BASE_ADR + 0x00b0) )
#define DSU_LEON_RT_AHB_WP2_MASK_BASE_ADR      (   (DSU_LEON_RT_BASE_ADR + 0x00c0) )
#define DSU_LEON_RT_INSTR_TB_BASE_ADR          (   (DSU_LEON_RT_BASE_ADR + 0x100000) )
#define DSU_LEON_RT_INSTR_TB_CTRL_ADR          (   (DSU_LEON_RT_BASE_ADR + 0x110000) )
#define DSU_LEON_RT_AHB_TB_BASE_ADR            (   (DSU_LEON_RT_BASE_ADR + 0x200000) )
#define DSU_LEON_RT_IU_REGFILE_BASE_ADR        (   (DSU_LEON_RT_BASE_ADR + 0x300000) )
#define DSU_LEON_RT_FPU_REGFILE_BASE_ADR       (   (DSU_LEON_RT_BASE_ADR + 0x301000) )
#define DSU_LEON_RT_IU_SPR_BASE_ADR            (   (DSU_LEON_RT_BASE_ADR + 0x400000) )
#define DSU_LEON_RT_Y_REG_ADR                  (   (DSU_LEON_RT_IU_SPR_BASE_ADR) )
#define DSU_LEON_RT_PSR_REG_ADR                (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x04) )
#define DSU_LEON_RT_WIM_REG_ADR                (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x08) )
#define DSU_LEON_RT_TBR_REG_ADR                (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x0c) )
#define DSU_LEON_RT_PC_REG_ADR                 (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x10) )
#define DSU_LEON_RT_NPC_REG_ADR                (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x14) )
#define DSU_LEON_RT_FSR_REG_ADR                (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x18) )
#define DSU_LEON_RT_CPSR_REG_ADR               (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x1c) )
#define DSU_LEON_RT_TRAP_REG_ADR               (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x20) )
#define DSU_LEON_RT_ASI_REG_ADR                (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x24) )
#define DSU_LEON_RT_ASR16_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x40) )
#define DSU_LEON_RT_ASR17_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x44) )
#define DSU_LEON_RT_ASR18_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x48) )
#define DSU_LEON_RT_ASR19_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x4c) )
#define DSU_LEON_RT_ASR20_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x50) )
#define DSU_LEON_RT_ASR21_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x54) )
#define DSU_LEON_RT_ASR22_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x58) )
#define DSU_LEON_RT_ASR23_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x5c) )
#define DSU_LEON_RT_ASR24_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x60) )
#define DSU_LEON_RT_ASR25_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x64) )
#define DSU_LEON_RT_ASR26_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x68) )
#define DSU_LEON_RT_ASR27_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x6c) )
#define DSU_LEON_RT_ASR28_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x70) )
#define DSU_LEON_RT_ASR29_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x74) )
#define DSU_LEON_RT_ASR30_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x78) )
#define DSU_LEON_RT_ASR31_REG_ADR              (   (DSU_LEON_RT_IU_SPR_BASE_ADR + 0x7c) )
#define DSU_LEON_RT_ASR_DIAG_BASE_ADR          (   (DSU_LEON_RT_BASE_ADR + 0x700000) )
#define SDIOH_SDMA_SA_OFFSET           (   (0x000) )
#define SDIOH_BLK_OFFSET               (   (0x004) )
#define SDIOH_CMDARG_OFFSET            (   (0x008) )
#define SDIOH_CMD_TM_OFFSET            (   (0x00c) )
#define SDIOH_RESP0_OFFSET             (   (0x010) )
#define SDIOH_RESP1_OFFSET             (   (0x014) )
#define SDIOH_RESP2_OFFSET             (   (0x018) )
#define SDIOH_RESP3_OFFSET             (   (0x01c) )
#define SDIOH_DATAPORT_OFFSET          (   (0x020) )
#define SDIOH_DATSTS_OFFSET            (   (0x024) )
#define SDIOH_CTRL_OFFSET              (   (0x028) )
#define SDIOH_CLKRST_OFFSET            (   (0x02c) )
#define SDIOH_INTSTS_OFFSET            (   (0x030) )
#define SDIOH_INTMASK_OFFSET           (   (0x034) )
#define SDIOH_SIGMASK_OFFSET           (   (0x038) )
#define SDIOH_ACST_HCT2_OFFSET         (   (0x03c) )
#define SDIOH_CAPS1_OFFSET             (   (0x040) )
#define SDIOH_CAPS2_OFFSET             (   (0x044) )
#define SDIOH_MAXCCAPS1_OFFSET         (   (0x048) )
#define SDIOH_MAXCCAPS2_OFFSET         (   (0x04c) )
#define SDIOH_FORCEVENT_OFFSET         (   (0x050) )
#define SDIOH_ADMAERRSTS_OFFSET        (   (0x054) )
#define SDIOH_ADMA_SA0_OFFSET          (   (0x058) )
#define SDIOH_ADMA_SA1_OFFSET          (   (0x05c) )
#define SDIOH_PRESET0_OFFSET           (   (0x060) )
#define SDIOH_PRESET1_OFFSET           (   (0x064) )
#define SDIOH_PRESET2_OFFSET           (   (0x068) )
#define SDIOH_PRESET3_OFFSET           (   (0x06c) )
#define SDIOH_BOOT_TO_OFFSET           (   (0x070) )
#define SDIOH_PRESET4_OFFSET           (   (0x074) )
#define SDIOH_VEND_REG_OFFSET          (   (0x078) )
#define SDIOH_SHAREDBCTRL_OFFSET       (   (0x0e0) )
#define SDIOH_SLINT_HVER_OFFSET        (   (0x0fc) )
#define SDIOH0_BASE_ADR                (    SDIO_0_BASE_ADR )
#define SDIOH0_SDMA_SA                 (   (SDIOH0_BASE_ADR + SDIOH_SDMA_SA_OFFSET) )
#define SDIOH0_BLK                     (   (SDIOH0_BASE_ADR + SDIOH_BLK_OFFSET) )
#define SDIOH0_CMDARG                  (   (SDIOH0_BASE_ADR + SDIOH_CMDARG_OFFSET) )
#define SDIOH0_CMD_TM                  (   (SDIOH0_BASE_ADR + SDIOH_CMD_TM_OFFSET) )
#define SDIOH0_RESP0                   (   (SDIOH0_BASE_ADR + SDIOH_RESP0_OFFSET) )
#define SDIOH0_RESP1                   (   (SDIOH0_BASE_ADR + SDIOH_RESP1_OFFSET) )
#define SDIOH0_RESP2                   (   (SDIOH0_BASE_ADR + SDIOH_RESP2_OFFSET) )
#define SDIOH0_RESP3                   (   (SDIOH0_BASE_ADR + SDIOH_RESP3_OFFSET) )
#define SDIOH0_DATAPORT                (   (SDIOH0_BASE_ADR + SDIOH_DATAPORT_OFFSET) )
#define SDIOH0_DATSTS                  (   (SDIOH0_BASE_ADR + SDIOH_DATSTS_OFFSET) )
#define SDIOH0_CTRL                    (   (SDIOH0_BASE_ADR + SDIOH_CTRL_OFFSET) )
#define SDIOH0_CLKRST                  (   (SDIOH0_BASE_ADR + SDIOH_CLKRST_OFFSET) )
#define SDIOH0_INTSTS                  (   (SDIOH0_BASE_ADR + SDIOH_INTSTS_OFFSET) )
#define SDIOH0_INTMASK                 (   (SDIOH0_BASE_ADR + SDIOH_INTMASK_OFFSET) )
#define SDIOH0_SIGMASK                 (   (SDIOH0_BASE_ADR + SDIOH_SIGMASK_OFFSET) )
#define SDIOH0_ACST_HCT2               (   (SDIOH0_BASE_ADR + SDIOH_ACST_HCT2_OFFSET) )
#define SDIOH0_CAPS1                   (   (SDIOH0_BASE_ADR + SDIOH_CAPS1_OFFSET) )
#define SDIOH0_CAPS2                   (   (SDIOH0_BASE_ADR + SDIOH_CAPS2_OFFSET) )
#define SDIOH0_MAXCCAPS1               (   (SDIOH0_BASE_ADR + SDIOH_MAXCCAPS1_OFFSET) )
#define SDIOH0_MAXCCAPS2               (   (SDIOH0_BASE_ADR + SDIOH_MAXCCAPS2_OFFSET) )
#define SDIOH0_FORCEVENT               (   (SDIOH0_BASE_ADR + SDIOH_FORCEVENT_OFFSET) )
#define SDIOH0_ADMAERRSTS              (   (SDIOH0_BASE_ADR + SDIOH_ADMAERRSTS_OFFSET) )
#define SDIOH0_ADMA_SA0                (   (SDIOH0_BASE_ADR + SDIOH_ADMA_SA0_OFFSET) )
#define SDIOH0_ADMA_SA1                (   (SDIOH0_BASE_ADR + SDIOH_ADMA_SA1_OFFSET) )
#define SDIOH0_PRESET0                 (   (SDIOH0_BASE_ADR + SDIOH_PRESET0_OFFSET) )
#define SDIOH0_PRESET1                 (   (SDIOH0_BASE_ADR + SDIOH_PRESET1_OFFSET) )
#define SDIOH0_PRESET2                 (   (SDIOH0_BASE_ADR + SDIOH_PRESET2_OFFSET) )
#define SDIOH0_PRESET3                 (   (SDIOH0_BASE_ADR + SDIOH_PRESET3_OFFSET) )
#define SDIOH0_BOOT_TO                 (   (SDIOH0_BASE_ADR + SDIOH_BOOT_TO_OFFSET) )
#define SDIOH0_PRESET4                 (   (SDIOH0_BASE_ADR + SDIOH_PRESET4_OFFSET) )
#define SDIOH0_VEND_REG                (   (SDIOH0_BASE_ADR + SDIOH_VEND_REG_OFFSET) )
#define SDIOH0_SHAREDBCTRL             (   (SDIOH0_BASE_ADR + SDIOH_SHAREDBCTRL_OFFSET) )
#define SDIOH0_SLINT_HVER              (   (SDIOH0_BASE_ADR + SDIOH_SLINT_HVER_OFFSET) )
#define SDIOH1_BASE_ADR                (    SDIO_1_BASE_ADR )
#define SDIOH1_SDMA_SA                 (   (SDIOH1_BASE_ADR + SDIOH_SDMA_SA_OFFSET) )
#define SDIOH1_BLK                     (   (SDIOH1_BASE_ADR + SDIOH_BLK_OFFSET) )
#define SDIOH1_CMDARG                  (   (SDIOH1_BASE_ADR + SDIOH_CMDARG_OFFSET) )
#define SDIOH1_CMD_TM                  (   (SDIOH1_BASE_ADR + SDIOH_CMD_TM_OFFSET) )
#define SDIOH1_RESP0                   (   (SDIOH1_BASE_ADR + SDIOH_RESP0_OFFSET) )
#define SDIOH1_RESP1                   (   (SDIOH1_BASE_ADR + SDIOH_RESP1_OFFSET) )
#define SDIOH1_RESP2                   (   (SDIOH1_BASE_ADR + SDIOH_RESP2_OFFSET) )
#define SDIOH1_RESP3                   (   (SDIOH1_BASE_ADR + SDIOH_RESP3_OFFSET) )
#define SDIOH1_DATAPORT                (   (SDIOH1_BASE_ADR + SDIOH_DATAPORT_OFFSET) )
#define SDIOH1_DATSTS                  (   (SDIOH1_BASE_ADR + SDIOH_DATSTS_OFFSET) )
#define SDIOH1_CTRL                    (   (SDIOH1_BASE_ADR + SDIOH_CTRL_OFFSET) )
#define SDIOH1_CLKRST                  (   (SDIOH1_BASE_ADR + SDIOH_CLKRST_OFFSET) )
#define SDIOH1_INTSTS                  (   (SDIOH1_BASE_ADR + SDIOH_INTSTS_OFFSET) )
#define SDIOH1_INTMASK                 (   (SDIOH1_BASE_ADR + SDIOH_INTMASK_OFFSET) )
#define SDIOH1_SIGMASK                 (   (SDIOH1_BASE_ADR + SDIOH_SIGMASK_OFFSET) )
#define SDIOH1_ACST_HCT2               (   (SDIOH1_BASE_ADR + SDIOH_ACST_HCT2_OFFSET) )
#define SDIOH1_CAPS1                   (   (SDIOH1_BASE_ADR + SDIOH_CAPS1_OFFSET) )
#define SDIOH1_CAPS2                   (   (SDIOH1_BASE_ADR + SDIOH_CAPS2_OFFSET) )
#define SDIOH1_MAXCCAPS1               (   (SDIOH1_BASE_ADR + SDIOH_MAXCCAPS1_OFFSET) )
#define SDIOH1_MAXCCAPS2               (   (SDIOH1_BASE_ADR + SDIOH_MAXCCAPS2_OFFSET) )
#define SDIOH1_FORCEVENT               (   (SDIOH1_BASE_ADR + SDIOH_FORCEVENT_OFFSET) )
#define SDIOH1_ADMAERRSTS              (   (SDIOH1_BASE_ADR + SDIOH_ADMAERRSTS_OFFSET) )
#define SDIOH1_ADMA_SA0                (   (SDIOH1_BASE_ADR + SDIOH_ADMA_SA0_OFFSET) )
#define SDIOH1_ADMA_SA1                (   (SDIOH1_BASE_ADR + SDIOH_ADMA_SA1_OFFSET) )
#define SDIOH1_PRESET0                 (   (SDIOH1_BASE_ADR + SDIOH_PRESET0_OFFSET) )
#define SDIOH1_PRESET1                 (   (SDIOH1_BASE_ADR + SDIOH_PRESET1_OFFSET) )
#define SDIOH1_PRESET2                 (   (SDIOH1_BASE_ADR + SDIOH_PRESET2_OFFSET) )
#define SDIOH1_PRESET3                 (   (SDIOH1_BASE_ADR + SDIOH_PRESET3_OFFSET) )
#define SDIOH1_BOOT_TO                 (   (SDIOH1_BASE_ADR + SDIOH_BOOT_TO_OFFSET) )
#define SDIOH1_PRESET4                 (   (SDIOH1_BASE_ADR + SDIOH_PRESET4_OFFSET) )
#define SDIOH1_VEND_REG                (   (SDIOH1_BASE_ADR + SDIOH_VEND_REG_OFFSET) )
#define SDIOH1_SHAREDBCTRL             (   (SDIOH1_BASE_ADR + SDIOH_SHAREDBCTRL_OFFSET) )
#define SDIOH1_SLINT_HVER              (   (SDIOH1_BASE_ADR + SDIOH_SLINT_HVER_OFFSET) )
#define EMMCH_BASE_ADR                (    EMMC_BASE_ADR )
#define EMMCH_SDMA_SA                 (   (EMMCH_BASE_ADR + SDIOH_SDMA_SA_OFFSET) )
#define EMMCH_BLK                     (   (EMMCH_BASE_ADR + SDIOH_BLK_OFFSET) )
#define EMMCH_CMDARG                  (   (EMMCH_BASE_ADR + SDIOH_CMDARG_OFFSET) )
#define EMMCH_CMD_TM                  (   (EMMCH_BASE_ADR + SDIOH_CMD_TM_OFFSET) )
#define EMMCH_RESP0                   (   (EMMCH_BASE_ADR + SDIOH_RESP0_OFFSET) )
#define EMMCH_RESP1                   (   (EMMCH_BASE_ADR + SDIOH_RESP1_OFFSET) )
#define EMMCH_RESP2                   (   (EMMCH_BASE_ADR + SDIOH_RESP2_OFFSET) )
#define EMMCH_RESP3                   (   (EMMCH_BASE_ADR + SDIOH_RESP3_OFFSET) )
#define EMMCH_DATAPORT                (   (EMMCH_BASE_ADR + SDIOH_DATAPORT_OFFSET) )
#define EMMCH_DATSTS                  (   (EMMCH_BASE_ADR + SDIOH_DATSTS_OFFSET) )
#define EMMCH_CTRL                    (   (EMMCH_BASE_ADR + SDIOH_CTRL_OFFSET) )
#define EMMCH_CLKRST                  (   (EMMCH_BASE_ADR + SDIOH_CLKRST_OFFSET) )
#define EMMCH_INTSTS                  (   (EMMCH_BASE_ADR + SDIOH_INTSTS_OFFSET) )
#define EMMCH_INTMASK                 (   (EMMCH_BASE_ADR + SDIOH_INTMASK_OFFSET) )
#define EMMCH_SIGMASK                 (   (EMMCH_BASE_ADR + SDIOH_SIGMASK_OFFSET) )
#define EMMCH_ACST_HCT2               (   (EMMCH_BASE_ADR + SDIOH_ACST_HCT2_OFFSET) )
#define EMMCH_CAPS1                   (   (EMMCH_BASE_ADR + SDIOH_CAPS1_OFFSET) )
#define EMMCH_CAPS2                   (   (EMMCH_BASE_ADR + SDIOH_CAPS2_OFFSET) )
#define EMMCH_MAXCCAPS1               (   (EMMCH_BASE_ADR + SDIOH_MAXCCAPS1_OFFSET) )
#define EMMCH_MAXCCAPS2               (   (EMMCH_BASE_ADR + SDIOH_MAXCCAPS2_OFFSET) )
#define EMMCH_FORCEVENT               (   (EMMCH_BASE_ADR + SDIOH_FORCEVENT_OFFSET) )
#define EMMCH_ADMAERRSTS              (   (EMMCH_BASE_ADR + SDIOH_ADMAERRSTS_OFFSET) )
#define EMMCH_ADMA_SA0                (   (EMMCH_BASE_ADR + SDIOH_ADMA_SA0_OFFSET) )
#define EMMCH_ADMA_SA1                (   (EMMCH_BASE_ADR + SDIOH_ADMA_SA1_OFFSET) )
#define EMMCH_PRESET0                 (   (EMMCH_BASE_ADR + SDIOH_PRESET0_OFFSET) )
#define EMMCH_PRESET1                 (   (EMMCH_BASE_ADR + SDIOH_PRESET1_OFFSET) )
#define EMMCH_PRESET2                 (   (EMMCH_BASE_ADR + SDIOH_PRESET2_OFFSET) )
#define EMMCH_PRESET3                 (   (EMMCH_BASE_ADR + SDIOH_PRESET3_OFFSET) )
#define EMMCH_BOOT_TO                 (   (EMMCH_BASE_ADR + SDIOH_BOOT_TO_OFFSET) )
#define EMMCH_PRESET4                 (   (EMMCH_BASE_ADR + SDIOH_PRESET4_OFFSET) )
#define EMMCH_VEND_REG                (   (EMMCH_BASE_ADR + SDIOH_VEND_REG_OFFSET) )
#define EMMCH_SHAREDBCTRL             (   (EMMCH_BASE_ADR + SDIOH_SHAREDBCTRL_OFFSET) )
#define EMMCH_SLINT_HVER              (   (EMMCH_BASE_ADR + SDIOH_SLINT_HVER_OFFSET) )
#define AXIDMA_CTRL_DMA_CFG_OFFSET                        ( 0x00 )
#define AXIDMA_CTRL_DMA_STAT_OFFSET                       ( 0x04 )
#define AXIDMA_CTRL_DMA_DBG_STAT_0_OFFSET                 ( 0x08 )
#define AXIDMA_CTRL_DMA_DBG_STAT_1_OFFSET                 ( 0x0c )
#define APB_PBI_DMA_BASE_ADR                              ( (PBI_AP2_CONTROL_ADR + 0x70000) )
#define AXIDMA0_CTRL_BOTTOM_ADR                           ( (APB_PBI_DMA_BASE_ADR + 0x00) )
#define AXIDMA0_CTRL_TOP_ADR                              ( (APB_PBI_DMA_BASE_ADR + 0x0c) )
#define AXIDMA0_CTRL_DMA_CFG_ADR                          ( (APB_PBI_DMA_BASE_ADR + AXIDMA_CTRL_DMA_CFG_OFFSET) )
#define AXIDMA0_CTRL_DMA_STAT_ADR                         ( (APB_PBI_DMA_BASE_ADR + AXIDMA_CTRL_DMA_STAT_OFFSET) )
#define AXIDMA0_CTRL_DMA_DBG_STAT_0_ADR                   ( (APB_PBI_DMA_BASE_ADR + AXIDMA_CTRL_DMA_DBG_STAT_0_OFFSET) )
#define AXIDMA0_CTRL_DMA_DBG_STAT_1_ADR                   ( (APB_PBI_DMA_BASE_ADR + AXIDMA_CTRL_DMA_DBG_STAT_1_OFFSET) )
#define AXIDMA_CHANNEL_0_REGS_OFFSET                 ( (0x100) )
#define AXIDMA_CHANNEL_1_REGS_OFFSET                 ( (0x200) )
#define AXIDMA_CHANNEL_2_REGS_OFFSET                 ( (0x300) )
#define AXIDMA_CHANNEL_3_REGS_OFFSET                 ( (0x400) )
#define AXIDMA_CHANNEL_4_REGS_OFFSET                 ( (0x500) )
#define AXIDMA_CHANNEL_5_REGS_OFFSET                 ( (0x600) )
#define AXIDMA_CHANNEL_6_REGS_OFFSET                 ( (0x700) )
#define AXIDMA_CHANNEL_7_REGS_OFFSET                 ( (0x800) )
#define AXIDMA_ID_0_OFFSET                           ( (0x000) )
#define AXIDMA_ID_1_OFFSET                           ( (0x004) )
#define AXIDMA_COMP_VER_0_OFFSET                     ( (0x008) )
#define AXIDMA_COMP_VER_1_OFFSET                     ( (0x00C) )
#define AXIDMA_CFG_0_OFFSET                          ( (0x010) )
#define AXIDMA_CFG_1_OFFSET                          ( (0x014) )
#define AXIDMA_CH_EN_0_OFFSET                        ( (0x018) )
#define AXIDMA_CH_EN_1_OFFSET                        ( (0x01C) )
#define AXIDMA_INT_STATUS_0_OFFSET                   ( (0x030) )
#define AXIDMA_INT_STATUS_1_OFFSET                   ( (0x034) )
#define AXIDMA_COMMON_INT_CLEAR_0_OFFSET             ( (0x038) )
#define AXIDMA_COMMON_INT_CLEAR_1_OFFSET             ( (0x03C) )
#define AXIDMA_COMMON_INT_STATUS_ENABLE_0_OFFSET     ( (0x040) )
#define AXIDMA_COMMON_INT_STATUS_ENABLE_1_OFFSET     ( (0x044) )
#define AXIDMA_COMMON_INT_SIGNAL_ENABLE_0_OFFSET     ( (0x048) )
#define AXIDMA_COMMON_INT_SIGNAL_ENABLE_1_OFFSET     ( (0x04C) )
#define AXIDMA_COMMON_INT_STATUS_0_OFFSET            ( (0x050) )
#define AXIDMA_COMMON_INT_STATUS_1_OFFSET            ( (0x054) )
#define AXIDMA_RESET_0_OFFSET                        ( (0x058) )
#define AXIDMA_RESET_1_OFFSET                        ( (0x05C) )
#define AXIDMA_CHANNEL_SAR_0_OFFSET                  ( (0x000) )
#define AXIDMA_CHANNEL_SAR_1_OFFSET                  ( (0x004) )
#define AXIDMA_CHANNEL_DAR_0_OFFSET                  ( (0x008) )
#define AXIDMA_CHANNEL_DAR_1_OFFSET                  ( (0x00C) )
#define AXIDMA_CHANNEL_BLOCK_TS_0_OFFSET             ( (0x010) )
#define AXIDMA_CHANNEL_BLOCK_TS_1_OFFSET             ( (0x014) )
#define AXIDMA_CHANNEL_CONTROL_0_OFFSET              ( (0x018) )
#define AXIDMA_CHANNEL_CONTROL_1_OFFSET              ( (0x01C) )
#define AXIDMA_CHANNEL_CONFIG_0_OFFSET               ( (0x020) )
#define AXIDMA_CHANNEL_CONFIG_1_OFFSET               ( (0x024) )
#define AXIDMA_CHANNEL_LINKED_LIST_PTR_0_OFFSET      ( (0x028) )
#define AXIDMA_CHANNEL_LINKED_LIST_PTR_1_OFFSET      ( (0x02C) )
#define AXIDMA_CHANNEL_STATUS_0_OFFSET               ( (0x030) )
#define AXIDMA_CHANNEL_STATUS_1_OFFSET               ( (0x034) )
#define AXIDMA_CHANNEL_SWHSSRCREG_0_OFFSET           ( (0x038) )
#define AXIDMA_CHANNEL_SWHSSRCREG_1_OFFSET           ( (0x03C) )
#define AXIDMA_CHANNEL_SWHSDSTREG_0_OFFSET           ( (0x040) )
#define AXIDMA_CHANNEL_SWHSDSTREG_1_OFFSET           ( (0x044) )
#define AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_0_OFFSET   ( (0x048) )
#define AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_1_OFFSET   ( (0x04C) )
#define AXIDMA_CHANNEL_AXI_ID_0_OFFSET               ( (0x050) )
#define AXIDMA_CHANNEL_AXI_ID_1_OFFSET               ( (0x054) )
#define AXIDMA_CHANNEL_AXI_QOS_0_OFFSET              ( (0x058) )
#define AXIDMA_CHANNEL_AXI_QOS_1_OFFSET              ( (0x05C) )
#define AXIDMA_CHANNEL_SSTAT_0_OFFSET                ( (0x060) )
#define AXIDMA_CHANNEL_SSTAT_1_OFFSET                ( (0x064) )
#define AXIDMA_CHANNEL_DSTAT_0_OFFSET                ( (0x068) )
#define AXIDMA_CHANNEL_DSTAT_1_OFFSET                ( (0x06C) )
#define AXIDMA_CHANNEL_SSTATAR_0_OFFSET              ( (0x070) )
#define AXIDMA_CHANNEL_SSTATAR_1_OFFSET              ( (0x074) )
#define AXIDMA_CHANNEL_DSTATAR_0_OFFSET              ( (0x078) )
#define AXIDMA_CHANNEL_DSTATAR_1_OFFSET              ( (0x07C) )
#define AXIDMA_CHANNEL_INTSTATUS_ENABLE_0_OFFSET     ( (0x080) )
#define AXIDMA_CHANNEL_INTSTATUS_ENABLE_1_OFFSET     ( (0x084) )
#define AXIDMA_CHANNEL_INTSTATUS_0_OFFSET            ( (0x088) )
#define AXIDMA_CHANNEL_INTSTATUS_1_OFFSET            ( (0x08C) )
#define AXIDMA_CHANNEL_INTSIGNAL_ENABLE_0_OFFSET     ( (0x090) )
#define AXIDMA_CHANNEL_INTSIGNAL_ENABLE_1_OFFSET     ( (0x094) )
#define AXIDMA_CHANNEL_INTCLEAR_0_OFFSET             ( (0x098) )
#define AXIDMA_CHANNEL_INTCLEAR_1_OFFSET             ( (0x09C) )
#define AXIDMA0_BASE_ADR  ( (PBI_DMA_BASE_ADR) )
#define AXIDMA0_ID_0_ADR                        ( (AXIDMA0_BASE_ADR + AXIDMA_ID_0_OFFSET                      ) )
#define AXIDMA0_ID_1_ADR                        ( (AXIDMA0_BASE_ADR + AXIDMA_ID_1_OFFSET                      ) )
#define AXIDMA0_COMP_VER_0_ADR                  ( (AXIDMA0_BASE_ADR + AXIDMA_COMP_VER_0_OFFSET                ) )
#define AXIDMA0_COMP_VER_1_ADR                  ( (AXIDMA0_BASE_ADR + AXIDMA_COMP_VER_1_OFFSET                ) )
#define AXIDMA0_CFG_0_ADR                       ( (AXIDMA0_BASE_ADR + AXIDMA_CFG_0_OFFSET                     ) )
#define AXIDMA0_CFG_1_ADR                       ( (AXIDMA0_BASE_ADR + AXIDMA_CFG_1_OFFSET                     ) )
#define AXIDMA0_CH_EN_0_ADR                     ( (AXIDMA0_BASE_ADR + AXIDMA_CH_EN_0_OFFSET                   ) )
#define AXIDMA0_CH_EN_1_ADR                     ( (AXIDMA0_BASE_ADR + AXIDMA_CH_EN_1_OFFSET                   ) )
#define AXIDMA0_INT_STATUS_0_ADR                ( (AXIDMA0_BASE_ADR + AXIDMA_INT_STATUS_0_OFFSET              ) )
#define AXIDMA0_INT_STATUS_1_ADR                ( (AXIDMA0_BASE_ADR + AXIDMA_INT_STATUS_1_OFFSET              ) )
#define AXIDMA0_COMMON_INT_CLEAR_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_COMMON_INT_CLEAR_0_OFFSET        ) )
#define AXIDMA0_COMMON_INT_CLEAR_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_COMMON_INT_CLEAR_1_OFFSET        ) )
#define AXIDMA0_COMMON_INT_STATUS_ENABLE_0_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_COMMON_INT_STATUS_ENABLE_0_OFFSET) )
#define AXIDMA0_COMMON_INT_STATUS_ENABLE_1_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_COMMON_INT_STATUS_ENABLE_1_OFFSET) )
#define AXIDMA0_COMMON_INT_SIGNAL_ENABLE_0_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_COMMON_INT_SIGNAL_ENABLE_0_OFFSET) )
#define AXIDMA0_COMMON_INT_SIGNAL_ENABLE_1_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_COMMON_INT_SIGNAL_ENABLE_1_OFFSET) )
#define AXIDMA0_COMMON_INT_STATUS_0_ADR         ( (AXIDMA0_BASE_ADR + AXIDMA_COMMON_INT_STATUS_0_OFFSET       ) )
#define AXIDMA0_COMMON_INT_STATUS_1_ADR         ( (AXIDMA0_BASE_ADR + AXIDMA_COMMON_INT_STATUS_1_OFFSET       ) )
#define AXIDMA0_RESET_0_ADR                     ( (AXIDMA0_BASE_ADR + AXIDMA_RESET_0_OFFSET                   ) )
#define AXIDMA0_RESET_1_ADR                     ( (AXIDMA0_BASE_ADR + AXIDMA_RESET_1_OFFSET                   ) )
#define AXIDMA0_CHANNEL_0_SAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_SAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_0_SAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_SAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_0_DAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_DAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_0_DAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_DAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_0_BLOCK_TS_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_0_BLOCK_TS_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_1_OFFSET          ) )
#define AXIDMA0_CHANNEL_0_CONTROL_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_0_CONTROL_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_0_CONFIG_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_0_CONFIG_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_0_LINKED_LIST_PTR_0_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_0_OFFSET   ) )
#define AXIDMA0_CHANNEL_0_LINKED_LIST_PTR_1_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_1_OFFSET   ) )
#define AXIDMA0_CHANNEL_0_STATUS_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_0_STATUS_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_0_SWHSSRCREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_0_SWHSSRCREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_0_SWHSDSTREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_0_SWHSDSTREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_0_BLK_TRF_RESUME_REQ_0_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_0_OFFSET) )
#define AXIDMA0_CHANNEL_0_BLK_TRF_RESUME_REQ_1_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_1_OFFSET) )
#define AXIDMA0_CHANNEL_0_AXI_ID_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_0_AXI_ID_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_0_AXI_QOS_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_0_AXI_QOS_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_0_SSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_0_SSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_0_DSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_0_DSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_0_SSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_0_SSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_0_DSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_0_DSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_0_INTSTATUS_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_0_INTSTATUS_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_0_INTSTATUS_0_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_0_OFFSET         ) )
#define AXIDMA0_CHANNEL_0_INTSTATUS_1_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_1_OFFSET         ) )
#define AXIDMA0_CHANNEL_0_INTSIGNAL_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_0_INTSIGNAL_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_0_INTCLEAR_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_0_INTCLEAR_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_0_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_1_OFFSET          ) )
#define AXIDMA0_CHANNEL_1_SAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_SAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_1_SAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_SAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_1_DAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_DAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_1_DAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_DAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_1_BLOCK_TS_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_1_BLOCK_TS_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_1_OFFSET          ) )
#define AXIDMA0_CHANNEL_1_CONTROL_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_1_CONTROL_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_1_CONFIG_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_1_CONFIG_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_1_LINKED_LIST_PTR_0_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_0_OFFSET   ) )
#define AXIDMA0_CHANNEL_1_LINKED_LIST_PTR_1_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_1_OFFSET   ) )
#define AXIDMA0_CHANNEL_1_STATUS_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_1_STATUS_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_1_SWHSSRCREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_1_SWHSSRCREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_1_SWHSDSTREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_1_SWHSDSTREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_1_BLK_TRF_RESUME_REQ_0_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_0_OFFSET) )
#define AXIDMA0_CHANNEL_1_BLK_TRF_RESUME_REQ_1_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_1_OFFSET) )
#define AXIDMA0_CHANNEL_1_AXI_ID_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_1_AXI_ID_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_1_AXI_QOS_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_1_AXI_QOS_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_1_SSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_1_SSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_1_DSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_1_DSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_1_SSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_1_SSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_1_DSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_1_DSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_1_INTSTATUS_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_1_INTSTATUS_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_1_INTSTATUS_0_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_0_OFFSET         ) )
#define AXIDMA0_CHANNEL_1_INTSTATUS_1_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_1_OFFSET         ) )
#define AXIDMA0_CHANNEL_1_INTSIGNAL_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_1_INTSIGNAL_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_1_INTCLEAR_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_1_INTCLEAR_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_1_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_1_OFFSET          ) )
#define AXIDMA0_CHANNEL_2_SAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_SAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_2_SAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_SAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_2_DAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_DAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_2_DAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_DAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_2_BLOCK_TS_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_2_BLOCK_TS_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_1_OFFSET          ) )
#define AXIDMA0_CHANNEL_2_CONTROL_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_2_CONTROL_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_2_CONFIG_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_2_CONFIG_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_2_LINKED_LIST_PTR_0_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_0_OFFSET   ) )
#define AXIDMA0_CHANNEL_2_LINKED_LIST_PTR_1_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_1_OFFSET   ) )
#define AXIDMA0_CHANNEL_2_STATUS_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_2_STATUS_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_2_SWHSSRCREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_2_SWHSSRCREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_2_SWHSDSTREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_2_SWHSDSTREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_2_BLK_TRF_RESUME_REQ_0_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_0_OFFSET) )
#define AXIDMA0_CHANNEL_2_BLK_TRF_RESUME_REQ_1_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_1_OFFSET) )
#define AXIDMA0_CHANNEL_2_AXI_ID_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_2_AXI_ID_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_2_AXI_QOS_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_2_AXI_QOS_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_2_SSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_2_SSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_2_DSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_2_DSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_2_SSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_2_SSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_2_DSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_2_DSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_2_INTSTATUS_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_2_INTSTATUS_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_2_INTSTATUS_0_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_0_OFFSET         ) )
#define AXIDMA0_CHANNEL_2_INTSTATUS_1_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_1_OFFSET         ) )
#define AXIDMA0_CHANNEL_2_INTSIGNAL_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_2_INTSIGNAL_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_2_INTCLEAR_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_2_INTCLEAR_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_2_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_1_OFFSET          ) )
#define AXIDMA0_CHANNEL_3_SAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_SAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_3_SAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_SAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_3_DAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_DAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_3_DAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_DAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_3_BLOCK_TS_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_3_BLOCK_TS_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_1_OFFSET          ) )
#define AXIDMA0_CHANNEL_3_CONTROL_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_3_CONTROL_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_3_CONFIG_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_3_CONFIG_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_3_LINKED_LIST_PTR_0_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_0_OFFSET   ) )
#define AXIDMA0_CHANNEL_3_LINKED_LIST_PTR_1_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_1_OFFSET   ) )
#define AXIDMA0_CHANNEL_3_STATUS_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_3_STATUS_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_3_SWHSSRCREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_3_SWHSSRCREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_3_SWHSDSTREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_3_SWHSDSTREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_3_BLK_TRF_RESUME_REQ_0_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_0_OFFSET) )
#define AXIDMA0_CHANNEL_3_BLK_TRF_RESUME_REQ_1_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_1_OFFSET) )
#define AXIDMA0_CHANNEL_3_AXI_ID_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_3_AXI_ID_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_3_AXI_QOS_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_3_AXI_QOS_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_3_SSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_3_SSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_3_DSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_3_DSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_3_SSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_3_SSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_3_DSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_3_DSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_3_INTSTATUS_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_3_INTSTATUS_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_3_INTSTATUS_0_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_0_OFFSET         ) )
#define AXIDMA0_CHANNEL_3_INTSTATUS_1_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_1_OFFSET         ) )
#define AXIDMA0_CHANNEL_3_INTSIGNAL_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_3_INTSIGNAL_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_3_INTCLEAR_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_3_INTCLEAR_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_3_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_1_OFFSET          ) )
#define AXIDMA0_CHANNEL_4_SAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_SAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_4_SAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_SAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_4_DAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_DAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_4_DAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_DAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_4_BLOCK_TS_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_4_BLOCK_TS_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_1_OFFSET          ) )
#define AXIDMA0_CHANNEL_4_CONTROL_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_4_CONTROL_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_4_CONFIG_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_4_CONFIG_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_4_LINKED_LIST_PTR_0_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_0_OFFSET   ) )
#define AXIDMA0_CHANNEL_4_LINKED_LIST_PTR_1_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_1_OFFSET   ) )
#define AXIDMA0_CHANNEL_4_STATUS_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_4_STATUS_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_4_SWHSSRCREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_4_SWHSSRCREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_4_SWHSDSTREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_4_SWHSDSTREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_4_BLK_TRF_RESUME_REQ_0_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_0_OFFSET) )
#define AXIDMA0_CHANNEL_4_BLK_TRF_RESUME_REQ_1_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_1_OFFSET) )
#define AXIDMA0_CHANNEL_4_AXI_ID_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_4_AXI_ID_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_4_AXI_QOS_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_4_AXI_QOS_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_4_SSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_4_SSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_4_DSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_4_DSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_4_SSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_4_SSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_4_DSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_4_DSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_4_INTSTATUS_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_4_INTSTATUS_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_4_INTSTATUS_0_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_0_OFFSET         ) )
#define AXIDMA0_CHANNEL_4_INTSTATUS_1_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_1_OFFSET         ) )
#define AXIDMA0_CHANNEL_4_INTSIGNAL_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_4_INTSIGNAL_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_4_INTCLEAR_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_4_INTCLEAR_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_4_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_1_OFFSET          ) )
#define AXIDMA0_CHANNEL_5_SAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_SAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_5_SAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_SAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_5_DAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_DAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_5_DAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_DAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_5_BLOCK_TS_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_5_BLOCK_TS_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_1_OFFSET          ) )
#define AXIDMA0_CHANNEL_5_CONTROL_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_5_CONTROL_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_5_CONFIG_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_5_CONFIG_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_5_LINKED_LIST_PTR_0_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_0_OFFSET   ) )
#define AXIDMA0_CHANNEL_5_LINKED_LIST_PTR_1_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_1_OFFSET   ) )
#define AXIDMA0_CHANNEL_5_STATUS_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_5_STATUS_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_5_SWHSSRCREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_5_SWHSSRCREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_5_SWHSDSTREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_5_SWHSDSTREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_5_BLK_TRF_RESUME_REQ_0_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_0_OFFSET) )
#define AXIDMA0_CHANNEL_5_BLK_TRF_RESUME_REQ_1_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_1_OFFSET) )
#define AXIDMA0_CHANNEL_5_AXI_ID_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_5_AXI_ID_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_5_AXI_QOS_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_5_AXI_QOS_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_5_SSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_5_SSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_5_DSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_5_DSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_5_SSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_5_SSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_5_DSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_5_DSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_5_INTSTATUS_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_5_INTSTATUS_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_5_INTSTATUS_0_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_0_OFFSET         ) )
#define AXIDMA0_CHANNEL_5_INTSTATUS_1_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_1_OFFSET         ) )
#define AXIDMA0_CHANNEL_5_INTSIGNAL_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_5_INTSIGNAL_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_5_INTCLEAR_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_5_INTCLEAR_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_5_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_1_OFFSET          ) )
#define AXIDMA0_CHANNEL_6_SAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_SAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_6_SAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_SAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_6_DAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_DAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_6_DAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_DAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_6_BLOCK_TS_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_6_BLOCK_TS_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_1_OFFSET          ) )
#define AXIDMA0_CHANNEL_6_CONTROL_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_6_CONTROL_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_6_CONFIG_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_6_CONFIG_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_6_LINKED_LIST_PTR_0_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_0_OFFSET   ) )
#define AXIDMA0_CHANNEL_6_LINKED_LIST_PTR_1_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_1_OFFSET   ) )
#define AXIDMA0_CHANNEL_6_STATUS_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_6_STATUS_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_6_SWHSSRCREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_6_SWHSSRCREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_6_SWHSDSTREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_6_SWHSDSTREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_6_BLK_TRF_RESUME_REQ_0_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_0_OFFSET) )
#define AXIDMA0_CHANNEL_6_BLK_TRF_RESUME_REQ_1_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_1_OFFSET) )
#define AXIDMA0_CHANNEL_6_AXI_ID_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_6_AXI_ID_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_6_AXI_QOS_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_6_AXI_QOS_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_6_SSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_6_SSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_6_DSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_6_DSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_6_SSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_6_SSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_6_DSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_6_DSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_6_INTSTATUS_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_6_INTSTATUS_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_6_INTSTATUS_0_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_0_OFFSET         ) )
#define AXIDMA0_CHANNEL_6_INTSTATUS_1_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_1_OFFSET         ) )
#define AXIDMA0_CHANNEL_6_INTSIGNAL_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_6_INTSIGNAL_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_6_INTCLEAR_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_6_INTCLEAR_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_6_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_1_OFFSET          ) )
#define AXIDMA0_CHANNEL_7_SAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_SAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_7_SAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_SAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_7_DAR_0_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_DAR_0_OFFSET               ) )
#define AXIDMA0_CHANNEL_7_DAR_1_ADR                 ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_DAR_1_OFFSET               ) )
#define AXIDMA0_CHANNEL_7_BLOCK_TS_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_7_BLOCK_TS_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_BLOCK_TS_1_OFFSET          ) )
#define AXIDMA0_CHANNEL_7_CONTROL_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_7_CONTROL_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_CONTROL_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_7_CONFIG_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_7_CONFIG_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_CONFIG_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_7_LINKED_LIST_PTR_0_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_0_OFFSET   ) )
#define AXIDMA0_CHANNEL_7_LINKED_LIST_PTR_1_ADR     ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_LINKED_LIST_PTR_1_OFFSET   ) )
#define AXIDMA0_CHANNEL_7_STATUS_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_7_STATUS_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_STATUS_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_7_SWHSSRCREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_7_SWHSSRCREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_SWHSSRCREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_7_SWHSDSTREG_0_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_0_OFFSET        ) )
#define AXIDMA0_CHANNEL_7_SWHSDSTREG_1_ADR          ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_SWHSDSTREG_1_OFFSET        ) )
#define AXIDMA0_CHANNEL_7_BLK_TRF_RESUME_REQ_0_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_0_OFFSET) )
#define AXIDMA0_CHANNEL_7_BLK_TRF_RESUME_REQ_1_ADR  ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_BLK_TRF_RESUME_REQ_1_OFFSET) )
#define AXIDMA0_CHANNEL_7_AXI_ID_0_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_0_OFFSET            ) )
#define AXIDMA0_CHANNEL_7_AXI_ID_1_ADR              ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_AXI_ID_1_OFFSET            ) )
#define AXIDMA0_CHANNEL_7_AXI_QOS_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_7_AXI_QOS_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_AXI_QOS_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_7_SSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_7_SSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_SSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_7_DSTAT_0_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_0_OFFSET             ) )
#define AXIDMA0_CHANNEL_7_DSTAT_1_ADR               ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_DSTAT_1_OFFSET             ) )
#define AXIDMA0_CHANNEL_7_SSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_7_SSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_SSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_7_DSTATAR_0_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_0_OFFSET           ) )
#define AXIDMA0_CHANNEL_7_DSTATAR_1_ADR             ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_DSTATAR_1_OFFSET           ) )
#define AXIDMA0_CHANNEL_7_INTSTATUS_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_7_INTSTATUS_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_7_INTSTATUS_0_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_0_OFFSET         ) )
#define AXIDMA0_CHANNEL_7_INTSTATUS_1_ADR           ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_INTSTATUS_1_OFFSET         ) )
#define AXIDMA0_CHANNEL_7_INTSIGNAL_ENABLE_0_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_0_OFFSET  ) )
#define AXIDMA0_CHANNEL_7_INTSIGNAL_ENABLE_1_ADR    ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_INTSIGNAL_ENABLE_1_OFFSET  ) )
#define AXIDMA0_CHANNEL_7_INTCLEAR_0_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_0_OFFSET          ) )
#define AXIDMA0_CHANNEL_7_INTCLEAR_1_ADR            ( (AXIDMA0_BASE_ADR + AXIDMA_CHANNEL_7_REGS_OFFSET + AXIDMA_CHANNEL_INTCLEAR_1_OFFSET          ) )
#define EMMC_CTRL_EMMC_CTRL_CFG_0_OFFSET                  ( 0x00 )
#define EMMC_CTRL_EMMC_CTRL_CFG_1_OFFSET                  ( 0x04 )
#define EMMC_CTRL_EMMC_CTRL_PRESET_0_OFFSET               ( 0x08 )
#define EMMC_CTRL_EMMC_CTRL_PRESET_1_OFFSET               ( 0x0c )
#define EMMC_CTRL_EMMC_CTRL_PRESET_2_OFFSET               ( 0x10 )
#define EMMC_CTRL_EMMC_CTRL_PRESET_3_OFFSET               ( 0x14 )
#define EMMC_CTRL_EMMC_CTRL_PRESET_4_OFFSET               ( 0x18 )
#define EMMC_CTRL_EMMC_CTRL_CFG_2_OFFSET                  ( 0x1c )
#define EMMC_CTRL_EMMC_CTRL_CFG_3_OFFSET                  ( 0x20 )
#define EMMC_CTRL_EMMC_PHY_CFG_0_OFFSET                   ( 0x24 )
#define EMMC_CTRL_EMMC_PHY_CFG_1_OFFSET                   ( 0x28 )
#define EMMC_CTRL_EMMC_PHY_CFG_2_OFFSET                   ( 0x2c )
#define EMMC_CTRL_EMMC_SDHC_STAT_0_OFFSET                 ( 0x30 )
#define EMMC_CTRL_EMMC_SDHC_STAT_1_OFFSET                 ( 0x34 )
#define EMMC_CTRL_EMMC_SDHC_STAT_2_OFFSET                 ( 0x38 )
#define EMMC_CTRL_EMMC_SDHC_STAT_3_OFFSET                 ( 0x3c )
#define EMMC_CTRL_EMMC_PHY_STAT_OFFSET                    ( 0x40 )
#define EMMC_CTRL_EMMC_RAM_CTRL_OFFSET                    ( 0x44 )
#define EMMC_CTRL_EMMC_PHYBIST_CTRL_OFFSET                ( 0x48 )
#define EMMC_CTRL_EMMC_PHYBIST_STAT_0_OFFSET              ( 0x4c )
#define EMMC_CTRL_EMMC_PHYBIST_STAT_1_OFFSET              ( 0x50 )
#define APB_EMMC_BASE_ADR                                 ( (PBI_AP2_CONTROL_ADR + 0x80000) )
#define EMMC_CTRL_BOTTOM_ADR                              ( (APB_EMMC_BASE_ADR + 0x00) )
#define EMMC_CTRL_TOP_ADR                                 ( (APB_EMMC_BASE_ADR + 0x40) )
#define EMMC_CTRL_EMMC_CTRL_CFG_0_ADR                     ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_CTRL_CFG_0_OFFSET) )
#define EMMC_CTRL_EMMC_CTRL_CFG_1_ADR                     ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_CTRL_CFG_1_OFFSET) )
#define EMMC_CTRL_EMMC_CTRL_PRESET_0_ADR                  ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_CTRL_PRESET_0_OFFSET) )
#define EMMC_CTRL_EMMC_CTRL_PRESET_1_ADR                  ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_CTRL_PRESET_1_OFFSET) )
#define EMMC_CTRL_EMMC_CTRL_PRESET_2_ADR                  ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_CTRL_PRESET_2_OFFSET) )
#define EMMC_CTRL_EMMC_CTRL_PRESET_3_ADR                  ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_CTRL_PRESET_3_OFFSET) )
#define EMMC_CTRL_EMMC_CTRL_PRESET_4_ADR                  ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_CTRL_PRESET_4_OFFSET) )
#define EMMC_CTRL_EMMC_CTRL_CFG_2_ADR                     ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_CTRL_CFG_2_OFFSET) )
#define EMMC_CTRL_EMMC_CTRL_CFG_3_ADR                     ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_CTRL_CFG_3_OFFSET) )
#define EMMC_CTRL_EMMC_PHY_CFG_0_ADR                      ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_PHY_CFG_0_OFFSET) )
#define EMMC_CTRL_EMMC_PHY_CFG_1_ADR                      ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_PHY_CFG_1_OFFSET) )
#define EMMC_CTRL_EMMC_PHY_CFG_2_ADR                      ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_PHY_CFG_2_OFFSET) )
#define EMMC_CTRL_EMMC_SDHC_STAT_0_ADR                    ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_SDHC_STAT_0_OFFSET) )
#define EMMC_CTRL_EMMC_SDHC_STAT_1_ADR                    ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_SDHC_STAT_1_OFFSET) )
#define EMMC_CTRL_EMMC_SDHC_STAT_2_ADR                    ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_SDHC_STAT_2_OFFSET) )
#define EMMC_CTRL_EMMC_SDHC_STAT_3_ADR                    ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_SDHC_STAT_3_OFFSET) )
#define EMMC_CTRL_EMMC_PHY_STAT_ADR                       ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_PHY_STAT_OFFSET) )
#define EMMC_CTRL_EMMC_RAM_CTRL_ADR                       ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_RAM_CTRL_OFFSET) )
#define EMMC_CTRL_EMMC_PHYBIST_CTRL_ADR                   ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_PHYBIST_CTRL_OFFSET) )
#define EMMC_CTRL_EMMC_PHYBIST_STAT_0_ADR                 ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_PHYBIST_STAT_0_OFFSET) )
#define EMMC_CTRL_EMMC_PHYBIST_STAT_1_ADR                 ( (APB_EMMC_BASE_ADR + EMMC_CTRL_EMMC_PHYBIST_STAT_1_OFFSET) )
#define SDIO0_CTRL_SDIO0_CTRL_CFG_0_OFFSET                ( 0x00 )
#define SDIO0_CTRL_SDIO0_CTRL_CFG_1_OFFSET                ( 0x04 )
#define SDIO0_CTRL_SDIO0_CTRL_PRESET_0_OFFSET             ( 0x08 )
#define SDIO0_CTRL_SDIO0_CTRL_PRESET_1_OFFSET             ( 0x0c )
#define SDIO0_CTRL_SDIO0_CTRL_PRESET_2_OFFSET             ( 0x10 )
#define SDIO0_CTRL_SDIO0_CTRL_PRESET_3_OFFSET             ( 0x14 )
#define SDIO0_CTRL_SDIO0_CTRL_PRESET_4_OFFSET             ( 0x18 )
#define SDIO0_CTRL_SDIO0_CTRL_CFG_2_OFFSET                ( 0x1c )
#define SDIO0_CTRL_SDIO0_CTRL_CFG_3_OFFSET                ( 0x20 )
#define SDIO0_CTRL_SDIO0_PHY_CFG_0_OFFSET                 ( 0x24 )
#define SDIO0_CTRL_SDIO0_PHY_CFG_1_OFFSET                 ( 0x28 )
#define SDIO0_CTRL_SDIO0_PHY_CFG_2_OFFSET                 ( 0x2c )
#define SDIO0_CTRL_SDIO0_SDHC_STAT_0_OFFSET               ( 0x30 )
#define SDIO0_CTRL_SDIO0_SDHC_STAT_1_OFFSET               ( 0x34 )
#define SDIO0_CTRL_SDIO0_SDHC_STAT_2_OFFSET               ( 0x38 )
#define SDIO0_CTRL_SDIO0_SDHC_STAT_3_OFFSET               ( 0x3c )
#define SDIO0_CTRL_SDIO0_PHY_STAT_OFFSET                  ( 0x40 )
#define SDIO0_CTRL_SDIO0_RAM_CTRL_OFFSET                  ( 0x44 )
#define SDIO1_CTRL_SDIO1_CTRL_CFG_0_OFFSET                ( 0x00 )
#define SDIO1_CTRL_SDIO1_CTRL_CFG_1_OFFSET                ( 0x04 )
#define SDIO1_CTRL_SDIO1_CTRL_PRESET_0_OFFSET             ( 0x08 )
#define SDIO1_CTRL_SDIO1_CTRL_PRESET_1_OFFSET             ( 0x0c )
#define SDIO1_CTRL_SDIO1_CTRL_PRESET_2_OFFSET             ( 0x10 )
#define SDIO1_CTRL_SDIO1_CTRL_PRESET_3_OFFSET             ( 0x14 )
#define SDIO1_CTRL_SDIO1_CTRL_PRESET_4_OFFSET             ( 0x18 )
#define SDIO1_CTRL_SDIO1_CTRL_CFG_2_OFFSET                ( 0x1c )
#define SDIO1_CTRL_SDIO1_CTRL_CFG_3_OFFSET                ( 0x20 )
#define SDIO1_CTRL_SDIO1_PHY_CFG_0_OFFSET                 ( 0x24 )
#define SDIO1_CTRL_SDIO1_PHY_CFG_1_OFFSET                 ( 0x28 )
#define SDIO1_CTRL_SDIO1_PHY_CFG_2_OFFSET                 ( 0x2c )
#define SDIO1_CTRL_SDIO1_SDHC_STAT_0_OFFSET               ( 0x30 )
#define SDIO1_CTRL_SDIO1_SDHC_STAT_1_OFFSET               ( 0x34 )
#define SDIO1_CTRL_SDIO1_SDHC_STAT_2_OFFSET               ( 0x38 )
#define SDIO1_CTRL_SDIO1_SDHC_STAT_3_OFFSET               ( 0x3c )
#define SDIO1_CTRL_SDIO1_PHY_STAT_OFFSET                  ( 0x40 )
#define SDIO1_CTRL_SDIO1_RAM_CTRL_OFFSET                  ( 0x44 )
#define APB_SDIO0_BASE_ADR                                ( (PBI_AP2_CONTROL_ADR + 0x90000) )
#define SDIO0_CTRL_BOTTOM_ADR                             ( (APB_SDIO0_BASE_ADR + 0x00) )
#define SDIO0_CTRL_TOP_ADR                                ( (APB_SDIO0_BASE_ADR + 0x40) )
#define SDIO0_CTRL_SDIO0_CTRL_CFG_0_ADR                   ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_CTRL_CFG_0_OFFSET) )
#define SDIO0_CTRL_SDIO0_CTRL_CFG_1_ADR                   ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_CTRL_CFG_1_OFFSET) )
#define SDIO0_CTRL_SDIO0_CTRL_PRESET_0_ADR                ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_CTRL_PRESET_0_OFFSET) )
#define SDIO0_CTRL_SDIO0_CTRL_PRESET_1_ADR                ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_CTRL_PRESET_1_OFFSET) )
#define SDIO0_CTRL_SDIO0_CTRL_PRESET_2_ADR                ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_CTRL_PRESET_2_OFFSET) )
#define SDIO0_CTRL_SDIO0_CTRL_PRESET_3_ADR                ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_CTRL_PRESET_3_OFFSET) )
#define SDIO0_CTRL_SDIO0_CTRL_PRESET_4_ADR                ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_CTRL_PRESET_4_OFFSET) )
#define SDIO0_CTRL_SDIO0_CTRL_CFG_2_ADR                   ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_CTRL_CFG_2_OFFSET) )
#define SDIO0_CTRL_SDIO0_CTRL_CFG_3_ADR                   ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_CTRL_CFG_3_OFFSET) )
#define SDIO0_CTRL_SDIO0_PHY_CFG_0_ADR                    ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_PHY_CFG_0_OFFSET) )
#define SDIO0_CTRL_SDIO0_PHY_CFG_1_ADR                    ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_PHY_CFG_1_OFFSET) )
#define SDIO0_CTRL_SDIO0_PHY_CFG_2_ADR                    ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_PHY_CFG_2_OFFSET) )
#define SDIO0_CTRL_SDIO0_SDHC_STAT_0_ADR                  ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_SDHC_STAT_0_OFFSET) )
#define SDIO0_CTRL_SDIO0_SDHC_STAT_1_ADR                  ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_SDHC_STAT_1_OFFSET) )
#define SDIO0_CTRL_SDIO0_SDHC_STAT_2_ADR                  ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_SDHC_STAT_2_OFFSET) )
#define SDIO0_CTRL_SDIO0_SDHC_STAT_3_ADR                  ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_SDHC_STAT_3_OFFSET) )
#define SDIO0_CTRL_SDIO0_PHY_STAT_ADR                     ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_PHY_STAT_OFFSET) )
#define SDIO0_CTRL_SDIO0_RAM_CTRL_ADR                     ( (APB_SDIO0_BASE_ADR + SDIO0_CTRL_SDIO0_RAM_CTRL_OFFSET) )
#define APB_SDIO1_BASE_ADR                                ( (PBI_AP2_CONTROL_ADR + 0xA0000) )
#define SDIO1_CTRL_BOTTOM_ADR                             ( (APB_SDIO1_BASE_ADR + 0x00) )
#define SDIO1_CTRL_TOP_ADR                                ( (APB_SDIO1_BASE_ADR + 0x40) )
#define SDIO1_CTRL_SDIO1_CTRL_CFG_0_ADR                   ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_CTRL_CFG_0_OFFSET) )
#define SDIO1_CTRL_SDIO1_CTRL_CFG_1_ADR                   ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_CTRL_CFG_1_OFFSET) )
#define SDIO1_CTRL_SDIO1_CTRL_PRESET_0_ADR                ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_CTRL_PRESET_0_OFFSET) )
#define SDIO1_CTRL_SDIO1_CTRL_PRESET_1_ADR                ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_CTRL_PRESET_1_OFFSET) )
#define SDIO1_CTRL_SDIO1_CTRL_PRESET_2_ADR                ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_CTRL_PRESET_2_OFFSET) )
#define SDIO1_CTRL_SDIO1_CTRL_PRESET_3_ADR                ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_CTRL_PRESET_3_OFFSET) )
#define SDIO1_CTRL_SDIO1_CTRL_PRESET_4_ADR                ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_CTRL_PRESET_4_OFFSET) )
#define SDIO1_CTRL_SDIO1_CTRL_CFG_2_ADR                   ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_CTRL_CFG_2_OFFSET) )
#define SDIO1_CTRL_SDIO1_CTRL_CFG_3_ADR                   ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_CTRL_CFG_3_OFFSET) )
#define SDIO1_CTRL_SDIO1_PHY_CFG_0_ADR                    ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_PHY_CFG_0_OFFSET) )
#define SDIO1_CTRL_SDIO1_PHY_CFG_1_ADR                    ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_PHY_CFG_1_OFFSET) )
#define SDIO1_CTRL_SDIO1_PHY_CFG_2_ADR                    ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_PHY_CFG_2_OFFSET) )
#define SDIO1_CTRL_SDIO1_SDHC_STAT_0_ADR                  ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_SDHC_STAT_0_OFFSET) )
#define SDIO1_CTRL_SDIO1_SDHC_STAT_1_ADR                  ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_SDHC_STAT_1_OFFSET) )
#define SDIO1_CTRL_SDIO1_SDHC_STAT_2_ADR                  ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_SDHC_STAT_2_OFFSET) )
#define SDIO1_CTRL_SDIO1_SDHC_STAT_3_ADR                  ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_SDHC_STAT_3_OFFSET) )
#define SDIO1_CTRL_SDIO1_PHY_STAT_ADR                     ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_PHY_STAT_OFFSET) )
#define SDIO1_CTRL_SDIO1_RAM_CTRL_ADR                     ( (APB_SDIO1_BASE_ADR + SDIO1_CTRL_SDIO1_RAM_CTRL_OFFSET) )
#define SIPP_SIGMA_BASE_ADR       ( (PBI_AP10_CONTROL_ADR + 0x00000) )  // Filter ID  0
#define SIPP_LSC_BASE_ADR         ( (PBI_AP10_CONTROL_ADR + 0x10000) )  // Filter ID  1
#define SIPP_RAW_BASE_ADR         ( (PBI_AP10_CONTROL_ADR + 0x20000) )  // Filter ID  2
#define SIPP_LCA_BASE_ADR         ( (PBI_AP10_CONTROL_ADR + 0x30000) )  // Filter ID  3
#define SIPP_DBYR_BASE_ADR        ( (PBI_AP10_CONTROL_ADR + 0x40000) )  // Filter ID  4
#define SIPP_DOGL_BASE_ADR        ( (PBI_AP10_CONTROL_ADR + 0x50000) )  // Filter ID  5
#define SIPP_LUMA_BASE_ADR        ( (PBI_AP10_CONTROL_ADR + 0x60000) )  // Filter ID  6
#define SIPP_SHARPEN_BASE_ADR     ( (PBI_AP10_CONTROL_ADR + 0x70000) )  // Filter ID  7
#define SIPP_CGEN_BASE_ADR        ( (PBI_AP10_CONTROL_ADR + 0x80000) )  // Filter ID  8
#define SIPP_MED_BASE_ADR         ( (PBI_AP10_CONTROL_ADR + 0x90000) )  // Filter ID  9
#define SIPP_CHROMA_BASE_ADR      ( (PBI_AP10_CONTROL_ADR + 0xA0000) )  // Filter ID 10
#define SIPP_CC_BASE_ADR          ( (PBI_AP10_CONTROL_ADR + 0xB0000) )  // Filter ID 11
#define SIPP_LUT_BASE_ADR         ( (PBI_AP10_CONTROL_ADR + 0xC0000) )  // Filter ID 12
#define SIPP_UPFIRDN_BASE_ADR     ( (PBI_AP10_CONTROL_ADR + 0xD0000) )  // UPFIRDN Base
#define SIPP_UPFIRDN0_OFF         ( (0x00000) )
#define SIPP_UPFIRDN1_OFF         ( (0x10000) )
#define SIPP_UPFIRDN2_OFF         ( (0x20000) )
#define SIPP_UPFIRDN0_BASE_ADR    ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN0_OFF) )  // Filter ID 13
#define SIPP_UPFIRDN1_BASE_ADR    ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN1_OFF) )  // Filter ID 14
#define SIPP_UPFIRDN2_BASE_ADR    ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN2_OFF) )  // Filter ID 15
#define SIPP_ISP_CTRL_BASE_ADR    ( (PBI_AP9_CONTROL_ADR + 0x50000) )
#define IBUF_OFF                  (  (0x000) )
#define OBUF_OFF                  (  (0x100) )
#define DESC_OFF                  (  (0x200) )
#define LBUF_OFF                  (  (0x300) )
#define BUF_SPACING               (  (0x020) )
#define SIPP_IBUF_BASE_OFF        (  (0x000) )
#define SIPP_IBUF_CFG_OFF         (  (0x004) )
#define SIPP_IBUF_LS_OFF          (  (0x008) )
#define SIPP_IBUF_PS_OFF          (  (0x00c) )
#define SIPP_IBUF_IR_OFF          (  (0x010) )
#define SIPP_IBUF_FC_OFF          (  (0x014) )
#define SIPP_IBUF_ICTX_OFF        (  (0x018) )
#define SIPP_IBUF_CHNK_OFF        (  (0x01c) )
#define SIPP_OBUF_BASE_OFF        (  (0x000) )
#define SIPP_OBUF_CFG_OFF         (  (0x004) )
#define SIPP_OBUF_LS_OFF          (  (0x008) )
#define SIPP_OBUF_PS_OFF          (  (0x00c) )
#define SIPP_OBUF_IR_OFF          (  (0x010) )
#define SIPP_OBUF_FC_OFF          (  (0x014) )
#define SIPP_OBUF_OCTX_OFF        (  (0x018) )
#define SIPP_OBUF_CHNK_OFF        (  (0x01c) )
#define SIPP_DESC_ADDR_OFF        (  (0x000) )
#define SIPP_DESC_CTRL_OFF        (  (0x004) )
#define SIPP_DESC_DBG_OFF         (  (0x008) )
#define SIPP_DESC_FSCFG_OFF       (  (0x00c) )
#define SIPP_LBUF_CFG_OFF         (  (0x000) )
#define SIPP_LBUF_ICTX_OFF        (  (0x004) )
#define SIPP_LBUF_OCTX_OFF        (  (0x008) )
#define SIPP_LBUF_DBG0_OFF        (  (0x00c) )
#define SIPP_LBUF_DBG1_OFF        (  (0x010) )
#define FILT_REG_OFF              (  (0x400) )
#define SIPP_CONTROL_ADR           ( (SIPP_ISP_CTRL_BASE_ADR + 0x000) )
#define SIPP_START_ADR             ( (SIPP_ISP_CTRL_BASE_ADR + 0x004) )
#define SIPP_ATOM_EN_ADR           ( (SIPP_ISP_CTRL_BASE_ADR + 0x008) )
#define SIPP_ATOM_DISAB_ADR        ( (SIPP_ISP_CTRL_BASE_ADR + 0x00c) )
#define SIPP_IBFL_INC_ADR          ( (SIPP_ISP_CTRL_BASE_ADR + 0x010) )
#define SIPP_OBFL_DEC_ADR          ( (SIPP_ISP_CTRL_BASE_ADR + 0x014) )
#define SIPP_OPIPE_CFG_ADR         ( (SIPP_ISP_CTRL_BASE_ADR + 0x018) )
#define SIPP_STATUS_ADR            ( (SIPP_ISP_CTRL_BASE_ADR + 0x01c) )
#define SIPP_INT0_STATUS_ADR       ( (SIPP_ISP_CTRL_BASE_ADR + 0x020) )
#define SIPP_INT0_ENABLE_ADR       ( (SIPP_ISP_CTRL_BASE_ADR + 0x024) )
#define SIPP_INT0_CLEAR_ADR        ( (SIPP_ISP_CTRL_BASE_ADR + 0x028) )
#define SIPP_INT0_ATOM_EN_ADR      ( (SIPP_ISP_CTRL_BASE_ADR + 0x02c) )
#define SIPP_INT0_ATOM_DISAB_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x030) )
#define SIPP_INT1_STATUS_ADR       ( (SIPP_ISP_CTRL_BASE_ADR + 0x034) )
#define SIPP_INT1_ENABLE_ADR       ( (SIPP_ISP_CTRL_BASE_ADR + 0x038) )
#define SIPP_INT1_CLEAR_ADR        ( (SIPP_ISP_CTRL_BASE_ADR + 0x03c) )
#define SIPP_INT1_ATOM_EN_ADR      ( (SIPP_ISP_CTRL_BASE_ADR + 0x040) )
#define SIPP_INT1_ATOM_DISAB_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x044) )
#define SIPP_INT2_STATUS_ADR       ( (SIPP_ISP_CTRL_BASE_ADR + 0x048) )
#define SIPP_INT2_ENABLE_ADR       ( (SIPP_ISP_CTRL_BASE_ADR + 0x04c) )
#define SIPP_INT2_CLEAR_ADR        ( (SIPP_ISP_CTRL_BASE_ADR + 0x050) )
#define SIPP_INT2_ATOM_EN_ADR      ( (SIPP_ISP_CTRL_BASE_ADR + 0x054) )
#define SIPP_INT2_ATOM_DISAB_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x058) )
#define SIPP_INT3_STATUS_ADR       ( (SIPP_ISP_CTRL_BASE_ADR + 0x05c) )
#define SIPP_INT3_ENABLE_ADR       ( (SIPP_ISP_CTRL_BASE_ADR + 0x060) )
#define SIPP_INT3_CLEAR_ADR        ( (SIPP_ISP_CTRL_BASE_ADR + 0x064) )
#define SIPP_INT3_ATOM_EN_ADR      ( (SIPP_ISP_CTRL_BASE_ADR + 0x068) )
#define SIPP_INT3_ATOM_DISAB_ADR   ( (SIPP_ISP_CTRL_BASE_ADR + 0x06c) )
#define SIPP_INT0_BARRIER0_ADR     ( (SIPP_ISP_CTRL_BASE_ADR + 0x070) )
#define SIPP_INT0_BARRIER1_ADR     ( (SIPP_ISP_CTRL_BASE_ADR + 0x074) )
#define SIPP_INT0_BARRIER2_ADR     ( (SIPP_ISP_CTRL_BASE_ADR + 0x078) )
#define SIPP_INT0_BARRIER3_ADR     ( (SIPP_ISP_CTRL_BASE_ADR + 0x07c) )
#define SIPP_INT1_BARRIER0_ADR     ( (SIPP_ISP_CTRL_BASE_ADR + 0x080) )
#define SIPP_INT1_BARRIER1_ADR     ( (SIPP_ISP_CTRL_BASE_ADR + 0x084) )
#define SIPP_INT1_BARRIER2_ADR     ( (SIPP_ISP_CTRL_BASE_ADR + 0x088) )
#define SIPP_INT1_BARRIER3_ADR     ( (SIPP_ISP_CTRL_BASE_ADR + 0x08c) )
#define SIPP_INT2_BARRIER0_ADR     ( (SIPP_ISP_CTRL_BASE_ADR + 0x090) )
#define SIPP_INT2_BARRIER1_ADR     ( (SIPP_ISP_CTRL_BASE_ADR + 0x094) )
#define SIPP_INT2_BARRIER2_ADR     ( (SIPP_ISP_CTRL_BASE_ADR + 0x098) )
#define SIPP_INT2_BARRIER3_ADR     ( (SIPP_ISP_CTRL_BASE_ADR + 0x09c) )
#define SIPP_INT3_BARRIER0_ADR     ( (SIPP_ISP_CTRL_BASE_ADR + 0x0a0) )
#define SIPP_INT3_BARRIER1_ADR     ( (SIPP_ISP_CTRL_BASE_ADR + 0x0a4) )
#define SIPP_INT3_BARRIER2_ADR     ( (SIPP_ISP_CTRL_BASE_ADR + 0x0a8) )
#define SIPP_INT3_BARRIER3_ADR     ( (SIPP_ISP_CTRL_BASE_ADR + 0x0ac) )
#define SIPP_INT2_CFG_ADR          ( (SIPP_ISP_CTRL_BASE_ADR + 0x0b0) )
#define SIPP_DISAB_EOF_ADR         ( (SIPP_ISP_CTRL_BASE_ADR + 0x0b4) )
#define SIPP_ISP_AXI_EN_ADR        ( (SIPP_ISP_CTRL_BASE_ADR + 0x0b8) )
#define SIPP_SIGMA_IBUF0_BASE_ADR    ( (SIPP_SIGMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define SIPP_SIGMA_IBUF0_CFG_ADR     ( (SIPP_SIGMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define SIPP_SIGMA_IBUF0_LS_ADR      ( (SIPP_SIGMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define SIPP_SIGMA_IBUF0_PS_ADR      ( (SIPP_SIGMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define SIPP_SIGMA_IBUF0_IR_ADR      ( (SIPP_SIGMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define SIPP_SIGMA_IBUF0_FC_ADR      ( (SIPP_SIGMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define SIPP_SIGMA_IBUF0_ICTX_ADR    ( (SIPP_SIGMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define SIPP_SIGMA_IBUF0_CHNK_ADR    ( (SIPP_SIGMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define SIPP_SIGMA_OBUF0_BASE_ADR    ( (SIPP_SIGMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_SIGMA_OBUF0_CFG_ADR     ( (SIPP_SIGMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_SIGMA_OBUF0_LS_ADR      ( (SIPP_SIGMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_SIGMA_OBUF0_PS_ADR      ( (SIPP_SIGMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_SIGMA_OBUF0_IR_ADR      ( (SIPP_SIGMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_SIGMA_OBUF0_FC_ADR      ( (SIPP_SIGMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_SIGMA_OBUF0_OCTX_ADR    ( (SIPP_SIGMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_SIGMA_OBUF0_CHNK_ADR    ( (SIPP_SIGMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_SIGMA_DESC_ADDR_ADR     ( (SIPP_SIGMA_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_SIGMA_DESC_CTRL_ADR     ( (SIPP_SIGMA_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_SIGMA_DESC_DBG_ADR      ( (SIPP_SIGMA_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_SIGMA_DESC_FSCFG_ADR    ( (SIPP_SIGMA_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_SIGMA_LBUF0_CFG_ADR     ( (SIPP_SIGMA_BASE_ADR + LBUF_OFF + SIPP_LBUF_CFG_OFF) )
#define SIPP_SIGMA_LBUF0_ICTX_ADR    ( (SIPP_SIGMA_BASE_ADR + LBUF_OFF + SIPP_LBUF_ICTX_OFF) )
#define SIPP_SIGMA_LBUF0_OCTX_ADR    ( (SIPP_SIGMA_BASE_ADR + LBUF_OFF + SIPP_LBUF_OCTX_OFF) )
#define SIPP_SIGMA_LBUF0_DBG0_ADR    ( (SIPP_SIGMA_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG0_OFF) )
#define SIPP_SIGMA_LBUF0_DBG1_ADR    ( (SIPP_SIGMA_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG1_OFF) )
#define SIPP_SIGMA_FRM_DIM_ADR       ( (SIPP_SIGMA_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_SIGMA_CFG_ADR           ( (SIPP_SIGMA_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_SIGMA_THRESH_P0P1_ADR   ( (SIPP_SIGMA_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_SIGMA_THRESH_P2P3_ADR   ( (SIPP_SIGMA_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define SIPP_SIGMA_BLACK01_ADR       ( (SIPP_SIGMA_BASE_ADR + FILT_REG_OFF + 0x010) )
#define SIPP_SIGMA_BLACK23_ADR       ( (SIPP_SIGMA_BASE_ADR + FILT_REG_OFF + 0x014) )
#define SIPP_SIGMA_MEM_CTRL_ADR      ( (SIPP_SIGMA_BASE_ADR + FILT_REG_OFF + 0x018) )
#define SIPP_SIGMA_MAX_OFF           ( (SIPP_SIGMA_MEM_CTRL_ADR - SIPP_SIGMA_BASE_ADR) )
#define SIPP_LSC_IBUF0_BASE_ADR     ( (SIPP_LSC_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define SIPP_LSC_IBUF0_CFG_ADR      ( (SIPP_LSC_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define SIPP_LSC_IBUF0_LS_ADR       ( (SIPP_LSC_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define SIPP_LSC_IBUF0_PS_ADR       ( (SIPP_LSC_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define SIPP_LSC_IBUF0_IR_ADR       ( (SIPP_LSC_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define SIPP_LSC_IBUF0_FC_ADR       ( (SIPP_LSC_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define SIPP_LSC_IBUF0_ICTX_ADR     ( (SIPP_LSC_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define SIPP_LSC_IBUF0_CHNK_ADR     ( (SIPP_LSC_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define SIPP_LSC_IBUF1_BASE_ADR     ( (SIPP_LSC_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_BASE_OFF) )
#define SIPP_LSC_IBUF1_CFG_ADR      ( (SIPP_LSC_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_CFG_OFF) )
#define SIPP_LSC_IBUF1_LS_ADR       ( (SIPP_LSC_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_LS_OFF) )
#define SIPP_LSC_IBUF1_PS_ADR       ( (SIPP_LSC_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_PS_OFF) )
#define SIPP_LSC_IBUF1_IR_ADR       ( (SIPP_LSC_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_IR_OFF) )
#define SIPP_LSC_IBUF1_FC_ADR       ( (SIPP_LSC_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_FC_OFF) )
#define SIPP_LSC_IBUF1_ICTX_ADR     ( (SIPP_LSC_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_ICTX_OFF) )
#define SIPP_LSC_IBUF1_CHNK_ADR     ( (SIPP_LSC_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_CHNK_OFF) )
#define SIPP_LSC_OBUF0_BASE_ADR     ( (SIPP_LSC_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_LSC_OBUF0_CFG_ADR      ( (SIPP_LSC_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_LSC_OBUF0_LS_ADR       ( (SIPP_LSC_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_LSC_OBUF0_PS_ADR       ( (SIPP_LSC_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_LSC_OBUF0_IR_ADR       ( (SIPP_LSC_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_LSC_OBUF0_FC_ADR       ( (SIPP_LSC_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_LSC_OBUF0_OCTX_ADR     ( (SIPP_LSC_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_LSC_OBUF0_CHNK_ADR     ( (SIPP_LSC_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_LSC_DESC_ADDR_ADR     ( (SIPP_LSC_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_LSC_DESC_CTRL_ADR     ( (SIPP_LSC_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_LSC_DESC_DBG_ADR      ( (SIPP_LSC_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_LSC_DESC_FSCFG_ADR    ( (SIPP_LSC_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_LSC_FRM_DIM_ADR       ( (SIPP_LSC_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_LSC_FRACTION_ADR      ( (SIPP_LSC_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_LSC_GM_DIM_ADR        ( (SIPP_LSC_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_LSC_CFG_ADR           ( (SIPP_LSC_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define SIPP_LSC_MAX_OFF           ( (SIPP_LSC_CFG_ADR - SIPP_LSC_BASE_ADR) )
#define SIPP_LCA_IBUF0_BASE_ADR    ( (SIPP_LCA_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define SIPP_LCA_IBUF0_CFG_ADR     ( (SIPP_LCA_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define SIPP_LCA_IBUF0_LS_ADR      ( (SIPP_LCA_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define SIPP_LCA_IBUF0_PS_ADR      ( (SIPP_LCA_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define SIPP_LCA_IBUF0_IR_ADR      ( (SIPP_LCA_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define SIPP_LCA_IBUF0_FC_ADR      ( (SIPP_LCA_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define SIPP_LCA_IBUF0_ICTX_ADR    ( (SIPP_LCA_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define SIPP_LCA_IBUF0_CHNK_ADR    ( (SIPP_LCA_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define SIPP_LCA_IBUF1_BASE_ADR    ( (SIPP_LCA_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_BASE_OFF) )
#define SIPP_LCA_OBUF0_BASE_ADR    ( (SIPP_LCA_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_LCA_OBUF0_CFG_ADR     ( (SIPP_LCA_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_LCA_OBUF0_LS_ADR      ( (SIPP_LCA_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_LCA_OBUF0_PS_ADR      ( (SIPP_LCA_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_LCA_OBUF0_IR_ADR      ( (SIPP_LCA_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_LCA_OBUF0_FC_ADR      ( (SIPP_LCA_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_LCA_OBUF0_OCTX_ADR    ( (SIPP_LCA_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_LCA_OBUF0_CHNK_ADR    ( (SIPP_LCA_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_LCA_DESC_ADDR_ADR     ( (SIPP_LCA_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_LCA_DESC_CTRL_ADR     ( (SIPP_LCA_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_LCA_DESC_DBG_ADR      ( (SIPP_LCA_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_LCA_DESC_FSCFG_ADR    ( (SIPP_LCA_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_LCA_LBUF0_CFG_ADR     ( (SIPP_LCA_BASE_ADR + LBUF_OFF + SIPP_LBUF_CFG_OFF) )
#define SIPP_LCA_LBUF0_ICTX_ADR    ( (SIPP_LCA_BASE_ADR + LBUF_OFF + SIPP_LBUF_ICTX_OFF) )
#define SIPP_LCA_LBUF0_OCTX_ADR    ( (SIPP_LCA_BASE_ADR + LBUF_OFF + SIPP_LBUF_OCTX_OFF) )
#define SIPP_LCA_LBUF0_DBG0_ADR    ( (SIPP_LCA_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG0_OFF) )
#define SIPP_LCA_LBUF0_DBG1_ADR    ( (SIPP_LCA_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG1_OFF) )
#define SIPP_LCA_FRM_DIM_ADR       ( (SIPP_LCA_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_LCA_CFG_ADR           ( (SIPP_LCA_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_LCA_MESHSEL0_ADR      ( (SIPP_LCA_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_LCA_MESHSEL1_ADR      ( (SIPP_LCA_BASE_ADR + FILT_REG_OFF + 0x00C) )
#define SIPP_LCA_HRECIP_ADR        ( (SIPP_LCA_BASE_ADR + FILT_REG_OFF + 0x010) )
#define SIPP_LCA_VRECIP_ADR        ( (SIPP_LCA_BASE_ADR + FILT_REG_OFF + 0x014) )
#define SIPP_LCA_MESH_DATA_ADR     ( (SIPP_LCA_BASE_ADR + FILT_REG_OFF + 0x018) )
#define SIPP_LCA_MESH_CTRL_ADR     ( (SIPP_LCA_BASE_ADR + FILT_REG_OFF + 0x01C) )
#define SIPP_LCA_MESH_RDATA_ADR    ( (SIPP_LCA_BASE_ADR + FILT_REG_OFF + 0x020) )
#define SIPP_LCA_MEM_CTRL_ADR      ( (SIPP_LCA_BASE_ADR + FILT_REG_OFF + 0x024) )
#define SIPP_LCA_MAX_OFF           ( (SIPP_LCA_MEM_CTRL_ADR - SIPP_LCA_BASE_ADR) )
#define RAW_IBUF_OFF                ( (0x000) )
#define SIPP_RAW_IBUF0_BASE_ADR     ( (SIPP_RAW_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define SIPP_RAW_IBUF0_CFG_ADR      ( (SIPP_RAW_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define SIPP_RAW_IBUF0_LS_ADR       ( (SIPP_RAW_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define SIPP_RAW_IBUF0_PS_ADR       ( (SIPP_RAW_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define SIPP_RAW_IBUF0_IR_ADR       ( (SIPP_RAW_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define SIPP_RAW_IBUF0_FC_ADR       ( (SIPP_RAW_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define SIPP_RAW_IBUF0_ICTX_ADR     ( (SIPP_RAW_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define SIPP_RAW_IBUF0_CHNK_ADR     ( (SIPP_RAW_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define SIPP_RAW_IBUF1_BASE_ADR     ( (SIPP_RAW_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_BASE_OFF) )
#define RAW_OBUF_OFF                ( (0x100) )
#define SIPP_RAW_OBUF0_BASE_ADR     ( (SIPP_RAW_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_RAW_OBUF0_CFG_ADR      ( (SIPP_RAW_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_RAW_OBUF0_LS_ADR       ( (SIPP_RAW_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_RAW_OBUF0_PS_ADR       ( (SIPP_RAW_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_RAW_OBUF0_IR_ADR       ( (SIPP_RAW_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_RAW_OBUF0_FC_ADR       ( (SIPP_RAW_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_RAW_OBUF0_OCTX_ADR     ( (SIPP_RAW_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_RAW_OBUF0_CHNK_ADR     ( (SIPP_RAW_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_RAW_OBUF1_BASE_ADR     ( (SIPP_RAW_BASE_ADR + OBUF_OFF + (1 * BUF_SPACING) + SIPP_OBUF_BASE_OFF) )
#define SIPP_RAW_OBUF2_BASE_ADR     ( (SIPP_RAW_BASE_ADR + OBUF_OFF + (2 * BUF_SPACING) + SIPP_OBUF_BASE_OFF) )
#define SIPP_RAW_OBUF3_BASE_ADR     ( (SIPP_RAW_BASE_ADR + OBUF_OFF + (3 * BUF_SPACING) + SIPP_OBUF_BASE_OFF) )
#define SIPP_RAW_OBUF4_BASE_ADR     ( (SIPP_RAW_BASE_ADR + OBUF_OFF + (4 * BUF_SPACING) + SIPP_OBUF_BASE_OFF) )
#define SIPP_RAW_DESC_ADDR_ADR      ( (SIPP_RAW_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_RAW_DESC_CTRL_ADR      ( (SIPP_RAW_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_RAW_DESC_DBG_ADR       ( (SIPP_RAW_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_RAW_DESC_FSCFG_ADR     ( (SIPP_RAW_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_RAW_LBUF0_CFG_ADR      ( (SIPP_RAW_BASE_ADR + LBUF_OFF + SIPP_LBUF_CFG_OFF) )
#define SIPP_RAW_LBUF0_ICTX_ADR     ( (SIPP_RAW_BASE_ADR + LBUF_OFF + SIPP_LBUF_ICTX_OFF) )
#define SIPP_RAW_LBUF0_OCTX_ADR     ( (SIPP_RAW_BASE_ADR + LBUF_OFF + SIPP_LBUF_OCTX_OFF) )
#define SIPP_RAW_LBUF0_DBG0_ADR     ( (SIPP_RAW_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG0_OFF) )
#define SIPP_RAW_LBUF0_DBG1_ADR     ( (SIPP_RAW_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG1_OFF) )
#define SIPP_RAW_FRM_DIM_ADR              ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_STATS_FRM_DIM_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_RAW_CFG_ADR                  ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_GRGB_PLATO_ADR               ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define SIPP_GRGB_SLOPE_ADR               ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x010) )
#define SIPP_BAD_PIXEL_CFG_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x014) )
#define SIPP_GAIN_SATURATE_0_ADR          ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x018) )
#define SIPP_GAIN_SATURATE_1_ADR          ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x01c) )
#define SIPP_GAIN_SATURATE_2_ADR          ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x020) )
#define SIPP_GAIN_SATURATE_3_ADR          ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x024) )
#define SIPP_STATS_PATCH_CFG_ADR          ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x028) )
#define SIPP_STATS_PATCH_START_ADR        ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x02c) )
#define SIPP_STATS_PATCH_SKIP_ADR         ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x030) )
#define SIPP_RAW_STATS_PLANES_ADR         ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x034) )
#define SIPP_RAW_STATS_THRESHOLDS_ADR     ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x038) )
#define SIPP_AF_F1_COEF_00_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x03c) )
#define SIPP_AF_F1_COEF_01_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x040) )
#define SIPP_AF_F1_COEF_02_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x044) )
#define SIPP_AF_F1_COEF_03_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x048) )
#define SIPP_AF_F1_COEF_04_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x04c) )
#define SIPP_AF_F1_COEF_05_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x050) )
#define SIPP_AF_F1_COEF_06_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x054) )
#define SIPP_AF_F1_COEF_07_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x058) )
#define SIPP_AF_F1_COEF_08_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x05c) )
#define SIPP_AF_F1_COEF_09_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x060) )
#define SIPP_AF_F1_COEF_10_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x064) )
#define SIPP_AF_F2_COEF_00_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x068) )
#define SIPP_AF_F2_COEF_01_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x06c) )
#define SIPP_AF_F2_COEF_02_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x070) )
#define SIPP_AF_F2_COEF_03_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x074) )
#define SIPP_AF_F2_COEF_04_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x078) )
#define SIPP_AF_F2_COEF_05_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x07c) )
#define SIPP_AF_F2_COEF_06_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x080) )
#define SIPP_AF_F2_COEF_07_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x084) )
#define SIPP_AF_F2_COEF_08_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x088) )
#define SIPP_AF_F2_COEF_09_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x08c) )
#define SIPP_AF_F2_COEF_10_ADR            ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x090) )
#define SIPP_AF_MIN_THRESHOLD_ADR         ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x094) )
#define SIPP_AF_SUBTRACT_ADR              ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x098) )
#define SIPP_AF_PATCH_CFG_ADR             ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x09c) )
#define SIPP_AF_PATCH_START_ADR           ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x0a0) )
#define SIPP_RAW_MEM_CTRL_ADR             ( (SIPP_RAW_BASE_ADR + FILT_REG_OFF + 0x0a4) )
#define SIPP_RAW_MAX_OFF                  ( (SIPP_RAW_MEM_CTRL_ADR - SIPP_RAW_BASE_ADR) )
#define SIPP_DBYR_IBUF0_BASE_ADR      ( (SIPP_DBYR_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define SIPP_DBYR_IBUF0_CFG_ADR       ( (SIPP_DBYR_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define SIPP_DBYR_IBUF0_LS_ADR        ( (SIPP_DBYR_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define SIPP_DBYR_IBUF0_PS_ADR        ( (SIPP_DBYR_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define SIPP_DBYR_IBUF0_IR_ADR        ( (SIPP_DBYR_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define SIPP_DBYR_IBUF0_FC_ADR        ( (SIPP_DBYR_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define SIPP_DBYR_IBUF0_ICTX_ADR      ( (SIPP_DBYR_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define SIPP_DBYR_IBUF0_CHNK_ADR      ( (SIPP_DBYR_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define SIPP_DBYR_OBUF0_BASE_ADR      ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_DBYR_OBUF0_CFG_ADR       ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_DBYR_OBUF0_LS_ADR        ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_DBYR_OBUF0_PS_ADR        ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_DBYR_OBUF0_IR_ADR        ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_DBYR_OBUF0_FC_ADR        ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_DBYR_OBUF0_OCTX_ADR      ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_DBYR_OBUF0_CHNK_ADR      ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_DBYR_OBUF1_BASE_ADR      ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_BASE_OFF) )
#define SIPP_DBYR_OBUF1_CFG_ADR       ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_CFG_OFF) )
#define SIPP_DBYR_OBUF1_LS_ADR        ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_LS_OFF) )
#define SIPP_DBYR_OBUF1_PS_ADR        ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_PS_OFF) )
#define SIPP_DBYR_OBUF1_IR_ADR        ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_IR_OFF) )
#define SIPP_DBYR_OBUF1_FC_ADR        ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_FC_OFF) )
#define SIPP_DBYR_OBUF1_OCTX_ADR      ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_OCTX_OFF) )
#define SIPP_DBYR_OBUF1_CHNK_ADR      ( (SIPP_DBYR_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_CHNK_OFF) )
#define SIPP_DBYR_DESC_ADDR_ADR       ( (SIPP_DBYR_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_DBYR_DESC_CTRL_ADR       ( (SIPP_DBYR_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_DBYR_DESC_DBG_ADR        ( (SIPP_DBYR_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_DBYR_DESC_FSCFG_ADR      ( (SIPP_DBYR_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_DBYR_LBUF0_CFG_ADR       ( (SIPP_DBYR_BASE_ADR + LBUF_OFF + SIPP_LBUF_CFG_OFF) )
#define SIPP_DBYR_LBUF0_ICTX_ADR      ( (SIPP_DBYR_BASE_ADR + LBUF_OFF + SIPP_LBUF_ICTX_OFF) )
#define SIPP_DBYR_LBUF0_OCTX_ADR      ( (SIPP_DBYR_BASE_ADR + LBUF_OFF + SIPP_LBUF_OCTX_OFF) )
#define SIPP_DBYR_LBUF0_DBG0_ADR      ( (SIPP_DBYR_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG0_OFF) )
#define SIPP_DBYR_LBUF0_DBG1_ADR      ( (SIPP_DBYR_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG1_OFF) )
#define SIPP_DBYR_FRM_DIM_ADR         ( (SIPP_DBYR_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_DBYR_CFG_ADR             ( (SIPP_DBYR_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_DBYR_THRES_ADR           ( (SIPP_DBYR_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_DBYR_LUMA_COEFS_ADR      ( (SIPP_DBYR_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define SIPP_DBYR_BILINEAR_BLEND_ADR  ( (SIPP_DBYR_BASE_ADR + FILT_REG_OFF + 0x010) )
#define SIPP_DBYR_MEM_CTRL_ADR        ( (SIPP_DBYR_BASE_ADR + FILT_REG_OFF + 0x014) )
#define SIPP_DBYR_MAX_OFF             ( (SIPP_DBYR_MEM_CTRL_ADR - SIPP_DBYR_BASE_ADR) )
#define SIPP_DOGL_IBUF0_BASE_ADR    ( (SIPP_DOGL_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define SIPP_DOGL_IBUF0_CFG_ADR     ( (SIPP_DOGL_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define SIPP_DOGL_IBUF0_LS_ADR      ( (SIPP_DOGL_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define SIPP_DOGL_IBUF0_PS_ADR      ( (SIPP_DOGL_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define SIPP_DOGL_IBUF0_IR_ADR      ( (SIPP_DOGL_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define SIPP_DOGL_IBUF0_FC_ADR      ( (SIPP_DOGL_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define SIPP_DOGL_IBUF0_ICTX_ADR    ( (SIPP_DOGL_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define SIPP_DOGL_IBUF0_CHNK_ADR    ( (SIPP_DOGL_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define SIPP_DOGL_IBUF1_FC_ADR      ( (SIPP_DOGL_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_FC_OFF) )
#define SIPP_DOGL_IBUF1_ICTX_ADR    ( (SIPP_DOGL_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_ICTX_OFF) )
#define SIPP_DOGL_OBUF0_BASE_ADR    ( (SIPP_DOGL_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_DOGL_OBUF0_CFG_ADR     ( (SIPP_DOGL_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_DOGL_OBUF0_LS_ADR      ( (SIPP_DOGL_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_DOGL_OBUF0_PS_ADR      ( (SIPP_DOGL_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_DOGL_OBUF0_IR_ADR      ( (SIPP_DOGL_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_DOGL_OBUF0_FC_ADR      ( (SIPP_DOGL_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_DOGL_OBUF0_OCTX_ADR    ( (SIPP_DOGL_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_DOGL_OBUF0_CHNK_ADR    ( (SIPP_DOGL_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_DOGL_DESC_ADDR_ADR     ( (SIPP_DOGL_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_DOGL_DESC_CTRL_ADR     ( (SIPP_DOGL_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_DOGL_DESC_DBG_ADR      ( (SIPP_DOGL_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_DOGL_DESC_FSCFG_ADR    ( (SIPP_DOGL_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_DOGL_LBUF0_CFG_ADR     ( (SIPP_DOGL_BASE_ADR + LBUF_OFF + SIPP_LBUF_CFG_OFF) )
#define SIPP_DOGL_LBUF0_ICTX_ADR    ( (SIPP_DOGL_BASE_ADR + LBUF_OFF + SIPP_LBUF_ICTX_OFF) )
#define SIPP_DOGL_LBUF0_OCTX_ADR    ( (SIPP_DOGL_BASE_ADR + LBUF_OFF + SIPP_LBUF_OCTX_OFF) )
#define SIPP_DOGL_LBUF0_DBG0_ADR    ( (SIPP_DOGL_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG0_OFF) )
#define SIPP_DOGL_LBUF0_DBG1_ADR    ( (SIPP_DOGL_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG1_OFF) )
#define SIPP_DOGL_FRM_DIM_ADR       ( (SIPP_DOGL_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_DOGL_CFG_ADR           ( (SIPP_DOGL_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_DOGL_COEF0_ADR         ( (SIPP_DOGL_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_DOGL_COEF1_ADR         ( (SIPP_DOGL_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define SIPP_DOGL_COEF2_ADR         ( (SIPP_DOGL_BASE_ADR + FILT_REG_OFF + 0x010) )
#define SIPP_DOGL_COEF3_ADR         ( (SIPP_DOGL_BASE_ADR + FILT_REG_OFF + 0x014) )
#define SIPP_DOGL_BYPASS_ADR        ( (SIPP_DOGL_BASE_ADR + FILT_REG_OFF + 0x018) )
#define SIPP_DOGL_RDLTM_ADR         ( (SIPP_DOGL_BASE_ADR + FILT_REG_OFF + 0x01c) )
#define SIPP_DOGL_MEM_CTRL_ADR      ( (SIPP_DOGL_BASE_ADR + FILT_REG_OFF + 0x020) )
#define SIPP_LTM_COEF_ADR           ( (SIPP_DOGL_BASE_ADR + FILT_REG_OFF + 0x800) )
#define SIPP_LTM_COEF_OFF_MAX       ( (0x200) )
#define SIPP_DOGL_MAX_OFF           ( (SIPP_LTM_COEF_ADR + SIPP_LTM_COEF_OFF_MAX - SIPP_DOGL_BASE_ADR) )
#define SIPP_LUMA_IBUF0_BASE_ADR     ( (SIPP_LUMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define SIPP_LUMA_IBUF0_CFG_ADR      ( (SIPP_LUMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define SIPP_LUMA_IBUF0_LS_ADR       ( (SIPP_LUMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define SIPP_LUMA_IBUF0_PS_ADR       ( (SIPP_LUMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define SIPP_LUMA_IBUF0_IR_ADR       ( (SIPP_LUMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define SIPP_LUMA_IBUF0_FC_ADR       ( (SIPP_LUMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define SIPP_LUMA_IBUF0_ICTX_ADR     ( (SIPP_LUMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define SIPP_LUMA_IBUF0_CHNK_ADR     ( (SIPP_LUMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define SIPP_LUMA_IBUF1_BASE_ADR     ( (SIPP_LUMA_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_BASE_OFF) )
#define SIPP_LUMA_OBUF0_BASE_ADR     ( (SIPP_LUMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_LUMA_OBUF0_CFG_ADR      ( (SIPP_LUMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_LUMA_OBUF0_LS_ADR       ( (SIPP_LUMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_LUMA_OBUF0_PS_ADR       ( (SIPP_LUMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_LUMA_OBUF0_IR_ADR       ( (SIPP_LUMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_LUMA_OBUF0_FC_ADR       ( (SIPP_LUMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_LUMA_OBUF0_OCTX_ADR     ( (SIPP_LUMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_LUMA_OBUF0_CHNK_ADR     ( (SIPP_LUMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_LUMA_DESC_ADDR_ADR      ( (SIPP_LUMA_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_LUMA_DESC_CTRL_ADR      ( (SIPP_LUMA_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_LUMA_DESC_DBG_ADR       ( (SIPP_LUMA_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_LUMA_DESC_FSCFG_ADR     ( (SIPP_LUMA_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_LUMA_LBUF0_CFG_ADR     ( (SIPP_LUMA_BASE_ADR + LBUF_OFF + SIPP_LBUF_CFG_OFF) )
#define SIPP_LUMA_LBUF0_ICTX_ADR    ( (SIPP_LUMA_BASE_ADR + LBUF_OFF + SIPP_LBUF_ICTX_OFF) )
#define SIPP_LUMA_LBUF0_OCTX_ADR    ( (SIPP_LUMA_BASE_ADR + LBUF_OFF + SIPP_LBUF_OCTX_OFF) )
#define SIPP_LUMA_LBUF0_DBG0_ADR    ( (SIPP_LUMA_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG0_OFF) )
#define SIPP_LUMA_LBUF0_DBG1_ADR    ( (SIPP_LUMA_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG1_OFF) )
#define SIPP_LUMA_FRM_DIM_ADR        ( (SIPP_LUMA_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_LUMA_CFG_ADR            ( (SIPP_LUMA_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_LUMA_LUT0700_ADR        ( (SIPP_LUMA_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_LUMA_LUT1508_ADR        ( (SIPP_LUMA_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define SIPP_LUMA_LUT2316_ADR        ( (SIPP_LUMA_BASE_ADR + FILT_REG_OFF + 0x010) )
#define SIPP_LUMA_LUT3124_ADR        ( (SIPP_LUMA_BASE_ADR + FILT_REG_OFF + 0x014) )
#define SIPP_LUMA_F2LUT_ADR          ( (SIPP_LUMA_BASE_ADR + FILT_REG_OFF + 0x018) )
#define SIPP_LUMA_GAMMA_LUT0_ADR     ( (SIPP_LUMA_BASE_ADR + FILT_REG_OFF + 0x01c) )
#define SIPP_LUMA_GAMMA_LUT1_ADR     ( (SIPP_LUMA_BASE_ADR + FILT_REG_OFF + 0x020) )
#define SIPP_LUMA_GAMMA_LUT2_ADR     ( (SIPP_LUMA_BASE_ADR + FILT_REG_OFF + 0x024) )
#define SIPP_LUMA_GAMMA_LUT3_ADR     ( (SIPP_LUMA_BASE_ADR + FILT_REG_OFF + 0x028) )
#define SIPP_LUMA_GAMMA_LUT4_ADR     ( (SIPP_LUMA_BASE_ADR + FILT_REG_OFF + 0x02c) )
#define SIPP_LUMA_DIST_OFFSETS_ADR   ( (SIPP_LUMA_BASE_ADR + FILT_REG_OFF + 0x030) )
#define SIPP_LUMA_FULL_FRM_DIM_ADR   ( (SIPP_LUMA_BASE_ADR + FILT_REG_OFF + 0x034) )
#define SIPP_LUMA_LUT_DATA_ADR       ( (SIPP_LUMA_BASE_ADR + FILT_REG_OFF + 0x038) )
#define SIPP_LUMA_LUT_CTRL_ADR       ( (SIPP_LUMA_BASE_ADR + FILT_REG_OFF + 0x03C) )
#define SIPP_LUMA_LUT_RDATA_ADR      ( (SIPP_LUMA_BASE_ADR + FILT_REG_OFF + 0x040) )
#define SIPP_LUMA_MEM_CTRL_ADR       ( (SIPP_LUMA_BASE_ADR + FILT_REG_OFF + 0x044) )
#define SIPP_LUMA_MAX_OFF            ( (SIPP_LUMA_MEM_CTRL_ADR - SIPP_LUMA_BASE_ADR) )
#define SIPP_SHARPEN_IBUF0_BASE_ADR     ( (SIPP_SHARPEN_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define SIPP_SHARPEN_IBUF0_CFG_ADR      ( (SIPP_SHARPEN_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define SIPP_SHARPEN_IBUF0_LS_ADR       ( (SIPP_SHARPEN_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define SIPP_SHARPEN_IBUF0_PS_ADR       ( (SIPP_SHARPEN_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define SIPP_SHARPEN_IBUF0_IR_ADR       ( (SIPP_SHARPEN_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define SIPP_SHARPEN_IBUF0_FC_ADR       ( (SIPP_SHARPEN_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define SIPP_SHARPEN_IBUF0_ICTX_ADR     ( (SIPP_SHARPEN_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define SIPP_SHARPEN_IBUF0_CHNK_ADR     ( (SIPP_SHARPEN_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define SIPP_SHARPEN_IBUF1_BASE_ADR     ( (SIPP_SHARPEN_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_BASE_OFF) )
#define SIPP_SHARPEN_OBUF0_BASE_ADR     ( (SIPP_SHARPEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_SHARPEN_OBUF0_CFG_ADR      ( (SIPP_SHARPEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_SHARPEN_OBUF0_LS_ADR       ( (SIPP_SHARPEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_SHARPEN_OBUF0_PS_ADR       ( (SIPP_SHARPEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_SHARPEN_OBUF0_IR_ADR       ( (SIPP_SHARPEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_SHARPEN_OBUF0_FC_ADR       ( (SIPP_SHARPEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_SHARPEN_OBUF0_OCTX_ADR     ( (SIPP_SHARPEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_SHARPEN_OBUF0_CHNK_ADR     ( (SIPP_SHARPEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_SHARPEN_DESC_ADDR_ADR      ( (SIPP_SHARPEN_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_SHARPEN_DESC_CTRL_ADR      ( (SIPP_SHARPEN_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_SHARPEN_DESC_DBG_ADR       ( (SIPP_SHARPEN_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_SHARPEN_DESC_FSCFG_ADR     ( (SIPP_SHARPEN_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_SHARPEN_LBUF0_CFG_ADR       ( (SIPP_SHARPEN_BASE_ADR + LBUF_OFF + SIPP_LBUF_CFG_OFF) )
#define SIPP_SHARPEN_LBUF0_ICTX_ADR      ( (SIPP_SHARPEN_BASE_ADR + LBUF_OFF + SIPP_LBUF_ICTX_OFF) )
#define SIPP_SHARPEN_LBUF0_OCTX_ADR      ( (SIPP_SHARPEN_BASE_ADR + LBUF_OFF + SIPP_LBUF_OCTX_OFF) )
#define SIPP_SHARPEN_LBUF0_DBG0_ADR      ( (SIPP_SHARPEN_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG0_OFF) )
#define SIPP_SHARPEN_LBUF0_DBG1_ADR      ( (SIPP_SHARPEN_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG1_OFF) )
#define SIPP_SHARPEN_FRM_DIM_ADR         ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_SHARPEN_CFG_ADR             ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_SHARPEN_OFFSET_ADR          ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_SHARPEN_FULL_DIM_ADR        ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define SIPP_SHARPEN_ALPHA_HP_ADR        ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x010) )
#define SIPP_SHARPEN_ALPHA_BP_ADR        ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x014) )
#define SIPP_SHARPEN_DARKEN_ADR          ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x018) )
#define SIPP_SHARPEN_NLMASK_GAIN_ADR     ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x01c) )
#define SIPP_SHARPEN_NLMASK_STOPS0_ADR   ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x020) )
#define SIPP_SHARPEN_NLMASK_STOPS1_ADR   ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x024) )
#define SIPP_SHARPEN_LOW_HIGH0_ADR       ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x028) )
#define SIPP_SHARPEN_LOW_HIGH1_ADR       ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x02c) )
#define SIPP_SHARPEN_UNDER_OVER_ADR      ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x030) )
#define SIPP_SHARPEN_GAUSIAN0_1_0_ADR    ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x034) )
#define SIPP_SHARPEN_GAUSIAN0_3_2_ADR    ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x038) )
#define SIPP_SHARPEN_GAUSIAN0_5_4_ADR    ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x03c) )
#define SIPP_SHARPEN_GAUSIAN1_1_0_ADR    ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x040) )
#define SIPP_SHARPEN_GAUSIAN1_3_2_ADR    ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x044) )
#define SIPP_SHARPEN_GAUSIAN1_5_4_ADR    ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x048) )
#define SIPP_SHARPEN_GAUSIAN2_1_0_ADR    ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x04c) )
#define SIPP_SHARPEN_GAUSIAN2_3_2_ADR    ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x050) )
#define SIPP_SHARPEN_GAUSIAN2_5_4_ADR    ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x054) )
#define SIPP_SHARPEN_LUT_DATA_ADR        ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x058) )
#define SIPP_SHARPEN_LUT_CTRL_ADR        ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x05c) )
#define SIPP_SHARPEN_LUT_RDATA_ADR       ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x060) )
#define SIPP_SHARPEN_MEM_CTRL_ADR        ( (SIPP_SHARPEN_BASE_ADR + FILT_REG_OFF + 0x064) )
#define SIPP_SHARPEN_MAX_OFF             ( (SIPP_SHARPEN_MEM_CTRL_ADR - SIPP_SHARPEN_BASE_ADR) )
#define SIPP_CGEN_IBUF0_BASE_ADR        ( (SIPP_CGEN_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define SIPP_CGEN_IBUF0_CFG_ADR         ( (SIPP_CGEN_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define SIPP_CGEN_IBUF0_LS_ADR          ( (SIPP_CGEN_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define SIPP_CGEN_IBUF0_PS_ADR          ( (SIPP_CGEN_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define SIPP_CGEN_IBUF0_IR_ADR          ( (SIPP_CGEN_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define SIPP_CGEN_IBUF0_FC_ADR          ( (SIPP_CGEN_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define SIPP_CGEN_IBUF0_ICTX_ADR        ( (SIPP_CGEN_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define SIPP_CGEN_IBUF0_CHNK_ADR        ( (SIPP_CGEN_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define SIPP_CGEN_OBUF0_BASE_ADR        ( (SIPP_CGEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_CGEN_OBUF0_CFG_ADR         ( (SIPP_CGEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_CGEN_OBUF0_LS_ADR          ( (SIPP_CGEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_CGEN_OBUF0_PS_ADR          ( (SIPP_CGEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_CGEN_OBUF0_IR_ADR          ( (SIPP_CGEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_CGEN_OBUF0_FC_ADR          ( (SIPP_CGEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_CGEN_OBUF0_OCTX_ADR        ( (SIPP_CGEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_CGEN_OBUF0_CHNK_ADR        ( (SIPP_CGEN_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_CGEN_DESC_ADDR_ADR         ( (SIPP_CGEN_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_CGEN_DESC_CTRL_ADR         ( (SIPP_CGEN_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_CGEN_DESC_DBG_ADR          ( (SIPP_CGEN_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_CGEN_DESC_FSCFG_ADR        ( (SIPP_CGEN_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_CGEN_LBUF0_CFG_ADR         ( (SIPP_CGEN_BASE_ADR + LBUF_OFF + SIPP_LBUF_CFG_OFF) )
#define SIPP_CGEN_LBUF0_ICTX_ADR        ( (SIPP_CGEN_BASE_ADR + LBUF_OFF + SIPP_LBUF_ICTX_OFF) )
#define SIPP_CGEN_LBUF0_OCTX_ADR        ( (SIPP_CGEN_BASE_ADR + LBUF_OFF + SIPP_LBUF_OCTX_OFF) )
#define SIPP_CGEN_LBUF0_DBG0_ADR        ( (SIPP_CGEN_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG0_OFF) )
#define SIPP_CGEN_LBUF0_DBG1_ADR        ( (SIPP_CGEN_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG1_OFF) )
#define SIPP_CGEN_LBUF1_CFG_ADR         ( (SIPP_CGEN_BASE_ADR + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_CGEN_LBUF1_ICTX_ADR        ( (SIPP_CGEN_BASE_ADR + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_CGEN_LBUF1_OCTX_ADR        ( (SIPP_CGEN_BASE_ADR + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_CGEN_LBUF1_DBG0_ADR        ( (SIPP_CGEN_BASE_ADR + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_CGEN_LBUF1_DBG1_ADR        ( (SIPP_CGEN_BASE_ADR + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_CGEN_LBUF2_CFG_ADR         ( (SIPP_CGEN_BASE_ADR + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define SIPP_CGEN_LBUF2_ICTX_ADR        ( (SIPP_CGEN_BASE_ADR + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define SIPP_CGEN_LBUF2_OCTX_ADR        ( (SIPP_CGEN_BASE_ADR + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define SIPP_CGEN_LBUF2_DBG0_ADR        ( (SIPP_CGEN_BASE_ADR + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define SIPP_CGEN_LBUF2_DBG1_ADR        ( (SIPP_CGEN_BASE_ADR + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define SIPP_CGEN_FRM_DIM_ADR                   ( (SIPP_CGEN_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_CGEN_CFG_ADR                       ( (SIPP_CGEN_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_CGEN_PURP_STRENGTH_ADR             ( (SIPP_CGEN_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_CGEN_PURP_COEFFS_ADR               ( (SIPP_CGEN_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define SIPP_CGEN_LUMA_COEFFS_ADR               ( (SIPP_CGEN_BASE_ADR + FILT_REG_OFF + 0x010) )
#define SIPP_CGEN_GEN_CHR_COEFFS0_ADR           ( (SIPP_CGEN_BASE_ADR + FILT_REG_OFF + 0x014) )
#define SIPP_CGEN_GEN_CHR_COEFFS1_ADR           ( (SIPP_CGEN_BASE_ADR + FILT_REG_OFF + 0x018) )
#define SIPP_CGEN_EDGE_MEDIAN_SLOPE_OFFSET_ADR  ( (SIPP_CGEN_BASE_ADR + FILT_REG_OFF + 0x01c) )
#define SIPP_CGEN_EDGE_MEDIAN_LIMIT_ADR         ( (SIPP_CGEN_BASE_ADR + FILT_REG_OFF + 0x020) )
#define SIPP_CGEN_MEM_CTRL_ADR                  ( (SIPP_CGEN_BASE_ADR + FILT_REG_OFF + 0x024) )
#define SIPP_CGEN_MAX_OFF                       ( (SIPP_CGEN_MEM_CTRL_ADR - SIPP_CGEN_BASE_ADR) )
#define SIPP_MED_IBUF0_BASE_ADR     ( (SIPP_MED_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define SIPP_MED_IBUF0_CFG_ADR      ( (SIPP_MED_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define SIPP_MED_IBUF0_LS_ADR       ( (SIPP_MED_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define SIPP_MED_IBUF0_PS_ADR       ( (SIPP_MED_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define SIPP_MED_IBUF0_IR_ADR       ( (SIPP_MED_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define SIPP_MED_IBUF0_FC_ADR       ( (SIPP_MED_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define SIPP_MED_IBUF0_ICTX_ADR     ( (SIPP_MED_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define SIPP_MED_IBUF0_CHNK_ADR     ( (SIPP_MED_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define SIPP_MED_OBUF0_BASE_ADR     ( (SIPP_MED_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_MED_OBUF0_CFG_ADR      ( (SIPP_MED_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_MED_OBUF0_LS_ADR       ( (SIPP_MED_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_MED_OBUF0_PS_ADR       ( (SIPP_MED_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_MED_OBUF0_IR_ADR       ( (SIPP_MED_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_MED_OBUF0_FC_ADR       ( (SIPP_MED_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_MED_OBUF0_OCTX_ADR     ( (SIPP_MED_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_MED_OBUF0_CHNK_ADR     ( (SIPP_MED_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_MED_DESC_ADDR_ADR      ( (SIPP_MED_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_MED_DESC_CTRL_ADR      ( (SIPP_MED_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_MED_DESC_DBG_ADR       ( (SIPP_MED_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_MED_DESC_FSCFG_ADR     ( (SIPP_MED_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_MED_LBUF0_CFG_ADR      ( (SIPP_MED_BASE_ADR + LBUF_OFF + SIPP_LBUF_CFG_OFF) )
#define SIPP_MED_LBUF0_ICTX_ADR     ( (SIPP_MED_BASE_ADR + LBUF_OFF + SIPP_LBUF_ICTX_OFF) )
#define SIPP_MED_LBUF0_OCTX_ADR     ( (SIPP_MED_BASE_ADR + LBUF_OFF + SIPP_LBUF_OCTX_OFF) )
#define SIPP_MED_LBUF0_DBG0_ADR     ( (SIPP_MED_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG0_OFF) )
#define SIPP_MED_LBUF0_DBG1_ADR     ( (SIPP_MED_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG1_OFF) )
#define SIPP_MED_FRM_DIM_ADR        ( (SIPP_MED_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_MED_CFG_ADR            ( (SIPP_MED_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_MED_LUMA_ALPHA_ADR     ( (SIPP_MED_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_MED_MEM_CTRL_ADR       ( (SIPP_MED_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define SIPP_MED_MAX_OFF            ( (SIPP_MED_MEM_CTRL_ADR - SIPP_MED_BASE_ADR) )
#define SIPP_CHROMA_IBUF0_BASE_ADR       ( (SIPP_CHROMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define SIPP_CHROMA_IBUF0_CFG_ADR        ( (SIPP_CHROMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define SIPP_CHROMA_IBUF0_LS_ADR         ( (SIPP_CHROMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define SIPP_CHROMA_IBUF0_PS_ADR         ( (SIPP_CHROMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define SIPP_CHROMA_IBUF0_IR_ADR         ( (SIPP_CHROMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define SIPP_CHROMA_IBUF0_FC_ADR         ( (SIPP_CHROMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define SIPP_CHROMA_IBUF0_ICTX_ADR       ( (SIPP_CHROMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define SIPP_CHROMA_IBUF0_CHNK_ADR       ( (SIPP_CHROMA_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define SIPP_CHROMA_OBUF0_BASE_ADR       ( (SIPP_CHROMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_CHROMA_OBUF0_CFG_ADR        ( (SIPP_CHROMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_CHROMA_OBUF0_LS_ADR         ( (SIPP_CHROMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_CHROMA_OBUF0_PS_ADR         ( (SIPP_CHROMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_CHROMA_OBUF0_IR_ADR         ( (SIPP_CHROMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_CHROMA_OBUF0_FC_ADR         ( (SIPP_CHROMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_CHROMA_OBUF0_OCTX_ADR       ( (SIPP_CHROMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_CHROMA_OBUF0_CHNK_ADR       ( (SIPP_CHROMA_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_CHROMA_DESC_ADDR_ADR        ( (SIPP_CHROMA_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_CHROMA_DESC_CTRL_ADR        ( (SIPP_CHROMA_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_CHROMA_DESC_DBG_ADR         ( (SIPP_CHROMA_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_CHROMA_DESC_FSCFG_ADR       ( (SIPP_CHROMA_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_CHROMA_LBUF0_CFG_ADR        ( (SIPP_CHROMA_BASE_ADR + LBUF_OFF + SIPP_LBUF_CFG_OFF) )
#define SIPP_CHROMA_LBUF0_ICTX_ADR       ( (SIPP_CHROMA_BASE_ADR + LBUF_OFF + SIPP_LBUF_ICTX_OFF) )
#define SIPP_CHROMA_LBUF0_OCTX_ADR       ( (SIPP_CHROMA_BASE_ADR + LBUF_OFF + SIPP_LBUF_OCTX_OFF) )
#define SIPP_CHROMA_LBUF0_DBG0_ADR       ( (SIPP_CHROMA_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG0_OFF) )
#define SIPP_CHROMA_LBUF0_DBG1_ADR       ( (SIPP_CHROMA_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG1_OFF) )
#define SIPP_CHROMA_LBUF1_CFG_ADR        ( (SIPP_CHROMA_BASE_ADR + LBUF_OFF + BUF_SPACING + SIPP_LBUF_CFG_OFF) )
#define SIPP_CHROMA_LBUF1_ICTX_ADR       ( (SIPP_CHROMA_BASE_ADR + LBUF_OFF + BUF_SPACING + SIPP_LBUF_ICTX_OFF) )
#define SIPP_CHROMA_LBUF1_OCTX_ADR       ( (SIPP_CHROMA_BASE_ADR + LBUF_OFF + BUF_SPACING + SIPP_LBUF_OCTX_OFF) )
#define SIPP_CHROMA_LBUF1_DBG0_ADR       ( (SIPP_CHROMA_BASE_ADR + LBUF_OFF + BUF_SPACING + SIPP_LBUF_DBG0_OFF) )
#define SIPP_CHROMA_LBUF1_DBG1_ADR       ( (SIPP_CHROMA_BASE_ADR + LBUF_OFF + BUF_SPACING + SIPP_LBUF_DBG1_OFF) )
#define SIPP_CHROMA_FRM_DIM_ADR          ( (SIPP_CHROMA_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_CHROMA_CFG_ADR              ( (SIPP_CHROMA_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_CHROMA_CFG2_ADR             ( (SIPP_CHROMA_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_CHROMA_THRESH_ADR           ( (SIPP_CHROMA_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define SIPP_CHROMA_THRESH2_ADR          ( (SIPP_CHROMA_BASE_ADR + FILT_REG_OFF + 0x010) )
#define SIPP_CHROMA_THRESH3_ADR          ( (SIPP_CHROMA_BASE_ADR + FILT_REG_OFF + 0x014) )
#define SIPP_CHROMA_THRESH4_ADR          ( (SIPP_CHROMA_BASE_ADR + FILT_REG_OFF + 0x018) )
#define SIPP_CHROMA_GREY_POINT_ADR       ( (SIPP_CHROMA_BASE_ADR + FILT_REG_OFF + 0x01c) )
#define SIPP_CHROMA_CHROMA_COEFFS_ADR    ( (SIPP_CHROMA_BASE_ADR + FILT_REG_OFF + 0x020) )
#define SIPP_CHROMA_MEM_CTRL_ADR         ( (SIPP_CHROMA_BASE_ADR + FILT_REG_OFF + 0x024) )
#define SIPP_CHROMA_MAX_OFF              ( (SIPP_CHROMA_MEM_CTRL_ADR - SIPP_CHROMA_BASE_ADR) )
#define SIPP_CC_IBUF0_BASE_ADR           ( (SIPP_CC_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define SIPP_CC_IBUF0_CFG_ADR            ( (SIPP_CC_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define SIPP_CC_IBUF0_LS_ADR             ( (SIPP_CC_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define SIPP_CC_IBUF0_PS_ADR             ( (SIPP_CC_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define SIPP_CC_IBUF0_IR_ADR             ( (SIPP_CC_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define SIPP_CC_IBUF0_FC_ADR             ( (SIPP_CC_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define SIPP_CC_IBUF0_ICTX_ADR           ( (SIPP_CC_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define SIPP_CC_IBUF0_CHNK_ADR           ( (SIPP_CC_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define SIPP_CC_IBUF1_BASE_ADR           ( (SIPP_CC_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define SIPP_CC_IBUF1_CFG_ADR            ( (SIPP_CC_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define SIPP_CC_IBUF1_LS_ADR             ( (SIPP_CC_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_LS_OFF) )
#define SIPP_CC_IBUF1_PS_ADR             ( (SIPP_CC_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_PS_OFF) )
#define SIPP_CC_IBUF1_IR_ADR             ( (SIPP_CC_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_IR_OFF) )
#define SIPP_CC_IBUF1_FC_ADR             ( (SIPP_CC_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_FC_OFF) )
#define SIPP_CC_IBUF1_ICTX_ADR           ( (SIPP_CC_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_ICTX_OFF) )
#define SIPP_CC_IBUF1_CHNK_ADR           ( (SIPP_CC_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_CHNK_OFF) )
#define SIPP_CC_IBUF2_BASE_ADR           ( (SIPP_CC_BASE_ADR + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define SIPP_CC_OBUF0_BASE_ADR           ( (SIPP_CC_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_CC_OBUF0_CFG_ADR            ( (SIPP_CC_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_CC_OBUF0_LS_ADR             ( (SIPP_CC_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_CC_OBUF0_PS_ADR             ( (SIPP_CC_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_CC_OBUF0_IR_ADR             ( (SIPP_CC_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_CC_OBUF0_FC_ADR             ( (SIPP_CC_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_CC_OBUF0_OCTX_ADR           ( (SIPP_CC_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_CC_OBUF0_CHNK_ADR           ( (SIPP_CC_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_CC_DESC_ADDR_ADR            ( (SIPP_CC_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_CC_DESC_CTRL_ADR            ( (SIPP_CC_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_CC_DESC_DBG_ADR             ( (SIPP_CC_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_CC_DESC_FSCFG_ADR           ( (SIPP_CC_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_CC_LBUF0_CFG_ADR            ( (SIPP_CC_BASE_ADR + LBUF_OFF + SIPP_LBUF_CFG_OFF) )
#define SIPP_CC_LBUF0_ICTX_ADR           ( (SIPP_CC_BASE_ADR + LBUF_OFF + SIPP_LBUF_ICTX_OFF) )
#define SIPP_CC_LBUF0_OCTX_ADR           ( (SIPP_CC_BASE_ADR + LBUF_OFF + SIPP_LBUF_OCTX_OFF) )
#define SIPP_CC_LBUF0_DBG0_ADR           ( (SIPP_CC_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG0_OFF) )
#define SIPP_CC_LBUF0_DBG1_ADR           ( (SIPP_CC_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG1_OFF) )
#define SIPP_CC_FRM_DIM_ADR              ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_CC_CFG_ADR                  ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_CC_KRGB0_ADR                ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_CC_KRGB1_ADR                ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define SIPP_CC_CCM10_ADR                ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x010) )
#define SIPP_CC_CCM32_ADR                ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x014) )
#define SIPP_CC_CCM54_ADR                ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x018) )
#define SIPP_CC_CCM76_ADR                ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x01c) )
#define SIPP_CC_CCM8_ADR                 ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x020) )
#define SIPP_CC_OFFSETS_ADR              ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x024) )
#define SIPP_CC_3DLUT_CFG_ADR            ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x028) )
#define SIPP_CC_3DLUT_ADDR_ADR           ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x030) )
#define SIPP_CC_3DLUT_DATA_RD_ADR        ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x034) )
#define SIPP_CC_3DLUT_DATA_WR_GR_ADR     ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x038) )
#define SIPP_CC_3DLUT_DATA_WR_B_ADR      ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x040) )
#define SIPP_CC_MEM_CTRL_ADR             ( (SIPP_CC_BASE_ADR + FILT_REG_OFF + 0x044) )
#define SIPP_CC_MAX_OFF                  ( (SIPP_CC_MEM_CTRL_ADR - SIPP_CC_BASE_ADR) )
#define SIPP_LUT_IBUF0_BASE_ADR     ( (SIPP_LUT_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define SIPP_LUT_IBUF0_CFG_ADR      ( (SIPP_LUT_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define SIPP_LUT_IBUF0_LS_ADR       ( (SIPP_LUT_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define SIPP_LUT_IBUF0_PS_ADR       ( (SIPP_LUT_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define SIPP_LUT_IBUF0_IR_ADR       ( (SIPP_LUT_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define SIPP_LUT_IBUF0_FC_ADR       ( (SIPP_LUT_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define SIPP_LUT_IBUF0_ICTX_ADR     ( (SIPP_LUT_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define SIPP_LUT_IBUF0_CHNK_ADR     ( (SIPP_LUT_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define SIPP_LUT_IBUF1_BASE_ADR     ( (SIPP_LUT_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_BASE_OFF) )
#define SIPP_LUT_OBUF0_BASE_ADR     ( (SIPP_LUT_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_LUT_OBUF0_CFG_ADR      ( (SIPP_LUT_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_LUT_OBUF0_LS_ADR       ( (SIPP_LUT_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_LUT_OBUF0_PS_ADR       ( (SIPP_LUT_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_LUT_OBUF0_IR_ADR       ( (SIPP_LUT_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_LUT_OBUF0_FC_ADR       ( (SIPP_LUT_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_LUT_OBUF0_OCTX_ADR     ( (SIPP_LUT_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_LUT_OBUF0_CHNK_ADR     ( (SIPP_LUT_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_LUT_DESC_ADDR_ADR      ( (SIPP_LUT_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_LUT_DESC_CTRL_ADR      ( (SIPP_LUT_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_LUT_DESC_DBG_ADR       ( (SIPP_LUT_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_LUT_DESC_FSCFG_ADR     ( (SIPP_LUT_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_LUT_FRM_DIM_ADR        ( (SIPP_LUT_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_LUT_CFG_ADR            ( (SIPP_LUT_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_LUT_SIZES7_0_ADR       ( (SIPP_LUT_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_LUT_SIZES15_8_ADR      ( (SIPP_LUT_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define SIPP_LUT_LUT_CFG_ADR        ( (SIPP_LUT_BASE_ADR + FILT_REG_OFF + 0x010) )
#define SIPP_LUT_APB_ACCESS_ADR     ( (SIPP_LUT_BASE_ADR + FILT_REG_OFF + 0x014) )
#define SIPP_LUT_APB_RDATA_ADR      ( (SIPP_LUT_BASE_ADR + FILT_REG_OFF + 0x018) )
#define SIPP_LUT_COEFFS1_ADR        ( (SIPP_LUT_BASE_ADR + FILT_REG_OFF + 0x01c) )
#define SIPP_LUT_COEFFS2_ADR        ( (SIPP_LUT_BASE_ADR + FILT_REG_OFF + 0x020) )
#define SIPP_LUT_COEFFS3_ADR        ( (SIPP_LUT_BASE_ADR + FILT_REG_OFF + 0x024) )
#define SIPP_LUT_COEFFS4_ADR        ( (SIPP_LUT_BASE_ADR + FILT_REG_OFF + 0x028) )
#define SIPP_LUT_COEFFS5_ADR        ( (SIPP_LUT_BASE_ADR + FILT_REG_OFF + 0x02c) )
#define SIPP_LUT_COEFFS6_ADR        ( (SIPP_LUT_BASE_ADR + FILT_REG_OFF + 0x030) )
#define SIPP_LUT_MEM_CTRL_ADR       ( (SIPP_LUT_BASE_ADR + FILT_REG_OFF + 0x034) )
#define SIPP_LUT_MAX_OFF            ( (SIPP_LUT_MEM_CTRL_ADR - SIPP_LUT_BASE_ADR) )
#define SIPP_UPFIRDN_IBUF0_BASE_ADR     ( (SIPP_UPFIRDN_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define SIPP_UPFIRDN_IBUF0_CFG_ADR      ( (SIPP_UPFIRDN_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define SIPP_UPFIRDN_IBUF0_LS_ADR       ( (SIPP_UPFIRDN_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define SIPP_UPFIRDN_IBUF0_PS_ADR       ( (SIPP_UPFIRDN_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define SIPP_UPFIRDN_IBUF0_IR_ADR       ( (SIPP_UPFIRDN_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define SIPP_UPFIRDN_IBUF0_FC_ADR       ( (SIPP_UPFIRDN_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define SIPP_UPFIRDN_IBUF0_ICTX_ADR     ( (SIPP_UPFIRDN_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define SIPP_UPFIRDN_IBUF0_CHNK_ADR     ( (SIPP_UPFIRDN_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define SIPP_UPFIRDN_OBUF0_BASE_ADR     ( (SIPP_UPFIRDN_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_UPFIRDN_OBUF0_CFG_ADR      ( (SIPP_UPFIRDN_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_UPFIRDN_OBUF0_LS_ADR       ( (SIPP_UPFIRDN_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_UPFIRDN_OBUF0_PS_ADR       ( (SIPP_UPFIRDN_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_UPFIRDN_OBUF0_IR_ADR       ( (SIPP_UPFIRDN_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_UPFIRDN_OBUF0_FC_ADR       ( (SIPP_UPFIRDN_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_UPFIRDN_OBUF0_OCTX_ADR     ( (SIPP_UPFIRDN_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_UPFIRDN_OBUF0_CHNK_ADR     ( (SIPP_UPFIRDN_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_UPFIRDN_DESC_ADDR_ADR      ( (SIPP_UPFIRDN_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_UPFIRDN_DESC_CTRL_ADR      ( (SIPP_UPFIRDN_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_UPFIRDN_DESC_DBG_ADR       ( (SIPP_UPFIRDN_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_UPFIRDN_DESC_FSCFG_ADR     ( (SIPP_UPFIRDN_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_UPFIRDN_FRM_IN_DIM_ADR     ( (SIPP_UPFIRDN_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_UPFIRDN_FRM_OUT_DIM_ADR    ( (SIPP_UPFIRDN_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_UPFIRDN_CFG_ADR            ( (SIPP_UPFIRDN_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_UPFIRDN_IO_WIDTH_ADR       ( (SIPP_UPFIRDN_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define SIPP_UPFIRDN_VPHASE_ADR         ( (SIPP_UPFIRDN_BASE_ADR + FILT_REG_OFF + 0x010) )
#define SIPP_UPFIRDN_XYSTART_ADR        ( (SIPP_UPFIRDN_BASE_ADR + FILT_REG_OFF + 0x014) )
#define SIPP_UPFIRDN_INITPHASE_ADR      ( (SIPP_UPFIRDN_BASE_ADR + FILT_REG_OFF + 0x018) )
#define SIPP_UPFIRDN_VP_OFF             ( (FILT_REG_OFF + 0x020) )
#define SIPP_UPFIRDN_VP0_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x000) )
#define SIPP_UPFIRDN_VP0__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x004) )
#define SIPP_UPFIRDN_VP1_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x008) )
#define SIPP_UPFIRDN_VP1__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x00c) )
#define SIPP_UPFIRDN_VP2_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x010) )
#define SIPP_UPFIRDN_VP2__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x014) )
#define SIPP_UPFIRDN_VP3_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x018) )
#define SIPP_UPFIRDN_VP3__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x01c) )
#define SIPP_UPFIRDN_VP4_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x020) )
#define SIPP_UPFIRDN_VP4__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x024) )
#define SIPP_UPFIRDN_VP5_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x028) )
#define SIPP_UPFIRDN_VP5__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x02c) )
#define SIPP_UPFIRDN_VP6_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x030) )
#define SIPP_UPFIRDN_VP6__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x034) )
#define SIPP_UPFIRDN_VP7_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x038) )
#define SIPP_UPFIRDN_VP7__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x03c) )
#define SIPP_UPFIRDN_VP8_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x040) )
#define SIPP_UPFIRDN_VP8__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x044) )
#define SIPP_UPFIRDN_VP9_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x048) )
#define SIPP_UPFIRDN_VP9__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x04c) )
#define SIPP_UPFIRDN_VP10_3210_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x050) )
#define SIPP_UPFIRDN_VP10__654_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x054) )
#define SIPP_UPFIRDN_VP11_3210_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x058) )
#define SIPP_UPFIRDN_VP11__654_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x05c) )
#define SIPP_UPFIRDN_VP12_3210_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x060) )
#define SIPP_UPFIRDN_VP12__654_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x064) )
#define SIPP_UPFIRDN_VP13_3210_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x068) )
#define SIPP_UPFIRDN_VP13__654_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x06c) )
#define SIPP_UPFIRDN_VP14_3210_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x070) )
#define SIPP_UPFIRDN_VP14__654_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x074) )
#define SIPP_UPFIRDN_VP15_3210_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x078) )
#define SIPP_UPFIRDN_VP15__654_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_VP_OFF + 0x07c) )
#define SIPP_UPFIRDN_HP_OFF             ( (SIPP_UPFIRDN_VP_OFF + 0x080) )
#define SIPP_UPFIRDN_HP0_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x000) )
#define SIPP_UPFIRDN_HP0__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x004) )
#define SIPP_UPFIRDN_HP1_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x008) )
#define SIPP_UPFIRDN_HP1__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x00c) )
#define SIPP_UPFIRDN_HP2_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x010) )
#define SIPP_UPFIRDN_HP2__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x014) )
#define SIPP_UPFIRDN_HP3_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x018) )
#define SIPP_UPFIRDN_HP3__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x01c) )
#define SIPP_UPFIRDN_HP4_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x020) )
#define SIPP_UPFIRDN_HP4__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x024) )
#define SIPP_UPFIRDN_HP5_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x028) )
#define SIPP_UPFIRDN_HP5__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x02c) )
#define SIPP_UPFIRDN_HP6_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x030) )
#define SIPP_UPFIRDN_HP6__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x034) )
#define SIPP_UPFIRDN_HP7_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x038) )
#define SIPP_UPFIRDN_HP7__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x03c) )
#define SIPP_UPFIRDN_HP8_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x040) )
#define SIPP_UPFIRDN_HP8__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x044) )
#define SIPP_UPFIRDN_HP9_3210_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x048) )
#define SIPP_UPFIRDN_HP9__654_ADR       ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x04c) )
#define SIPP_UPFIRDN_HP10_3210_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x050) )
#define SIPP_UPFIRDN_HP10__654_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x054) )
#define SIPP_UPFIRDN_HP11_3210_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x058) )
#define SIPP_UPFIRDN_HP11__654_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x05c) )
#define SIPP_UPFIRDN_HP12_3210_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x060) )
#define SIPP_UPFIRDN_HP12__654_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x064) )
#define SIPP_UPFIRDN_HP13_3210_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x068) )
#define SIPP_UPFIRDN_HP13__654_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x06c) )
#define SIPP_UPFIRDN_HP14_3210_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x070) )
#define SIPP_UPFIRDN_HP14__654_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x074) )
#define SIPP_UPFIRDN_HP15_3210_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x078) )
#define SIPP_UPFIRDN_HP15__654_ADR      ( (SIPP_UPFIRDN_BASE_ADR + SIPP_UPFIRDN_HP_OFF + 0x07c) )
#define SIPP_UPFIRDN_MAX_OFF            ( (SIPP_UPFIRDN_HP15__654_ADR - SIPP_UPFIRDN_BASE_ADR) )
#define SIPP_UPFIRDN0_IBUF0_BASE_ADR    ( ( SIPP_UPFIRDN_IBUF0_BASE_ADR  + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_IBUF0_CFG_ADR     ( ( SIPP_UPFIRDN_IBUF0_CFG_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_IBUF0_LS_ADR      ( ( SIPP_UPFIRDN_IBUF0_LS_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_IBUF0_PS_ADR      ( ( SIPP_UPFIRDN_IBUF0_PS_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_IBUF0_IR_ADR      ( ( SIPP_UPFIRDN_IBUF0_IR_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_IBUF0_FC_ADR      ( ( SIPP_UPFIRDN_IBUF0_FC_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_IBUF0_ICTX_ADR    ( ( SIPP_UPFIRDN_IBUF0_ICTX_ADR  + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_IBUF0_CHNK_ADR    ( ( SIPP_UPFIRDN_IBUF0_CHNK_ADR  + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_OBUF0_BASE_ADR    ( ( SIPP_UPFIRDN_OBUF0_BASE_ADR  + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_OBUF0_CFG_ADR     ( ( SIPP_UPFIRDN_OBUF0_CFG_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_OBUF0_LS_ADR      ( ( SIPP_UPFIRDN_OBUF0_LS_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_OBUF0_PS_ADR      ( ( SIPP_UPFIRDN_OBUF0_PS_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_OBUF0_IR_ADR      ( ( SIPP_UPFIRDN_OBUF0_IR_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_OBUF0_FC_ADR      ( ( SIPP_UPFIRDN_OBUF0_FC_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_OBUF0_OCTX_ADR    ( ( SIPP_UPFIRDN_OBUF0_OCTX_ADR  + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_OBUF0_CHNK_ADR    ( ( SIPP_UPFIRDN_OBUF0_CHNK_ADR  + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_DESC_ADDR_ADR     ( (SIPP_UPFIRDN_DESC_ADDR_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_DESC_CTRL_ADR     ( (SIPP_UPFIRDN_DESC_CTRL_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_DESC_DBG_ADR      ( (SIPP_UPFIRDN_DESC_DBG_ADR     + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_DESC_FSCFG_ADR    ( (SIPP_UPFIRDN_DESC_FSCFG_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_FRM_IN_DIM_ADR    ( ( SIPP_UPFIRDN_FRM_IN_DIM_ADR  + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_FRM_OUT_DIM_ADR   ( ( SIPP_UPFIRDN_FRM_OUT_DIM_ADR + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_CFG_ADR           ( ( SIPP_UPFIRDN_CFG_ADR         + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_IO_WIDTH_ADR      ( ( SIPP_UPFIRDN_IO_WIDTH_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VPHASE_ADR        ( ( SIPP_UPFIRDN_VPHASE_ADR      + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_XYSTART_ADR       ( ( SIPP_UPFIRDN_XYSTART_ADR     + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_INITPHASE_ADR     ( ( SIPP_UPFIRDN_INITPHASE_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP0_3210_ADR      ( ( SIPP_UPFIRDN_VP0_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP0__654_ADR      ( ( SIPP_UPFIRDN_VP0__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP1_3210_ADR      ( ( SIPP_UPFIRDN_VP1_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP1__654_ADR      ( ( SIPP_UPFIRDN_VP1__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP2_3210_ADR      ( ( SIPP_UPFIRDN_VP2_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP2__654_ADR      ( ( SIPP_UPFIRDN_VP2__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP3_3210_ADR      ( ( SIPP_UPFIRDN_VP3_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP3__654_ADR      ( ( SIPP_UPFIRDN_VP3__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP4_3210_ADR      ( ( SIPP_UPFIRDN_VP4_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP4__654_ADR      ( ( SIPP_UPFIRDN_VP4__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP5_3210_ADR      ( ( SIPP_UPFIRDN_VP5_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP5__654_ADR      ( ( SIPP_UPFIRDN_VP5__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP6_3210_ADR      ( ( SIPP_UPFIRDN_VP6_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP6__654_ADR      ( ( SIPP_UPFIRDN_VP6__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP7_3210_ADR      ( ( SIPP_UPFIRDN_VP7_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP7__654_ADR      ( ( SIPP_UPFIRDN_VP7__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP8_3210_ADR      ( ( SIPP_UPFIRDN_VP8_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP8__654_ADR      ( ( SIPP_UPFIRDN_VP8__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP9_3210_ADR      ( ( SIPP_UPFIRDN_VP9_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP9__654_ADR      ( ( SIPP_UPFIRDN_VP9__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP10_3210_ADR     ( ( SIPP_UPFIRDN_VP10_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP10__654_ADR     ( ( SIPP_UPFIRDN_VP10__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP11_3210_ADR     ( ( SIPP_UPFIRDN_VP11_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP11__654_ADR     ( ( SIPP_UPFIRDN_VP11__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP12_3210_ADR     ( ( SIPP_UPFIRDN_VP12_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP12__654_ADR     ( ( SIPP_UPFIRDN_VP12__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP13_3210_ADR     ( ( SIPP_UPFIRDN_VP13_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP13__654_ADR     ( ( SIPP_UPFIRDN_VP13__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP14_3210_ADR     ( ( SIPP_UPFIRDN_VP14_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP14__654_ADR     ( ( SIPP_UPFIRDN_VP14__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP15_3210_ADR     ( ( SIPP_UPFIRDN_VP15_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_VP15__654_ADR     ( ( SIPP_UPFIRDN_VP15__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP0_3210_ADR      ( ( SIPP_UPFIRDN_HP0_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP0__654_ADR      ( ( SIPP_UPFIRDN_HP0__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP1_3210_ADR      ( ( SIPP_UPFIRDN_HP1_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP1__654_ADR      ( ( SIPP_UPFIRDN_HP1__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP2_3210_ADR      ( ( SIPP_UPFIRDN_HP2_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP2__654_ADR      ( ( SIPP_UPFIRDN_HP2__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP3_3210_ADR      ( ( SIPP_UPFIRDN_HP3_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP3__654_ADR      ( ( SIPP_UPFIRDN_HP3__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP4_3210_ADR      ( ( SIPP_UPFIRDN_HP4_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP4__654_ADR      ( ( SIPP_UPFIRDN_HP4__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP5_3210_ADR      ( ( SIPP_UPFIRDN_HP5_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP5__654_ADR      ( ( SIPP_UPFIRDN_HP5__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP6_3210_ADR      ( ( SIPP_UPFIRDN_HP6_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP6__654_ADR      ( ( SIPP_UPFIRDN_HP6__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP7_3210_ADR      ( ( SIPP_UPFIRDN_HP7_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP7__654_ADR      ( ( SIPP_UPFIRDN_HP7__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP8_3210_ADR      ( ( SIPP_UPFIRDN_HP8_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP8__654_ADR      ( ( SIPP_UPFIRDN_HP8__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP9_3210_ADR      ( ( SIPP_UPFIRDN_HP9_3210_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP9__654_ADR      ( ( SIPP_UPFIRDN_HP9__654_ADR    + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP10_3210_ADR     ( ( SIPP_UPFIRDN_HP10_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP10__654_ADR     ( ( SIPP_UPFIRDN_HP10__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP11_3210_ADR     ( ( SIPP_UPFIRDN_HP11_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP11__654_ADR     ( ( SIPP_UPFIRDN_HP11__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP12_3210_ADR     ( ( SIPP_UPFIRDN_HP12_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP12__654_ADR     ( ( SIPP_UPFIRDN_HP12__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP13_3210_ADR     ( ( SIPP_UPFIRDN_HP13_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP13__654_ADR     ( ( SIPP_UPFIRDN_HP13__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP14_3210_ADR     ( ( SIPP_UPFIRDN_HP14_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP14__654_ADR     ( ( SIPP_UPFIRDN_HP14__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP15_3210_ADR     ( ( SIPP_UPFIRDN_HP15_3210_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_HP15__654_ADR     ( ( SIPP_UPFIRDN_HP15__654_ADR   + SIPP_UPFIRDN0_OFF) )
#define SIPP_UPFIRDN0_MAX_OFF           ( ( SIPP_UPFIRDN_MAX_OFF) )
#define SIPP_UPFIRDN1_IBUF0_BASE_ADR    ( ( SIPP_UPFIRDN_IBUF0_BASE_ADR  + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_IBUF0_CFG_ADR     ( ( SIPP_UPFIRDN_IBUF0_CFG_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_IBUF0_LS_ADR      ( ( SIPP_UPFIRDN_IBUF0_LS_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_IBUF0_PS_ADR      ( ( SIPP_UPFIRDN_IBUF0_PS_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_IBUF0_IR_ADR      ( ( SIPP_UPFIRDN_IBUF0_IR_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_IBUF0_FC_ADR      ( ( SIPP_UPFIRDN_IBUF0_FC_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_IBUF0_ICTX_ADR    ( ( SIPP_UPFIRDN_IBUF0_ICTX_ADR  + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_IBUF0_CHNK_ADR    ( ( SIPP_UPFIRDN_IBUF0_CHNK_ADR  + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_OBUF0_BASE_ADR    ( ( SIPP_UPFIRDN_OBUF0_BASE_ADR  + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_OBUF0_CFG_ADR     ( ( SIPP_UPFIRDN_OBUF0_CFG_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_OBUF0_LS_ADR      ( ( SIPP_UPFIRDN_OBUF0_LS_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_OBUF0_PS_ADR      ( ( SIPP_UPFIRDN_OBUF0_PS_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_OBUF0_IR_ADR      ( ( SIPP_UPFIRDN_OBUF0_IR_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_OBUF0_FC_ADR      ( ( SIPP_UPFIRDN_OBUF0_FC_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_OBUF0_OCTX_ADR    ( ( SIPP_UPFIRDN_OBUF0_OCTX_ADR  + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_OBUF0_CHNK_ADR    ( ( SIPP_UPFIRDN_OBUF0_CHNK_ADR  + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_DESC_ADDR_ADR     ( (SIPP_UPFIRDN_DESC_ADDR_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_DESC_CTRL_ADR     ( (SIPP_UPFIRDN_DESC_CTRL_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_DESC_DBG_ADR      ( (SIPP_UPFIRDN_DESC_DBG_ADR     + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_DESC_FSCFG_ADR    ( (SIPP_UPFIRDN_DESC_FSCFG_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_FRM_IN_DIM_ADR    ( ( SIPP_UPFIRDN_FRM_IN_DIM_ADR  + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_FRM_OUT_DIM_ADR   ( ( SIPP_UPFIRDN_FRM_OUT_DIM_ADR + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_CFG_ADR           ( ( SIPP_UPFIRDN_CFG_ADR         + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_IO_WIDTH_ADR      ( ( SIPP_UPFIRDN_IO_WIDTH_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VPHASE_ADR        ( ( SIPP_UPFIRDN_VPHASE_ADR      + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_XYSTART_ADR       ( ( SIPP_UPFIRDN_XYSTART_ADR     + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_INITPHASE_ADR     ( ( SIPP_UPFIRDN_INITPHASE_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP0_3210_ADR      ( ( SIPP_UPFIRDN_VP0_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP0__654_ADR      ( ( SIPP_UPFIRDN_VP0__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP1_3210_ADR      ( ( SIPP_UPFIRDN_VP1_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP1__654_ADR      ( ( SIPP_UPFIRDN_VP1__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP2_3210_ADR      ( ( SIPP_UPFIRDN_VP2_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP2__654_ADR      ( ( SIPP_UPFIRDN_VP2__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP3_3210_ADR      ( ( SIPP_UPFIRDN_VP3_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP3__654_ADR      ( ( SIPP_UPFIRDN_VP3__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP4_3210_ADR      ( ( SIPP_UPFIRDN_VP4_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP4__654_ADR      ( ( SIPP_UPFIRDN_VP4__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP5_3210_ADR      ( ( SIPP_UPFIRDN_VP5_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP5__654_ADR      ( ( SIPP_UPFIRDN_VP5__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP6_3210_ADR      ( ( SIPP_UPFIRDN_VP6_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP6__654_ADR      ( ( SIPP_UPFIRDN_VP6__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP7_3210_ADR      ( ( SIPP_UPFIRDN_VP7_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP7__654_ADR      ( ( SIPP_UPFIRDN_VP7__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP8_3210_ADR      ( ( SIPP_UPFIRDN_VP8_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP8__654_ADR      ( ( SIPP_UPFIRDN_VP8__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP9_3210_ADR      ( ( SIPP_UPFIRDN_VP9_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP9__654_ADR      ( ( SIPP_UPFIRDN_VP9__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP10_3210_ADR     ( ( SIPP_UPFIRDN_VP10_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP10__654_ADR     ( ( SIPP_UPFIRDN_VP10__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP11_3210_ADR     ( ( SIPP_UPFIRDN_VP11_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP11__654_ADR     ( ( SIPP_UPFIRDN_VP11__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP12_3210_ADR     ( ( SIPP_UPFIRDN_VP12_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP12__654_ADR     ( ( SIPP_UPFIRDN_VP12__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP13_3210_ADR     ( ( SIPP_UPFIRDN_VP13_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP13__654_ADR     ( ( SIPP_UPFIRDN_VP13__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP14_3210_ADR     ( ( SIPP_UPFIRDN_VP14_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP14__654_ADR     ( ( SIPP_UPFIRDN_VP14__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP15_3210_ADR     ( ( SIPP_UPFIRDN_VP15_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_VP15__654_ADR     ( ( SIPP_UPFIRDN_VP15__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP0_3210_ADR      ( ( SIPP_UPFIRDN_HP0_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP0__654_ADR      ( ( SIPP_UPFIRDN_HP0__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP1_3210_ADR      ( ( SIPP_UPFIRDN_HP1_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP1__654_ADR      ( ( SIPP_UPFIRDN_HP1__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP2_3210_ADR      ( ( SIPP_UPFIRDN_HP2_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP2__654_ADR      ( ( SIPP_UPFIRDN_HP2__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP3_3210_ADR      ( ( SIPP_UPFIRDN_HP3_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP3__654_ADR      ( ( SIPP_UPFIRDN_HP3__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP4_3210_ADR      ( ( SIPP_UPFIRDN_HP4_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP4__654_ADR      ( ( SIPP_UPFIRDN_HP4__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP5_3210_ADR      ( ( SIPP_UPFIRDN_HP5_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP5__654_ADR      ( ( SIPP_UPFIRDN_HP5__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP6_3210_ADR      ( ( SIPP_UPFIRDN_HP6_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP6__654_ADR      ( ( SIPP_UPFIRDN_HP6__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP7_3210_ADR      ( ( SIPP_UPFIRDN_HP7_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP7__654_ADR      ( ( SIPP_UPFIRDN_HP7__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP8_3210_ADR      ( ( SIPP_UPFIRDN_HP8_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP8__654_ADR      ( ( SIPP_UPFIRDN_HP8__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP9_3210_ADR      ( ( SIPP_UPFIRDN_HP9_3210_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP9__654_ADR      ( ( SIPP_UPFIRDN_HP9__654_ADR    + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP10_3210_ADR     ( ( SIPP_UPFIRDN_HP10_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP10__654_ADR     ( ( SIPP_UPFIRDN_HP10__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP11_3210_ADR     ( ( SIPP_UPFIRDN_HP11_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP11__654_ADR     ( ( SIPP_UPFIRDN_HP11__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP12_3210_ADR     ( ( SIPP_UPFIRDN_HP12_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP12__654_ADR     ( ( SIPP_UPFIRDN_HP12__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP13_3210_ADR     ( ( SIPP_UPFIRDN_HP13_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP13__654_ADR     ( ( SIPP_UPFIRDN_HP13__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP14_3210_ADR     ( ( SIPP_UPFIRDN_HP14_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP14__654_ADR     ( ( SIPP_UPFIRDN_HP14__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP15_3210_ADR     ( ( SIPP_UPFIRDN_HP15_3210_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_HP15__654_ADR     ( ( SIPP_UPFIRDN_HP15__654_ADR   + SIPP_UPFIRDN1_OFF) )
#define SIPP_UPFIRDN1_MAX_OFF           ( ( SIPP_UPFIRDN_MAX_OFF) )
#define SIPP_UPFIRDN2_IBUF0_BASE_ADR    ( ( SIPP_UPFIRDN_IBUF0_BASE_ADR  + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_IBUF0_CFG_ADR     ( ( SIPP_UPFIRDN_IBUF0_CFG_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_IBUF0_LS_ADR      ( ( SIPP_UPFIRDN_IBUF0_LS_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_IBUF0_PS_ADR      ( ( SIPP_UPFIRDN_IBUF0_PS_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_IBUF0_IR_ADR      ( ( SIPP_UPFIRDN_IBUF0_IR_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_IBUF0_FC_ADR      ( ( SIPP_UPFIRDN_IBUF0_FC_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_IBUF0_ICTX_ADR    ( ( SIPP_UPFIRDN_IBUF0_ICTX_ADR  + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_IBUF0_CHNK_ADR    ( ( SIPP_UPFIRDN_IBUF0_CHNK_ADR  + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_OBUF0_BASE_ADR    ( ( SIPP_UPFIRDN_OBUF0_BASE_ADR  + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_OBUF0_CFG_ADR     ( ( SIPP_UPFIRDN_OBUF0_CFG_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_OBUF0_LS_ADR      ( ( SIPP_UPFIRDN_OBUF0_LS_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_OBUF0_PS_ADR      ( ( SIPP_UPFIRDN_OBUF0_PS_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_OBUF0_IR_ADR      ( ( SIPP_UPFIRDN_OBUF0_IR_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_OBUF0_FC_ADR      ( ( SIPP_UPFIRDN_OBUF0_FC_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_OBUF0_OCTX_ADR    ( ( SIPP_UPFIRDN_OBUF0_OCTX_ADR  + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_OBUF0_CHNK_ADR    ( ( SIPP_UPFIRDN_OBUF0_CHNK_ADR  + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_DESC_ADDR_ADR     ( (SIPP_UPFIRDN_DESC_ADDR_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_DESC_CTRL_ADR     ( (SIPP_UPFIRDN_DESC_CTRL_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_DESC_DBG_ADR      ( (SIPP_UPFIRDN_DESC_DBG_ADR     + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_DESC_FSCFG_ADR    ( (SIPP_UPFIRDN_DESC_FSCFG_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_FRM_IN_DIM_ADR    ( ( SIPP_UPFIRDN_FRM_IN_DIM_ADR  + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_FRM_OUT_DIM_ADR   ( ( SIPP_UPFIRDN_FRM_OUT_DIM_ADR + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_CFG_ADR           ( ( SIPP_UPFIRDN_CFG_ADR         + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_IO_WIDTH_ADR      ( ( SIPP_UPFIRDN_IO_WIDTH_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VPHASE_ADR        ( ( SIPP_UPFIRDN_VPHASE_ADR      + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_XYSTART_ADR       ( ( SIPP_UPFIRDN_XYSTART_ADR     + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_INITPHASE_ADR     ( ( SIPP_UPFIRDN_INITPHASE_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP0_3210_ADR      ( ( SIPP_UPFIRDN_VP0_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP0__654_ADR      ( ( SIPP_UPFIRDN_VP0__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP1_3210_ADR      ( ( SIPP_UPFIRDN_VP1_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP1__654_ADR      ( ( SIPP_UPFIRDN_VP1__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP2_3210_ADR      ( ( SIPP_UPFIRDN_VP2_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP2__654_ADR      ( ( SIPP_UPFIRDN_VP2__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP3_3210_ADR      ( ( SIPP_UPFIRDN_VP3_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP3__654_ADR      ( ( SIPP_UPFIRDN_VP3__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP4_3210_ADR      ( ( SIPP_UPFIRDN_VP4_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP4__654_ADR      ( ( SIPP_UPFIRDN_VP4__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP5_3210_ADR      ( ( SIPP_UPFIRDN_VP5_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP5__654_ADR      ( ( SIPP_UPFIRDN_VP5__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP6_3210_ADR      ( ( SIPP_UPFIRDN_VP6_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP6__654_ADR      ( ( SIPP_UPFIRDN_VP6__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP7_3210_ADR      ( ( SIPP_UPFIRDN_VP7_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP7__654_ADR      ( ( SIPP_UPFIRDN_VP7__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP8_3210_ADR      ( ( SIPP_UPFIRDN_VP8_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP8__654_ADR      ( ( SIPP_UPFIRDN_VP8__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP9_3210_ADR      ( ( SIPP_UPFIRDN_VP9_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP9__654_ADR      ( ( SIPP_UPFIRDN_VP9__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP10_3210_ADR     ( ( SIPP_UPFIRDN_VP10_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP10__654_ADR     ( ( SIPP_UPFIRDN_VP10__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP11_3210_ADR     ( ( SIPP_UPFIRDN_VP11_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP11__654_ADR     ( ( SIPP_UPFIRDN_VP11__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP12_3210_ADR     ( ( SIPP_UPFIRDN_VP12_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP12__654_ADR     ( ( SIPP_UPFIRDN_VP12__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP13_3210_ADR     ( ( SIPP_UPFIRDN_VP13_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP13__654_ADR     ( ( SIPP_UPFIRDN_VP13__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP14_3210_ADR     ( ( SIPP_UPFIRDN_VP14_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP14__654_ADR     ( ( SIPP_UPFIRDN_VP14__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP15_3210_ADR     ( ( SIPP_UPFIRDN_VP15_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_VP15__654_ADR     ( ( SIPP_UPFIRDN_VP15__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP0_3210_ADR      ( ( SIPP_UPFIRDN_HP0_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP0__654_ADR      ( ( SIPP_UPFIRDN_HP0__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP1_3210_ADR      ( ( SIPP_UPFIRDN_HP1_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP1__654_ADR      ( ( SIPP_UPFIRDN_HP1__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP2_3210_ADR      ( ( SIPP_UPFIRDN_HP2_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP2__654_ADR      ( ( SIPP_UPFIRDN_HP2__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP3_3210_ADR      ( ( SIPP_UPFIRDN_HP3_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP3__654_ADR      ( ( SIPP_UPFIRDN_HP3__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP4_3210_ADR      ( ( SIPP_UPFIRDN_HP4_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP4__654_ADR      ( ( SIPP_UPFIRDN_HP4__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP5_3210_ADR      ( ( SIPP_UPFIRDN_HP5_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP5__654_ADR      ( ( SIPP_UPFIRDN_HP5__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP6_3210_ADR      ( ( SIPP_UPFIRDN_HP6_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP6__654_ADR      ( ( SIPP_UPFIRDN_HP6__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP7_3210_ADR      ( ( SIPP_UPFIRDN_HP7_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP7__654_ADR      ( ( SIPP_UPFIRDN_HP7__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP8_3210_ADR      ( ( SIPP_UPFIRDN_HP8_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP8__654_ADR      ( ( SIPP_UPFIRDN_HP8__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP9_3210_ADR      ( ( SIPP_UPFIRDN_HP9_3210_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP9__654_ADR      ( ( SIPP_UPFIRDN_HP9__654_ADR    + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP10_3210_ADR     ( ( SIPP_UPFIRDN_HP10_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP10__654_ADR     ( ( SIPP_UPFIRDN_HP10__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP11_3210_ADR     ( ( SIPP_UPFIRDN_HP11_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP11__654_ADR     ( ( SIPP_UPFIRDN_HP11__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP12_3210_ADR     ( ( SIPP_UPFIRDN_HP12_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP12__654_ADR     ( ( SIPP_UPFIRDN_HP12__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP13_3210_ADR     ( ( SIPP_UPFIRDN_HP13_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP13__654_ADR     ( ( SIPP_UPFIRDN_HP13__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP14_3210_ADR     ( ( SIPP_UPFIRDN_HP14_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP14__654_ADR     ( ( SIPP_UPFIRDN_HP14__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP15_3210_ADR     ( ( SIPP_UPFIRDN_HP15_3210_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_HP15__654_ADR     ( ( SIPP_UPFIRDN_HP15__654_ADR   + SIPP_UPFIRDN2_OFF) )
#define SIPP_UPFIRDN2_MAX_OFF           ( ( SIPP_UPFIRDN_MAX_OFF) )
#define CV_EDGE_OP_BASE_ADR          ( (PBI_AP11_CONTROL_ADR + 0x00000) )  // Filter ID  0
#define CV_HARRIS_BASE_ADR           ( (PBI_AP11_CONTROL_ADR + 0x10000) )  // Filter ID  1
#define CV_MEST_BASE_ADR             ( (PBI_AP11_CONTROL_ADR + 0x20000) )  // Filter ID  2
#define CV_MIN_MAX_BASE_ADR          ( (PBI_AP11_CONTROL_ADR + 0x30000) )  // Filter ID  3
#define CV_STEREO_BASE_ADR           ( (PBI_AP11_CONTROL_ADR + 0x40000) )  // Filter ID  4
#define CV_WARP_BASE_ADR             ( (PBI_AP11_CONTROL_ADR + 0x50000) )
#define CV_CCS_BASE_ADR              ( (PBI_AP11_CONTROL_ADR + 0x80000) )  // CV clock control
#define SIPP_EDGE_OP_BASE_ADR          (  CV_EDGE_OP_BASE_ADR ) // Handy alias
#define SIPP_EDGE_OP_IBUF0_BASE_ADR    ( (CV_EDGE_OP_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define SIPP_EDGE_OP_IBUF0_CFG_ADR     ( (CV_EDGE_OP_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define SIPP_EDGE_OP_IBUF0_LS_ADR      ( (CV_EDGE_OP_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define SIPP_EDGE_OP_IBUF0_PS_ADR      ( (CV_EDGE_OP_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define SIPP_EDGE_OP_IBUF0_IR_ADR      ( (CV_EDGE_OP_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define SIPP_EDGE_OP_IBUF0_FC_ADR      ( (CV_EDGE_OP_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define SIPP_EDGE_OP_IBUF0_ICTX_ADR    ( (CV_EDGE_OP_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define SIPP_EDGE_OP_IBUF0_CHNK_ADR    ( (CV_EDGE_OP_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define SIPP_EDGE_OP_OBUF0_BASE_ADR    ( (CV_EDGE_OP_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_EDGE_OP_OBUF0_CFG_ADR     ( (CV_EDGE_OP_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_EDGE_OP_OBUF0_LS_ADR      ( (CV_EDGE_OP_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_EDGE_OP_OBUF0_PS_ADR      ( (CV_EDGE_OP_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_EDGE_OP_OBUF0_IR_ADR      ( (CV_EDGE_OP_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_EDGE_OP_OBUF0_FC_ADR      ( (CV_EDGE_OP_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_EDGE_OP_OBUF0_OCTX_ADR    ( (CV_EDGE_OP_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_EDGE_OP_OBUF0_CHNK_ADR    ( (CV_EDGE_OP_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_EDGE_OP_DESC_ADDR_ADR     ( (CV_EDGE_OP_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_EDGE_OP_DESC_CTRL_ADR     ( (CV_EDGE_OP_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_EDGE_OP_DESC_DBG_ADR      ( (CV_EDGE_OP_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_EDGE_OP_DESC_FSCFG_ADR    ( (CV_EDGE_OP_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_EDGE_OP_FRM_DIM_ADR       ( (CV_EDGE_OP_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_EDGE_OP_ENABLE_ADR        ( (CV_EDGE_OP_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_EDGE_OP_CFG_ADR           ( (CV_EDGE_OP_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_EDGE_OP_XCOEFF_ADR        ( (CV_EDGE_OP_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define SIPP_EDGE_OP_YCOEFF_ADR        ( (CV_EDGE_OP_BASE_ADR + FILT_REG_OFF + 0x010) )
#define SIPP_EDGE_OP_INT_STATUS_ADR    ( (CV_EDGE_OP_BASE_ADR + FILT_REG_OFF + 0x014) )
#define SIPP_EDGE_OP_INT_CLEAR_ADR     ( (CV_EDGE_OP_BASE_ADR + FILT_REG_OFF + 0x018) )
#define SIPP_EDGE_OP_INT_ENABLE_ADR    ( (CV_EDGE_OP_BASE_ADR + FILT_REG_OFF + 0x01c) )
#define SIPP_EDGE_OP_RAM_CTRL_ADR      ( (CV_EDGE_OP_BASE_ADR + FILT_REG_OFF + 0x020) )
#define EDGE_OP_BOTTOM_ADR             (  CV_EDGE_OP_BASE_ADR )
#define EDGE_OP_TOP_ADR                (  SIPP_EDGE_OP_RAM_CTRL_ADR )
#define SIPP_EDGE_OP_MAX_OFF           ( (EDGE_OP_TOP_ADR - EDGE_OP_BOTTOM_ADR) )
#define SIPP_HARRIS_BASE_ADR           (  CV_HARRIS_BASE_ADR ) // Handy alias
#define SIPP_HARRIS_IBUF0_BASE_ADR     ( (CV_HARRIS_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define SIPP_HARRIS_IBUF0_CFG_ADR      ( (CV_HARRIS_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define SIPP_HARRIS_IBUF0_LS_ADR       ( (CV_HARRIS_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define SIPP_HARRIS_IBUF0_PS_ADR       ( (CV_HARRIS_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define SIPP_HARRIS_IBUF0_IR_ADR       ( (CV_HARRIS_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define SIPP_HARRIS_IBUF0_FC_ADR       ( (CV_HARRIS_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define SIPP_HARRIS_IBUF0_ICTX_ADR     ( (CV_HARRIS_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define SIPP_HARRIS_IBUF0_CHNK_ADR     ( (CV_HARRIS_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define SIPP_HARRIS_OBUF0_BASE_ADR     ( (CV_HARRIS_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define SIPP_HARRIS_OBUF0_CFG_ADR      ( (CV_HARRIS_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define SIPP_HARRIS_OBUF0_LS_ADR       ( (CV_HARRIS_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define SIPP_HARRIS_OBUF0_PS_ADR       ( (CV_HARRIS_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define SIPP_HARRIS_OBUF0_IR_ADR       ( (CV_HARRIS_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define SIPP_HARRIS_OBUF0_FC_ADR       ( (CV_HARRIS_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define SIPP_HARRIS_OBUF0_OCTX_ADR     ( (CV_HARRIS_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define SIPP_HARRIS_OBUF0_CHNK_ADR     ( (CV_HARRIS_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define SIPP_HARRIS_DESC_ADDR_ADR      ( (CV_HARRIS_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define SIPP_HARRIS_DESC_CTRL_ADR      ( (CV_HARRIS_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define SIPP_HARRIS_DESC_DBG_ADR       ( (CV_HARRIS_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define SIPP_HARRIS_DESC_FSCFG_ADR     ( (CV_HARRIS_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define SIPP_HARRIS_LBUF0_CFG_ADR      ( (CV_HARRIS_BASE_ADR + LBUF_OFF + SIPP_LBUF_CFG_OFF) )
#define SIPP_HARRIS_LBUF0_ICTX_ADR     ( (CV_HARRIS_BASE_ADR + LBUF_OFF + SIPP_LBUF_ICTX_OFF) )
#define SIPP_HARRIS_LBUF0_OCTX_ADR     ( (CV_HARRIS_BASE_ADR + LBUF_OFF + SIPP_LBUF_OCTX_OFF) )
#define SIPP_HARRIS_LBUF0_DBG0_ADR     ( (CV_HARRIS_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG0_OFF) )
#define SIPP_HARRIS_LBUF0_DBG1_ADR     ( (CV_HARRIS_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG1_OFF) )
#define SIPP_HARRIS_FRM_DIM_ADR        ( (CV_HARRIS_BASE_ADR + FILT_REG_OFF + 0x000) )
#define SIPP_HARRIS_ENABLE_ADR         ( (CV_HARRIS_BASE_ADR + FILT_REG_OFF + 0x004) )
#define SIPP_HARRIS_CFG_ADR            ( (CV_HARRIS_BASE_ADR + FILT_REG_OFF + 0x008) )
#define SIPP_HARRIS_K_ADR              ( (CV_HARRIS_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define SIPP_HARRIS_INT_STATUS_ADR     ( (CV_HARRIS_BASE_ADR + FILT_REG_OFF + 0x010) )
#define SIPP_HARRIS_INT_ENABLE_ADR     ( (CV_HARRIS_BASE_ADR + FILT_REG_OFF + 0x014) )
#define SIPP_HARRIS_INT_CLEAR_ADR      ( (CV_HARRIS_BASE_ADR + FILT_REG_OFF + 0x018) )
#define SIPP_HARRIS_RAM_CTRL_ADR       ( (CV_HARRIS_BASE_ADR + FILT_REG_OFF + 0x01c) )
#define HARRIS_BOTTOM_ADR              (  CV_HARRIS_BASE_ADR )
#define HARRIS_TOP_ADR                 (  SIPP_HARRIS_RAM_CTRL_ADR )
#define SIPP_HARRIS_MAX_OFF            ( (HARRIS_TOP_ADR - HARRIS_BOTTOM_ADR) )
#define MOTEST_CFG_OFFSET                                 ( 0x000 )
#define MOTEST_IMAGE_SIZE_OFFSET                          ( 0x004 )
#define MOTEST_LINE_STRIDE_OFFSET                         ( 0x008 )
#define MOTEST_REF_BASE_OFFSET                            ( 0x00c )
#define MOTEST_SRC_BASE_OFFSET                            ( 0x010 )
#define MOTEST_COORDS_BASE_OFFSET                         ( 0x014 )
#define MOTEST_RES_BASE_OFFSET                            ( 0x018 )
#define MOTEST_BLOCK_NUMBER_COORDS_OFFSET                 ( 0x01c )
#define MOTEST_COORD_REMAIN_COUNT_OFFSET                  ( 0x020 )
#define MOTEST_MVS_WORDS_OUT_COUNT_OFFSET                 ( 0x024 )
#define MOTEST_CACHE_WORDS_OFFSET                         ( 0x028 )
#define MOTEST_INT_STATUS_OFFSET                          ( 0x02c )
#define MOTEST_INT_MASK_OFFSET                            ( 0x030 )
#define MOTEST_INT_CLEAR_OFFSET                           ( 0x034 )
#define MOTEST_CFG_MEM_CTRL_OFFSET                        ( 0x038 )
#define CV_MOTEST_BASE_ADDRESS                            ( (CV_MEST_BASE_ADR) )
#define MOTEST0_BOTTOM_ADR                                ( (CV_MOTEST_BASE_ADDRESS + 0x000) )
#define MOTEST0_TOP_ADR                                   ( (CV_MOTEST_BASE_ADDRESS + 0x038) )
#define MOTEST0_CFG_ADR                                   ( (CV_MOTEST_BASE_ADDRESS + MOTEST_CFG_OFFSET) )
#define MOTEST0_IMAGE_SIZE_ADR                            ( (CV_MOTEST_BASE_ADDRESS + MOTEST_IMAGE_SIZE_OFFSET) )
#define MOTEST0_LINE_STRIDE_ADR                           ( (CV_MOTEST_BASE_ADDRESS + MOTEST_LINE_STRIDE_OFFSET) )
#define MOTEST0_REF_BASE_ADR                              ( (CV_MOTEST_BASE_ADDRESS + MOTEST_REF_BASE_OFFSET) )
#define MOTEST0_SRC_BASE_ADR                              ( (CV_MOTEST_BASE_ADDRESS + MOTEST_SRC_BASE_OFFSET) )
#define MOTEST0_COORDS_BASE_ADR                           ( (CV_MOTEST_BASE_ADDRESS + MOTEST_COORDS_BASE_OFFSET) )
#define MOTEST0_RES_BASE_ADR                              ( (CV_MOTEST_BASE_ADDRESS + MOTEST_RES_BASE_OFFSET) )
#define MOTEST0_BLOCK_NUMBER_COORDS_ADR                   ( (CV_MOTEST_BASE_ADDRESS + MOTEST_BLOCK_NUMBER_COORDS_OFFSET) )
#define MOTEST0_COORD_REMAIN_COUNT_ADR                    ( (CV_MOTEST_BASE_ADDRESS + MOTEST_COORD_REMAIN_COUNT_OFFSET) )
#define MOTEST0_MVS_WORDS_OUT_COUNT_ADR                   ( (CV_MOTEST_BASE_ADDRESS + MOTEST_MVS_WORDS_OUT_COUNT_OFFSET) )
#define MOTEST0_CACHE_WORDS_ADR                           ( (CV_MOTEST_BASE_ADDRESS + MOTEST_CACHE_WORDS_OFFSET) )
#define MOTEST0_INT_STATUS_ADR                            ( (CV_MOTEST_BASE_ADDRESS + MOTEST_INT_STATUS_OFFSET) )
#define MOTEST0_INT_MASK_ADR                              ( (CV_MOTEST_BASE_ADDRESS + MOTEST_INT_MASK_OFFSET) )
#define MOTEST0_INT_CLEAR_ADR                             ( (CV_MOTEST_BASE_ADDRESS + MOTEST_INT_CLEAR_OFFSET) )
#define MOTEST0_CFG_MEM_CTRL_ADR                          ( (CV_MOTEST_BASE_ADDRESS + MOTEST_CFG_MEM_CTRL_OFFSET) )
#define SIPP_MIN_MAX_BASE_ADR                     (  CV_MIN_MAX_BASE_ADR ) // Handy alias
#define CV_MIN_MAX_IBUF0_BASE_ADR                 ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define CV_MIN_MAX_IBUF0_CFG_ADR                  ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define CV_MIN_MAX_IBUF0_LS_ADR                   ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define CV_MIN_MAX_IBUF0_PS_ADR                   ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define CV_MIN_MAX_IBUF0_IR_ADR                   ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define CV_MIN_MAX_IBUF0_FC_ADR                   ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define CV_MIN_MAX_IBUF0_ICTX_ADR                 ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define CV_MIN_MAX_IBUF0_CHNK_ADR                 ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define CV_MIN_MAX_IBUF1_BASE_ADR                 ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define CV_MIN_MAX_IBUF1_CFG_ADR                  ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define CV_MIN_MAX_IBUF1_LS_ADR                   ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_LS_OFF) )
#define CV_MIN_MAX_IBUF1_PS_ADR                   ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_PS_OFF) )
#define CV_MIN_MAX_IBUF1_IR_ADR                   ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_IR_OFF) )
#define CV_MIN_MAX_IBUF1_FC_ADR                   ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_FC_OFF) )
#define CV_MIN_MAX_IBUF1_ICTX_ADR                 ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_ICTX_OFF) )
#define CV_MIN_MAX_IBUF1_CHNK_ADR                 ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (1 * BUF_SPACING) + SIPP_IBUF_CHNK_OFF) )
#define CV_MIN_MAX_IBUF2_BASE_ADR                 ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_BASE_OFF) )
#define CV_MIN_MAX_IBUF2_CFG_ADR                  ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_CFG_OFF) )
#define CV_MIN_MAX_IBUF2_LS_ADR                   ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_LS_OFF) )
#define CV_MIN_MAX_IBUF2_PS_ADR                   ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_PS_OFF) )
#define CV_MIN_MAX_IBUF2_IR_ADR                   ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_IR_OFF) )
#define CV_MIN_MAX_IBUF2_FC_ADR                   ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_FC_OFF) )
#define CV_MIN_MAX_IBUF2_ICTX_ADR                 ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_ICTX_OFF) )
#define CV_MIN_MAX_IBUF2_CHNK_ADR                 ( (CV_MIN_MAX_BASE_ADR + IBUF_OFF + (2 * BUF_SPACING) + SIPP_IBUF_CHNK_OFF) )
#define CV_MIN_MAX_OBUF0_BASE_ADR                 ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define CV_MIN_MAX_OBUF0_CFG_ADR                  ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define CV_MIN_MAX_OBUF0_LS_ADR                   ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define CV_MIN_MAX_OBUF0_PS_ADR                   ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define CV_MIN_MAX_OBUF0_IR_ADR                   ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define CV_MIN_MAX_OBUF0_FC_ADR                   ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define CV_MIN_MAX_OBUF0_OCTX_ADR                 ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define CV_MIN_MAX_OBUF0_CHNK_ADR                 ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define CV_MIN_MAX_OBUF1_BASE_ADR                 ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_BASE_OFF) )
#define CV_MIN_MAX_OBUF1_CFG_ADR                  ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_CFG_OFF) )
#define CV_MIN_MAX_OBUF1_LS_ADR                   ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_LS_OFF) )
#define CV_MIN_MAX_OBUF1_PS_ADR                   ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_PS_OFF) )
#define CV_MIN_MAX_OBUF1_IR_ADR                   ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_IR_OFF) )
#define CV_MIN_MAX_OBUF1_FC_ADR                   ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_FC_OFF) )
#define CV_MIN_MAX_OBUF1_OCTX_ADR                 ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_OCTX_OFF) )
#define CV_MIN_MAX_OBUF1_CHNK_ADR                 ( (CV_MIN_MAX_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_CHNK_OFF) )
#define CV_MIN_MAX_DESC_ADDR_ADR                  ( (CV_MIN_MAX_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define CV_MIN_MAX_DESC_CTRL_ADR                  ( (CV_MIN_MAX_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define CV_MIN_MAX_DESC_DBG_ADR                   ( (CV_MIN_MAX_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define CV_MIN_MAX_DESC_FSCFG_ADR                 ( (CV_MIN_MAX_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define CV_MIN_MAX_LBUF0_CFG_ADR                  ( (CV_MIN_MAX_BASE_ADR + LBUF_OFF + (0 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define CV_MIN_MAX_LBUF0_ICTX_ADR                 ( (CV_MIN_MAX_BASE_ADR + LBUF_OFF + (0 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define CV_MIN_MAX_LBUF0_OCTX_ADR                 ( (CV_MIN_MAX_BASE_ADR + LBUF_OFF + (0 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define CV_MIN_MAX_LBUF0_DBG0_ADR                 ( (CV_MIN_MAX_BASE_ADR + LBUF_OFF + (0 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define CV_MIN_MAX_LBUF0_DBG1_ADR                 ( (CV_MIN_MAX_BASE_ADR + LBUF_OFF + (0 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define CV_MIN_MAX_LBUF1_CFG_ADR                  ( (CV_MIN_MAX_BASE_ADR + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define CV_MIN_MAX_LBUF1_ICTX_ADR                 ( (CV_MIN_MAX_BASE_ADR + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define CV_MIN_MAX_LBUF1_OCTX_ADR                 ( (CV_MIN_MAX_BASE_ADR + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define CV_MIN_MAX_LBUF1_DBG0_ADR                 ( (CV_MIN_MAX_BASE_ADR + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define CV_MIN_MAX_LBUF1_DBG1_ADR                 ( (CV_MIN_MAX_BASE_ADR + LBUF_OFF + (1 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define CV_MIN_MAX_LBUF2_CFG_ADR                  ( (CV_MIN_MAX_BASE_ADR + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_CFG_OFF) )
#define CV_MIN_MAX_LBUF2_ICTX_ADR                 ( (CV_MIN_MAX_BASE_ADR + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_ICTX_OFF) )
#define CV_MIN_MAX_LBUF2_OCTX_ADR                 ( (CV_MIN_MAX_BASE_ADR + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_OCTX_OFF) )
#define CV_MIN_MAX_LBUF2_DBG0_ADR                 ( (CV_MIN_MAX_BASE_ADR + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_DBG0_OFF) )
#define CV_MIN_MAX_LBUF2_DBG1_ADR                 ( (CV_MIN_MAX_BASE_ADR + LBUF_OFF + (2 * BUF_SPACING) + SIPP_LBUF_DBG1_OFF) )
#define CV_MIN_MAX_FRM_DIM_ADR                    ( (CV_MIN_MAX_BASE_ADR + FILT_REG_OFF + 0x000) )
#define CV_MIN_MAX_ENABLE_ADR                     ( (CV_MIN_MAX_BASE_ADR + FILT_REG_OFF + 0x004) )
#define CV_MIN_MAX_CFG_ADR                        ( (CV_MIN_MAX_BASE_ADR + FILT_REG_OFF + 0x008) )
#define CV_MIN_MAX_THRESHOLD_ADR                  ( (CV_MIN_MAX_BASE_ADR + FILT_REG_OFF + 0x00c) )
#define CV_MIN_MAX_BUF_CNTL_ADR                   ( (CV_MIN_MAX_BASE_ADR + FILT_REG_OFF + 0x010) )
#define CV_MIN_MAX_INT_STATUS_ADR                 ( (CV_MIN_MAX_BASE_ADR + FILT_REG_OFF + 0x014) )
#define CV_MIN_MAX_INT_ENABLE_ADR                 ( (CV_MIN_MAX_BASE_ADR + FILT_REG_OFF + 0x018) )
#define CV_MIN_MAX_INT_CLEAR_ADR                  ( (CV_MIN_MAX_BASE_ADR + FILT_REG_OFF + 0x01c) )
#define CV_MIN_MAX_STATUS_IMG_WIDTH_ADR           ( (CV_MIN_MAX_BASE_ADR + FILT_REG_OFF + 0x020) )
#define CV_MIN_MAX_RAMCTRL_ADR                    ( (CV_MIN_MAX_BASE_ADR + FILT_REG_OFF + 0x024) )
#define CV_MIN_MAX_DEBUG_KERNELS_ADR              ( (CV_MIN_MAX_BASE_ADR + FILT_REG_OFF + 0x028) )
#define MIN_MAX_BOTTOM_ADR                        (  CV_MIN_MAX_BASE_ADR )
#define MIN_MAX_TOP_ADR                           (  CV_MIN_MAX_RAMCTRL_ADR )
#define CV_MIN_MAX_MAX_OFF                        ( (MIN_MAX_TOP_ADR - MIN_MAX_BOTTOM_ADR) )
#define CV_STEREO_IBUF0_BASE_ADR     ( (CV_STEREO_BASE_ADR + IBUF_OFF + SIPP_IBUF_BASE_OFF) )
#define CV_STEREO_IBUF0_CFG_ADR      ( (CV_STEREO_BASE_ADR + IBUF_OFF + SIPP_IBUF_CFG_OFF) )
#define CV_STEREO_IBUF0_LS_ADR       ( (CV_STEREO_BASE_ADR + IBUF_OFF + SIPP_IBUF_LS_OFF) )
#define CV_STEREO_IBUF0_PS_ADR       ( (CV_STEREO_BASE_ADR + IBUF_OFF + SIPP_IBUF_PS_OFF) )
#define CV_STEREO_IBUF0_IR_ADR       ( (CV_STEREO_BASE_ADR + IBUF_OFF + SIPP_IBUF_IR_OFF) )
#define CV_STEREO_IBUF0_FC_ADR       ( (CV_STEREO_BASE_ADR + IBUF_OFF + SIPP_IBUF_FC_OFF) )
#define CV_STEREO_IBUF0_ICTX_ADR     ( (CV_STEREO_BASE_ADR + IBUF_OFF + SIPP_IBUF_ICTX_OFF) )
#define CV_STEREO_IBUF0_CHNK_ADR     ( (CV_STEREO_BASE_ADR + IBUF_OFF + SIPP_IBUF_CHNK_OFF) )
#define CV_STEREO_IBUF1_BASE_ADR     ( (CV_STEREO_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_BASE_OFF) )
#define CV_STEREO_IBUF1_CFG_ADR      ( (CV_STEREO_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_CFG_OFF) )
#define CV_STEREO_IBUF1_LS_ADR       ( (CV_STEREO_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_LS_OFF) )
#define CV_STEREO_IBUF1_PS_ADR       ( (CV_STEREO_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_PS_OFF) )
#define CV_STEREO_IBUF1_IR_ADR       ( (CV_STEREO_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_IR_OFF) )
#define CV_STEREO_IBUF1_FC_ADR       ( (CV_STEREO_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_FC_OFF) )
#define CV_STEREO_IBUF1_ICTX_ADR     ( (CV_STEREO_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_ICTX_OFF) )
#define CV_STEREO_IBUF1_CHNK_ADR     ( (CV_STEREO_BASE_ADR + IBUF_OFF + BUF_SPACING + SIPP_IBUF_CHNK_OFF) )
#define CV_STEREO_OBUF0_BASE_ADR     ( (CV_STEREO_BASE_ADR + OBUF_OFF + SIPP_OBUF_BASE_OFF) )
#define CV_STEREO_OBUF0_CFG_ADR      ( (CV_STEREO_BASE_ADR + OBUF_OFF + SIPP_OBUF_CFG_OFF) )
#define CV_STEREO_OBUF0_LS_ADR       ( (CV_STEREO_BASE_ADR + OBUF_OFF + SIPP_OBUF_LS_OFF) )
#define CV_STEREO_OBUF0_PS_ADR       ( (CV_STEREO_BASE_ADR + OBUF_OFF + SIPP_OBUF_PS_OFF) )
#define CV_STEREO_OBUF0_IR_ADR       ( (CV_STEREO_BASE_ADR + OBUF_OFF + SIPP_OBUF_IR_OFF) )
#define CV_STEREO_OBUF0_FC_ADR       ( (CV_STEREO_BASE_ADR + OBUF_OFF + SIPP_OBUF_FC_OFF) )
#define CV_STEREO_OBUF0_OCTX_ADR     ( (CV_STEREO_BASE_ADR + OBUF_OFF + SIPP_OBUF_OCTX_OFF) )
#define CV_STEREO_OBUF0_CHNK_ADR     ( (CV_STEREO_BASE_ADR + OBUF_OFF + SIPP_OBUF_CHNK_OFF) )
#define CV_STEREO_OBUF1_BASE_ADR     ( (CV_STEREO_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_BASE_OFF) )
#define CV_STEREO_OBUF1_CFG_ADR      ( (CV_STEREO_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_CFG_OFF) )
#define CV_STEREO_OBUF1_LS_ADR       ( (CV_STEREO_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_LS_OFF) )
#define CV_STEREO_OBUF1_PS_ADR       ( (CV_STEREO_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_PS_OFF) )
#define CV_STEREO_OBUF1_IR_ADR       ( (CV_STEREO_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_IR_OFF) )
#define CV_STEREO_OBUF1_FC_ADR       ( (CV_STEREO_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_FC_OFF) )
#define CV_STEREO_OBUF1_OCTX_ADR     ( (CV_STEREO_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_OCTX_OFF) )
#define CV_STEREO_OBUF1_CHNK_ADR     ( (CV_STEREO_BASE_ADR + OBUF_OFF + BUF_SPACING + SIPP_OBUF_CHNK_OFF) )
#define CV_STEREO_DESC_ADDR_ADR      ( (CV_STEREO_BASE_ADR + DESC_OFF + SIPP_DESC_ADDR_OFF) )
#define CV_STEREO_DESC_CTRL_ADR      ( (CV_STEREO_BASE_ADR + DESC_OFF + SIPP_DESC_CTRL_OFF) )
#define CV_STEREO_DESC_DBG_ADR       ( (CV_STEREO_BASE_ADR + DESC_OFF + SIPP_DESC_DBG_OFF) )
#define CV_STEREO_DESC_FSCFG_ADR     ( (CV_STEREO_BASE_ADR + DESC_OFF + SIPP_DESC_FSCFG_OFF) )
#define CV_STEREO_LBUF0_CFG_ADR      ( (CV_STEREO_BASE_ADR + LBUF_OFF + SIPP_LBUF_CFG_OFF) )
#define CV_STEREO_LBUF0_ICTX_ADR     ( (CV_STEREO_BASE_ADR + LBUF_OFF + SIPP_LBUF_ICTX_OFF) )
#define CV_STEREO_LBUF0_OCTX_ADR     ( (CV_STEREO_BASE_ADR + LBUF_OFF + SIPP_LBUF_OCTX_OFF) )
#define CV_STEREO_LBUF0_DBG0_ADR     ( (CV_STEREO_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG0_OFF) )
#define CV_STEREO_LBUF0_DBG1_ADR     ( (CV_STEREO_BASE_ADR + LBUF_OFF + SIPP_LBUF_DBG1_OFF) )
#define CV_STEREO_EN_ADR             ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 *  0)) )
#define CV_STEREO_CFG_ADR            ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 *  1)) )
#define CV_STEREO_PARAMS_ADR         ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 *  2)) )
#define CV_STEREO_CTMASKL_ADR        ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 *  3)) )
#define CV_STEREO_CTMASKH_ADR        ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 *  4)) )
#define CV_STEREO_RWLUT0_ADR         ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 *  5)) )
#define CV_STEREO_RWLUT1_ADR         ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 *  6)) )
#define CV_STEREO_IBFL_INC_ADR       ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 *  7)) )
#define CV_STEREO_OBFL_DEC_ADR       ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 *  8)) )
#define CV_STEREO_DISAB_EOF_ADR      ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 *  9)) )
#define CV_STEREO_FRM_DIM_ADR        ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 * 10)) )
#define CV_STEREO_STATUS_ADR         ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 * 11)) )
#define CV_STEREO_INT_ENABLE_ADR     ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 * 12)) )
#define CV_STEREO_INT_CLEAR_ADR      ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 * 13)) )
#define CV_STEREO_INT_STATUS_ADR     ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 * 14)) )
#define CV_STEREO_SLC_SIZE_ADR       ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 * 15)) )
#define CV_STEREO_RAMCFG_ADR         ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 * 16)) )
#define CV_STEREO_BMI_EN_ADR         ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 * 17)) )
#define CV_STEREO_BMI_DPHASE_ADR     ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 * 18)) )
#define CV_STEREO_BMI_APHASE_ADR     ( (CV_STEREO_BASE_ADR + FILT_REG_OFF + (0x4 * 19)) )
#define CV_STEREO_MAX_OFF            ( (CV_STEREO_BMI_APHASE_ADR - CV_STEREO_BASE_ADR) )
#define WARP_START_OFFSET             ( 0x00 )
#define WARP_RUNS_OFFSET              ( 0x04 )
#define WARP_MODE_OFFSET              ( 0x08 )
#define WARP_TILESTART_OFFSET         ( 0x0C )
#define WARP_INTMESHSTARTXY_OFFSET    ( 0x10 )
#define WARP_FRACMESHSTARTX_OFFSET    ( 0x14 )
#define WARP_FRACMESHSTARTY_OFFSET    ( 0x18 )
#define WARP_GRECIPX_OFFSET           ( 0x1C )
#define WARP_GRECIPY_OFFSET           ( 0x20 )
#define WARP_OUTFRAMELIM_OFFSET       ( 0x24 )
#define WARP_MAT0_OFFSET              ( 0x28 )
#define WARP_MAT1_OFFSET              ( 0x2C )
#define WARP_MAT2_OFFSET              ( 0x30 )
#define WARP_MAT3_OFFSET              ( 0x34 )
#define WARP_MAT4_OFFSET              ( 0x38 )
#define WARP_MAT5_OFFSET              ( 0x3C )
#define WARP_MAT6_OFFSET              ( 0x40 )
#define WARP_MAT7_OFFSET              ( 0x44 )
#define WARP_MAT8_OFFSET              ( 0x48 )
#define WARP_EDGECOLOUR_OFFSET        ( 0x4C )
#define WARP_MEMSETUP0_OFFSET         ( 0x50 )
#define WARP_MEMSETUP1_OFFSET         ( 0x54 )
#define WARP_MEMSETUP2_OFFSET         ( 0x58 )
#define WARP_MEMBASE0_OFFSET          ( 0x5C )
#define WARP_MEMBASE1_OFFSET          ( 0x60 )
#define WARP_MEMBASE2_OFFSET          ( 0x64 )
#define WARP_CBMEMSETUP_A0_OFFSET     ( 0x68 )
#define WARP_CBMEMSETUP_A1_OFFSET     ( 0x6C )
#define WARP_CBMEMSETUP_A2_OFFSET     ( 0x70 )
#define WARP_CBMEMSETUP_B0_OFFSET     ( 0x74 )
#define WARP_CBMEMSETUP_B1_OFFSET     ( 0x78 )
#define WARP_CBMEMSETUP_B2_OFFSET     ( 0x7C )
#define WARP_MESH_OFFSET              ( 0x80 )
#define WARP_INFRAMELIMIT_X_OFFSET    ( 0x84 )
#define WARP_INFRAMELIMIT_Y_OFFSET    ( 0x88 )
#define WARP_MESHLIMIT_OFFSET         ( 0x8C )
#define WARP_PFBC_OFFSET              ( 0x90 )
#define WARP_INT_STATUS_OFFSET        ( 0x94 )
#define WARP_INT_ENABLE_OFFSET        ( 0x98 )
#define WARP_INT_CLEAR_OFFSET         ( 0x9C )
#define WARP_CFG_RAM_CTRL_OFFSET      ( 0x100 )
#define WARP_HOST_ACCESS_OFFSET       ( 0x104 )
#define WARP_HOST_WDATA_OFFSET        ( 0x108 )
#define WARP_HOST_RDATA_OFFSET        ( 0x10C )
#define WARP_WIF_STATUS_OFFSET        ( 0x110 )
#define WARP_BCWRAP_STATUS_OFFSET     ( 0x114 )
#define WARP_PIXELFORMATS_OFFSET      ( 0x118 )
#define WARP_DEBUG_OFFSET             ( 0x11C )
#define WARP_DEBUG1_OFFSET            ( 0x120 )
#define WARP_DESC_OFFSET              ( 0x124 )
#define WARP_DESC_LAST_ADDR_OFFSET    ( 0x128 )
#define WARP0_BASE_ADR                ( (CV_WARP_BASE_ADR) )
#define WARP0_BOTTOM_ADR              ( (WARP0_BASE_ADR + 0x000) )
#define WARP0_TOP_ADR                 ( (WARP0_BASE_ADR + WARP_DESC_OFFSET) )
#define WARP0_START_ADR               ( (WARP0_BASE_ADR +  WARP_START_OFFSET          ) )
#define WARP0_RUNS_ADR                ( (WARP0_BASE_ADR +  WARP_RUNS_OFFSET           ) )
#define WARP0_MODE_ADR                ( (WARP0_BASE_ADR +  WARP_MODE_OFFSET           ) )
#define WARP0_TILESTART_ADR           ( (WARP0_BASE_ADR +  WARP_TILESTART_OFFSET      ) )
#define WARP0_INTMESHSTARTXY_ADR      ( (WARP0_BASE_ADR +  WARP_INTMESHSTARTXY_OFFSET ) )
#define WARP0_FRACMESHSTARTX_ADR      ( (WARP0_BASE_ADR +  WARP_FRACMESHSTARTX_OFFSET ) )
#define WARP0_FRACMESHSTARTY_ADR      ( (WARP0_BASE_ADR +  WARP_FRACMESHSTARTY_OFFSET ) )
#define WARP0_GRECIPX_ADR             ( (WARP0_BASE_ADR +  WARP_GRECIPX_OFFSET        ) )
#define WARP0_GRECIPY_ADR             ( (WARP0_BASE_ADR +  WARP_GRECIPY_OFFSET        ) )
#define WARP0_OUTFRAMELIM_ADR         ( (WARP0_BASE_ADR +  WARP_OUTFRAMELIM_OFFSET    ) )
#define WARP0_MAT0_ADR                ( (WARP0_BASE_ADR +  WARP_MAT0_OFFSET           ) )
#define WARP0_MAT1_ADR                ( (WARP0_BASE_ADR +  WARP_MAT1_OFFSET           ) )
#define WARP0_MAT2_ADR                ( (WARP0_BASE_ADR +  WARP_MAT2_OFFSET           ) )
#define WARP0_MAT3_ADR                ( (WARP0_BASE_ADR +  WARP_MAT3_OFFSET           ) )
#define WARP0_MAT4_ADR                ( (WARP0_BASE_ADR +  WARP_MAT4_OFFSET           ) )
#define WARP0_MAT5_ADR                ( (WARP0_BASE_ADR +  WARP_MAT5_OFFSET           ) )
#define WARP0_MAT6_ADR                ( (WARP0_BASE_ADR +  WARP_MAT6_OFFSET           ) )
#define WARP0_MAT7_ADR                ( (WARP0_BASE_ADR +  WARP_MAT7_OFFSET           ) )
#define WARP0_MAT8_ADR                ( (WARP0_BASE_ADR +  WARP_MAT8_OFFSET           ) )
#define WARP0_EDGECOLOUR_ADR          ( (WARP0_BASE_ADR +  WARP_EDGECOLOUR_OFFSET     ) )
#define WARP0_MEMSETUP0_ADR           ( (WARP0_BASE_ADR +  WARP_MEMSETUP0_OFFSET      ) )
#define WARP0_MEMSETUP1_ADR           ( (WARP0_BASE_ADR +  WARP_MEMSETUP1_OFFSET      ) )
#define WARP0_MEMSETUP2_ADR           ( (WARP0_BASE_ADR +  WARP_MEMSETUP2_OFFSET      ) )
#define WARP0_MEMBASE0_ADR            ( (WARP0_BASE_ADR +  WARP_MEMBASE0_OFFSET       ) )
#define WARP0_MEMBASE1_ADR            ( (WARP0_BASE_ADR +  WARP_MEMBASE1_OFFSET       ) )
#define WARP0_MEMBASE2_ADR            ( (WARP0_BASE_ADR +  WARP_MEMBASE2_OFFSET       ) )
#define WARP0_CBMEMSETUP_A0_ADR       ( (WARP0_BASE_ADR +  WARP_CBMEMSETUP_A0_OFFSET  ) )
#define WARP0_CBMEMSETUP_A1_ADR       ( (WARP0_BASE_ADR +  WARP_CBMEMSETUP_A1_OFFSET  ) )
#define WARP0_CBMEMSETUP_A2_ADR       ( (WARP0_BASE_ADR +  WARP_CBMEMSETUP_A2_OFFSET  ) )
#define WARP0_CBMEMSETUP_B0_ADR       ( (WARP0_BASE_ADR +  WARP_CBMEMSETUP_B0_OFFSET  ) )
#define WARP0_CBMEMSETUP_B1_ADR       ( (WARP0_BASE_ADR +  WARP_CBMEMSETUP_B1_OFFSET  ) )
#define WARP0_CBMEMSETUP_B2_ADR       ( (WARP0_BASE_ADR +  WARP_CBMEMSETUP_B2_OFFSET  ) )
#define WARP0_MESH_ADR                ( (WARP0_BASE_ADR +  WARP_MESH_OFFSET           ) )
#define WARP0_INFRAMELIMIT_X_ADR      ( (WARP0_BASE_ADR +  WARP_INFRAMELIMIT_X_OFFSET ) )
#define WARP0_INFRAMELIMIT_Y_ADR      ( (WARP0_BASE_ADR +  WARP_INFRAMELIMIT_Y_OFFSET ) )
#define WARP0_MESHLIMIT_ADR           ( (WARP0_BASE_ADR +  WARP_MESHLIMIT_OFFSET      ) )
#define WARP0_PFBC_ADR                ( (WARP0_BASE_ADR +  WARP_PFBC_OFFSET           ) )
#define WARP0_INT_STATUS_ADR          ( (WARP0_BASE_ADR +  WARP_INT_STATUS_OFFSET     ) )
#define WARP0_INT_ENABLE_ADR          ( (WARP0_BASE_ADR +  WARP_INT_ENABLE_OFFSET     ) )
#define WARP0_INT_CLEAR_ADR           ( (WARP0_BASE_ADR +  WARP_INT_CLEAR_OFFSET      ) )
#define WARP0_CFG_RAM_CTRL_ADR        ( (WARP0_BASE_ADR +  WARP_CFG_RAM_CTRL_OFFSET   ) )
#define WARP0_HOST_ACCESS_ADR         ( (WARP0_BASE_ADR +  WARP_HOST_ACCESS_OFFSET    ) )
#define WARP0_HOST_WDATA_ADR          ( (WARP0_BASE_ADR +  WARP_HOST_WDATA_OFFSET     ) )
#define WARP0_HOST_RDATA_ADR          ( (WARP0_BASE_ADR +  WARP_HOST_RDATA_OFFSET     ) )
#define WARP0_WIF_STATUS_ADR          ( (WARP0_BASE_ADR +  WARP_WIF_STATUS_OFFSET     ) )
#define WARP0_BCWRAP_STATUS_ADR       ( (WARP0_BASE_ADR +  WARP_BCWRAP_STATUS_OFFSET  ) )
#define WARP0_PIXELFORMATS_ADR        ( (WARP0_BASE_ADR +  WARP_PIXELFORMATS_OFFSET   ) )
#define WARP0_DEBUG_ADR               ( (WARP0_BASE_ADR +  WARP_DEBUG_OFFSET          ) )
#define WARP0_DEBUG1_ADR              ( (WARP0_BASE_ADR +  WARP_DEBUG1_OFFSET         ) )
#define WARP0_DESC_ADR                ( (WARP0_BASE_ADR +  WARP_DESC_OFFSET           ) )
#define WARP0_DESC_LAST_ADDR_ADR      ( (WARP0_BASE_ADR +  WARP_DESC_LAST_ADDR_OFFSET ) )
#define WARP1_BASE_ADR                ( (CV_WARP_BASE_ADR + 0x10000) )
#define WARP1_BOTTOM_ADR              ( (WARP1_BASE_ADR + 0x000) )
#define WARP1_TOP_ADR                 ( (WARP1_BASE_ADR + WARP_DESC_OFFSET) )
#define WARP1_START_ADR               ( (WARP1_BASE_ADR +  WARP_START_OFFSET          ) )
#define WARP1_RUNS_ADR                ( (WARP1_BASE_ADR +  WARP_RUNS_OFFSET           ) )
#define WARP1_MODE_ADR                ( (WARP1_BASE_ADR +  WARP_MODE_OFFSET           ) )
#define WARP1_TILESTART_ADR           ( (WARP1_BASE_ADR +  WARP_TILESTART_OFFSET      ) )
#define WARP1_INTMESHSTARTXY_ADR      ( (WARP1_BASE_ADR +  WARP_INTMESHSTARTXY_OFFSET ) )
#define WARP1_FRACMESHSTARTX_ADR      ( (WARP1_BASE_ADR +  WARP_FRACMESHSTARTX_OFFSET ) )
#define WARP1_FRACMESHSTARTY_ADR      ( (WARP1_BASE_ADR +  WARP_FRACMESHSTARTY_OFFSET ) )
#define WARP1_GRECIPX_ADR             ( (WARP1_BASE_ADR +  WARP_GRECIPX_OFFSET        ) )
#define WARP1_GRECIPY_ADR             ( (WARP1_BASE_ADR +  WARP_GRECIPY_OFFSET        ) )
#define WARP1_OUTFRAMELIM_ADR         ( (WARP1_BASE_ADR +  WARP_OUTFRAMELIM_OFFSET    ) )
#define WARP1_MAT0_ADR                ( (WARP1_BASE_ADR +  WARP_MAT0_OFFSET           ) )
#define WARP1_MAT1_ADR                ( (WARP1_BASE_ADR +  WARP_MAT1_OFFSET           ) )
#define WARP1_MAT2_ADR                ( (WARP1_BASE_ADR +  WARP_MAT2_OFFSET           ) )
#define WARP1_MAT3_ADR                ( (WARP1_BASE_ADR +  WARP_MAT3_OFFSET           ) )
#define WARP1_MAT4_ADR                ( (WARP1_BASE_ADR +  WARP_MAT4_OFFSET           ) )
#define WARP1_MAT5_ADR                ( (WARP1_BASE_ADR +  WARP_MAT5_OFFSET           ) )
#define WARP1_MAT6_ADR                ( (WARP1_BASE_ADR +  WARP_MAT6_OFFSET           ) )
#define WARP1_MAT7_ADR                ( (WARP1_BASE_ADR +  WARP_MAT7_OFFSET           ) )
#define WARP1_MAT8_ADR                ( (WARP1_BASE_ADR +  WARP_MAT8_OFFSET           ) )
#define WARP1_EDGECOLOUR_ADR          ( (WARP1_BASE_ADR +  WARP_EDGECOLOUR_OFFSET     ) )
#define WARP1_MEMSETUP0_ADR           ( (WARP1_BASE_ADR +  WARP_MEMSETUP0_OFFSET      ) )
#define WARP1_MEMSETUP1_ADR           ( (WARP1_BASE_ADR +  WARP_MEMSETUP1_OFFSET      ) )
#define WARP1_MEMSETUP2_ADR           ( (WARP1_BASE_ADR +  WARP_MEMSETUP2_OFFSET      ) )
#define WARP1_MEMBASE0_ADR            ( (WARP1_BASE_ADR +  WARP_MEMBASE0_OFFSET       ) )
#define WARP1_MEMBASE1_ADR            ( (WARP1_BASE_ADR +  WARP_MEMBASE1_OFFSET       ) )
#define WARP1_MEMBASE2_ADR            ( (WARP1_BASE_ADR +  WARP_MEMBASE2_OFFSET       ) )
#define WARP1_CBMEMSETUP_A0_ADR       ( (WARP1_BASE_ADR +  WARP_CBMEMSETUP_A0_OFFSET  ) )
#define WARP1_CBMEMSETUP_A1_ADR       ( (WARP1_BASE_ADR +  WARP_CBMEMSETUP_A1_OFFSET  ) )
#define WARP1_CBMEMSETUP_A2_ADR       ( (WARP1_BASE_ADR +  WARP_CBMEMSETUP_A2_OFFSET  ) )
#define WARP1_CBMEMSETUP_B0_ADR       ( (WARP1_BASE_ADR +  WARP_CBMEMSETUP_B0_OFFSET  ) )
#define WARP1_CBMEMSETUP_B1_ADR       ( (WARP1_BASE_ADR +  WARP_CBMEMSETUP_B1_OFFSET  ) )
#define WARP1_CBMEMSETUP_B2_ADR       ( (WARP1_BASE_ADR +  WARP_CBMEMSETUP_B2_OFFSET  ) )
#define WARP1_MESH_ADR                ( (WARP1_BASE_ADR +  WARP_MESH_OFFSET           ) )
#define WARP1_INFRAMELIMIT_X_ADR      ( (WARP1_BASE_ADR +  WARP_INFRAMELIMIT_X_OFFSET ) )
#define WARP1_INFRAMELIMIT_Y_ADR      ( (WARP1_BASE_ADR +  WARP_INFRAMELIMIT_Y_OFFSET ) )
#define WARP1_MESHLIMIT_ADR           ( (WARP1_BASE_ADR +  WARP_MESHLIMIT_OFFSET      ) )
#define WARP1_PFBC_ADR                ( (WARP1_BASE_ADR +  WARP_PFBC_OFFSET           ) )
#define WARP1_INT_STATUS_ADR          ( (WARP1_BASE_ADR +  WARP_INT_STATUS_OFFSET     ) )
#define WARP1_INT_ENABLE_ADR          ( (WARP1_BASE_ADR +  WARP_INT_ENABLE_OFFSET     ) )
#define WARP1_INT_CLEAR_ADR           ( (WARP1_BASE_ADR +  WARP_INT_CLEAR_OFFSET      ) )
#define WARP1_CFG_RAM_CTRL_ADR        ( (WARP1_BASE_ADR +  WARP_CFG_RAM_CTRL_OFFSET   ) )
#define WARP1_HOST_ACCESS_ADR         ( (WARP1_BASE_ADR +  WARP_HOST_ACCESS_OFFSET    ) )
#define WARP1_HOST_WDATA_ADR          ( (WARP1_BASE_ADR +  WARP_HOST_WDATA_OFFSET     ) )
#define WARP1_HOST_RDATA_ADR          ( (WARP1_BASE_ADR +  WARP_HOST_RDATA_OFFSET     ) )
#define WARP1_WIF_STATUS_ADR          ( (WARP1_BASE_ADR +  WARP_WIF_STATUS_OFFSET     ) )
#define WARP1_BCWRAP_STATUS_ADR       ( (WARP1_BASE_ADR +  WARP_BCWRAP_STATUS_OFFSET  ) )
#define WARP1_PIXELFORMATS_ADR        ( (WARP1_BASE_ADR +  WARP_PIXELFORMATS_OFFSET   ) )
#define WARP1_DEBUG_ADR               ( (WARP1_BASE_ADR +  WARP_DEBUG_OFFSET          ) )
#define WARP1_DEBUG1_ADR              ( (WARP1_BASE_ADR +  WARP_DEBUG1_OFFSET         ) )
#define WARP1_DESC_ADR                ( (WARP1_BASE_ADR +  WARP_DESC_OFFSET           ) )
#define WARP1_DESC_LAST_ADDR_ADR      ( (WARP1_BASE_ADR +  WARP_DESC_LAST_ADDR_OFFSET ) )
#define WARP2_BASE_ADR                ( (CV_WARP_BASE_ADR + 0x20000) )
#define WARP2_BOTTOM_ADR              ( (WARP2_BASE_ADR + 0x000) )
#define WARP2_TOP_ADR                 ( (WARP2_BASE_ADR + WARP_DESC_OFFSET) )
#define WARP2_START_ADR               ( (WARP2_BASE_ADR +  WARP_START_OFFSET          ) )
#define WARP2_RUNS_ADR                ( (WARP2_BASE_ADR +  WARP_RUNS_OFFSET           ) )
#define WARP2_MODE_ADR                ( (WARP2_BASE_ADR +  WARP_MODE_OFFSET           ) )
#define WARP2_TILESTART_ADR           ( (WARP2_BASE_ADR +  WARP_TILESTART_OFFSET      ) )
#define WARP2_INTMESHSTARTXY_ADR      ( (WARP2_BASE_ADR +  WARP_INTMESHSTARTXY_OFFSET ) )
#define WARP2_FRACMESHSTARTX_ADR      ( (WARP2_BASE_ADR +  WARP_FRACMESHSTARTX_OFFSET ) )
#define WARP2_FRACMESHSTARTY_ADR      ( (WARP2_BASE_ADR +  WARP_FRACMESHSTARTY_OFFSET ) )
#define WARP2_GRECIPX_ADR             ( (WARP2_BASE_ADR +  WARP_GRECIPX_OFFSET        ) )
#define WARP2_GRECIPY_ADR             ( (WARP2_BASE_ADR +  WARP_GRECIPY_OFFSET        ) )
#define WARP2_OUTFRAMELIM_ADR         ( (WARP2_BASE_ADR +  WARP_OUTFRAMELIM_OFFSET    ) )
#define WARP2_MAT0_ADR                ( (WARP2_BASE_ADR +  WARP_MAT0_OFFSET           ) )
#define WARP2_MAT1_ADR                ( (WARP2_BASE_ADR +  WARP_MAT1_OFFSET           ) )
#define WARP2_MAT2_ADR                ( (WARP2_BASE_ADR +  WARP_MAT2_OFFSET           ) )
#define WARP2_MAT3_ADR                ( (WARP2_BASE_ADR +  WARP_MAT3_OFFSET           ) )
#define WARP2_MAT4_ADR                ( (WARP2_BASE_ADR +  WARP_MAT4_OFFSET           ) )
#define WARP2_MAT5_ADR                ( (WARP2_BASE_ADR +  WARP_MAT5_OFFSET           ) )
#define WARP2_MAT6_ADR                ( (WARP2_BASE_ADR +  WARP_MAT6_OFFSET           ) )
#define WARP2_MAT7_ADR                ( (WARP2_BASE_ADR +  WARP_MAT7_OFFSET           ) )
#define WARP2_MAT8_ADR                ( (WARP2_BASE_ADR +  WARP_MAT8_OFFSET           ) )
#define WARP2_EDGECOLOUR_ADR          ( (WARP2_BASE_ADR +  WARP_EDGECOLOUR_OFFSET     ) )
#define WARP2_MEMSETUP0_ADR           ( (WARP2_BASE_ADR +  WARP_MEMSETUP0_OFFSET      ) )
#define WARP2_MEMSETUP1_ADR           ( (WARP2_BASE_ADR +  WARP_MEMSETUP1_OFFSET      ) )
#define WARP2_MEMSETUP2_ADR           ( (WARP2_BASE_ADR +  WARP_MEMSETUP2_OFFSET      ) )
#define WARP2_MEMBASE0_ADR            ( (WARP2_BASE_ADR +  WARP_MEMBASE0_OFFSET       ) )
#define WARP2_MEMBASE1_ADR            ( (WARP2_BASE_ADR +  WARP_MEMBASE1_OFFSET       ) )
#define WARP2_MEMBASE2_ADR            ( (WARP2_BASE_ADR +  WARP_MEMBASE2_OFFSET       ) )
#define WARP2_CBMEMSETUP_A0_ADR       ( (WARP2_BASE_ADR +  WARP_CBMEMSETUP_A0_OFFSET  ) )
#define WARP2_CBMEMSETUP_A1_ADR       ( (WARP2_BASE_ADR +  WARP_CBMEMSETUP_A1_OFFSET  ) )
#define WARP2_CBMEMSETUP_A2_ADR       ( (WARP2_BASE_ADR +  WARP_CBMEMSETUP_A2_OFFSET  ) )
#define WARP2_CBMEMSETUP_B0_ADR       ( (WARP2_BASE_ADR +  WARP_CBMEMSETUP_B0_OFFSET  ) )
#define WARP2_CBMEMSETUP_B1_ADR       ( (WARP2_BASE_ADR +  WARP_CBMEMSETUP_B1_OFFSET  ) )
#define WARP2_CBMEMSETUP_B2_ADR       ( (WARP2_BASE_ADR +  WARP_CBMEMSETUP_B2_OFFSET  ) )
#define WARP2_MESH_ADR                ( (WARP2_BASE_ADR +  WARP_MESH_OFFSET           ) )
#define WARP2_INFRAMELIMIT_X_ADR      ( (WARP2_BASE_ADR +  WARP_INFRAMELIMIT_X_OFFSET ) )
#define WARP2_INFRAMELIMIT_Y_ADR      ( (WARP2_BASE_ADR +  WARP_INFRAMELIMIT_Y_OFFSET ) )
#define WARP2_MESHLIMIT_ADR           ( (WARP2_BASE_ADR +  WARP_MESHLIMIT_OFFSET      ) )
#define WARP2_PFBC_ADR                ( (WARP2_BASE_ADR +  WARP_PFBC_OFFSET           ) )
#define WARP2_INT_STATUS_ADR          ( (WARP2_BASE_ADR +  WARP_INT_STATUS_OFFSET     ) )
#define WARP2_INT_ENABLE_ADR          ( (WARP2_BASE_ADR +  WARP_INT_ENABLE_OFFSET     ) )
#define WARP2_INT_CLEAR_ADR           ( (WARP2_BASE_ADR +  WARP_INT_CLEAR_OFFSET      ) )
#define WARP2_CFG_RAM_CTRL_ADR        ( (WARP2_BASE_ADR +  WARP_CFG_RAM_CTRL_OFFSET   ) )
#define WARP2_HOST_ACCESS_ADR         ( (WARP2_BASE_ADR +  WARP_HOST_ACCESS_OFFSET    ) )
#define WARP2_HOST_WDATA_ADR          ( (WARP2_BASE_ADR +  WARP_HOST_WDATA_OFFSET     ) )
#define WARP2_HOST_RDATA_ADR          ( (WARP2_BASE_ADR +  WARP_HOST_RDATA_OFFSET     ) )
#define WARP2_WIF_STATUS_ADR          ( (WARP2_BASE_ADR +  WARP_WIF_STATUS_OFFSET     ) )
#define WARP2_BCWRAP_STATUS_ADR       ( (WARP2_BASE_ADR +  WARP_BCWRAP_STATUS_OFFSET  ) )
#define WARP2_PIXELFORMATS_ADR        ( (WARP2_BASE_ADR +  WARP_PIXELFORMATS_OFFSET   ) )
#define WARP2_DEBUG_ADR               ( (WARP2_BASE_ADR +  WARP_DEBUG_OFFSET          ) )
#define WARP2_DEBUG1_ADR              ( (WARP2_BASE_ADR +  WARP_DEBUG1_OFFSET         ) )
#define WARP2_DESC_ADR                ( (WARP2_BASE_ADR +  WARP_DESC_OFFSET           ) )
#define WARP2_DESC_LAST_ADDR_ADR      ( (WARP2_BASE_ADR +  WARP_DESC_LAST_ADDR_OFFSET ) )
#define WARP0_MAX_OFF                 ( (WARP0_TOP_ADR - WARP0_BASE_ADR) )
#define WARP1_MAX_OFF                 ( (WARP1_TOP_ADR - WARP1_BASE_ADR) )
#define WARP2_MAX_OFF                 ( (WARP2_TOP_ADR - WARP2_BASE_ADR) )
#define CCS_CLK_CTRL_OFFSET         ( 0x00 )
#define CCS_CLK_SET_OFFSET          ( 0x04 )
#define CCS_CLK_CLR_OFFSET          ( 0x08 )
#define CCS_RSTN_CTRL_OFFSET        ( 0x0c )
#define CCS_BOTTOM_ADR              ( (CV_CCS_BASE_ADR + 0x00) )
#define CCS_TOP_ADR                 ( (CV_CCS_BASE_ADR + 0x0c) )
#define CCS_CLK_CTRL_ADR            ( (CV_CCS_BASE_ADR + CCS_CLK_CTRL_OFFSET) )
#define CCS_CLK_SET_ADR             ( (CV_CCS_BASE_ADR + CCS_CLK_SET_OFFSET) )
#define CCS_CLK_CLR_ADR             ( (CV_CCS_BASE_ADR + CCS_CLK_CLR_OFFSET) )
#define CCS_RSTN_CTRL_ADR           ( (CV_CCS_BASE_ADR + CCS_RSTN_CTRL_OFFSET) )
#define CCS_MAX_OFF                 ( (CCS_RSTN_CTRL_ADR - CV_CCS_BASE_ADR) )
#define CV_CNN_BASE_ADR             ( (PBI_AP12_CONTROL_ADR + 0x00000) )
#define CNN_CNN_CTRL_OFFSET                               ( 0x00 )
#define CNN_CNN_STATUS_OFFSET                             ( 0x04 )
#define CNN_CNN_LANE0_STATUS_OFFSET                       ( 0x08 )
#define CNN_CNN_LANE1_STATUS_OFFSET                       ( 0x0c )
#define CNN_CNN_TOP0_OFFSET                               ( 0x10 )
#define CNN_CNN_TOP1_OFFSET                               ( 0x14 )
#define CNN_CNN_INT_EN_OFFSET                             ( 0x18 )
#define CNN_CNN_INT_FREQ0_OFFSET                          ( 0x1c )
#define CNN_CNN_INT_FREQ1_OFFSET                          ( 0x20 )
#define CNN_CNN_INT_STATUS_OFFSET                         ( 0x24 )
#define CNN_CNN_INT_RESET_OFFSET                          ( 0x28 )
#define CNN_CNN_LINK_SETUP_CFG0_OFFSET                    ( 0x2c )
#define CNN_CNN_LINK_CFG0_OFFSET                          ( 0x30 )
#define CNN_CNN_LINK_SETUP_CFG1_OFFSET                    ( 0x34 )
#define CNN_CNN_LINK_CFG1_OFFSET                          ( 0x38 )
#define CNN_CNN_DEBUG_OFFSET                              ( 0x3c )
#define CNN_CNN_PREVLINK0_OFFSET                          ( 0x40 )
#define CNN_CNN_PREVLINK1_OFFSET                          ( 0x44 )
#define CNN_CNN_EXELINK0_OFFSET                           ( 0x48 )
#define CNN_CNN_EXELINK1_OFFSET                           ( 0x4c )
#define CNN_RAM_CFG_OFFSET                                ( 0x50 )
#define CNN0_BASE_ADR                                     ( (PBI_AP12_CONTROL_ADR + 0x00000) )
#define CNN0_BOTTOM_ADR                                   ( (CNN0_BASE_ADR + 0x00) )
#define CNN0_TOP_ADR                                      ( (CNN0_BASE_ADR + 0x50) )
#define CNN0_CNN_CTRL_ADR                                 ( (CNN0_BASE_ADR + CNN_CNN_CTRL_OFFSET) )
#define CNN0_CNN_STATUS_ADR                               ( (CNN0_BASE_ADR + CNN_CNN_STATUS_OFFSET) )
#define CNN0_CNN_LANE0_STATUS_ADR                         ( (CNN0_BASE_ADR + CNN_CNN_LANE0_STATUS_OFFSET) )
#define CNN0_CNN_LANE1_STATUS_ADR                         ( (CNN0_BASE_ADR + CNN_CNN_LANE1_STATUS_OFFSET) )
#define CNN0_CNN_TOP0_ADR                                 ( (CNN0_BASE_ADR + CNN_CNN_TOP0_OFFSET) )
#define CNN0_CNN_TOP1_ADR                                 ( (CNN0_BASE_ADR + CNN_CNN_TOP1_OFFSET) )
#define CNN0_CNN_INT_EN_ADR                               ( (CNN0_BASE_ADR + CNN_CNN_INT_EN_OFFSET) )
#define CNN0_CNN_INT_FREQ0_ADR                            ( (CNN0_BASE_ADR + CNN_CNN_INT_FREQ0_OFFSET) )
#define CNN0_CNN_INT_FREQ1_ADR                            ( (CNN0_BASE_ADR + CNN_CNN_INT_FREQ1_OFFSET) )
#define CNN0_CNN_INT_STATUS_ADR                           ( (CNN0_BASE_ADR + CNN_CNN_INT_STATUS_OFFSET) )
#define CNN0_CNN_INT_RESET_ADR                            ( (CNN0_BASE_ADR + CNN_CNN_INT_RESET_OFFSET) )
#define CNN0_CNN_LINK_SETUP_CFG0_ADR                      ( (CNN0_BASE_ADR + CNN_CNN_LINK_SETUP_CFG0_OFFSET) )
#define CNN0_CNN_LINK_CFG0_ADR                            ( (CNN0_BASE_ADR + CNN_CNN_LINK_CFG0_OFFSET) )
#define CNN0_CNN_LINK_SETUP_CFG1_ADR                      ( (CNN0_BASE_ADR + CNN_CNN_LINK_SETUP_CFG1_OFFSET) )
#define CNN0_CNN_LINK_CFG1_ADR                            ( (CNN0_BASE_ADR + CNN_CNN_LINK_CFG1_OFFSET) )
#define CNN0_CNN_DEBUG_ADR                                ( (CNN0_BASE_ADR + CNN_CNN_DEBUG_OFFSET) )
#define CNN0_CNN_PREVLINK0_ADR                            ( (CNN0_BASE_ADR + CNN_CNN_PREVLINK0_OFFSET) )
#define CNN0_CNN_PREVLINK1_ADR                            ( (CNN0_BASE_ADR + CNN_CNN_PREVLINK1_OFFSET) )
#define CNN0_CNN_EXELINK0_ADR                             ( (CNN0_BASE_ADR + CNN_CNN_EXELINK0_OFFSET) )
#define CNN0_CNN_EXELINK1_ADR                             ( (CNN0_BASE_ADR + CNN_CNN_EXELINK1_OFFSET) )
#define CNN0_RAM_CFG_ADR                                  ( (CNN0_BASE_ADR + CNN_RAM_CFG_OFFSET) )
#define CNN1_BASE_ADR                                     ( (PBI_AP12_CONTROL_ADR + 0x10000) )
#define CNN1_BOTTOM_ADR                                   ( (CNN1_BASE_ADR + 0x00) )
#define CNN1_TOP_ADR                                      ( (CNN1_BASE_ADR + 0x50) )
#define CNN1_CNN_CTRL_ADR                                 ( (CNN1_BASE_ADR + CNN_CNN_CTRL_OFFSET) )
#define CNN1_CNN_STATUS_ADR                               ( (CNN1_BASE_ADR + CNN_CNN_STATUS_OFFSET) )
#define CNN1_CNN_LANE0_STATUS_ADR                         ( (CNN1_BASE_ADR + CNN_CNN_LANE0_STATUS_OFFSET) )
#define CNN1_CNN_LANE1_STATUS_ADR                         ( (CNN1_BASE_ADR + CNN_CNN_LANE1_STATUS_OFFSET) )
#define CNN1_CNN_TOP0_ADR                                 ( (CNN1_BASE_ADR + CNN_CNN_TOP0_OFFSET) )
#define CNN1_CNN_TOP1_ADR                                 ( (CNN1_BASE_ADR + CNN_CNN_TOP1_OFFSET) )
#define CNN1_CNN_INT_EN_ADR                               ( (CNN1_BASE_ADR + CNN_CNN_INT_EN_OFFSET) )
#define CNN1_CNN_INT_FREQ0_ADR                            ( (CNN1_BASE_ADR + CNN_CNN_INT_FREQ0_OFFSET) )
#define CNN1_CNN_INT_FREQ1_ADR                            ( (CNN1_BASE_ADR + CNN_CNN_INT_FREQ1_OFFSET) )
#define CNN1_CNN_INT_STATUS_ADR                           ( (CNN1_BASE_ADR + CNN_CNN_INT_STATUS_OFFSET) )
#define CNN1_CNN_INT_RESET_ADR                            ( (CNN1_BASE_ADR + CNN_CNN_INT_RESET_OFFSET) )
#define CNN1_CNN_LINK_SETUP_CFG0_ADR                      ( (CNN1_BASE_ADR + CNN_CNN_LINK_SETUP_CFG0_OFFSET) )
#define CNN1_CNN_LINK_CFG0_ADR                            ( (CNN1_BASE_ADR + CNN_CNN_LINK_CFG0_OFFSET) )
#define CNN1_CNN_LINK_SETUP_CFG1_ADR                      ( (CNN1_BASE_ADR + CNN_CNN_LINK_SETUP_CFG1_OFFSET) )
#define CNN1_CNN_LINK_CFG1_ADR                            ( (CNN1_BASE_ADR + CNN_CNN_LINK_CFG1_OFFSET) )
#define CNN1_CNN_DEBUG_ADR                                ( (CNN1_BASE_ADR + CNN_CNN_DEBUG_OFFSET) )
#define CNN1_CNN_PREVLINK0_ADR                            ( (CNN1_BASE_ADR + CNN_CNN_PREVLINK0_OFFSET) )
#define CNN1_CNN_PREVLINK1_ADR                            ( (CNN1_BASE_ADR + CNN_CNN_PREVLINK1_OFFSET) )
#define CNN1_CNN_EXELINK0_ADR                             ( (CNN1_BASE_ADR + CNN_CNN_EXELINK0_OFFSET) )
#define CNN1_CNN_EXELINK1_ADR                             ( (CNN1_BASE_ADR + CNN_CNN_EXELINK1_OFFSET) )
#define CNN1_RAM_CFG_ADR                                  ( (CNN1_BASE_ADR + CNN_RAM_CFG_OFFSET) )
#define CNN_CCS_BASE_ADR                                  ( (CV_CNN_BASE_ADR + 0x20000) )
#define CNN_CCS_BOTTOM_ADR              ( (CNN_CCS_BASE_ADR + 0x00) )
#define CNN_CCS_TOP_ADR                 ( (CNN_CCS_BASE_ADR + 0x0c) )
#define CNN_CCS_CLK_CTRL_ADR            ( (CNN_CCS_BASE_ADR + CCS_CLK_CTRL_OFFSET) )
#define CNN_CCS_CLK_SET_ADR             ( (CNN_CCS_BASE_ADR + CCS_CLK_SET_OFFSET) )
#define CNN_CCS_CLK_CLR_ADR             ( (CNN_CCS_BASE_ADR + CCS_CLK_CLR_OFFSET) )
#define CNN_CCS_RSTN_CTRL_ADR           ( (CNN_CCS_BASE_ADR + CCS_RSTN_CTRL_OFFSET) )
#define CNN_CCS_MAX_OFF                 ( (CNN_CCS_RSTN_CTRL_ADR - CNN_CCS_BASE_ADR) )
#define CIF_CONTROL_OFFSET             ( (0x000) )
#define CIF_INT_STATUS_OFFSET          ( (0x004) )
#define CIF_INT_ENABLE_OFFSET          ( (0x008) )
#define CIF_INT_CLEAR_OFFSET           ( (0x00c) )
#define CIF_INPUT_IF_CFG_OFFSET        ( (0x010) )
#define CIF_INPUT_FORMAT_OFFSET        ( (0x014) )
#define CIF_FRAME_WIDTH_OFFSET         ( (0x018) )
#define CIF_FRAME_HEIGHT_OFFSET        ( (0x01c) )
#define CIF_FRAME_COUNT_OFFSET         ( (0x020) )
#define CIF_FRAME_RATE_OFFSET          ( (0x024) )
#define CIF_LINE_COUNT_OFFSET          ( (0x028) )
#define CIF_WIN_ROW_START_OFFSET       ( (0x02c) )
#define CIF_WIN_COL_START_OFFSET       ( (0x030) )
#define CIF_WIN_WIDTH_OFFSET           ( (0x034) )
#define CIF_WIN_HEIGHT_OFFSET          ( (0x038) )
#define CIF_SUBSAMPLE_CFG_OFFSET       ( (0x03c) )
#define CIF_R_ACC_VAL_OFFSET           ( (0x040) )
#define CIF_G_ACC_VAL_OFFSET           ( (0x044) )
#define CIF_B_ACC_VAL_OFFSET           ( (0x048) )
#define CIF_R_MAX_VAL_OFFSET           ( (0x04c) )
#define CIF_G_MAX_VAL_OFFSET           ( (0x050) )
#define CIF_B_MAX_VAL_OFFSET           ( (0x054) )
#define CIF_CCR_COEFF11_OFFSET         ( (0x058) )
#define CIF_CCR_COEFF12_OFFSET         ( (0x05c) )
#define CIF_CCR_COEFF13_OFFSET         ( (0x060) )
#define CIF_CCR_COEFF21_OFFSET         ( (0x064) )
#define CIF_CCR_COEFF22_OFFSET         ( (0x068) )
#define CIF_CCR_COEFF23_OFFSET         ( (0x06c) )
#define CIF_CCR_COEFF31_OFFSET         ( (0x070) )
#define CIF_CCR_COEFF32_OFFSET         ( (0x074) )
#define CIF_CCR_COEFF33_OFFSET         ( (0x078) )
#define CIF_CCR_OFF1_OFFSET            ( (0x07c) )
#define CIF_CCR_OFF2_OFFSET            ( (0x080) )
#define CIF_CCR_OFF3_OFFSET            ( (0x084) )
#define CIF_CSC_COEFF11_OFFSET         ( (0x088) )
#define CIF_CSC_COEFF12_OFFSET         ( (0x08c) )
#define CIF_CSC_COEFF13_OFFSET         ( (0x090) )
#define CIF_CSC_COEFF21_OFFSET         ( (0x094) )
#define CIF_CSC_COEFF22_OFFSET         ( (0x098) )
#define CIF_CSC_COEFF23_OFFSET         ( (0x09c) )
#define CIF_CSC_COEFF31_OFFSET         ( (0x0a0) )
#define CIF_CSC_COEFF32_OFFSET         ( (0x0a4) )
#define CIF_CSC_COEFF33_OFFSET         ( (0x0a8) )
#define CIF_CSC_COEFF41_OFFSET         ( (0x0ac) )
#define CIF_CSC_COEFF42_OFFSET         ( (0x0b0) )
#define CIF_CSC_COEFF43_OFFSET         ( (0x0b4) )
#define CIF_CSC_OFF1_OFFSET            ( (0x0b8) )
#define CIF_CSC_OFF2_OFFSET            ( (0x0bc) )
#define CIF_CSC_OFF3_OFFSET            ( (0x0c0) )
#define CIF_CSC_OFF4_OFFSET            ( (0x0c4) )
#define CIF_OUTPUT_CFG_OFFSET          ( (0x0c8) )
#define CIF_PREVIEW_CFG_OFFSET         ( (0x0cc) )
#define CIF_FIFO_FLUSH_OFFSET          ( (0x0d0) )
#define CIF_DMA0_CFG_OFFSET            ( (0x0d4) )
#define CIF_DMA0_START_ADR_OFFSET      ( (0x0d8) )
#define CIF_DMA0_LINE_OFF_OFFSET       ( (0x0dc) )
#define CIF_DMA0_LINE_WIDTH_OFFSET     ( (0x0e0) )
#define CIF_DMA0_START_SHADOW_OFFSET   ( (0x0e4) )
#define CIF_DMA0_LEN_OFFSET            ( (0x0e8) )
#define CIF_DMA0_LEN_SHADOW_OFFSET     ( (0x0ec) )
#define CIF_DMA0_STATUS_OFFSET         ( (0x0f0) )
#define CIF_DMA1_CFG_OFFSET            ( (0x0f4) )
#define CIF_DMA1_START_ADR_OFFSET      ( (0x0f8) )
#define CIF_DMA1_LINE_OFF_OFFSET       ( (0x0fc) )
#define CIF_DMA1_LINE_WIDTH_OFFSET     ( (0x100) )
#define CIF_DMA1_START_SHADOW_OFFSET   ( (0x104) )
#define CIF_DMA1_LEN_OFFSET            ( (0x108) )
#define CIF_DMA1_LEN_SHADOW_OFFSET     ( (0x10c) )
#define CIF_DMA1_STATUS_OFFSET         ( (0x110) )
#define CIF_DMA2_CFG_OFFSET            ( (0x114) )
#define CIF_DMA2_START_ADR_OFFSET      ( (0x118) )
#define CIF_DMA2_LINE_OFF_OFFSET       ( (0x11c) )
#define CIF_DMA2_LINE_WIDTH_OFFSET     ( (0x120) )
#define CIF_DMA2_START_SHADOW_OFFSET   ( (0x124) )
#define CIF_DMA2_LEN_OFFSET            ( (0x128) )
#define CIF_DMA2_LEN_SHADOW_OFFSET     ( (0x12c) )
#define CIF_DMA2_STATUS_OFFSET         ( (0x130) )
#define CIF_HSYNC_WIDTH_OFFSET         ( (0x134) )
#define CIF_H_BACKPORCH_OFFSET         ( (0x138) )
#define CIF_H_ACTIVEWIDTH_OFFSET       ( (0x13c) )
#define CIF_H_FRONTPORCH_OFFSET        ( (0x140) )
#define CIF_VSYNC_WIDTH_OFFSET         ( (0x144) )
#define CIF_V_BACKPORCH_OFFSET         ( (0x148) )
#define CIF_V_ACTIVEHEIGHT_OFFSET      ( (0x14c) )
#define CIF_V_FRONTPORCH_OFFSET        ( (0x150) )
#define CIF_VSYNC_START_OFFSET_OFFSET  ( (0x154) )
#define CIF_VSYNC_END_OFFSET_OFFSET    ( (0x158) )
#define CIF_PWM0_CTRL_OFFSET           ( (0x15c) )
#define CIF_PWM0_RPT_LEADIN_OFFSET     ( (0x160) )
#define CIF_PWM0_HIGH_LOW_OFFSET       ( (0x164) )
#define CIF_PWM1_CTRL_OFFSET           ( (0x168) )
#define CIF_PWM1_RPT_LEADIN_OFFSET     ( (0x16c) )
#define CIF_PWM1_HIGH_LOW_OFFSET       ( (0x170) )
#define CIF_PWM2_CTRL_OFFSET           ( (0x174) )
#define CIF_PWM2_RPT_LEADIN_OFFSET     ( (0x178) )
#define CIF_PWM2_HIGH_LOW_OFFSET       ( (0x17c) )
#define CIF_RAM_CTRL_OFFSET            ( (0x180) )
#define CIF_LUT0_BASE_OFFSET           ( (0x800) )
#define CIF_LUT1_BASE_OFFSET           ( (0x900) )
#define CIF_LUT2_BASE_OFFSET           ( (0xa00) )
#define CIF_BASE_ADR               ( (PBI_AP9_CONTROL_ADR + 0x20000) )
#define CIF_CONTROL_ADR            ( (CIF_BASE_ADR + CIF_CONTROL_OFFSET) )
#define CIF_INT_STATUS_ADR         ( (CIF_BASE_ADR + CIF_INT_STATUS_OFFSET) )
#define CIF_INT_ENABLE_ADR         ( (CIF_BASE_ADR + CIF_INT_ENABLE_OFFSET) )
#define CIF_INT_CLEAR_ADR          ( (CIF_BASE_ADR + CIF_INT_CLEAR_OFFSET) )
#define CIF_INPUT_IF_CFG_ADR       ( (CIF_BASE_ADR + CIF_INPUT_IF_CFG_OFFSET) )
#define CIF_INPUT_FORMAT_ADR       ( (CIF_BASE_ADR + CIF_INPUT_FORMAT_OFFSET) )
#define CIF_FRAME_WIDTH_ADR        ( (CIF_BASE_ADR + CIF_FRAME_WIDTH_OFFSET) )
#define CIF_FRAME_HEIGHT_ADR       ( (CIF_BASE_ADR + CIF_FRAME_HEIGHT_OFFSET) )
#define CIF_FRAME_COUNT_ADR        ( (CIF_BASE_ADR + CIF_FRAME_COUNT_OFFSET) )
#define CIF_FRAME_RATE_ADR         ( (CIF_BASE_ADR + CIF_FRAME_RATE_OFFSET) )
#define CIF_LINE_COUNT_ADR         ( (CIF_BASE_ADR + CIF_LINE_COUNT_OFFSET) )
#define CIF_WIN_ROW_START_ADR      ( (CIF_BASE_ADR + CIF_WIN_ROW_START_OFFSET) )
#define CIF_WIN_COL_START_ADR      ( (CIF_BASE_ADR + CIF_WIN_COL_START_OFFSET) )
#define CIF_WIN_WIDTH_ADR          ( (CIF_BASE_ADR + CIF_WIN_WIDTH_OFFSET) )
#define CIF_WIN_HEIGHT_ADR         ( (CIF_BASE_ADR + CIF_WIN_HEIGHT_OFFSET) )
#define CIF_SUBSAMPLE_CFG_ADR      ( (CIF_BASE_ADR + CIF_SUBSAMPLE_CFG_OFFSET) )
#define CIF_R_ACC_VAL_ADR          ( (CIF_BASE_ADR + CIF_R_ACC_VAL_OFFSET) )
#define CIF_G_ACC_VAL_ADR          ( (CIF_BASE_ADR + CIF_G_ACC_VAL_OFFSET) )
#define CIF_B_ACC_VAL_ADR          ( (CIF_BASE_ADR + CIF_B_ACC_VAL_OFFSET) )
#define CIF_R_MAX_VAL_ADR          ( (CIF_BASE_ADR + CIF_R_MAX_VAL_OFFSET) )
#define CIF_G_MAX_VAL_ADR          ( (CIF_BASE_ADR + CIF_G_MAX_VAL_OFFSET) )
#define CIF_B_MAX_VAL_ADR          ( (CIF_BASE_ADR + CIF_B_MAX_VAL_OFFSET) )
#define CIF_CCR_COEFF11_ADR        ( (CIF_BASE_ADR + CIF_CCR_COEFF11_OFFSET) )
#define CIF_CCR_COEFF12_ADR        ( (CIF_BASE_ADR + CIF_CCR_COEFF12_OFFSET) )
#define CIF_CCR_COEFF13_ADR        ( (CIF_BASE_ADR + CIF_CCR_COEFF13_OFFSET) )
#define CIF_CCR_COEFF21_ADR        ( (CIF_BASE_ADR + CIF_CCR_COEFF21_OFFSET) )
#define CIF_CCR_COEFF22_ADR        ( (CIF_BASE_ADR + CIF_CCR_COEFF22_OFFSET) )
#define CIF_CCR_COEFF23_ADR        ( (CIF_BASE_ADR + CIF_CCR_COEFF23_OFFSET) )
#define CIF_CCR_COEFF31_ADR        ( (CIF_BASE_ADR + CIF_CCR_COEFF31_OFFSET) )
#define CIF_CCR_COEFF32_ADR        ( (CIF_BASE_ADR + CIF_CCR_COEFF32_OFFSET) )
#define CIF_CCR_COEFF33_ADR        ( (CIF_BASE_ADR + CIF_CCR_COEFF33_OFFSET) )
#define CIF_CCR_OFF1_ADR           ( (CIF_BASE_ADR + CIF_CCR_OFF1_OFFSET) )
#define CIF_CCR_OFF2_ADR           ( (CIF_BASE_ADR + CIF_CCR_OFF2_OFFSET) )
#define CIF_CCR_OFF3_ADR           ( (CIF_BASE_ADR + CIF_CCR_OFF3_OFFSET) )
#define CIF_CSC_COEFF11_ADR        ( (CIF_BASE_ADR + CIF_CSC_COEFF11_OFFSET) )
#define CIF_CSC_COEFF12_ADR        ( (CIF_BASE_ADR + CIF_CSC_COEFF12_OFFSET) )
#define CIF_CSC_COEFF13_ADR        ( (CIF_BASE_ADR + CIF_CSC_COEFF13_OFFSET) )
#define CIF_CSC_COEFF21_ADR        ( (CIF_BASE_ADR + CIF_CSC_COEFF21_OFFSET) )
#define CIF_CSC_COEFF22_ADR        ( (CIF_BASE_ADR + CIF_CSC_COEFF22_OFFSET) )
#define CIF_CSC_COEFF23_ADR        ( (CIF_BASE_ADR + CIF_CSC_COEFF23_OFFSET) )
#define CIF_CSC_COEFF31_ADR        ( (CIF_BASE_ADR + CIF_CSC_COEFF31_OFFSET) )
#define CIF_CSC_COEFF32_ADR        ( (CIF_BASE_ADR + CIF_CSC_COEFF32_OFFSET) )
#define CIF_CSC_COEFF33_ADR        ( (CIF_BASE_ADR + CIF_CSC_COEFF33_OFFSET) )
#define CIF_CSC_COEFF41_ADR        ( (CIF_BASE_ADR + CIF_CSC_COEFF41_OFFSET) )
#define CIF_CSC_COEFF42_ADR        ( (CIF_BASE_ADR + CIF_CSC_COEFF42_OFFSET) )
#define CIF_CSC_COEFF43_ADR        ( (CIF_BASE_ADR + CIF_CSC_COEFF43_OFFSET) )
#define CIF_CSC_OFF1_ADR           ( (CIF_BASE_ADR + CIF_CSC_OFF1_OFFSET) )
#define CIF_CSC_OFF2_ADR           ( (CIF_BASE_ADR + CIF_CSC_OFF2_OFFSET) )
#define CIF_CSC_OFF3_ADR           ( (CIF_BASE_ADR + CIF_CSC_OFF3_OFFSET) )
#define CIF_CSC_OFF4_ADR           ( (CIF_BASE_ADR + CIF_CSC_OFF4_OFFSET) )
#define CIF_OUTPUT_CFG_ADR         ( (CIF_BASE_ADR + CIF_OUTPUT_CFG_OFFSET) )
#define CIF_PREVIEW_CFG_ADR        ( (CIF_BASE_ADR + CIF_PREVIEW_CFG_OFFSET) )
#define CIF_FIFO_FLUSH_ADR         ( (CIF_BASE_ADR + CIF_FIFO_FLUSH_OFFSET) )
#define CIF_DMA0_CFG_ADR           ( (CIF_BASE_ADR + CIF_DMA0_CFG_OFFSET) )
#define CIF_DMA0_START_ADR_ADR     ( (CIF_BASE_ADR + CIF_DMA0_START_ADR_OFFSET) )
#define CIF_DMA0_LINE_OFF_ADR      ( (CIF_BASE_ADR + CIF_DMA0_LINE_OFF_OFFSET) )
#define CIF_DMA0_LINE_WIDTH_ADR    ( (CIF_BASE_ADR + CIF_DMA0_LINE_WIDTH_OFFSET) )
#define CIF_DMA0_START_SHADOW_ADR  ( (CIF_BASE_ADR + CIF_DMA0_START_SHADOW_OFFSET) )
#define CIF_DMA0_LEN_ADR           ( (CIF_BASE_ADR + CIF_DMA0_LEN_OFFSET) )
#define CIF_DMA0_LEN_SHADOW_ADR    ( (CIF_BASE_ADR + CIF_DMA0_LEN_SHADOW_OFFSET) )
#define CIF_DMA0_STATUS_ADR        ( (CIF_BASE_ADR + CIF_DMA0_STATUS_OFFSET) )
#define CIF_DMA1_CFG_ADR           ( (CIF_BASE_ADR + CIF_DMA1_CFG_OFFSET) )
#define CIF_DMA1_START_ADR_ADR     ( (CIF_BASE_ADR + CIF_DMA1_START_ADR_OFFSET) )
#define CIF_DMA1_LINE_OFF_ADR      ( (CIF_BASE_ADR + CIF_DMA1_LINE_OFF_OFFSET) )
#define CIF_DMA1_LINE_WIDTH_ADR    ( (CIF_BASE_ADR + CIF_DMA1_LINE_WIDTH_OFFSET) )
#define CIF_DMA1_START_SHADOW_ADR  ( (CIF_BASE_ADR + CIF_DMA1_START_SHADOW_OFFSET) )
#define CIF_DMA1_LEN_ADR           ( (CIF_BASE_ADR + CIF_DMA1_LEN_OFFSET) )
#define CIF_DMA1_LEN_SHADOW_ADR    ( (CIF_BASE_ADR + CIF_DMA1_LEN_SHADOW_OFFSET) )
#define CIF_DMA1_STATUS_ADR        ( (CIF_BASE_ADR + CIF_DMA1_STATUS_OFFSET) )
#define CIF_DMA2_CFG_ADR           ( (CIF_BASE_ADR + CIF_DMA2_CFG_OFFSET) )
#define CIF_DMA2_START_ADR_ADR     ( (CIF_BASE_ADR + CIF_DMA2_START_ADR_OFFSET) )
#define CIF_DMA2_LINE_OFF_ADR      ( (CIF_BASE_ADR + CIF_DMA2_LINE_OFF_OFFSET) )
#define CIF_DMA2_LINE_WIDTH_ADR    ( (CIF_BASE_ADR + CIF_DMA2_LINE_WIDTH_OFFSET) )
#define CIF_DMA2_START_SHADOW_ADR  ( (CIF_BASE_ADR + CIF_DMA2_START_SHADOW_OFFSET) )
#define CIF_DMA2_LEN_ADR           ( (CIF_BASE_ADR + CIF_DMA2_LEN_OFFSET) )
#define CIF_DMA2_LEN_SHADOW_ADR    ( (CIF_BASE_ADR + CIF_DMA2_LEN_SHADOW_OFFSET) )
#define CIF_DMA2_STATUS_ADR        ( (CIF_BASE_ADR + CIF_DMA2_STATUS_OFFSET) )
#define CIF_HSYNC_WIDTH_ADR        ( (CIF_BASE_ADR + CIF_HSYNC_WIDTH_OFFSET) )
#define CIF_H_BACKPORCH_ADR        ( (CIF_BASE_ADR + CIF_H_BACKPORCH_OFFSET) )
#define CIF_H_ACTIVEWIDTH_ADR      ( (CIF_BASE_ADR + CIF_H_ACTIVEWIDTH_OFFSET) )
#define CIF_H_FRONTPORCH_ADR       ( (CIF_BASE_ADR + CIF_H_FRONTPORCH_OFFSET) )
#define CIF_VSYNC_WIDTH_ADR        ( (CIF_BASE_ADR + CIF_VSYNC_WIDTH_OFFSET) )
#define CIF_V_BACKPORCH_ADR        ( (CIF_BASE_ADR + CIF_V_BACKPORCH_OFFSET) )
#define CIF_V_ACTIVEHEIGHT_ADR     ( (CIF_BASE_ADR + CIF_V_ACTIVEHEIGHT_OFFSET) )
#define CIF_V_FRONTPORCH_ADR       ( (CIF_BASE_ADR + CIF_V_FRONTPORCH_OFFSET) )
#define CIF_VSYNC_START_OFFSET_ADR ( (CIF_BASE_ADR + CIF_VSYNC_START_OFFSET_OFFSET) )
#define CIF_VSYNC_END_OFFSET_ADR   ( (CIF_BASE_ADR + CIF_VSYNC_END_OFFSET_OFFSET) )
#define CIF_PWM0_CTRL_ADR          ( (CIF_BASE_ADR + CIF_PWM0_CTRL_OFFSET) )
#define CIF_PWM0_RPT_LEADIN_ADR    ( (CIF_BASE_ADR + CIF_PWM0_RPT_LEADIN_OFFSET) )
#define CIF_PWM0_HIGH_LOW_ADR      ( (CIF_BASE_ADR + CIF_PWM0_HIGH_LOW_OFFSET) )
#define CIF_PWM1_CTRL_ADR          ( (CIF_BASE_ADR + CIF_PWM1_CTRL_OFFSET) )
#define CIF_PWM1_RPT_LEADIN_ADR    ( (CIF_BASE_ADR + CIF_PWM1_RPT_LEADIN_OFFSET) )
#define CIF_PWM1_HIGH_LOW_ADR      ( (CIF_BASE_ADR + CIF_PWM1_HIGH_LOW_OFFSET) )
#define CIF_PWM2_CTRL_ADR          ( (CIF_BASE_ADR + CIF_PWM2_CTRL_OFFSET) )
#define CIF_PWM2_RPT_LEADIN_ADR    ( (CIF_BASE_ADR + CIF_PWM2_RPT_LEADIN_OFFSET) )
#define CIF_PWM2_HIGH_LOW_ADR      ( (CIF_BASE_ADR + CIF_PWM2_HIGH_LOW_OFFSET) )
#define CIF_RAM_CTRL_ADR           ( (CIF_BASE_ADR + CIF_RAM_CTRL_OFFSET) )
#define CIF_LUT0_BASE_ADR          ( (CIF_BASE_ADR + CIF_LUT0_BASE_OFFSET) )
#define CIF_LUT1_BASE_ADR          ( (CIF_BASE_ADR + CIF_LUT1_BASE_OFFSET) )
#define CIF_LUT2_BASE_ADR          ( (CIF_BASE_ADR + CIF_LUT2_BASE_OFFSET) )
#define LCD_CONTROL_OFFSET                     ( 0x4 * 0x000 )
#define LCD_INT_STATUS_OFFSET                  ( 0x4 * 0x001 )
#define LCD_INT_ENABLE_OFFSET                  ( 0x4 * 0x002 )
#define LCD_INT_CLEAR_OFFSET                   ( 0x4 * 0x003 )
#define LCD_LINE_COUNT_OFFSET                  ( 0x4 * 0x004 )
#define LCD_LINE_COMPARE_OFFSET                ( 0x4 * 0x005 )
#define LCD_VSTATUS_OFFSET                     ( 0x4 * 0x006 )
#define LCD_VSTATUS_COMPARE_OFFSET             ( 0x4 * 0x007 )
#define LCD_SCREEN_WIDTH_OFFSET                ( 0x4 * 0x008 )
#define LCD_SCREEN_HEIGHT_OFFSET               ( 0x4 * 0x009 )
#define LCD_FIELD_INT_CFG_OFFSET               ( 0x4 * 0x00a )
#define LCD_FIFO_FLUSH_OFFSET                  ( 0x4 * 0x00b )
#define LCD_BG_COLOUR_LS_OFFSET                ( 0x4 * 0x00c )
#define LCD_BG_COLOUR_MS_OFFSET                ( 0x4 * 0x00d )
#define LCD_RAM_CFG_OFFSET                     ( 0x4 * 0x00e )
#define LCD_LAYER0_CFG_OFFSET                  ( 0x4 * 0x100 )
#define LCD_LAYER0_COL_START_OFFSET            ( 0x4 * 0x101 )
#define LCD_LAYER0_ROW_START_OFFSET            ( 0x4 * 0x102 )
#define LCD_LAYER0_WIDTH_OFFSET                ( 0x4 * 0x103 )
#define LCD_LAYER0_HEIGHT_OFFSET               ( 0x4 * 0x104 )
#define LCD_LAYER0_SCALE_CFG_OFFSET            ( 0x4 * 0x105 )
#define LCD_LAYER0_ALPHA_OFFSET                ( 0x4 * 0x106 )
#define LCD_LAYER0_INV_COLOUR_LS_OFFSET        ( 0x4 * 0x107 )
#define LCD_LAYER0_INV_COLOUR_MS_OFFSET        ( 0x4 * 0x108 )
#define LCD_LAYER0_TRANS_COLOUR_LS_OFFSET      ( 0x4 * 0x109 )
#define LCD_LAYER0_TRANS_COLOUR_MS_OFFSET      ( 0x4 * 0x10a )
#define LCD_LAYER0_CSC_COEFF11_OFFSET          ( 0x4 * 0x10b )
#define LCD_LAYER0_CSC_COEFF12_OFFSET          ( 0x4 * 0x10c )
#define LCD_LAYER0_CSC_COEFF13_OFFSET          ( 0x4 * 0x10d )
#define LCD_LAYER0_CSC_COEFF21_OFFSET          ( 0x4 * 0x10e )
#define LCD_LAYER0_CSC_COEFF22_OFFSET          ( 0x4 * 0x10f )
#define LCD_LAYER0_CSC_COEFF23_OFFSET          ( 0x4 * 0x110 )
#define LCD_LAYER0_CSC_COEFF31_OFFSET          ( 0x4 * 0x111 )
#define LCD_LAYER0_CSC_COEFF32_OFFSET          ( 0x4 * 0x112 )
#define LCD_LAYER0_CSC_COEFF33_OFFSET          ( 0x4 * 0x113 )
#define LCD_LAYER0_CSC_OFF1_OFFSET             ( 0x4 * 0x114 )
#define LCD_LAYER0_CSC_OFF2_OFFSET             ( 0x4 * 0x115 )
#define LCD_LAYER0_CSC_OFF3_OFFSET             ( 0x4 * 0x116 )
#define LCD_LAYER0_DMA_CFG_OFFSET              ( 0x4 * 0x117 )
#define LCD_LAYER0_DMA_START_ADR_OFFSET        ( 0x4 * 0x118 )
#define LCD_LAYER0_DMA_START_SHADOW_OFFSET     ( 0x4 * 0x119 )
#define LCD_LAYER0_DMA_LEN_OFFSET              ( 0x4 * 0x11a )
#define LCD_LAYER0_DMA_LEN_SHADOW_OFFSET       ( 0x4 * 0x11b )
#define LCD_LAYER0_DMA_STATUS_OFFSET           ( 0x4 * 0x11c )
#define LCD_LAYER0_DMA_LINE_WIDTH_OFFSET       ( 0x4 * 0x11d )
#define LCD_LAYER0_DMA_LINE_VSTRIDE_OFFSET     ( 0x4 * 0x11e )
#define LCD_LAYER0_DMA_FIFO_STATUS_OFFSET      ( 0x4 * 0x11f )
#define LCD_LAYER0_CFG2_OFFSET                 ( 0x4 * 0x120 )
#define LCD_LAYER1_CFG_OFFSET                  ( 0x4 * 0x200 )
#define LCD_LAYER1_COL_START_OFFSET            ( 0x4 * 0x201 )
#define LCD_LAYER1_ROW_START_OFFSET            ( 0x4 * 0x202 )
#define LCD_LAYER1_WIDTH_OFFSET                ( 0x4 * 0x203 )
#define LCD_LAYER1_HEIGHT_OFFSET               ( 0x4 * 0x204 )
#define LCD_LAYER1_SCALE_CFG_OFFSET            ( 0x4 * 0x205 )
#define LCD_LAYER1_ALPHA_OFFSET                ( 0x4 * 0x206 )
#define LCD_LAYER1_INV_COLOUR_LS_OFFSET        ( 0x4 * 0x207 )
#define LCD_LAYER1_INV_COLOUR_MS_OFFSET        ( 0x4 * 0x208 )
#define LCD_LAYER1_TRANS_COLOUR_LS_OFFSET      ( 0x4 * 0x209 )
#define LCD_LAYER1_TRANS_COLOUR_MS_OFFSET      ( 0x4 * 0x20a )
#define LCD_LAYER1_CSC_COEFF11_OFFSET          ( 0x4 * 0x20b )
#define LCD_LAYER1_CSC_COEFF12_OFFSET          ( 0x4 * 0x20c )
#define LCD_LAYER1_CSC_COEFF13_OFFSET          ( 0x4 * 0x20d )
#define LCD_LAYER1_CSC_COEFF21_OFFSET          ( 0x4 * 0x20e )
#define LCD_LAYER1_CSC_COEFF22_OFFSET          ( 0x4 * 0x20f )
#define LCD_LAYER1_CSC_COEFF23_OFFSET          ( 0x4 * 0x210 )
#define LCD_LAYER1_CSC_COEFF31_OFFSET          ( 0x4 * 0x211 )
#define LCD_LAYER1_CSC_COEFF32_OFFSET          ( 0x4 * 0x212 )
#define LCD_LAYER1_CSC_COEFF33_OFFSET          ( 0x4 * 0x213 )
#define LCD_LAYER1_CSC_OFF1_OFFSET             ( 0x4 * 0x214 )
#define LCD_LAYER1_CSC_OFF2_OFFSET             ( 0x4 * 0x215 )
#define LCD_LAYER1_CSC_OFF3_OFFSET             ( 0x4 * 0x216 )
#define LCD_LAYER1_DMA_CFG_OFFSET              ( 0x4 * 0x217 )
#define LCD_LAYER1_DMA_START_ADR_OFFSET        ( 0x4 * 0x218 )
#define LCD_LAYER1_DMA_START_SHADOW_OFFSET     ( 0x4 * 0x219 )
#define LCD_LAYER1_DMA_LEN_OFFSET              ( 0x4 * 0x21a )
#define LCD_LAYER1_DMA_LEN_SHADOW_OFFSET       ( 0x4 * 0x21b )
#define LCD_LAYER1_DMA_STATUS_OFFSET           ( 0x4 * 0x21c )
#define LCD_LAYER1_DMA_LINE_WIDTH_OFFSET       ( 0x4 * 0x21d )
#define LCD_LAYER1_DMA_LINE_VSTRIDE_OFFSET     ( 0x4 * 0x21e )
#define LCD_LAYER1_DMA_FIFO_STATUS_OFFSET      ( 0x4 * 0x21f )
#define LCD_LAYER1_CFG2_OFFSET                 ( 0x4 * 0x220 )
#define LCD_LAYER2_CFG_OFFSET                  ( 0x4 * 0x300 )
#define LCD_LAYER2_COL_START_OFFSET            ( 0x4 * 0x301 )
#define LCD_LAYER2_ROW_START_OFFSET            ( 0x4 * 0x302 )
#define LCD_LAYER2_WIDTH_OFFSET                ( 0x4 * 0x303 )
#define LCD_LAYER2_HEIGHT_OFFSET               ( 0x4 * 0x304 )
#define LCD_LAYER2_SCALE_CFG_OFFSET            ( 0x4 * 0x305 )
#define LCD_LAYER2_ALPHA_OFFSET                ( 0x4 * 0x306 )
#define LCD_LAYER2_INV_COLOUR_LS_OFFSET        ( 0x4 * 0x307 )
#define LCD_LAYER2_INV_COLOUR_MS_OFFSET        ( 0x4 * 0x308 )
#define LCD_LAYER2_TRANS_COLOUR_LS_OFFSET      ( 0x4 * 0x309 )
#define LCD_LAYER2_TRANS_COLOUR_MS_OFFSET      ( 0x4 * 0x30a )
#define LCD_LAYER2_CSC_COEFF11_OFFSET          ( 0x4 * 0x30b )
#define LCD_LAYER2_CSC_COEFF12_OFFSET          ( 0x4 * 0x30c )
#define LCD_LAYER2_CSC_COEFF13_OFFSET          ( 0x4 * 0x30d )
#define LCD_LAYER2_CSC_COEFF21_OFFSET          ( 0x4 * 0x30e )
#define LCD_LAYER2_CSC_COEFF22_OFFSET          ( 0x4 * 0x30f )
#define LCD_LAYER2_CSC_COEFF23_OFFSET          ( 0x4 * 0x310 )
#define LCD_LAYER2_CSC_COEFF31_OFFSET          ( 0x4 * 0x311 )
#define LCD_LAYER2_CSC_COEFF32_OFFSET          ( 0x4 * 0x312 )
#define LCD_LAYER2_CSC_COEFF33_OFFSET          ( 0x4 * 0x313 )
#define LCD_LAYER2_CSC_OFF1_OFFSET             ( 0x4 * 0x314 )
#define LCD_LAYER2_CSC_OFF2_OFFSET             ( 0x4 * 0x315 )
#define LCD_LAYER2_CSC_OFF3_OFFSET             ( 0x4 * 0x316 )
#define LCD_LAYER2_DMA_CFG_OFFSET              ( 0x4 * 0x317 )
#define LCD_LAYER2_DMA_START_ADR_OFFSET        ( 0x4 * 0x318 )
#define LCD_LAYER2_DMA_START_SHADOW_OFFSET     ( 0x4 * 0x319 )
#define LCD_LAYER2_DMA_LEN_OFFSET              ( 0x4 * 0x31a )
#define LCD_LAYER2_DMA_LEN_SHADOW_OFFSET       ( 0x4 * 0x31b )
#define LCD_LAYER2_DMA_STATUS_OFFSET           ( 0x4 * 0x31c )
#define LCD_LAYER2_DMA_LINE_WIDTH_OFFSET       ( 0x4 * 0x31d )
#define LCD_LAYER2_DMA_LINE_VSTRIDE_OFFSET     ( 0x4 * 0x31e )
#define LCD_LAYER2_DMA_FIFO_STATUS_OFFSET      ( 0x4 * 0x31f )
#define LCD_LAYER2_CFG2_OFFSET                 ( 0x4 * 0x320 )
#define LCD_LAYER3_CFG_OFFSET                  ( 0x4 * 0x400 )
#define LCD_LAYER3_COL_START_OFFSET            ( 0x4 * 0x401 )
#define LCD_LAYER3_ROW_START_OFFSET            ( 0x4 * 0x402 )
#define LCD_LAYER3_WIDTH_OFFSET                ( 0x4 * 0x403 )
#define LCD_LAYER3_HEIGHT_OFFSET               ( 0x4 * 0x404 )
#define LCD_LAYER3_SCALE_CFG_OFFSET            ( 0x4 * 0x405 )
#define LCD_LAYER3_ALPHA_OFFSET                ( 0x4 * 0x406 )
#define LCD_LAYER3_INV_COLOUR_LS_OFFSET        ( 0x4 * 0x407 )
#define LCD_LAYER3_INV_COLOUR_MS_OFFSET        ( 0x4 * 0x408 )
#define LCD_LAYER3_TRANS_COLOUR_LS_OFFSET      ( 0x4 * 0x409 )
#define LCD_LAYER3_TRANS_COLOUR_MS_OFFSET      ( 0x4 * 0x40a )
#define LCD_LAYER3_CSC_COEFF11_OFFSET          ( 0x4 * 0x40b )
#define LCD_LAYER3_CSC_COEFF12_OFFSET          ( 0x4 * 0x40c )
#define LCD_LAYER3_CSC_COEFF13_OFFSET          ( 0x4 * 0x40d )
#define LCD_LAYER3_CSC_COEFF21_OFFSET          ( 0x4 * 0x40e )
#define LCD_LAYER3_CSC_COEFF22_OFFSET          ( 0x4 * 0x40f )
#define LCD_LAYER3_CSC_COEFF23_OFFSET          ( 0x4 * 0x410 )
#define LCD_LAYER3_CSC_COEFF31_OFFSET          ( 0x4 * 0x411 )
#define LCD_LAYER3_CSC_COEFF32_OFFSET          ( 0x4 * 0x412 )
#define LCD_LAYER3_CSC_COEFF33_OFFSET          ( 0x4 * 0x413 )
#define LCD_LAYER3_CSC_OFF1_OFFSET             ( 0x4 * 0x414 )
#define LCD_LAYER3_CSC_OFF2_OFFSET             ( 0x4 * 0x415 )
#define LCD_LAYER3_CSC_OFF3_OFFSET             ( 0x4 * 0x416 )
#define LCD_LAYER3_DMA_CFG_OFFSET              ( 0x4 * 0x417 )
#define LCD_LAYER3_DMA_START_ADR_OFFSET        ( 0x4 * 0x418 )
#define LCD_LAYER3_DMA_START_SHADOW_OFFSET     ( 0x4 * 0x419 )
#define LCD_LAYER3_DMA_LEN_OFFSET              ( 0x4 * 0x41a )
#define LCD_LAYER3_DMA_LEN_SHADOW_OFFSET       ( 0x4 * 0x41b )
#define LCD_LAYER3_DMA_STATUS_OFFSET           ( 0x4 * 0x41c )
#define LCD_LAYER3_DMA_LINE_WIDTH_OFFSET       ( 0x4 * 0x41d )
#define LCD_LAYER3_DMA_LINE_VSTRIDE_OFFSET     ( 0x4 * 0x41e )
#define LCD_LAYER3_DMA_FIFO_STATUS_OFFSET      ( 0x4 * 0x41f )
#define LCD_LAYER3_CFG2_OFFSET                 ( 0x4 * 0x420 )
#define LCD_LAYER2_CLUT0_OFFSET                ( 0x4 * 0x500 )
#define LCD_LAYER2_CLUT1_OFFSET                ( 0x4 * 0x501 )
#define LCD_LAYER2_CLUT2_OFFSET                ( 0x4 * 0x502 )
#define LCD_LAYER2_CLUT3_OFFSET                ( 0x4 * 0x503 )
#define LCD_LAYER2_CLUT4_OFFSET                ( 0x4 * 0x504 )
#define LCD_LAYER2_CLUT5_OFFSET                ( 0x4 * 0x505 )
#define LCD_LAYER2_CLUT6_OFFSET                ( 0x4 * 0x506 )
#define LCD_LAYER2_CLUT7_OFFSET                ( 0x4 * 0x507 )
#define LCD_LAYER2_CLUT8_OFFSET                ( 0x4 * 0x508 )
#define LCD_LAYER2_CLUT9_OFFSET                ( 0x4 * 0x509 )
#define LCD_LAYER2_CLUT10_OFFSET               ( 0x4 * 0x50a )
#define LCD_LAYER2_CLUT11_OFFSET               ( 0x4 * 0x50b )
#define LCD_LAYER2_CLUT12_OFFSET               ( 0x4 * 0x50c )
#define LCD_LAYER2_CLUT13_OFFSET               ( 0x4 * 0x50d )
#define LCD_LAYER2_CLUT14_OFFSET               ( 0x4 * 0x50e )
#define LCD_LAYER2_CLUT15_OFFSET               ( 0x4 * 0x50f )
#define LCD_LAYER3_CLUT0_OFFSET                ( 0x4 * 0x600 )
#define LCD_LAYER3_CLUT1_OFFSET                ( 0x4 * 0x601 )
#define LCD_LAYER3_CLUT2_OFFSET                ( 0x4 * 0x602 )
#define LCD_LAYER3_CLUT3_OFFSET                ( 0x4 * 0x603 )
#define LCD_LAYER3_CLUT4_OFFSET                ( 0x4 * 0x604 )
#define LCD_LAYER3_CLUT5_OFFSET                ( 0x4 * 0x605 )
#define LCD_LAYER3_CLUT6_OFFSET                ( 0x4 * 0x606 )
#define LCD_LAYER3_CLUT7_OFFSET                ( 0x4 * 0x607 )
#define LCD_LAYER3_CLUT8_OFFSET                ( 0x4 * 0x608 )
#define LCD_LAYER3_CLUT9_OFFSET                ( 0x4 * 0x609 )
#define LCD_LAYER3_CLUT10_OFFSET               ( 0x4 * 0x60a )
#define LCD_LAYER3_CLUT11_OFFSET               ( 0x4 * 0x60b )
#define LCD_LAYER3_CLUT12_OFFSET               ( 0x4 * 0x60c )
#define LCD_LAYER3_CLUT13_OFFSET               ( 0x4 * 0x60d )
#define LCD_LAYER3_CLUT14_OFFSET               ( 0x4 * 0x60e )
#define LCD_LAYER3_CLUT15_OFFSET               ( 0x4 * 0x60f )
#define LCD_LAYER0_DMA_START_CB_ADR_OFFSET     ( 0x4 * 0x700 )
#define LCD_LAYER0_DMA_START_CB_SHADOW_OFFSET  ( 0x4 * 0x701 )
#define LCD_LAYER0_DMA_CB_LINE_WIDTH_OFFSET    ( 0x4 * 0x702 )
#define LCD_LAYER0_DMA_CB_LINE_VSTRIDE_OFFSET  ( 0x4 * 0x703 )
#define LCD_LAYER0_DMA_START_CR_ADR_OFFSET     ( 0x4 * 0x704 )
#define LCD_LAYER0_DMA_START_CR_SHADOW_OFFSET  ( 0x4 * 0x705 )
#define LCD_LAYER0_DMA_CR_LINE_WIDTH_OFFSET    ( 0x4 * 0x706 )
#define LCD_LAYER0_DMA_CR_LINE_VSTRIDE_OFFSET  ( 0x4 * 0x707 )
#define LCD_LAYER1_DMA_START_CB_ADR_OFFSET     ( 0x4 * 0x708 )
#define LCD_LAYER1_DMA_START_CB_SHADOW_OFFSET  ( 0x4 * 0x709 )
#define LCD_LAYER1_DMA_CB_LINE_WIDTH_OFFSET    ( 0x4 * 0x70a )
#define LCD_LAYER1_DMA_CB_LINE_VSTRIDE_OFFSET  ( 0x4 * 0x70b )
#define LCD_LAYER1_DMA_START_CR_ADR_OFFSET     ( 0x4 * 0x70c )
#define LCD_LAYER1_DMA_START_CR_SHADOW_OFFSET  ( 0x4 * 0x70d )
#define LCD_LAYER1_DMA_CR_LINE_WIDTH_OFFSET    ( 0x4 * 0x70e )
#define LCD_LAYER1_DMA_CR_LINE_VSTRIDE_OFFSET  ( 0x4 * 0x70f )
#define LCD_OUT_FORMAT_CFG_OFFSET              ( 0x4 * 0x800 )
#define LCD_HSYNC_WIDTH_OFFSET                 ( 0x4 * 0x801 )
#define LCD_H_BACKPORCH_OFFSET                 ( 0x4 * 0x802 )
#define LCD_H_ACTIVEWIDTH_OFFSET               ( 0x4 * 0x803 )
#define LCD_H_FRONTPORCH_OFFSET                ( 0x4 * 0x804 )
#define LCD_VSYNC_WIDTH_OFFSET                 ( 0x4 * 0x805 )
#define LCD_V_BACKPORCH_OFFSET                 ( 0x4 * 0x806 )
#define LCD_V_ACTIVEHEIGHT_OFFSET              ( 0x4 * 0x807 )
#define LCD_V_FRONTPORCH_OFFSET                ( 0x4 * 0x808 )
#define LCD_VSYNC_START_OFFSET_OFFSET          ( 0x4 * 0x809 )
#define LCD_VSYNC_END_OFFSET_OFFSET            ( 0x4 * 0x80a )
#define LCD_V_BACKPORCH_EVEN_OFFSET            ( 0x4 * 0x80b )
#define LCD_VSYNC_WIDTH_EVEN_OFFSET            ( 0x4 * 0x80c )
#define LCD_V_ACTIVEHEIGHT_EVEN_OFFSET         ( 0x4 * 0x80d )
#define LCD_V_FRONTPORCH_EVEN_OFFSET           ( 0x4 * 0x80e )
#define LCD_VSYNC_START_OFFSET_EVEN_OFFSET     ( 0x4 * 0x80f )
#define LCD_VSYNC_END_OFFSET_EVEN_OFFSET       ( 0x4 * 0x810 )
#define LCD_TIMING_GEN_TRIG_OFFSET             ( 0x4 * 0x811 )
#define LCD_PWM0_CTRL_OFFSET                   ( 0x4 * 0x812 )
#define LCD_PWM0_RPT_LEADIN_OFFSET             ( 0x4 * 0x813 )
#define LCD_PWM0_HIGH_LOW_OFFSET               ( 0x4 * 0x814 )
#define LCD_PWM1_CTRL_OFFSET                   ( 0x4 * 0x815 )
#define LCD_PWM1_RPT_LEADIN_OFFSET             ( 0x4 * 0x816 )
#define LCD_PWM1_HIGH_LOW_OFFSET               ( 0x4 * 0x817 )
#define LCD_PWM2_CTRL_OFFSET                   ( 0x4 * 0x818 )
#define LCD_PWM2_RPT_LEADIN_OFFSET             ( 0x4 * 0x819 )
#define LCD_PWM2_HIGH_LOW_OFFSET               ( 0x4 * 0x81a )
#define LCD_VIDEO0_DMA0_BYTES_OFFSET           ( 0x4 * 0xb00 )
#define LCD_VIDEO0_DMA0_STATE_OFFSET           ( 0x4 * 0xb01 )
#define LCD_VIDEO0_DMA1_BYTES_OFFSET           ( 0x4 * 0xb02 )
#define LCD_VIDEO0_DMA1_STATE_OFFSET           ( 0x4 * 0xb03 )
#define LCD_VIDEO0_DMA2_BYTES_OFFSET           ( 0x4 * 0xb04 )
#define LCD_VIDEO0_DMA2_STATE_OFFSET           ( 0x4 * 0xb05 )
#define LCD_VIDEO1_DMA0_BYTES_OFFSET           ( 0x4 * 0xb06 )
#define LCD_VIDEO1_DMA0_STATE_OFFSET           ( 0x4 * 0xb07 )
#define LCD_VIDEO1_DMA1_BYTES_OFFSET           ( 0x4 * 0xb08 )
#define LCD_VIDEO1_DMA1_STATE_OFFSET           ( 0x4 * 0xb09 )
#define LCD_VIDEO1_DMA2_BYTES_OFFSET           ( 0x4 * 0xb0a )
#define LCD_VIDEO1_DMA2_STATE_OFFSET           ( 0x4 * 0xb0b )
#define LCD_GRAPHIC0_DMA_BYTES_OFFSET          ( 0x4 * 0xb0c )
#define LCD_GRAPHIC0_DMA_STATE_OFFSET          ( 0x4 * 0xb0d )
#define LCD_GRAPHIC1_DMA_BYTES_OFFSET          ( 0x4 * 0xb0e )
#define LCD_GRAPHIC1_DMA_STATE_OFFSET          ( 0x4 * 0xb0f )
#define LCD_BASE_ADR                         ( (PBI_AP9_CONTROL_ADR + 0x30000) )
#define LCD_CONTROL_ADR                     ( (LCD_BASE_ADR + LCD_CONTROL_OFFSET) )
#define LCD_INT_STATUS_ADR                  ( (LCD_BASE_ADR + LCD_INT_STATUS_OFFSET) )
#define LCD_INT_ENABLE_ADR                  ( (LCD_BASE_ADR + LCD_INT_ENABLE_OFFSET) )
#define LCD_INT_CLEAR_ADR                   ( (LCD_BASE_ADR + LCD_INT_CLEAR_OFFSET) )
#define LCD_LINE_COUNT_ADR                  ( (LCD_BASE_ADR + LCD_LINE_COUNT_OFFSET) )
#define LCD_LINE_COMPARE_ADR                ( (LCD_BASE_ADR + LCD_LINE_COMPARE_OFFSET) )
#define LCD_VSTATUS_ADR                     ( (LCD_BASE_ADR + LCD_VSTATUS_OFFSET) )
#define LCD_VSTATUS_COMPARE_ADR             ( (LCD_BASE_ADR + LCD_VSTATUS_COMPARE_OFFSET) )
#define LCD_FIELD_INT_CFG_ADR               ( (LCD_BASE_ADR + LCD_FIELD_INT_CFG_OFFSET) )
#define LCD_FIFO_FLUSH_ADR                  ( (LCD_BASE_ADR + LCD_FIFO_FLUSH_OFFSET) )
#define LCD_SCREEN_WIDTH_ADR                ( (LCD_BASE_ADR + LCD_SCREEN_WIDTH_OFFSET) )
#define LCD_SCREEN_HEIGHT_ADR               ( (LCD_BASE_ADR + LCD_SCREEN_HEIGHT_OFFSET) )
#define LCD_BG_COLOUR_MS_ADR                ( (LCD_BASE_ADR + LCD_BG_COLOUR_MS_OFFSET) )
#define LCD_BG_COLOUR_LS_ADR                ( (LCD_BASE_ADR + LCD_BG_COLOUR_LS_OFFSET) )
#define LCD_RAM_CFG_ADR                     ( (LCD_BASE_ADR + LCD_RAM_CFG_OFFSET) )
#define LCD_LAYER0_CFG_ADR                  ( (LCD_BASE_ADR + LCD_LAYER0_CFG_OFFSET) )
#define LCD_LAYER0_COL_START_ADR            ( (LCD_BASE_ADR + LCD_LAYER0_COL_START_OFFSET) )
#define LCD_LAYER0_ROW_START_ADR            ( (LCD_BASE_ADR + LCD_LAYER0_ROW_START_OFFSET) )
#define LCD_LAYER0_WIDTH_ADR                ( (LCD_BASE_ADR + LCD_LAYER0_WIDTH_OFFSET) )
#define LCD_LAYER0_HEIGHT_ADR               ( (LCD_BASE_ADR + LCD_LAYER0_HEIGHT_OFFSET) )
#define LCD_LAYER0_SCALE_CFG_ADR            ( (LCD_BASE_ADR + LCD_LAYER0_SCALE_CFG_OFFSET) )
//#define LCD_LAYER0_ALPHA_ADR                ( (LCD_BASE_ADR + LCD_LAYER0_ALPHA_OFFSET) )
//#define LCD_LAYER0_INV_COLOUR_ADR           ( (LCD_BASE_ADR + LCD_LAYER0_INV_COLOUR_OFFSET) )
//#define LCD_LAYER0_TRANS_COLOUR_ADR         ( (LCD_BASE_ADR + LCD_LAYER0_TRANS_COLOUR_OFFSET) )
#define LCD_LAYER0_CSC_COEFF11_ADR          ( (LCD_BASE_ADR + LCD_LAYER0_CSC_COEFF11_OFFSET) )
#define LCD_LAYER0_CSC_COEFF12_ADR          ( (LCD_BASE_ADR + LCD_LAYER0_CSC_COEFF12_OFFSET) )
#define LCD_LAYER0_CSC_COEFF13_ADR          ( (LCD_BASE_ADR + LCD_LAYER0_CSC_COEFF13_OFFSET) )
#define LCD_LAYER0_CSC_COEFF21_ADR          ( (LCD_BASE_ADR + LCD_LAYER0_CSC_COEFF21_OFFSET) )
#define LCD_LAYER0_CSC_COEFF22_ADR          ( (LCD_BASE_ADR + LCD_LAYER0_CSC_COEFF22_OFFSET) )
#define LCD_LAYER0_CSC_COEFF23_ADR          ( (LCD_BASE_ADR + LCD_LAYER0_CSC_COEFF23_OFFSET) )
#define LCD_LAYER0_CSC_COEFF31_ADR          ( (LCD_BASE_ADR + LCD_LAYER0_CSC_COEFF31_OFFSET) )
#define LCD_LAYER0_CSC_COEFF32_ADR          ( (LCD_BASE_ADR + LCD_LAYER0_CSC_COEFF32_OFFSET) )
#define LCD_LAYER0_CSC_COEFF33_ADR          ( (LCD_BASE_ADR + LCD_LAYER0_CSC_COEFF33_OFFSET) )
#define LCD_LAYER0_CSC_OFF1_ADR             ( (LCD_BASE_ADR + LCD_LAYER0_CSC_OFF1_OFFSET) )
#define LCD_LAYER0_CSC_OFF2_ADR             ( (LCD_BASE_ADR + LCD_LAYER0_CSC_OFF2_OFFSET) )
#define LCD_LAYER0_CSC_OFF3_ADR             ( (LCD_BASE_ADR + LCD_LAYER0_CSC_OFF3_OFFSET) )
#define LCD_LAYER0_DMA_CFG_ADR              ( (LCD_BASE_ADR + LCD_LAYER0_DMA_CFG_OFFSET) )
#define LCD_LAYER0_DMA_START_ADR_ADR        ( (LCD_BASE_ADR + LCD_LAYER0_DMA_START_ADR_OFFSET) )
#define LCD_LAYER0_DMA_START_SHADOW_ADR     ( (LCD_BASE_ADR + LCD_LAYER0_DMA_START_SHADOW_OFFSET) )
#define LCD_LAYER0_DMA_LEN_ADR              ( (LCD_BASE_ADR + LCD_LAYER0_DMA_LEN_OFFSET) )
#define LCD_LAYER0_DMA_LEN_SHADOW_ADR       ( (LCD_BASE_ADR + LCD_LAYER0_DMA_LEN_SHADOW_OFFSET) )
#define LCD_LAYER0_DMA_STATUS_ADR           ( (LCD_BASE_ADR + LCD_LAYER0_DMA_STATUS_OFFSET) )
#define LCD_LAYER0_DMA_LINE_WIDTH_ADR       ( (LCD_BASE_ADR + LCD_LAYER0_DMA_LINE_WIDTH_OFFSET) )
#define LCD_LAYER0_DMA_LINE_VSTRIDE_ADR     ( (LCD_BASE_ADR + LCD_LAYER0_DMA_LINE_VSTRIDE_OFFSET) )
#define LCD_LAYER0_DMA_START_CB_ADR_ADR     ( (LCD_BASE_ADR + LCD_LAYER0_DMA_START_CB_ADR_OFFSET) )
#define LCD_LAYER0_DMA_START_CB_SHADOW_ADR  ( (LCD_BASE_ADR + LCD_LAYER0_DMA_START_CB_SHADOW_OFFSET) )
#define LCD_LAYER0_DMA_CB_LINE_WIDTH_ADR    ( (LCD_BASE_ADR + LCD_LAYER0_DMA_CB_LINE_WIDTH_OFFSET) )
#define LCD_LAYER0_DMA_CB_LINE_VSTRIDE_ADR  ( (LCD_BASE_ADR + LCD_LAYER0_DMA_CB_LINE_VSTRIDE_OFFSET) )
#define LCD_LAYER0_DMA_START_CR_ADR_ADR     ( (LCD_BASE_ADR + LCD_LAYER0_DMA_START_CR_ADR_OFFSET) )
#define LCD_LAYER0_DMA_START_CR_SHADOW_ADR  ( (LCD_BASE_ADR + LCD_LAYER0_DMA_START_CR_SHADOW_OFFSET) )
#define LCD_LAYER0_DMA_CR_LINE_WIDTH_ADR    ( (LCD_BASE_ADR + LCD_LAYER0_DMA_CR_LINE_WIDTH_OFFSET) )
#define LCD_LAYER0_DMA_CR_LINE_VSTRIDE_ADR  ( (LCD_BASE_ADR + LCD_LAYER0_DMA_CR_LINE_VSTRIDE_OFFSET) )
#define LCD_LAYER0_DMA_FIFO_STATUS_ADR      ( (LCD_BASE_ADR + LCD_LAYER0_DMA_FIFO_STATUS_OFFSET) )
#define LCD_LAYER1_CFG_ADR                  ( (LCD_BASE_ADR + LCD_LAYER1_CFG_OFFSET) )
#define LCD_LAYER1_COL_START_ADR            ( (LCD_BASE_ADR + LCD_LAYER1_COL_START_OFFSET) )
#define LCD_LAYER1_ROW_START_ADR            ( (LCD_BASE_ADR + LCD_LAYER1_ROW_START_OFFSET) )
#define LCD_LAYER1_WIDTH_ADR                ( (LCD_BASE_ADR + LCD_LAYER1_WIDTH_OFFSET) )
#define LCD_LAYER1_HEIGHT_ADR               ( (LCD_BASE_ADR + LCD_LAYER1_HEIGHT_OFFSET) )
#define LCD_LAYER1_SCALE_CFG_ADR            ( (LCD_BASE_ADR + LCD_LAYER1_SCALE_CFG_OFFSET) )
//#define LCD_LAYER1_ALPHA_ADR                ( (LCD_BASE_ADR + LCD_LAYER1_ALPHA_OFFSET) )
//#define LCD_LAYER1_INV_COLOUR_ADR           ( (LCD_BASE_ADR + LCD_LAYER1_INV_COLOUR_OFFSET) )
//#define LCD_LAYER1_TRANS_COLOUR_ADR         ( (LCD_BASE_ADR + LCD_LAYER1_TRANS_COLOUR_OFFSET) )
#define LCD_LAYER1_CSC_COEFF11_ADR          ( (LCD_BASE_ADR + LCD_LAYER1_CSC_COEFF11_OFFSET) )
#define LCD_LAYER1_CSC_COEFF12_ADR          ( (LCD_BASE_ADR + LCD_LAYER1_CSC_COEFF12_OFFSET) )
#define LCD_LAYER1_CSC_COEFF13_ADR          ( (LCD_BASE_ADR + LCD_LAYER1_CSC_COEFF13_OFFSET) )
#define LCD_LAYER1_CSC_COEFF21_ADR          ( (LCD_BASE_ADR + LCD_LAYER1_CSC_COEFF21_OFFSET) )
#define LCD_LAYER1_CSC_COEFF22_ADR          ( (LCD_BASE_ADR + LCD_LAYER1_CSC_COEFF22_OFFSET) )
#define LCD_LAYER1_CSC_COEFF23_ADR          ( (LCD_BASE_ADR + LCD_LAYER1_CSC_COEFF23_OFFSET) )
#define LCD_LAYER1_CSC_COEFF31_ADR          ( (LCD_BASE_ADR + LCD_LAYER1_CSC_COEFF31_OFFSET) )
#define LCD_LAYER1_CSC_COEFF32_ADR          ( (LCD_BASE_ADR + LCD_LAYER1_CSC_COEFF32_OFFSET) )
#define LCD_LAYER1_CSC_COEFF33_ADR          ( (LCD_BASE_ADR + LCD_LAYER1_CSC_COEFF33_OFFSET) )
#define LCD_LAYER1_CSC_OFF1_ADR             ( (LCD_BASE_ADR + LCD_LAYER1_CSC_OFF1_OFFSET) )
#define LCD_LAYER1_CSC_OFF2_ADR             ( (LCD_BASE_ADR + LCD_LAYER1_CSC_OFF2_OFFSET) )
#define LCD_LAYER1_CSC_OFF3_ADR             ( (LCD_BASE_ADR + LCD_LAYER1_CSC_OFF3_OFFSET) )
#define LCD_LAYER1_DMA_CFG_ADR              ( (LCD_BASE_ADR + LCD_LAYER1_DMA_CFG_OFFSET) )
#define LCD_LAYER1_DMA_START_ADR_ADR        ( (LCD_BASE_ADR + LCD_LAYER1_DMA_START_ADR_OFFSET) )
#define LCD_LAYER1_DMA_START_SHADOW_ADR     ( (LCD_BASE_ADR + LCD_LAYER1_DMA_START_SHADOW_OFFSET) )
#define LCD_LAYER1_DMA_LEN_ADR              ( (LCD_BASE_ADR + LCD_LAYER1_DMA_LEN_OFFSET) )
#define LCD_LAYER1_DMA_LEN_SHADOW_ADR       ( (LCD_BASE_ADR + LCD_LAYER1_DMA_LEN_SHADOW_OFFSET) )
#define LCD_LAYER1_DMA_STATUS_ADR           ( (LCD_BASE_ADR + LCD_LAYER1_DMA_STATUS_OFFSET) )
#define LCD_LAYER1_DMA_LINE_WIDTH_ADR       ( (LCD_BASE_ADR + LCD_LAYER1_DMA_LINE_WIDTH_OFFSET) )
#define LCD_LAYER1_DMA_LINE_VSTRIDE_ADR     ( (LCD_BASE_ADR + LCD_LAYER1_DMA_LINE_VSTRIDE_OFFSET) )
#define LCD_LAYER1_DMA_START_CB_ADR_ADR     ( (LCD_BASE_ADR + LCD_LAYER1_DMA_START_CB_ADR_OFFSET) )
#define LCD_LAYER1_DMA_START_CB_SHADOW_ADR  ( (LCD_BASE_ADR + LCD_LAYER1_DMA_START_CB_SHADOW_OFFSET) )
#define LCD_LAYER1_DMA_CB_LINE_WIDTH_ADR    ( (LCD_BASE_ADR + LCD_LAYER1_DMA_CB_LINE_WIDTH_OFFSET) )
#define LCD_LAYER1_DMA_CB_LINE_VSTRIDE_ADR  ( (LCD_BASE_ADR + LCD_LAYER1_DMA_CB_LINE_VSTRIDE_OFFSET) )
#define LCD_LAYER1_DMA_START_CR_ADR_ADR     ( (LCD_BASE_ADR + LCD_LAYER1_DMA_START_CR_ADR_OFFSET) )
#define LCD_LAYER1_DMA_START_CR_SHADOW_ADR  ( (LCD_BASE_ADR + LCD_LAYER1_DMA_START_CR_SHADOW_OFFSET) )
#define LCD_LAYER1_DMA_CR_LINE_WIDTH_ADR    ( (LCD_BASE_ADR + LCD_LAYER1_DMA_CR_LINE_WIDTH_OFFSET) )
#define LCD_LAYER1_DMA_CR_LINE_VSTRIDE_ADR  ( (LCD_BASE_ADR + LCD_LAYER1_DMA_CR_LINE_VSTRIDE_OFFSET) )
#define LCD_LAYER1_DMA_FIFO_STATUS_ADR      ( (LCD_BASE_ADR + LCD_LAYER1_DMA_FIFO_STATUS_OFFSET) )
#define LCD_LAYER2_CFG_ADR                  ( (LCD_BASE_ADR + LCD_LAYER2_CFG_OFFSET) )
#define LCD_LAYER2_COL_START_ADR            ( (LCD_BASE_ADR + LCD_LAYER2_COL_START_OFFSET) )
#define LCD_LAYER2_ROW_START_ADR            ( (LCD_BASE_ADR + LCD_LAYER2_ROW_START_OFFSET) )
#define LCD_LAYER2_WIDTH_ADR                ( (LCD_BASE_ADR + LCD_LAYER2_WIDTH_OFFSET) )
#define LCD_LAYER2_HEIGHT_ADR               ( (LCD_BASE_ADR + LCD_LAYER2_HEIGHT_OFFSET) )
#define LCD_LAYER2_SCALE_CFG_ADR            ( (LCD_BASE_ADR + LCD_LAYER2_SCALE_CFG_OFFSET) )
//#define LCD_LAYER2_ALPHA_ADR                ( (LCD_BASE_ADR + LCD_LAYER2_ALPHA_OFFSET) )
//#define LCD_LAYER2_INV_COLOUR_ADR           ( (LCD_BASE_ADR + LCD_LAYER2_INV_COLOUR_OFFSET) )
//#define LCD_LAYER2_TRANS_COLOUR_ADR         ( (LCD_BASE_ADR + LCD_LAYER2_TRANS_COLOUR_OFFSET) )
#define LCD_LAYER2_CSC_COEFF11_ADR          ( (LCD_BASE_ADR + LCD_LAYER2_CSC_COEFF11_OFFSET) )
#define LCD_LAYER2_CSC_COEFF12_ADR          ( (LCD_BASE_ADR + LCD_LAYER2_CSC_COEFF12_OFFSET) )
#define LCD_LAYER2_CSC_COEFF13_ADR          ( (LCD_BASE_ADR + LCD_LAYER2_CSC_COEFF13_OFFSET) )
#define LCD_LAYER2_CSC_COEFF21_ADR          ( (LCD_BASE_ADR + LCD_LAYER2_CSC_COEFF21_OFFSET) )
#define LCD_LAYER2_CSC_COEFF22_ADR          ( (LCD_BASE_ADR + LCD_LAYER2_CSC_COEFF22_OFFSET) )
#define LCD_LAYER2_CSC_COEFF23_ADR          ( (LCD_BASE_ADR + LCD_LAYER2_CSC_COEFF23_OFFSET) )
#define LCD_LAYER2_CSC_COEFF31_ADR          ( (LCD_BASE_ADR + LCD_LAYER2_CSC_COEFF31_OFFSET) )
#define LCD_LAYER2_CSC_COEFF32_ADR          ( (LCD_BASE_ADR + LCD_LAYER2_CSC_COEFF32_OFFSET) )
#define LCD_LAYER2_CSC_COEFF33_ADR          ( (LCD_BASE_ADR + LCD_LAYER2_CSC_COEFF33_OFFSET) )
#define LCD_LAYER2_CSC_OFF1_ADR             ( (LCD_BASE_ADR + LCD_LAYER2_CSC_OFF1_OFFSET) )
#define LCD_LAYER2_CSC_OFF2_ADR             ( (LCD_BASE_ADR + LCD_LAYER2_CSC_OFF2_OFFSET) )
#define LCD_LAYER2_CSC_OFF3_ADR             ( (LCD_BASE_ADR + LCD_LAYER2_CSC_OFF3_OFFSET) )
#define LCD_LAYER2_DMA_CFG_ADR              ( (LCD_BASE_ADR + LCD_LAYER2_DMA_CFG_OFFSET) )
#define LCD_LAYER2_DMA_START_ADR_ADR        ( (LCD_BASE_ADR + LCD_LAYER2_DMA_START_ADR_OFFSET) )
#define LCD_LAYER2_DMA_START_SHADOW_ADR     ( (LCD_BASE_ADR + LCD_LAYER2_DMA_START_SHADOW_OFFSET) )
#define LCD_LAYER2_DMA_LEN_ADR              ( (LCD_BASE_ADR + LCD_LAYER2_DMA_LEN_OFFSET) )
#define LCD_LAYER2_DMA_LEN_SHADOW_ADR       ( (LCD_BASE_ADR + LCD_LAYER2_DMA_LEN_SHADOW_OFFSET) )
#define LCD_LAYER2_DMA_STATUS_ADR           ( (LCD_BASE_ADR + LCD_LAYER2_DMA_STATUS_OFFSET) )
#define LCD_LAYER2_DMA_LINE_WIDTH_ADR       ( (LCD_BASE_ADR + LCD_LAYER2_DMA_LINE_WIDTH_OFFSET) )
#define LCD_LAYER2_DMA_LINE_VSTRIDE_ADR     ( (LCD_BASE_ADR + LCD_LAYER2_DMA_LINE_VSTRIDE_OFFSET) )
#define LCD_LAYER2_DMA_FIFO_STATUS_ADR      ( (LCD_BASE_ADR + LCD_LAYER2_DMA_FIFO_STATUS_OFFSET) )
#define LCD_LAYER2_CLUT0_ADR                ( (LCD_BASE_ADR + LCD_LAYER2_CLUT0_OFFSET) )
#define LCD_LAYER2_CLUT1_ADR                ( (LCD_BASE_ADR + LCD_LAYER2_CLUT1_OFFSET) )
#define LCD_LAYER2_CLUT2_ADR                ( (LCD_BASE_ADR + LCD_LAYER2_CLUT2_OFFSET) )
#define LCD_LAYER2_CLUT3_ADR                ( (LCD_BASE_ADR + LCD_LAYER2_CLUT3_OFFSET) )
#define LCD_LAYER2_CLUT4_ADR                ( (LCD_BASE_ADR + LCD_LAYER2_CLUT4_OFFSET) )
#define LCD_LAYER2_CLUT5_ADR                ( (LCD_BASE_ADR + LCD_LAYER2_CLUT5_OFFSET) )
#define LCD_LAYER2_CLUT6_ADR                ( (LCD_BASE_ADR + LCD_LAYER2_CLUT6_OFFSET) )
#define LCD_LAYER2_CLUT7_ADR                ( (LCD_BASE_ADR + LCD_LAYER2_CLUT7_OFFSET) )
#define LCD_LAYER2_CLUT8_ADR                ( (LCD_BASE_ADR + LCD_LAYER2_CLUT8_OFFSET) )
#define LCD_LAYER2_CLUT9_ADR                ( (LCD_BASE_ADR + LCD_LAYER2_CLUT9_OFFSET) )
#define LCD_LAYER2_CLUT10_ADR               ( (LCD_BASE_ADR + LCD_LAYER2_CLUT10_OFFSET) )
#define LCD_LAYER2_CLUT11_ADR               ( (LCD_BASE_ADR + LCD_LAYER2_CLUT11_OFFSET) )
#define LCD_LAYER2_CLUT12_ADR               ( (LCD_BASE_ADR + LCD_LAYER2_CLUT12_OFFSET) )
#define LCD_LAYER2_CLUT13_ADR               ( (LCD_BASE_ADR + LCD_LAYER2_CLUT13_OFFSET) )
#define LCD_LAYER2_CLUT14_ADR               ( (LCD_BASE_ADR + LCD_LAYER2_CLUT14_OFFSET) )
#define LCD_LAYER2_CLUT15_ADR               ( (LCD_BASE_ADR + LCD_LAYER2_CLUT15_OFFSET) )
#define LCD_LAYER3_CFG_ADR                  ( (LCD_BASE_ADR + LCD_LAYER3_CFG_OFFSET) )
#define LCD_LAYER3_COL_START_ADR            ( (LCD_BASE_ADR + LCD_LAYER3_COL_START_OFFSET) )
#define LCD_LAYER3_ROW_START_ADR            ( (LCD_BASE_ADR + LCD_LAYER3_ROW_START_OFFSET) )
#define LCD_LAYER3_WIDTH_ADR                ( (LCD_BASE_ADR + LCD_LAYER3_WIDTH_OFFSET) )
#define LCD_LAYER3_HEIGHT_ADR               ( (LCD_BASE_ADR + LCD_LAYER3_HEIGHT_OFFSET) )
#define LCD_LAYER3_SCALE_CFG_ADR            ( (LCD_BASE_ADR + LCD_LAYER3_SCALE_CFG_OFFSET) )
//#define LCD_LAYER3_ALPHA_ADR                ( (LCD_BASE_ADR + LCD_LAYER3_ALPHA_OFFSET) )
//#define LCD_LAYER3_INV_COLOUR_ADR           ( (LCD_BASE_ADR + LCD_LAYER3_INV_COLOUR_OFFSET) )
//#define LCD_LAYER3_TRANS_COLOUR_ADR         ( (LCD_BASE_ADR + LCD_LAYER3_TRANS_COLOUR_OFFSET) )
#define LCD_LAYER3_CSC_COEFF11_ADR          ( (LCD_BASE_ADR + LCD_LAYER3_CSC_COEFF11_OFFSET) )
#define LCD_LAYER3_CSC_COEFF12_ADR          ( (LCD_BASE_ADR + LCD_LAYER3_CSC_COEFF12_OFFSET) )
#define LCD_LAYER3_CSC_COEFF13_ADR          ( (LCD_BASE_ADR + LCD_LAYER3_CSC_COEFF13_OFFSET) )
#define LCD_LAYER3_CSC_COEFF21_ADR          ( (LCD_BASE_ADR + LCD_LAYER3_CSC_COEFF21_OFFSET) )
#define LCD_LAYER3_CSC_COEFF22_ADR          ( (LCD_BASE_ADR + LCD_LAYER3_CSC_COEFF22_OFFSET) )
#define LCD_LAYER3_CSC_COEFF23_ADR          ( (LCD_BASE_ADR + LCD_LAYER3_CSC_COEFF23_OFFSET) )
#define LCD_LAYER3_CSC_COEFF31_ADR          ( (LCD_BASE_ADR + LCD_LAYER3_CSC_COEFF31_OFFSET) )
#define LCD_LAYER3_CSC_COEFF32_ADR          ( (LCD_BASE_ADR + LCD_LAYER3_CSC_COEFF32_OFFSET) )
#define LCD_LAYER3_CSC_COEFF33_ADR          ( (LCD_BASE_ADR + LCD_LAYER3_CSC_COEFF33_OFFSET) )
#define LCD_LAYER3_CSC_OFF1_ADR             ( (LCD_BASE_ADR + LCD_LAYER3_CSC_OFF1_OFFSET) )
#define LCD_LAYER3_CSC_OFF2_ADR             ( (LCD_BASE_ADR + LCD_LAYER3_CSC_OFF2_OFFSET) )
#define LCD_LAYER3_CSC_OFF3_ADR             ( (LCD_BASE_ADR + LCD_LAYER3_CSC_OFF3_OFFSET) )
#define LCD_LAYER3_DMA_CFG_ADR              ( (LCD_BASE_ADR + LCD_LAYER3_DMA_CFG_OFFSET) )
#define LCD_LAYER3_DMA_START_ADR_ADR        ( (LCD_BASE_ADR + LCD_LAYER3_DMA_START_ADR_OFFSET) )
#define LCD_LAYER3_DMA_START_SHADOW_ADR     ( (LCD_BASE_ADR + LCD_LAYER3_DMA_START_SHADOW_OFFSET) )
#define LCD_LAYER3_DMA_LEN_ADR              ( (LCD_BASE_ADR + LCD_LAYER3_DMA_LEN_OFFSET) )
#define LCD_LAYER3_DMA_LEN_SHADOW_ADR       ( (LCD_BASE_ADR + LCD_LAYER3_DMA_LEN_SHADOW_OFFSET) )
#define LCD_LAYER3_DMA_STATUS_ADR           ( (LCD_BASE_ADR + LCD_LAYER3_DMA_STATUS_OFFSET) )
#define LCD_LAYER3_DMA_LINE_WIDTH_ADR       ( (LCD_BASE_ADR + LCD_LAYER3_DMA_LINE_WIDTH_OFFSET) )
#define LCD_LAYER3_DMA_LINE_VSTRIDE_ADR     ( (LCD_BASE_ADR + LCD_LAYER3_DMA_LINE_VSTRIDE_OFFSET) )
#define LCD_LAYER3_DMA_FIFO_STATUS_ADR      ( (LCD_BASE_ADR + LCD_LAYER3_DMA_FIFO_STATUS_OFFSET) )
#define LCD_LAYER3_CLUT0_ADR                ( (LCD_BASE_ADR + LCD_LAYER3_CLUT0_OFFSET) )
#define LCD_LAYER3_CLUT1_ADR                ( (LCD_BASE_ADR + LCD_LAYER3_CLUT1_OFFSET) )
#define LCD_LAYER3_CLUT2_ADR                ( (LCD_BASE_ADR + LCD_LAYER3_CLUT2_OFFSET) )
#define LCD_LAYER3_CLUT3_ADR                ( (LCD_BASE_ADR + LCD_LAYER3_CLUT3_OFFSET) )
#define LCD_LAYER3_CLUT4_ADR                ( (LCD_BASE_ADR + LCD_LAYER3_CLUT4_OFFSET) )
#define LCD_LAYER3_CLUT5_ADR                ( (LCD_BASE_ADR + LCD_LAYER3_CLUT5_OFFSET) )
#define LCD_LAYER3_CLUT6_ADR                ( (LCD_BASE_ADR + LCD_LAYER3_CLUT6_OFFSET) )
#define LCD_LAYER3_CLUT7_ADR                ( (LCD_BASE_ADR + LCD_LAYER3_CLUT7_OFFSET) )
#define LCD_LAYER3_CLUT8_ADR                ( (LCD_BASE_ADR + LCD_LAYER3_CLUT8_OFFSET) )
#define LCD_LAYER3_CLUT9_ADR                ( (LCD_BASE_ADR + LCD_LAYER3_CLUT9_OFFSET) )
#define LCD_LAYER3_CLUT10_ADR               ( (LCD_BASE_ADR + LCD_LAYER3_CLUT10_OFFSET) )
#define LCD_LAYER3_CLUT11_ADR               ( (LCD_BASE_ADR + LCD_LAYER3_CLUT11_OFFSET) )
#define LCD_LAYER3_CLUT12_ADR               ( (LCD_BASE_ADR + LCD_LAYER3_CLUT12_OFFSET) )
#define LCD_LAYER3_CLUT13_ADR               ( (LCD_BASE_ADR + LCD_LAYER3_CLUT13_OFFSET) )
#define LCD_LAYER3_CLUT14_ADR               ( (LCD_BASE_ADR + LCD_LAYER3_CLUT14_OFFSET) )
#define LCD_LAYER3_CLUT15_ADR               ( (LCD_BASE_ADR + LCD_LAYER3_CLUT15_OFFSET) )
#define LCD_OUT_FORMAT_CFG_ADR              ( (LCD_BASE_ADR + LCD_OUT_FORMAT_CFG_OFFSET) )
#define LCD_HSYNC_WIDTH_ADR                 ( (LCD_BASE_ADR + LCD_HSYNC_WIDTH_OFFSET) )
#define LCD_H_BACKPORCH_ADR                 ( (LCD_BASE_ADR + LCD_H_BACKPORCH_OFFSET) )
#define LCD_H_ACTIVEWIDTH_ADR               ( (LCD_BASE_ADR + LCD_H_ACTIVEWIDTH_OFFSET) )
#define LCD_H_FRONTPORCH_ADR                ( (LCD_BASE_ADR + LCD_H_FRONTPORCH_OFFSET) )
#define LCD_VSYNC_WIDTH_ADR                 ( (LCD_BASE_ADR + LCD_VSYNC_WIDTH_OFFSET) )
#define LCD_V_BACKPORCH_ADR                 ( (LCD_BASE_ADR + LCD_V_BACKPORCH_OFFSET) )
#define LCD_V_ACTIVEHEIGHT_ADR              ( (LCD_BASE_ADR + LCD_V_ACTIVEHEIGHT_OFFSET) )
#define LCD_V_FRONTPORCH_ADR                ( (LCD_BASE_ADR + LCD_V_FRONTPORCH_OFFSET) )
#define LCD_VSYNC_START_OFFSET_ADR          ( (LCD_BASE_ADR + LCD_VSYNC_START_OFFSET_OFFSET) )
#define LCD_VSYNC_END_OFFSET_ADR            ( (LCD_BASE_ADR + LCD_VSYNC_END_OFFSET_OFFSET) )
#define LCD_V_BACKPORCH_EVEN_ADR            ( (LCD_BASE_ADR + LCD_V_BACKPORCH_EVEN_OFFSET) )
#define LCD_VSYNC_WIDTH_EVEN_ADR            ( (LCD_BASE_ADR + LCD_VSYNC_WIDTH_EVEN_OFFSET) )
#define LCD_V_ACTIVEHEIGHT_EVEN_ADR         ( (LCD_BASE_ADR + LCD_V_ACTIVEHEIGHT_EVEN_OFFSET) )
#define LCD_V_FRONTPORCH_EVEN_ADR           ( (LCD_BASE_ADR + LCD_V_FRONTPORCH_EVEN_OFFSET) )
#define LCD_VSYNC_START_OFFSET_EVEN_ADR     ( (LCD_BASE_ADR + LCD_VSYNC_START_OFFSET_EVEN_OFFSET) )
#define LCD_VSYNC_END_OFFSET_EVEN_ADR       ( (LCD_BASE_ADR + LCD_VSYNC_END_OFFSET_EVEN_OFFSET) )
#define LCD_TIMING_GEN_TRIG_ADR             ( (LCD_BASE_ADR + LCD_TIMING_GEN_TRIG_OFFSET) )
#define LCD_PWM0_CTRL_ADR                   ( (LCD_BASE_ADR + LCD_PWM0_CTRL_OFFSET) )
#define LCD_PWM0_RPT_LEADIN_ADR             ( (LCD_BASE_ADR + LCD_PWM0_RPT_LEADIN_OFFSET) )
#define LCD_PWM0_HIGH_LOW_ADR               ( (LCD_BASE_ADR + LCD_PWM0_HIGH_LOW_OFFSET) )
#define LCD_PWM1_CTRL_ADR                   ( (LCD_BASE_ADR + LCD_PWM1_CTRL_OFFSET) )
#define LCD_PWM1_RPT_LEADIN_ADR             ( (LCD_BASE_ADR + LCD_PWM1_RPT_LEADIN_OFFSET) )
#define LCD_PWM1_HIGH_LOW_ADR               ( (LCD_BASE_ADR + LCD_PWM1_HIGH_LOW_OFFSET) )
#define LCD_PWM2_CTRL_ADR                   ( (LCD_BASE_ADR + LCD_PWM2_CTRL_OFFSET) )
#define LCD_PWM2_RPT_LEADIN_ADR             ( (LCD_BASE_ADR + LCD_PWM2_RPT_LEADIN_OFFSET) )
#define LCD_PWM2_HIGH_LOW_ADR               ( (LCD_BASE_ADR + LCD_PWM2_HIGH_LOW_OFFSET) )
#define USB_DWC_usb31_block_gbl_BaseAddress  ( ( USB_BASE_ADR+0xc100 ) )
#define USB_GSBUSCFG0              ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x0) ) )
#define USB_GSBUSCFG1              ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x4) ) )
#define USB_GTXTHRCFG              ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x8) ) )
#define USB_GRXTHRCFG              ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0xc) ) )
#define USB_GCTL                   ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x10) ) )
#define USB_GPMSTS                 ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x14) ) )
#define USB_GSTS                   ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x18) ) )
#define USB_GUCTL1                 ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x1c) ) )
#define USB_USB31_IP_NAME          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x20) ) )
#define USB_GGPIO                  ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x24) ) )
#define USB_GUID                   ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x28) ) )
#define USB_GUCTL                  ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x2c) ) )
#define USB_GBUSERRADDRLO          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x30) ) )
#define USB_GBUSERRADDRHI          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x34) ) )
#define USB_GPRTBIMAPLO            ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x38) ) )
#define USB_GPRTBIMAPHI            ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x3c) ) )
#define USB_GHWPARAMS0             ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x40) ) )
#define USB_GHWPARAMS1             ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x44) ) )
#define USB_GHWPARAMS2             ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x48) ) )
#define USB_GHWPARAMS3             ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x4c) ) )
#define USB_GHWPARAMS4             ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x50) ) )
#define USB_GHWPARAMS5             ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x54) ) )
#define USB_GHWPARAMS6             ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x58) ) )
#define USB_GHWPARAMS7             ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x5c) ) )
#define USB_GDBGFIFOSPACE          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x60) ) )
#define USB_GBMUCTL                ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x64) ) )
#define USB_GDBGBMU                ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x6c) ) )
#define USB_GDBGLSPMUX_DEV         ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x70) ) )
#define USB_GDBGLSPMUX_HST         ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x70) ) )
#define USB_GDBGLSP                ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x74) ) )
#define USB_GDBGEPINFO0            ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x78) ) )
#define USB_GDBGEPINFO1            ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x7c) ) )
#define USB_GPRTBIMAP_HSLO         ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x80) ) )
#define USB_GPRTBIMAP_HSHI         ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x84) ) )
#define USB_GPRTBIMAP_FSLO         ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x88) ) )
#define USB_GPRTBIMAP_FSHI         ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x8c) ) )
#define USB_GHMSOCBWOR             ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x90) ) )
#define USB_Reserved_94            ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x94) ) )
#define USB_Reserved_98            ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x98) ) )
#define USB_USB31_VER_NUMBER       ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0xa0) ) )
#define USB_USB31_VER_TYPE         ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0xa4) ) )
#define USB_GSYSBLKWINCTRL         ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0xb0) ) )
#define USB_GUSB2PHYCFG_REGS       ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x100) ) )
#define USB_GUSB2PHYCFG_0          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x100) ) )
#define USB_GUSB2I2CCTL_REGS       ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x140) ) )
#define USB_GUSB2I2CCTL_0          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x140) ) )
#define USB_GUSB2PHYACC_REGS       ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x180) ) )
#define USB_GUSB2PHYACC_ULPI_0     ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x180) ) )
#define USB_GUSB3PIPECTL_REGS      ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x1c0) ) )
#define USB_GUSB3PIPECTL_0         ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x1c0) ) )
#define USB_GTXFIFOSIZ_REGS        ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x200) ) )
#define USB_GTXFIFOSIZ0_0          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x200) ) )
#define USB_GTXFIFOSIZ1_0          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x204) ) )
#define USB_GTXFIFOSIZ2_0          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x208) ) )
#define USB_GTXFIFOSIZ3_0          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x20c) ) )
#define USB_GTXFIFOSIZ4_0          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x210) ) )
#define USB_GTXFIFOSIZ5_0          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x214) ) )
#define USB_GTXFIFOSIZ6_0          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x218) ) )
#define USB_GRXFIFOSIZ_REGS        ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x280) ) )
#define USB_GRXFIFOSIZ0_0          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x280) ) )
#define USB_GRXFIFOSIZ1_0          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x284) ) )
#define USB_GRXFIFOSIZ2_0          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x288) ) )
#define USB_GRXFIFOSIZ3_0          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x28c) ) )
#define USB_GRXFIFOSIZ4_0          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x290) ) )
#define USB_GRXFIFOSIZ5_0          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x294) ) )
#define USB_GEVNTADRLO_REGS        ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x300) ) )
#define USB_GEVNTADRLO_0           ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x300) ) )
#define USB_GEVNTADRHI_0           ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x304) ) )
#define USB_GEVNTSIZ_0             ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x308) ) )
#define USB_GEVNTCOUNT_0           ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x30c) ) )
#define USB_GHWPARAMS8             ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x500) ) )
#define USB_GSMACCTL               ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x504) ) )
#define USB_GUCTL2                 ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x508) ) )
#define USB_GUCTL3                 ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x50c) ) )
#define USB_GTXFIFOPRIDEV          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x510) ) )
#define USB_GTXFIFOPRIHST          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x518) ) )
#define USB_GRXFIFOPRIHST          ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x51c) ) )
#define USB_GFIFOPRIDBC            ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x520) ) )
#define USB_GDMAHLRATIO            ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x524) ) )
#define USB_GOSTDDMA_ASYNC         ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x528) ) )
#define USB_GOSTDDMA_PRD           ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x52c) ) )
#define USB_GFLADJ                 ( ( (USB_DWC_usb31_block_gbl_BaseAddress + 0x530) ) )
#define USB_DWC_usb31_block_dev_BaseAddress  ( ( USB_BASE_ADR+0xc700 ) )
#define USB_DCFG                   ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x0) ) )
#define USB_DCTL                   ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x4) ) )
#define USB_DEVTEN                 ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x8) ) )
#define USB_DSTS                   ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0xc) ) )
#define USB_DGCMDPAR               ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x10) ) )
#define USB_DGCMD                  ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x14) ) )
#define USB_DALEPENA               ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x20) ) )
#define USB_DLDMENA                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x24) ) )
#define USB_Rsvd_REGS              ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x28) ) )
#define USB_Rsvd_0                 ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x28) ) )
#define USB_Rsvd_1                 ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x2c) ) )
#define USB_Rsvd_2                 ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x30) ) )
#define USB_Rsvd_3                 ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x34) ) )
#define USB_Rsvd_4                 ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x38) ) )
#define USB_Rsvd_5                 ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x3c) ) )
#define USB_Rsvd_6                 ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x40) ) )
#define USB_Rsvd_7                 ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x44) ) )
#define USB_Rsvd_8                 ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x48) ) )
#define USB_Rsvd_9                 ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x4c) ) )
#define USB_Rsvd_10                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x50) ) )
#define USB_Rsvd_11                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x54) ) )
#define USB_Rsvd_12                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x58) ) )
#define USB_Rsvd_13                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x5c) ) )
#define USB_Rsvd_14                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x60) ) )
#define USB_Rsvd_15                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x64) ) )
#define USB_Rsvd_16                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x68) ) )
#define USB_Rsvd_17                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x6c) ) )
#define USB_Rsvd_18                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x70) ) )
#define USB_Rsvd_19                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x74) ) )
#define USB_Rsvd_20                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x78) ) )
#define USB_Rsvd_21                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x7c) ) )
#define USB_Rsvd_22                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x80) ) )
#define USB_Rsvd_23                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x84) ) )
#define USB_Rsvd_24                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x88) ) )
#define USB_Rsvd_25                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x8c) ) )
#define USB_Rsvd_26                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x90) ) )
#define USB_Rsvd_27                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x94) ) )
#define USB_Rsvd_28                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x98) ) )
#define USB_Rsvd_29                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x9c) ) )
#define USB_Rsvd_30                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0xa0) ) )
#define USB_Rsvd_31                ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0xa4) ) )
#define USB_DEPCMDPAR2_REGS        ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x100) ) )
#define USB_DEPCMDPAR2_0           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x100) ) )
#define USB_DEPCMDPAR1_0           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x104) ) )
#define USB_DEPCMDPAR0_0           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x108) ) )
#define USB_DEPCMD_0               ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x10c) ) )
#define USB_DEPCMDPAR2_1           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x110) ) )
#define USB_DEPCMDPAR1_1           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x114) ) )
#define USB_DEPCMDPAR0_1           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x118) ) )
#define USB_DEPCMD_1               ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x11c) ) )
#define USB_DEPCMDPAR2_2           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x120) ) )
#define USB_DEPCMDPAR1_2           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x124) ) )
#define USB_DEPCMDPAR0_2           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x128) ) )
#define USB_DEPCMD_2               ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x12c) ) )
#define USB_DEPCMDPAR2_3           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x130) ) )
#define USB_DEPCMDPAR1_3           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x134) ) )
#define USB_DEPCMDPAR0_3           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x138) ) )
#define USB_DEPCMD_3               ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x13c) ) )
#define USB_DEPCMDPAR2_4           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x140) ) )
#define USB_DEPCMDPAR1_4           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x144) ) )
#define USB_DEPCMDPAR0_4           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x148) ) )
#define USB_DEPCMD_4               ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x14c) ) )
#define USB_DEPCMDPAR2_5           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x150) ) )
#define USB_DEPCMDPAR1_5           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x154) ) )
#define USB_DEPCMDPAR0_5           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x158) ) )
#define USB_DEPCMD_5               ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x15c) ) )
#define USB_DEPCMDPAR2_6           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x160) ) )
#define USB_DEPCMDPAR1_6           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x164) ) )
#define USB_DEPCMDPAR0_6           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x168) ) )
#define USB_DEPCMD_6               ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x16c) ) )
#define USB_DEPCMDPAR2_7           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x170) ) )
#define USB_DEPCMDPAR1_7           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x174) ) )
#define USB_DEPCMDPAR0_7           ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x178) ) )
#define USB_DEPCMD_7               ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x17c) ) )
#define USB_DEV_IMOD_REGS          ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x300) ) )
#define USB_DEV_IMOD_0             ( ( (USB_DWC_usb31_block_dev_BaseAddress + 0x300) ) )
#define USB_DWC_usb31_block_link_BaseAddress  ( ( USB_BASE_ADR+0xd000 ) )
#define USB_LINK_REGS              ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x0) ) )
#define USB_LU1LFPSRXTIM_0         ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x0) ) )
#define USB_LU1LFPSTXTIM_0         ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x4) ) )
#define USB_LU2LFPSRXTIM_0         ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x8) ) )
#define USB_LU2LFPSTXTIM_0         ( ( (USB_DWC_usb31_block_link_BaseAddress + 0xc) ) )
#define USB_LU3LFPSRXTIM_0         ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x10) ) )
#define USB_LU3LFPSTXTIM_0         ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x14) ) )
#define USB_LPINGLFPSTIM_0         ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x18) ) )
#define USB_LPOLLLFPSTXTIM_0       ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x1c) ) )
#define USB_LSKIPFREQ_0            ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x20) ) )
#define USB_LLUCTL_0               ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x24) ) )
#define USB_LPTMDPDELAY_0          ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x28) ) )
#define USB_LSCDTIM1_0             ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x2c) ) )
#define USB_LSCDTIM2_0             ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x30) ) )
#define USB_LSCDTIM3_0             ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x34) ) )
#define USB_LSCDTIM4_0             ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x38) ) )
#define USB_LLPBMTIM1_0            ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x3c) ) )
#define USB_LLPBMTIM2_0            ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x40) ) )
#define USB_LLPBMTXTIM_0           ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x44) ) )
#define USB_LLINKERRINJ_0          ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x48) ) )
#define USB_LLINKERRINJEN_0        ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x4c) ) )
#define USB_GDBGLTSSM_0            ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x50) ) )
#define USB_GDBGLNMCC_0            ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x54) ) )
#define USB_LLINKDBGCTRL_0         ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x58) ) )
#define USB_LLINKDBGCNTTRIG_0      ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x5c) ) )
#define USB_LCSR_TX_DEEMPH_0       ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x60) ) )
#define USB_LCSR_TX_DEEMPH_1_0     ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x64) ) )
#define USB_LCSR_TX_DEEMPH_2_0     ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x68) ) )
#define USB_LCSR_TX_DEEMPH_3_0     ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x6c) ) )
#define USB_LCSRPTMDEBUG1_0        ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x70) ) )
#define USB_LCSRPTMDEBUG2_0        ( ( (USB_DWC_usb31_block_link_BaseAddress + 0x74) ) )
#define USB_DWC_usb31_block_debug_BaseAddress  ( ( USB_BASE_ADR+0xd800 ) )
#define USB_RHBDBG_REGS            ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x0) ) )
#define USB_BU31RHBDBG_0           ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x0) ) )
#define USB_BRAMHIADDR             ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x4c) ) )
#define USB_BRSERRCNT              ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x50) ) )
#define USB_BRMERRCNT              ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x54) ) )
#define USB_BRAMECCERR             ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x58) ) )
#define USB_BRERRCTL               ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x5c) ) )
#define USB_BRAM0ADDRERR           ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x60) ) )
#define USB_BRAM1ADDRERR           ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x64) ) )
#define USB_BRAM2ADDRERR           ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x68) ) )
#define USB_BRAM3ADDRERR           ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x6c) ) )
#define USB_BRAM4ADDRERR           ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x70) ) )
#define USB_BLOOPBCKCTRL           ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x100) ) )
#define USB_BLOOPBCKTFERSZ         ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x104) ) )
#define USB_BBISTDATAPATSEED       ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x108) ) )
#define USB_BBISTCTRL              ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x10c) ) )
#define USB_BBISTXFERSTS0          ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x110) ) )
#define USB_BBISTXFERSTS1          ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x114) ) )
#define USB_BBISTXFERSTS2          ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x118) ) )
#define USB_BBISTXFERSTS3          ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x11c) ) )
#define USB_BBISTEXPDATASTS0       ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x120) ) )
#define USB_BBISTEXPDATASTS1       ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x124) ) )
#define USB_BBISTEXPDATASTS2       ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x128) ) )
#define USB_BBISTEXPDATASTS3       ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x12c) ) )
#define USB_BBISTRCVDDATASTS0      ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x130) ) )
#define USB_BBISTRCVDDATASTS1      ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x134) ) )
#define USB_BBISTRCVDDATASTS2      ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x138) ) )
#define USB_BBISTRCVDDATASTS3      ( ( (USB_DWC_usb31_block_debug_BaseAddress + 0x13c) ) )
#define USB_DWC_usb31_block_eXtensible_Host_Cntrl_Cap_Regs_BaseAddress  ( ( USB_BASE_ADR+0x0 ) )
#define USB_CAPLENGTH              ( ( (USB_DWC_usb31_block_eXtensible_Host_Cntrl_Cap_Regs_BaseAddress + 0x0) ) )
#define USB_HCSPARAMS1             ( ( (USB_DWC_usb31_block_eXtensible_Host_Cntrl_Cap_Regs_BaseAddress + 0x4) ) )
#define USB_HCSPARAMS2             ( ( (USB_DWC_usb31_block_eXtensible_Host_Cntrl_Cap_Regs_BaseAddress + 0x8) ) )
#define USB_HCSPARAMS3             ( ( (USB_DWC_usb31_block_eXtensible_Host_Cntrl_Cap_Regs_BaseAddress + 0xc) ) )
#define USB_HCCPARAMS1             ( ( (USB_DWC_usb31_block_eXtensible_Host_Cntrl_Cap_Regs_BaseAddress + 0x10) ) )
#define USB_DBOFF                  ( ( (USB_DWC_usb31_block_eXtensible_Host_Cntrl_Cap_Regs_BaseAddress + 0x14) ) )
#define USB_RTSOFF                 ( ( (USB_DWC_usb31_block_eXtensible_Host_Cntrl_Cap_Regs_BaseAddress + 0x18) ) )
#define USB_HCCPARAMS2             ( ( (USB_DWC_usb31_block_eXtensible_Host_Cntrl_Cap_Regs_BaseAddress + 0x1c) ) )
#define USB_DWC_usb31_block_Host_Cntrl_Oper_Regs_BaseAddress  ( ( USB_BASE_ADR+0x20 ) )
#define USB_USBCMD                 ( ( (USB_DWC_usb31_block_Host_Cntrl_Oper_Regs_BaseAddress + 0x0) ) )
#define USB_USBSTS                 ( ( (USB_DWC_usb31_block_Host_Cntrl_Oper_Regs_BaseAddress + 0x4) ) )
#define USB_PAGESIZE               ( ( (USB_DWC_usb31_block_Host_Cntrl_Oper_Regs_BaseAddress + 0x8) ) )
#define USB_DNCTRL                 ( ( (USB_DWC_usb31_block_Host_Cntrl_Oper_Regs_BaseAddress + 0x14) ) )
#define USB_CRCR_LO                ( ( (USB_DWC_usb31_block_Host_Cntrl_Oper_Regs_BaseAddress + 0x18) ) )
#define USB_CRCR_HI                ( ( (USB_DWC_usb31_block_Host_Cntrl_Oper_Regs_BaseAddress + 0x1c) ) )
#define USB_DCBAAP_LO              ( ( (USB_DWC_usb31_block_Host_Cntrl_Oper_Regs_BaseAddress + 0x30) ) )
#define USB_DCBAAP_HI              ( ( (USB_DWC_usb31_block_Host_Cntrl_Oper_Regs_BaseAddress + 0x34) ) )
#define USB_CONFIG                 ( ( (USB_DWC_usb31_block_Host_Cntrl_Oper_Regs_BaseAddress + 0x38) ) )
#define USB_DWC_usb31_block_Host_Cntrl_Port_Reg_Set_BaseAddress  ( ( USB_BASE_ADR+0x420 ) )
#define USB_PORTSC_20_REGS         ( ( (USB_DWC_usb31_block_Host_Cntrl_Port_Reg_Set_BaseAddress + 0x0) ) )
#define USB_PORTSC_20_0            ( ( (USB_DWC_usb31_block_Host_Cntrl_Port_Reg_Set_BaseAddress + 0x0) ) )
#define USB_PORTPMSC_20_0          ( ( (USB_DWC_usb31_block_Host_Cntrl_Port_Reg_Set_BaseAddress + 0x4) ) )
#define USB_PORTLI_20_0            ( ( (USB_DWC_usb31_block_Host_Cntrl_Port_Reg_Set_BaseAddress + 0x8) ) )
#define USB_PORTHLPMC_20_0         ( ( (USB_DWC_usb31_block_Host_Cntrl_Port_Reg_Set_BaseAddress + 0xc) ) )
#define USB_PORTSC_30_REGS         ( ( (USB_DWC_usb31_block_Host_Cntrl_Port_Reg_Set_BaseAddress + 0x10) ) )
#define USB_PORTSC_30_0            ( ( (USB_DWC_usb31_block_Host_Cntrl_Port_Reg_Set_BaseAddress + 0x10) ) )
#define USB_PORTPMSC_30_0          ( ( (USB_DWC_usb31_block_Host_Cntrl_Port_Reg_Set_BaseAddress + 0x14) ) )
#define USB_PORTLI_30_0            ( ( (USB_DWC_usb31_block_Host_Cntrl_Port_Reg_Set_BaseAddress + 0x18) ) )
#define USB_PORTHLPMC_30_0         ( ( (USB_DWC_usb31_block_Host_Cntrl_Port_Reg_Set_BaseAddress + 0x1c) ) )
#define USB_DWC_usb31_block_Host_Cntrl_Runtime_Regs_BaseAddress  ( ( USB_BASE_ADR+0x440 ) )
#define USB_MFINDEX                ( ( (USB_DWC_usb31_block_Host_Cntrl_Runtime_Regs_BaseAddress + 0x0) ) )
#define USB_RsvdZ                  ( ( (USB_DWC_usb31_block_Host_Cntrl_Runtime_Regs_BaseAddress + 0x4) ) )
#define USB_DWC_usb31_block_Interrupter_Regs_BaseAddress  ( ( USB_BASE_ADR+0x460 ) )
#define USB_IMAN_REGS              ( ( (USB_DWC_usb31_block_Interrupter_Regs_BaseAddress + 0x0) ) )
#define USB_IMAN_0                 ( ( (USB_DWC_usb31_block_Interrupter_Regs_BaseAddress + 0x0) ) )
#define USB_IMOD_0                 ( ( (USB_DWC_usb31_block_Interrupter_Regs_BaseAddress + 0x4) ) )
#define USB_ERSTSZ_0               ( ( (USB_DWC_usb31_block_Interrupter_Regs_BaseAddress + 0x8) ) )
#define USB_RsvdP_0                ( ( (USB_DWC_usb31_block_Interrupter_Regs_BaseAddress + 0xc) ) )
#define USB_ERSTBA_LO_0            ( ( (USB_DWC_usb31_block_Interrupter_Regs_BaseAddress + 0x10) ) )
#define USB_ERSTBA_HI_0            ( ( (USB_DWC_usb31_block_Interrupter_Regs_BaseAddress + 0x14) ) )
#define USB_ERDP_LO_0              ( ( (USB_DWC_usb31_block_Interrupter_Regs_BaseAddress + 0x18) ) )
#define USB_ERDP_HI_0              ( ( (USB_DWC_usb31_block_Interrupter_Regs_BaseAddress + 0x1c) ) )
#define USB_DWC_usb31_block_Doorbell_Register_BaseAddress  ( ( USB_BASE_ADR+0x480 ) )
#define USB_DB_REGS                ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x0) ) )
#define USB_DB_0                   ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x0) ) )
#define USB_DB_1                   ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x4) ) )
#define USB_DB_2                   ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x8) ) )
#define USB_DB_3                   ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xc) ) )
#define USB_DB_4                   ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x10) ) )
#define USB_DB_5                   ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x14) ) )
#define USB_DB_6                   ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x18) ) )
#define USB_DB_7                   ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x1c) ) )
#define USB_DB_8                   ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x20) ) )
#define USB_DB_9                   ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x24) ) )
#define USB_DB_10                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x28) ) )
#define USB_DB_11                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x2c) ) )
#define USB_DB_12                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x30) ) )
#define USB_DB_13                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x34) ) )
#define USB_DB_14                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x38) ) )
#define USB_DB_15                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x3c) ) )
#define USB_DB_16                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x40) ) )
#define USB_DB_17                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x44) ) )
#define USB_DB_18                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x48) ) )
#define USB_DB_19                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x4c) ) )
#define USB_DB_20                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x50) ) )
#define USB_DB_21                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x54) ) )
#define USB_DB_22                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x58) ) )
#define USB_DB_23                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x5c) ) )
#define USB_DB_24                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x60) ) )
#define USB_DB_25                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x64) ) )
#define USB_DB_26                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x68) ) )
#define USB_DB_27                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x6c) ) )
#define USB_DB_28                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x70) ) )
#define USB_DB_29                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x74) ) )
#define USB_DB_30                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x78) ) )
#define USB_DB_31                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x7c) ) )
#define USB_DB_32                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x80) ) )
#define USB_DB_33                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x84) ) )
#define USB_DB_34                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x88) ) )
#define USB_DB_35                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x8c) ) )
#define USB_DB_36                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x90) ) )
#define USB_DB_37                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x94) ) )
#define USB_DB_38                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x98) ) )
#define USB_DB_39                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x9c) ) )
#define USB_DB_40                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xa0) ) )
#define USB_DB_41                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xa4) ) )
#define USB_DB_42                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xa8) ) )
#define USB_DB_43                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xac) ) )
#define USB_DB_44                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xb0) ) )
#define USB_DB_45                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xb4) ) )
#define USB_DB_46                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xb8) ) )
#define USB_DB_47                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xbc) ) )
#define USB_DB_48                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xc0) ) )
#define USB_DB_49                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xc4) ) )
#define USB_DB_50                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xc8) ) )
#define USB_DB_51                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xcc) ) )
#define USB_DB_52                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xd0) ) )
#define USB_DB_53                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xd4) ) )
#define USB_DB_54                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xd8) ) )
#define USB_DB_55                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xdc) ) )
#define USB_DB_56                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xe0) ) )
#define USB_DB_57                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xe4) ) )
#define USB_DB_58                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xe8) ) )
#define USB_DB_59                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xec) ) )
#define USB_DB_60                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xf0) ) )
#define USB_DB_61                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xf4) ) )
#define USB_DB_62                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xf8) ) )
#define USB_DB_63                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0xfc) ) )
#define USB_DB_64                  ( ( (USB_DWC_usb31_block_Doorbell_Register_BaseAddress + 0x100) ) )
#define USB_DWC_usb31_block_int_RAM0_BaseAddress  ( ( USB_BASE_ADR+0x40000 ) )
#define USB_DWC_usb31_block_int_RAM1_BaseAddress  ( ( USB_BASE_ADR+0x80000 ) )
#define USB_DWC_usb31_block_int_RAM2_BaseAddress  ( ( USB_BASE_ADR+0xc0000 ) )
#define USB_DWC_usb31_block_HC_Extended_Capability_Register_BaseAddress  ( ( USB_BASE_ADR+0x880 ) )
#define USB_USBLEGSUP              ( ( (USB_DWC_usb31_block_HC_Extended_Capability_Register_BaseAddress + 0x0) ) )
#define USB_USBLEGCTLSTS           ( ( (USB_DWC_usb31_block_HC_Extended_Capability_Register_BaseAddress + 0x4) ) )
#define USB_DWC_usb31_block_xHCI_Supt_USB20_Prt_Cap_BaseAddress  ( ( USB_BASE_ADR+0x890 ) )
#define USB_SUPTPRT2_DW0           ( ( (USB_DWC_usb31_block_xHCI_Supt_USB20_Prt_Cap_BaseAddress + 0x0) ) )
#define USB_SUPTPRT2_DW1           ( ( (USB_DWC_usb31_block_xHCI_Supt_USB20_Prt_Cap_BaseAddress + 0x4) ) )
#define USB_SUPTPRT2_DW2           ( ( (USB_DWC_usb31_block_xHCI_Supt_USB20_Prt_Cap_BaseAddress + 0x8) ) )
#define USB_SUPTPRT2_DW3           ( ( (USB_DWC_usb31_block_xHCI_Supt_USB20_Prt_Cap_BaseAddress + 0xc) ) )
#define USB_DWC_usb31_block_xHCI_Supt_USB30_Prt_Cap_BaseAddress  ( ( USB_BASE_ADR+0x8a0 ) )
#define USB_SUPT_30_REGS           ( ( (USB_DWC_usb31_block_xHCI_Supt_USB30_Prt_Cap_BaseAddress + 0x0) ) )
#define USB_SUPTPRT3_DW0_0         ( ( (USB_DWC_usb31_block_xHCI_Supt_USB30_Prt_Cap_BaseAddress + 0x0) ) )
#define USB_SUPTPRT3_DW1_0         ( ( (USB_DWC_usb31_block_xHCI_Supt_USB30_Prt_Cap_BaseAddress + 0x4) ) )
#define USB_SUPTPRT3_DW2_0         ( ( (USB_DWC_usb31_block_xHCI_Supt_USB30_Prt_Cap_BaseAddress + 0x8) ) )
#define USB_SUPTPRT3_DW3_0         ( ( (USB_DWC_usb31_block_xHCI_Supt_USB30_Prt_Cap_BaseAddress + 0xc) ) )
#define USB_SUPTPRT3_DW4_0         ( ( (USB_DWC_usb31_block_xHCI_Supt_USB30_Prt_Cap_BaseAddress + 0x10) ) )
#define USB_SUPTPRT3_DW5_0         ( ( (USB_DWC_usb31_block_xHCI_Supt_USB30_Prt_Cap_BaseAddress + 0x14) ) )
#define USB_SUPTPRT3_DW6_0         ( ( (USB_DWC_usb31_block_xHCI_Supt_USB30_Prt_Cap_BaseAddress + 0x18) ) )
#define USB_SUPTPRT3_DW7_0         ( ( (USB_DWC_usb31_block_xHCI_Supt_USB30_Prt_Cap_BaseAddress + 0x1c) ) )
#define USB_DWC_usb31_block_Debug_Capability_Structure_BaseAddress  ( ( USB_BASE_ADR+0x8c0 ) )
#define USB_DCID                   ( ( (USB_DWC_usb31_block_Debug_Capability_Structure_BaseAddress + 0x0) ) )
#define USB_DCDB                   ( ( (USB_DWC_usb31_block_Debug_Capability_Structure_BaseAddress + 0x4) ) )
#define USB_DCERSTSZ               ( ( (USB_DWC_usb31_block_Debug_Capability_Structure_BaseAddress + 0x8) ) )
#define USB_DCERSTBA_LO            ( ( (USB_DWC_usb31_block_Debug_Capability_Structure_BaseAddress + 0x10) ) )
#define USB_DCERSTBA_HI            ( ( (USB_DWC_usb31_block_Debug_Capability_Structure_BaseAddress + 0x14) ) )
#define USB_DCERDP_LO              ( ( (USB_DWC_usb31_block_Debug_Capability_Structure_BaseAddress + 0x18) ) )
#define USB_DCERDP_HI              ( ( (USB_DWC_usb31_block_Debug_Capability_Structure_BaseAddress + 0x1c) ) )
#define USB_DCCTRL                 ( ( (USB_DWC_usb31_block_Debug_Capability_Structure_BaseAddress + 0x20) ) )
#define USB_DCST                   ( ( (USB_DWC_usb31_block_Debug_Capability_Structure_BaseAddress + 0x24) ) )
#define USB_DCPORTSC               ( ( (USB_DWC_usb31_block_Debug_Capability_Structure_BaseAddress + 0x28) ) )
#define USB_DCCP_LO                ( ( (USB_DWC_usb31_block_Debug_Capability_Structure_BaseAddress + 0x30) ) )
#define USB_DCCP_HI                ( ( (USB_DWC_usb31_block_Debug_Capability_Structure_BaseAddress + 0x34) ) )
#define USB_DCDDI1                 ( ( (USB_DWC_usb31_block_Debug_Capability_Structure_BaseAddress + 0x38) ) )
#define USB_DCDDI2                 ( ( (USB_DWC_usb31_block_Debug_Capability_Structure_BaseAddress + 0x3c) ) )
#define UART_RBR_OFFSET                   (   (0x0000) )
#define UART_THR_OFFSET                   (   (0x0000) )
#define UART_DLL_OFFSET                   (   (0x0000) )
#define UART_DLH_OFFSET                   (   (0x0004) )
#define UART_IER_OFFSET                   (   (0x0004) )
#define UART_IIR_OFFSET                   (   (0x0008) )
#define UART_FCR_OFFSET                   (   (0x0008) )
#define UART_LCR_OFFSET                   (   (0x000c) )
#define UART_MCR_OFFSET                   (   (0x0010) )
#define UART_LSR_OFFSET                   (   (0x0014) )
#define UART_MSR_OFFSET                   (   (0x0018) )
#define UART_SCR_OFFSET                   (   (0x001c) )
#define UART_LPDLL_OFFSET                 (   (0x0020) )
#define UART_LPDLH_OFFSET                 (   (0x0024) )
#define UART_SRBR_OFFSET                  (   (0x0030) )
#define UART_STHR_OFFSET                  (   (0x0030) )
#define UART_FAR_OFFSET                   (   (0x0070) )
#define UART_TFR_OFFSET                   (   (0x0074) )
#define UART_RFW_OFFSET                   (   (0x0078) )
#define UART_USR_OFFSET                   (   (0x007c) )
#define UART_TFL_OFFSET                   (   (0x0080) )
#define UART_RFL_OFFSET                   (   (0x0084) )
#define UART_SRR_OFFSET                   (   (0x0088) )
#define UART_SRTS_OFFSET                  (   (0x008c) )
#define UART_SBCR_OFFSET                  (   (0x0090) )
#define UART_SDMAM_OFFSET                 (   (0x0094) )
#define UART_SFE_OFFSET                   (   (0x0098) )
#define UART_SRT_OFFSET                   (   (0x009c) )
#define UART_STET_OFFSET                  (   (0x00a0) )
#define UART_HTX_OFFSET                   (   (0x00a4) )
#define UART_DMASA_OFFSET                 (   (0x00a8) )
#define UART_CPR_OFFSET                   (   (0x00f4) )
#define UART_UCV_OFFSET                   (   (0x00f8) )
#define UART_CTR_OFFSET                   (   (0x00fc) )
#define UART_BASE_ADR                  (   (PBI_AP1_CONTROL_ADR + 0x80000) )
#define UART0_BASE_ADR                  (   (PBI_AP1_CONTROL_ADR + 0x80000) )
#define UART0_RBR_ADR                   (   (UART0_BASE_ADR + UART_RBR_OFFSET) )
#define UART0_THR_ADR                   (   (UART0_BASE_ADR + UART_THR_OFFSET) )
#define UART0_DLL_ADR                   (   (UART0_BASE_ADR + UART_DLL_OFFSET) )
#define UART0_DLH_ADR                   (   (UART0_BASE_ADR + UART_DLH_OFFSET) )
#define UART0_IER_ADR                   (   (UART0_BASE_ADR + UART_IER_OFFSET) )
#define UART0_IIR_ADR                   (   (UART0_BASE_ADR + UART_IIR_OFFSET) )
#define UART0_FCR_ADR                   (   (UART0_BASE_ADR + UART_FCR_OFFSET) )
#define UART0_LCR_ADR                   (   (UART0_BASE_ADR + UART_LCR_OFFSET) )
#define UART0_MCR_ADR                   (   (UART0_BASE_ADR + UART_MCR_OFFSET) )
#define UART0_LSR_ADR                   (   (UART0_BASE_ADR + UART_LSR_OFFSET) )
#define UART0_MSR_ADR                   (   (UART0_BASE_ADR + UART_MSR_OFFSET) )
#define UART0_SCR_ADR                   (   (UART0_BASE_ADR + UART_SCR_OFFSET) )
#define UART0_LPDLL_ADR                 (   (UART0_BASE_ADR + UART_LPDLL_OFFSET) )
#define UART0_LPDLH_ADR                 (   (UART0_BASE_ADR + UART_LPDLH_OFFSET) )
#define UART0_SRBR_ADR                  (   (UART0_BASE_ADR + UART_SRBR_OFFSET) )
#define UART0_STHR_ADR                  (   (UART0_BASE_ADR + UART_STHR_OFFSET) )
#define UART0_FAR_ADR                   (   (UART0_BASE_ADR + UART_FAR_OFFSET) )
#define UART0_TFR_ADR                   (   (UART0_BASE_ADR + UART_TFR_OFFSET) )
#define UART0_RFW_ADR                   (   (UART0_BASE_ADR + UART_RFW_OFFSET) )
#define UART0_USR_ADR                   (   (UART0_BASE_ADR + UART_USR_OFFSET) )
#define UART0_TFL_ADR                   (   (UART0_BASE_ADR + UART_TFL_OFFSET) )
#define UART0_RFL_ADR                   (   (UART0_BASE_ADR + UART_RFL_OFFSET) )
#define UART0_SRR_ADR                   (   (UART0_BASE_ADR + UART_SRR_OFFSET) )
#define UART0_SRTS_ADR                  (   (UART0_BASE_ADR + UART_SRTS_OFFSET) )
#define UART0_SBCR_ADR                  (   (UART0_BASE_ADR + UART_SBCR_OFFSET) )
#define UART0_SDMAM_ADR                 (   (UART0_BASE_ADR + UART_SDMAM_OFFSET) )
#define UART0_SFE_ADR                   (   (UART0_BASE_ADR + UART_SFE_OFFSET) )
#define UART0_SRT_ADR                   (   (UART0_BASE_ADR + UART_SRT_OFFSET) )
#define UART0_STET_ADR                  (   (UART0_BASE_ADR + UART_STET_OFFSET) )
#define UART0_HTX_ADR                   (   (UART0_BASE_ADR + UART_HTX_OFFSET) )
#define UART0_DMASA_ADR                 (   (UART0_BASE_ADR + UART_DMASA_OFFSET) )
#define UART0_CPR_ADR                   (   (UART0_BASE_ADR + UART_CPR_OFFSET) )
#define UART0_UCV_ADR                   (   (UART0_BASE_ADR + UART_UCV_OFFSET) )
#define UART0_CTR_ADR                   (   (UART0_BASE_ADR + UART_CTR_OFFSET) )
#define UART1_BASE_ADR                  (   (PBI_AP1_CONTROL_ADR + 0x90000) )
#define UART1_RBR_ADR                   (   (UART1_BASE_ADR + UART_RBR_OFFSET) )
#define UART1_THR_ADR                   (   (UART1_BASE_ADR + UART_THR_OFFSET) )
#define UART1_DLL_ADR                   (   (UART1_BASE_ADR + UART_DLL_OFFSET) )
#define UART1_DLH_ADR                   (   (UART1_BASE_ADR + UART_DLH_OFFSET) )
#define UART1_IER_ADR                   (   (UART1_BASE_ADR + UART_IER_OFFSET) )
#define UART1_IIR_ADR                   (   (UART1_BASE_ADR + UART_IIR_OFFSET) )
#define UART1_FCR_ADR                   (   (UART1_BASE_ADR + UART_FCR_OFFSET) )
#define UART1_LCR_ADR                   (   (UART1_BASE_ADR + UART_LCR_OFFSET) )
#define UART1_MCR_ADR                   (   (UART1_BASE_ADR + UART_MCR_OFFSET) )
#define UART1_LSR_ADR                   (   (UART1_BASE_ADR + UART_LSR_OFFSET) )
#define UART1_MSR_ADR                   (   (UART1_BASE_ADR + UART_MSR_OFFSET) )
#define UART1_SCR_ADR                   (   (UART1_BASE_ADR + UART_SCR_OFFSET) )
#define UART1_LPDLL_ADR                 (   (UART1_BASE_ADR + UART_LPDLL_OFFSET) )
#define UART1_LPDLH_ADR                 (   (UART1_BASE_ADR + UART_LPDLH_OFFSET) )
#define UART1_SRBR_ADR                  (   (UART1_BASE_ADR + UART_SRBR_OFFSET) )
#define UART1_STHR_ADR                  (   (UART1_BASE_ADR + UART_STHR_OFFSET) )
#define UART1_FAR_ADR                   (   (UART1_BASE_ADR + UART_FAR_OFFSET) )
#define UART1_TFR_ADR                   (   (UART1_BASE_ADR + UART_TFR_OFFSET) )
#define UART1_RFW_ADR                   (   (UART1_BASE_ADR + UART_RFW_OFFSET) )
#define UART1_USR_ADR                   (   (UART1_BASE_ADR + UART_USR_OFFSET) )
#define UART1_TFL_ADR                   (   (UART1_BASE_ADR + UART_TFL_OFFSET) )
#define UART1_RFL_ADR                   (   (UART1_BASE_ADR + UART_RFL_OFFSET) )
#define UART1_SRR_ADR                   (   (UART1_BASE_ADR + UART_SRR_OFFSET) )
#define UART1_SRTS_ADR                  (   (UART1_BASE_ADR + UART_SRTS_OFFSET) )
#define UART1_SBCR_ADR                  (   (UART1_BASE_ADR + UART_SBCR_OFFSET) )
#define UART1_SDMAM_ADR                 (   (UART1_BASE_ADR + UART_SDMAM_OFFSET) )
#define UART1_SFE_ADR                   (   (UART1_BASE_ADR + UART_SFE_OFFSET) )
#define UART1_SRT_ADR                   (   (UART1_BASE_ADR + UART_SRT_OFFSET) )
#define UART1_STET_ADR                  (   (UART1_BASE_ADR + UART_STET_OFFSET) )
#define UART1_HTX_ADR                   (   (UART1_BASE_ADR + UART_HTX_OFFSET) )
#define UART1_DMASA_ADR                 (   (UART1_BASE_ADR + UART_DMASA_OFFSET) )
#define UART1_CPR_ADR                   (   (UART1_BASE_ADR + UART_CPR_OFFSET) )
#define UART1_UCV_ADR                   (   (UART1_BASE_ADR + UART_UCV_OFFSET) )
#define UART1_CTR_ADR                   (   (UART1_BASE_ADR + UART_CTR_OFFSET) )
#define UART2_BASE_ADR                  (   (PBI_AP1_CONTROL_ADR + 0xA0000) )
#define UART2_RBR_ADR                   (   (UART2_BASE_ADR + UART_RBR_OFFSET) )
#define UART2_THR_ADR                   (   (UART2_BASE_ADR + UART_THR_OFFSET) )
#define UART2_DLL_ADR                   (   (UART2_BASE_ADR + UART_DLL_OFFSET) )
#define UART2_DLH_ADR                   (   (UART2_BASE_ADR + UART_DLH_OFFSET) )
#define UART2_IER_ADR                   (   (UART2_BASE_ADR + UART_IER_OFFSET) )
#define UART2_IIR_ADR                   (   (UART2_BASE_ADR + UART_IIR_OFFSET) )
#define UART2_FCR_ADR                   (   (UART2_BASE_ADR + UART_FCR_OFFSET) )
#define UART2_LCR_ADR                   (   (UART2_BASE_ADR + UART_LCR_OFFSET) )
#define UART2_MCR_ADR                   (   (UART2_BASE_ADR + UART_MCR_OFFSET) )
#define UART2_LSR_ADR                   (   (UART2_BASE_ADR + UART_LSR_OFFSET) )
#define UART2_MSR_ADR                   (   (UART2_BASE_ADR + UART_MSR_OFFSET) )
#define UART2_SCR_ADR                   (   (UART2_BASE_ADR + UART_SCR_OFFSET) )
#define UART2_LPDLL_ADR                 (   (UART2_BASE_ADR + UART_LPDLL_OFFSET) )
#define UART2_LPDLH_ADR                 (   (UART2_BASE_ADR + UART_LPDLH_OFFSET) )
#define UART2_SRBR_ADR                  (   (UART2_BASE_ADR + UART_SRBR_OFFSET) )
#define UART2_STHR_ADR                  (   (UART2_BASE_ADR + UART_STHR_OFFSET) )
#define UART2_FAR_ADR                   (   (UART2_BASE_ADR + UART_FAR_OFFSET) )
#define UART2_TFR_ADR                   (   (UART2_BASE_ADR + UART_TFR_OFFSET) )
#define UART2_RFW_ADR                   (   (UART2_BASE_ADR + UART_RFW_OFFSET) )
#define UART2_USR_ADR                   (   (UART2_BASE_ADR + UART_USR_OFFSET) )
#define UART2_TFL_ADR                   (   (UART2_BASE_ADR + UART_TFL_OFFSET) )
#define UART2_RFL_ADR                   (   (UART2_BASE_ADR + UART_RFL_OFFSET) )
#define UART2_SRR_ADR                   (   (UART2_BASE_ADR + UART_SRR_OFFSET) )
#define UART2_SRTS_ADR                  (   (UART2_BASE_ADR + UART_SRTS_OFFSET) )
#define UART2_SBCR_ADR                  (   (UART2_BASE_ADR + UART_SBCR_OFFSET) )
#define UART2_SDMAM_ADR                 (   (UART2_BASE_ADR + UART_SDMAM_OFFSET) )
#define UART2_SFE_ADR                   (   (UART2_BASE_ADR + UART_SFE_OFFSET) )
#define UART2_SRT_ADR                   (   (UART2_BASE_ADR + UART_SRT_OFFSET) )
#define UART2_STET_ADR                  (   (UART2_BASE_ADR + UART_STET_OFFSET) )
#define UART2_HTX_ADR                   (   (UART2_BASE_ADR + UART_HTX_OFFSET) )
#define UART2_DMASA_ADR                 (   (UART2_BASE_ADR + UART_DMASA_OFFSET) )
#define UART2_CPR_ADR                   (   (UART2_BASE_ADR + UART_CPR_OFFSET) )
#define UART2_UCV_ADR                   (   (UART2_BASE_ADR + UART_UCV_OFFSET) )
#define UART2_CTR_ADR                   (   (UART2_BASE_ADR + UART_CTR_OFFSET) )
#define UART3_BASE_ADR                  (   (PBI_AP1_CONTROL_ADR + 0xB0000) )
#define UART3_RBR_ADR                   (   (UART3_BASE_ADR + UART_RBR_OFFSET) )
#define UART3_THR_ADR                   (   (UART3_BASE_ADR + UART_THR_OFFSET) )
#define UART3_DLL_ADR                   (   (UART3_BASE_ADR + UART_DLL_OFFSET) )
#define UART3_DLH_ADR                   (   (UART3_BASE_ADR + UART_DLH_OFFSET) )
#define UART3_IER_ADR                   (   (UART3_BASE_ADR + UART_IER_OFFSET) )
#define UART3_IIR_ADR                   (   (UART3_BASE_ADR + UART_IIR_OFFSET) )
#define UART3_FCR_ADR                   (   (UART3_BASE_ADR + UART_FCR_OFFSET) )
#define UART3_LCR_ADR                   (   (UART3_BASE_ADR + UART_LCR_OFFSET) )
#define UART3_MCR_ADR                   (   (UART3_BASE_ADR + UART_MCR_OFFSET) )
#define UART3_LSR_ADR                   (   (UART3_BASE_ADR + UART_LSR_OFFSET) )
#define UART3_MSR_ADR                   (   (UART3_BASE_ADR + UART_MSR_OFFSET) )
#define UART3_SCR_ADR                   (   (UART3_BASE_ADR + UART_SCR_OFFSET) )
#define UART3_LPDLL_ADR                 (   (UART3_BASE_ADR + UART_LPDLL_OFFSET) )
#define UART3_LPDLH_ADR                 (   (UART3_BASE_ADR + UART_LPDLH_OFFSET) )
#define UART3_SRBR_ADR                  (   (UART3_BASE_ADR + UART_SRBR_OFFSET) )
#define UART3_STHR_ADR                  (   (UART3_BASE_ADR + UART_STHR_OFFSET) )
#define UART3_FAR_ADR                   (   (UART3_BASE_ADR + UART_FAR_OFFSET) )
#define UART3_TFR_ADR                   (   (UART3_BASE_ADR + UART_TFR_OFFSET) )
#define UART3_RFW_ADR                   (   (UART3_BASE_ADR + UART_RFW_OFFSET) )
#define UART3_USR_ADR                   (   (UART3_BASE_ADR + UART_USR_OFFSET) )
#define UART3_TFL_ADR                   (   (UART3_BASE_ADR + UART_TFL_OFFSET) )
#define UART3_RFL_ADR                   (   (UART3_BASE_ADR + UART_RFL_OFFSET) )
#define UART3_SRR_ADR                   (   (UART3_BASE_ADR + UART_SRR_OFFSET) )
#define UART3_SRTS_ADR                  (   (UART3_BASE_ADR + UART_SRTS_OFFSET) )
#define UART3_SBCR_ADR                  (   (UART3_BASE_ADR + UART_SBCR_OFFSET) )
#define UART3_SDMAM_ADR                 (   (UART3_BASE_ADR + UART_SDMAM_OFFSET) )
#define UART3_SFE_ADR                   (   (UART3_BASE_ADR + UART_SFE_OFFSET) )
#define UART3_SRT_ADR                   (   (UART3_BASE_ADR + UART_SRT_OFFSET) )
#define UART3_STET_ADR                  (   (UART3_BASE_ADR + UART_STET_OFFSET) )
#define UART3_HTX_ADR                   (   (UART3_BASE_ADR + UART_HTX_OFFSET) )
#define UART3_DMASA_ADR                 (   (UART3_BASE_ADR + UART_DMASA_OFFSET) )
#define UART3_CPR_ADR                   (   (UART3_BASE_ADR + UART_CPR_OFFSET) )
#define UART3_UCV_ADR                   (   (UART3_BASE_ADR + UART_UCV_OFFSET) )
#define UART3_CTR_ADR                   (   (UART3_BASE_ADR + UART_CTR_OFFSET) )
#define ICB_INT_NO                        (   96 )
#define ICB_BASE_ADR                      (   (PBI_AP8_CONTROL_ADR + 0x00000) )
#define ICB_CTRL0_OFFSET                  (   ( 0x0000) )
#define ICB_CTRL1_OFFSET                  (   ( 0x0004) )
#define ICB_CTRL2_OFFSET                  (   ( 0x0008) )
#define ICB_CTRL3_OFFSET                  (   ( 0x000c) )
#define ICB_CTRL4_OFFSET                  (   ( 0x0010) )
#define ICB_CTRL5_OFFSET                  (   ( 0x0014) )
#define ICB_CTRL6_OFFSET                  (   ( 0x0018) )
#define ICB_CTRL7_OFFSET                  (   ( 0x001c) )
#define ICB_CTRL8_OFFSET                  (   ( 0x0020) )
#define ICB_CTRL9_OFFSET                  (   ( 0x0024) )
#define ICB_CTRL10_OFFSET                 (   ( 0x0028) )
#define ICB_CTRL11_OFFSET                 (   ( 0x002c) )
#define ICB_CTRL12_OFFSET                 (   ( 0x0030) )
#define ICB_CTRL13_OFFSET                 (   ( 0x0034) )
#define ICB_CTRL14_OFFSET                 (   ( 0x0038) )
#define ICB_CTRL15_OFFSET                 (   ( 0x003c) )
#define ICB_CTRL16_OFFSET                 (   ( 0x0040) )
#define ICB_CTRL17_OFFSET                 (   ( 0x0044) )
#define ICB_CTRL18_OFFSET                 (   ( 0x0048) )
#define ICB_CTRL19_OFFSET                 (   ( 0x004c) )
#define ICB_CTRL20_OFFSET                 (   ( 0x0050) )
#define ICB_CTRL21_OFFSET                 (   ( 0x0054) )
#define ICB_CTRL22_OFFSET                 (   ( 0x0058) )
#define ICB_CTRL23_OFFSET                 (   ( 0x005c) )
#define ICB_CTRL24_OFFSET                 (   ( 0x0060) )
#define ICB_CTRL25_OFFSET                 (   ( 0x0064) )
#define ICB_CTRL26_OFFSET                 (   ( 0x0068) )
#define ICB_CTRL27_OFFSET                 (   ( 0x006c) )
#define ICB_CTRL28_OFFSET                 (   ( 0x0070) )
#define ICB_CTRL29_OFFSET                 (   ( 0x0074) )
#define ICB_CTRL30_OFFSET                 (   ( 0x0078) )
#define ICB_CTRL31_OFFSET                 (   ( 0x007c) )
#define ICB_CTRL32_OFFSET                 (   ( 0x0080) )
#define ICB_CTRL33_OFFSET                 (   ( 0x0084) )
#define ICB_CTRL34_OFFSET                 (   ( 0x0088) )
#define ICB_CTRL35_OFFSET                 (   ( 0x008c) )
#define ICB_CTRL36_OFFSET                 (   ( 0x0090) )
#define ICB_CTRL37_OFFSET                 (   ( 0x0094) )
#define ICB_CTRL38_OFFSET                 (   ( 0x0098) )
#define ICB_CTRL39_OFFSET                 (   ( 0x009c) )
#define ICB_CTRL40_OFFSET                 (   ( 0x00a0) )
#define ICB_CTRL41_OFFSET                 (   ( 0x00a4) )
#define ICB_CTRL42_OFFSET                 (   ( 0x00a8) )
#define ICB_CTRL43_OFFSET                 (   ( 0x00ac) )
#define ICB_CTRL44_OFFSET                 (   ( 0x00b0) )
#define ICB_CTRL45_OFFSET                 (   ( 0x00b4) )
#define ICB_CTRL46_OFFSET                 (   ( 0x00b8) )
#define ICB_CTRL47_OFFSET                 (   ( 0x00bc) )
#define ICB_CTRL48_OFFSET                 (   ( 0x00c0) )
#define ICB_CTRL49_OFFSET                 (   ( 0x00c4) )
#define ICB_CTRL50_OFFSET                 (   ( 0x00c8) )
#define ICB_CTRL51_OFFSET                 (   ( 0x00cc) )
#define ICB_CTRL52_OFFSET                 (   ( 0x00d0) )
#define ICB_CTRL53_OFFSET                 (   ( 0x00d4) )
#define ICB_CTRL54_OFFSET                 (   ( 0x00d8) )
#define ICB_CTRL55_OFFSET                 (   ( 0x00dc) )
#define ICB_CTRL56_OFFSET                 (   ( 0x00e0) )
#define ICB_CTRL57_OFFSET                 (   ( 0x00e4) )
#define ICB_CTRL58_OFFSET                 (   ( 0x00e8) )
#define ICB_CTRL59_OFFSET                 (   ( 0x00ec) )
#define ICB_CTRL60_OFFSET                 (   ( 0x00f0) )
#define ICB_CTRL61_OFFSET                 (   ( 0x00f4) )
#define ICB_CTRL62_OFFSET                 (   ( 0x00f8) )
#define ICB_CTRL63_OFFSET                 (   ( 0x00fc) )
#define ICB_CTRL64_OFFSET                 (   ( 0x0100) )
#define ICB_CTRL65_OFFSET                 (   ( 0x0104) )
#define ICB_CTRL66_OFFSET                 (   ( 0x0108) )
#define ICB_CTRL67_OFFSET                 (   ( 0x010c) )
#define ICB_CTRL68_OFFSET                 (   ( 0x0110) )
#define ICB_CTRL69_OFFSET                 (   ( 0x0114) )
#define ICB_CTRL70_OFFSET                 (   ( 0x0118) )
#define ICB_CTRL71_OFFSET                 (   ( 0x011c) )
#define ICB_CTRL72_OFFSET                 (   ( 0x0120) )
#define ICB_CTRL73_OFFSET                 (   ( 0x0124) )
#define ICB_CTRL74_OFFSET                 (   ( 0x0128) )
#define ICB_CTRL75_OFFSET                 (   ( 0x012c) )
#define ICB_CTRL76_OFFSET                 (   ( 0x0130) )
#define ICB_CTRL77_OFFSET                 (   ( 0x0134) )
#define ICB_CTRL78_OFFSET                 (   ( 0x0138) )
#define ICB_CTRL79_OFFSET                 (   ( 0x013c) )
#define ICB_CTRL80_OFFSET                 (   ( 0x0140) )
#define ICB_CTRL81_OFFSET                 (   ( 0x0144) )
#define ICB_CTRL82_OFFSET                 (   ( 0x0148) )
#define ICB_CTRL83_OFFSET                 (   ( 0x014c) )
#define ICB_CTRL84_OFFSET                 (   ( 0x0150) )
#define ICB_CTRL85_OFFSET                 (   ( 0x0154) )
#define ICB_CTRL86_OFFSET                 (   ( 0x0158) )
#define ICB_CTRL87_OFFSET                 (   ( 0x015c) )
#define ICB_CTRL88_OFFSET                 (   ( 0x0160) )
#define ICB_CTRL89_OFFSET                 (   ( 0x0164) )
#define ICB_CTRL90_OFFSET                 (   ( 0x0168) )
#define ICB_CTRL91_OFFSET                 (   ( 0x016c) )
#define ICB_CTRL92_OFFSET                 (   ( 0x0170) )
#define ICB_CTRL93_OFFSET                 (   ( 0x0174) )
#define ICB_CTRL94_OFFSET                 (   ( 0x0178) )
#define ICB_CTRL95_OFFSET                 (   ( 0x017c) )
#define ICB_PEND_0_OFFSET                 (   ( 0x0200) )
#define ICB_PEND_1_OFFSET                 (   ( 0x0204) )
#define ICB_PEND_2_OFFSET                 (   ( 0x0208) )
#define ICB_STATUS_0_OFFSET               (   ( 0x0210) )
#define ICB_STATUS_1_OFFSET               (   ( 0x0214) )
#define ICB_STATUS_2_OFFSET               (   ( 0x0218) )
#define ICB_CLEAR_0_OFFSET                (   ( 0x0220) )
#define ICB_CLEAR_1_OFFSET                (   ( 0x0224) )
#define ICB_CLEAR_2_OFFSET                (   ( 0x0228) )
#define ICB_SRC_OFFSET                    (   ( 0x0230) )
#define ICB_IRQ_REDIR_OFFSET              (   ( 0x0234) )
#define ICB_ENABLE_0_OFFSET               (   ( 0x0240) )
#define ICB_ENABLE_1_OFFSET               (   ( 0x0244) )
#define ICB_ENABLE_2_OFFSET               (   ( 0x0248) )
#define ICB_SETINT_0_OFFSET               (   ( 0x0250) )
#define ICB_SETINT_1_OFFSET               (   ( 0x0254) )
#define ICB_SETINT_2_OFFSET               (   ( 0x0258) )
#define ICB_SVE0_0_INT_CFG_OFFSET         (   ( 0x0280) )
#define ICB_SVE1_0_INT_CFG_OFFSET         (   ( 0x0284) )
#define ICB_SVE2_0_INT_CFG_OFFSET         (   ( 0x0288) )
#define ICB_SVE3_0_INT_CFG_OFFSET         (   ( 0x028c) )
#define ICB_SVE4_0_INT_CFG_OFFSET         (   ( 0x0290) )
#define ICB_SVE5_0_INT_CFG_OFFSET         (   ( 0x0294) )
#define ICB_SVE6_0_INT_CFG_OFFSET         (   ( 0x0298) )
#define ICB_SVE7_0_INT_CFG_OFFSET         (   ( 0x029c) )
#define ICB_SVE8_0_INT_CFG_OFFSET         (   ( 0x02a0) )
#define ICB_SVE9_0_INT_CFG_OFFSET         (   ( 0x02a4) )
#define ICB_SVE10_0_INT_CFG_OFFSET        (   ( 0x02a8) )
#define ICB_SVE11_0_INT_CFG_OFFSET        (   ( 0x02ac) )
#define ICB_SVE12_0_INT_CFG_OFFSET        (   ( 0x02b0) )
#define ICB_SVE13_0_INT_CFG_OFFSET        (   ( 0x02b4) )
#define ICB_SVE14_0_INT_CFG_OFFSET        (   ( 0x02b8) )
#define ICB_SVE15_0_INT_CFG_OFFSET        (   ( 0x02bc) )
#define ICB_SVE0_1_INT_CFG_OFFSET         (   ( 0x02c0) )
#define ICB_SVE1_1_INT_CFG_OFFSET         (   ( 0x02c4) )
#define ICB_SVE2_1_INT_CFG_OFFSET         (   ( 0x02c8) )
#define ICB_SVE3_1_INT_CFG_OFFSET         (   ( 0x02cc) )
#define ICB_SVE4_1_INT_CFG_OFFSET         (   ( 0x02d0) )
#define ICB_SVE5_1_INT_CFG_OFFSET         (   ( 0x02d4) )
#define ICB_SVE6_1_INT_CFG_OFFSET         (   ( 0x02d8) )
#define ICB_SVE7_1_INT_CFG_OFFSET         (   ( 0x02dc) )
#define ICB_SVE8_1_INT_CFG_OFFSET         (   ( 0x02e0) )
#define ICB_SVE9_1_INT_CFG_OFFSET         (   ( 0x02e4) )
#define ICB_SVE10_1_INT_CFG_OFFSET        (   ( 0x02e8) )
#define ICB_SVE11_1_INT_CFG_OFFSET        (   ( 0x02ec) )
#define ICB_SVE12_1_INT_CFG_OFFSET        (   ( 0x02f0) )
#define ICB_SVE13_1_INT_CFG_OFFSET        (   ( 0x02f4) )
#define ICB_SVE14_1_INT_CFG_OFFSET        (   ( 0x02f8) )
#define ICB_SVE15_1_INT_CFG_OFFSET        (   ( 0x02fc) )
#define ICB_INTER_CPU_INT_OFFSET          (   ( 0x01e0) )
#define ICB_C2C_INT_CFG0_OFFSET           (   ( 0x01e4) )
#define ICB_C2C_INT_CFG1_OFFSET           (   ( 0x01e8) )
#define ICB_C2C_INT_CFG2_OFFSET           (   ( 0x01ec) )
#define ICB0_BASE_ADR                  (   (PBI_AP8_CONTROL_ADR + 0x00000) )
#define ICB0_CTRL0_ADR                 (   (ICB0_BASE_ADR + ICB_CTRL0_OFFSET    ) )
#define ICB0_CTRL1_ADR                 (   (ICB0_BASE_ADR + ICB_CTRL1_OFFSET    ) )
#define ICB0_CTRL2_ADR                 (   (ICB0_BASE_ADR + ICB_CTRL2_OFFSET    ) )
#define ICB0_CTRL3_ADR                 (   (ICB0_BASE_ADR + ICB_CTRL3_OFFSET    ) )
#define ICB0_CTRL4_ADR                 (   (ICB0_BASE_ADR + ICB_CTRL4_OFFSET    ) )
#define ICB0_CTRL5_ADR                 (   (ICB0_BASE_ADR + ICB_CTRL5_OFFSET    ) )
#define ICB0_CTRL6_ADR                 (   (ICB0_BASE_ADR + ICB_CTRL6_OFFSET    ) )
#define ICB0_CTRL7_ADR                 (   (ICB0_BASE_ADR + ICB_CTRL7_OFFSET    ) )
#define ICB0_CTRL8_ADR                 (   (ICB0_BASE_ADR + ICB_CTRL8_OFFSET    ) )
#define ICB0_CTRL9_ADR                 (   (ICB0_BASE_ADR + ICB_CTRL9_OFFSET    ) )
#define ICB0_CTRL10_ADR                (   (ICB0_BASE_ADR + ICB_CTRL10_OFFSET   ) )
#define ICB0_CTRL11_ADR                (   (ICB0_BASE_ADR + ICB_CTRL11_OFFSET   ) )
#define ICB0_CTRL12_ADR                (   (ICB0_BASE_ADR + ICB_CTRL12_OFFSET   ) )
#define ICB0_CTRL13_ADR                (   (ICB0_BASE_ADR + ICB_CTRL13_OFFSET   ) )
#define ICB0_CTRL14_ADR                (   (ICB0_BASE_ADR + ICB_CTRL14_OFFSET   ) )
#define ICB0_CTRL15_ADR                (   (ICB0_BASE_ADR + ICB_CTRL15_OFFSET   ) )
#define ICB0_CTRL16_ADR                (   (ICB0_BASE_ADR + ICB_CTRL16_OFFSET   ) )
#define ICB0_CTRL17_ADR                (   (ICB0_BASE_ADR + ICB_CTRL17_OFFSET   ) )
#define ICB0_CTRL18_ADR                (   (ICB0_BASE_ADR + ICB_CTRL18_OFFSET   ) )
#define ICB0_CTRL19_ADR                (   (ICB0_BASE_ADR + ICB_CTRL19_OFFSET   ) )
#define ICB0_CTRL20_ADR                (   (ICB0_BASE_ADR + ICB_CTRL20_OFFSET   ) )
#define ICB0_CTRL21_ADR                (   (ICB0_BASE_ADR + ICB_CTRL21_OFFSET   ) )
#define ICB0_CTRL22_ADR                (   (ICB0_BASE_ADR + ICB_CTRL22_OFFSET   ) )
#define ICB0_CTRL23_ADR                (   (ICB0_BASE_ADR + ICB_CTRL23_OFFSET   ) )
#define ICB0_CTRL24_ADR                (   (ICB0_BASE_ADR + ICB_CTRL24_OFFSET   ) )
#define ICB0_CTRL25_ADR                (   (ICB0_BASE_ADR + ICB_CTRL25_OFFSET   ) )
#define ICB0_CTRL26_ADR                (   (ICB0_BASE_ADR + ICB_CTRL26_OFFSET   ) )
#define ICB0_CTRL27_ADR                (   (ICB0_BASE_ADR + ICB_CTRL27_OFFSET   ) )
#define ICB0_CTRL28_ADR                (   (ICB0_BASE_ADR + ICB_CTRL28_OFFSET   ) )
#define ICB0_CTRL29_ADR                (   (ICB0_BASE_ADR + ICB_CTRL29_OFFSET   ) )
#define ICB0_CTRL30_ADR                (   (ICB0_BASE_ADR + ICB_CTRL30_OFFSET   ) )
#define ICB0_CTRL31_ADR                (   (ICB0_BASE_ADR + ICB_CTRL31_OFFSET   ) )
#define ICB0_CTRL32_ADR                (   (ICB0_BASE_ADR + ICB_CTRL32_OFFSET   ) )
#define ICB0_CTRL33_ADR                (   (ICB0_BASE_ADR + ICB_CTRL33_OFFSET   ) )
#define ICB0_CTRL34_ADR                (   (ICB0_BASE_ADR + ICB_CTRL34_OFFSET   ) )
#define ICB0_CTRL35_ADR                (   (ICB0_BASE_ADR + ICB_CTRL35_OFFSET   ) )
#define ICB0_CTRL36_ADR                (   (ICB0_BASE_ADR + ICB_CTRL36_OFFSET   ) )
#define ICB0_CTRL37_ADR                (   (ICB0_BASE_ADR + ICB_CTRL37_OFFSET   ) )
#define ICB0_CTRL38_ADR                (   (ICB0_BASE_ADR + ICB_CTRL38_OFFSET   ) )
#define ICB0_CTRL39_ADR                (   (ICB0_BASE_ADR + ICB_CTRL39_OFFSET   ) )
#define ICB0_CTRL40_ADR                (   (ICB0_BASE_ADR + ICB_CTRL40_OFFSET   ) )
#define ICB0_CTRL41_ADR                (   (ICB0_BASE_ADR + ICB_CTRL41_OFFSET   ) )
#define ICB0_CTRL42_ADR                (   (ICB0_BASE_ADR + ICB_CTRL42_OFFSET   ) )
#define ICB0_CTRL43_ADR                (   (ICB0_BASE_ADR + ICB_CTRL43_OFFSET   ) )
#define ICB0_CTRL44_ADR                (   (ICB0_BASE_ADR + ICB_CTRL44_OFFSET   ) )
#define ICB0_CTRL45_ADR                (   (ICB0_BASE_ADR + ICB_CTRL45_OFFSET   ) )
#define ICB0_CTRL46_ADR                (   (ICB0_BASE_ADR + ICB_CTRL46_OFFSET   ) )
#define ICB0_CTRL47_ADR                (   (ICB0_BASE_ADR + ICB_CTRL47_OFFSET   ) )
#define ICB0_CTRL48_ADR                (   (ICB0_BASE_ADR + ICB_CTRL48_OFFSET   ) )
#define ICB0_CTRL49_ADR                (   (ICB0_BASE_ADR + ICB_CTRL49_OFFSET   ) )
#define ICB0_CTRL50_ADR                (   (ICB0_BASE_ADR + ICB_CTRL50_OFFSET   ) )
#define ICB0_CTRL51_ADR                (   (ICB0_BASE_ADR + ICB_CTRL51_OFFSET   ) )
#define ICB0_CTRL52_ADR                (   (ICB0_BASE_ADR + ICB_CTRL52_OFFSET   ) )
#define ICB0_CTRL53_ADR                (   (ICB0_BASE_ADR + ICB_CTRL53_OFFSET   ) )
#define ICB0_CTRL54_ADR                (   (ICB0_BASE_ADR + ICB_CTRL54_OFFSET   ) )
#define ICB0_CTRL55_ADR                (   (ICB0_BASE_ADR + ICB_CTRL55_OFFSET   ) )
#define ICB0_CTRL56_ADR                (   (ICB0_BASE_ADR + ICB_CTRL56_OFFSET   ) )
#define ICB0_CTRL57_ADR                (   (ICB0_BASE_ADR + ICB_CTRL57_OFFSET   ) )
#define ICB0_CTRL58_ADR                (   (ICB0_BASE_ADR + ICB_CTRL58_OFFSET   ) )
#define ICB0_CTRL59_ADR                (   (ICB0_BASE_ADR + ICB_CTRL59_OFFSET   ) )
#define ICB0_CTRL60_ADR                (   (ICB0_BASE_ADR + ICB_CTRL60_OFFSET   ) )
#define ICB0_CTRL61_ADR                (   (ICB0_BASE_ADR + ICB_CTRL61_OFFSET   ) )
#define ICB0_CTRL62_ADR                (   (ICB0_BASE_ADR + ICB_CTRL62_OFFSET   ) )
#define ICB0_CTRL63_ADR                (   (ICB0_BASE_ADR + ICB_CTRL63_OFFSET   ) )
#define ICB0_CTRL64_ADR                (   (ICB0_BASE_ADR + ICB_CTRL64_OFFSET   ) )
#define ICB0_CTRL65_ADR                (   (ICB0_BASE_ADR + ICB_CTRL65_OFFSET   ) )
#define ICB0_CTRL66_ADR                (   (ICB0_BASE_ADR + ICB_CTRL66_OFFSET   ) )
#define ICB0_CTRL67_ADR                (   (ICB0_BASE_ADR + ICB_CTRL67_OFFSET   ) )
#define ICB0_CTRL68_ADR                (   (ICB0_BASE_ADR + ICB_CTRL68_OFFSET   ) )
#define ICB0_CTRL69_ADR                (   (ICB0_BASE_ADR + ICB_CTRL69_OFFSET   ) )
#define ICB0_CTRL70_ADR                (   (ICB0_BASE_ADR + ICB_CTRL70_OFFSET   ) )
#define ICB0_CTRL71_ADR                (   (ICB0_BASE_ADR + ICB_CTRL71_OFFSET   ) )
#define ICB0_CTRL72_ADR                (   (ICB0_BASE_ADR + ICB_CTRL72_OFFSET   ) )
#define ICB0_CTRL73_ADR                (   (ICB0_BASE_ADR + ICB_CTRL73_OFFSET   ) )
#define ICB0_CTRL74_ADR                (   (ICB0_BASE_ADR + ICB_CTRL74_OFFSET   ) )
#define ICB0_CTRL75_ADR                (   (ICB0_BASE_ADR + ICB_CTRL75_OFFSET   ) )
#define ICB0_CTRL76_ADR                (   (ICB0_BASE_ADR + ICB_CTRL76_OFFSET   ) )
#define ICB0_CTRL77_ADR                (   (ICB0_BASE_ADR + ICB_CTRL77_OFFSET   ) )
#define ICB0_CTRL78_ADR                (   (ICB0_BASE_ADR + ICB_CTRL78_OFFSET   ) )
#define ICB0_CTRL79_ADR                (   (ICB0_BASE_ADR + ICB_CTRL79_OFFSET   ) )
#define ICB0_CTRL80_ADR                (   (ICB0_BASE_ADR + ICB_CTRL80_OFFSET   ) )
#define ICB0_CTRL81_ADR                (   (ICB0_BASE_ADR + ICB_CTRL81_OFFSET   ) )
#define ICB0_CTRL82_ADR                (   (ICB0_BASE_ADR + ICB_CTRL82_OFFSET   ) )
#define ICB0_CTRL83_ADR                (   (ICB0_BASE_ADR + ICB_CTRL83_OFFSET   ) )
#define ICB0_CTRL84_ADR                (   (ICB0_BASE_ADR + ICB_CTRL84_OFFSET   ) )
#define ICB0_CTRL85_ADR                (   (ICB0_BASE_ADR + ICB_CTRL85_OFFSET   ) )
#define ICB0_CTRL86_ADR                (   (ICB0_BASE_ADR + ICB_CTRL86_OFFSET   ) )
#define ICB0_CTRL87_ADR                (   (ICB0_BASE_ADR + ICB_CTRL87_OFFSET   ) )
#define ICB0_CTRL88_ADR                (   (ICB0_BASE_ADR + ICB_CTRL88_OFFSET   ) )
#define ICB0_CTRL89_ADR                (   (ICB0_BASE_ADR + ICB_CTRL89_OFFSET   ) )
#define ICB0_CTRL90_ADR                (   (ICB0_BASE_ADR + ICB_CTRL90_OFFSET   ) )
#define ICB0_CTRL91_ADR                (   (ICB0_BASE_ADR + ICB_CTRL91_OFFSET   ) )
#define ICB0_CTRL92_ADR                (   (ICB0_BASE_ADR + ICB_CTRL92_OFFSET   ) )
#define ICB0_CTRL93_ADR                (   (ICB0_BASE_ADR + ICB_CTRL93_OFFSET   ) )
#define ICB0_CTRL94_ADR                (   (ICB0_BASE_ADR + ICB_CTRL94_OFFSET   ) )
#define ICB0_CTRL95_ADR                (   (ICB0_BASE_ADR + ICB_CTRL95_OFFSET   ) )
#define ICB0_PEND_0_ADR                (   (ICB0_BASE_ADR + ICB_PEND_0_OFFSET   ) )
#define ICB0_PEND_1_ADR                (   (ICB0_BASE_ADR + ICB_PEND_1_OFFSET   ) )
#define ICB0_PEND_2_ADR                (   (ICB0_BASE_ADR + ICB_PEND_2_OFFSET   ) )
#define ICB0_STATUS_0_ADR              (   (ICB0_BASE_ADR + ICB_STATUS_0_OFFSET ) )
#define ICB0_STATUS_1_ADR              (   (ICB0_BASE_ADR + ICB_STATUS_1_OFFSET ) )
#define ICB0_STATUS_2_ADR              (   (ICB0_BASE_ADR + ICB_STATUS_2_OFFSET ) )
#define ICB0_CLEAR_0_ADR               (   (ICB0_BASE_ADR + ICB_CLEAR_0_OFFSET  ) )
#define ICB0_CLEAR_1_ADR               (   (ICB0_BASE_ADR + ICB_CLEAR_1_OFFSET  ) )
#define ICB0_CLEAR_2_ADR               (   (ICB0_BASE_ADR + ICB_CLEAR_2_OFFSET  ) )
#define ICB0_SRC_ADR                   (   (ICB0_BASE_ADR + ICB_SRC_OFFSET      ) )
#define ICB0_IRQ_REDIR_ADR             (   (ICB0_BASE_ADR + ICB_IRQ_REDIR_OFFSET) )
#define ICB0_ENABLE_0_ADR              (   (ICB0_BASE_ADR + ICB_ENABLE_0_OFFSET ) )
#define ICB0_ENABLE_1_ADR              (   (ICB0_BASE_ADR + ICB_ENABLE_1_OFFSET ) )
#define ICB0_ENABLE_2_ADR              (   (ICB0_BASE_ADR + ICB_ENABLE_2_OFFSET ) )
#define ICB0_SETINT_0_ADR              (   (ICB0_BASE_ADR + ICB_SETINT_0_OFFSET ) )
#define ICB0_SETINT_1_ADR              (   (ICB0_BASE_ADR + ICB_SETINT_1_OFFSET ) )
#define ICB0_SETINT_2_ADR              (   (ICB0_BASE_ADR + ICB_SETINT_2_OFFSET ) )
#define ICB0_SVE0_0_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE0_0_INT_CFG_OFFSET ) )
#define ICB0_SVE1_0_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE1_0_INT_CFG_OFFSET ) )
#define ICB0_SVE2_0_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE2_0_INT_CFG_OFFSET ) )
#define ICB0_SVE3_0_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE3_0_INT_CFG_OFFSET ) )
#define ICB0_SVE4_0_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE4_0_INT_CFG_OFFSET ) )
#define ICB0_SVE5_0_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE5_0_INT_CFG_OFFSET ) )
#define ICB0_SVE6_0_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE6_0_INT_CFG_OFFSET ) )
#define ICB0_SVE7_0_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE7_0_INT_CFG_OFFSET ) )
#define ICB0_SVE8_0_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE8_0_INT_CFG_OFFSET ) )
#define ICB0_SVE9_0_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE9_0_INT_CFG_OFFSET ) )
#define ICB0_SVE10_0_INT_CFG_ADR       (   (ICB0_BASE_ADR + ICB_SVE10_0_INT_CFG_OFFSET) )
#define ICB0_SVE11_0_INT_CFG_ADR       (   (ICB0_BASE_ADR + ICB_SVE11_0_INT_CFG_OFFSET) )
#define ICB0_SVE12_0_INT_CFG_ADR       (   (ICB0_BASE_ADR + ICB_SVE12_0_INT_CFG_OFFSET) )
#define ICB0_SVE13_0_INT_CFG_ADR       (   (ICB0_BASE_ADR + ICB_SVE13_0_INT_CFG_OFFSET) )
#define ICB0_SVE14_0_INT_CFG_ADR       (   (ICB0_BASE_ADR + ICB_SVE14_0_INT_CFG_OFFSET) )
#define ICB0_SVE15_0_INT_CFG_ADR       (   (ICB0_BASE_ADR + ICB_SVE15_0_INT_CFG_OFFSET) )
#define ICB0_SVE0_1_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE0_1_INT_CFG_OFFSET ) )
#define ICB0_SVE1_1_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE1_1_INT_CFG_OFFSET ) )
#define ICB0_SVE2_1_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE2_1_INT_CFG_OFFSET ) )
#define ICB0_SVE3_1_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE3_1_INT_CFG_OFFSET ) )
#define ICB0_SVE4_1_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE4_1_INT_CFG_OFFSET ) )
#define ICB0_SVE5_1_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE5_1_INT_CFG_OFFSET ) )
#define ICB0_SVE6_1_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE6_1_INT_CFG_OFFSET ) )
#define ICB0_SVE7_1_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE7_1_INT_CFG_OFFSET ) )
#define ICB0_SVE8_1_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE8_1_INT_CFG_OFFSET ) )
#define ICB0_SVE9_1_INT_CFG_ADR        (   (ICB0_BASE_ADR + ICB_SVE9_1_INT_CFG_OFFSET ) )
#define ICB0_SVE10_1_INT_CFG_ADR       (   (ICB0_BASE_ADR + ICB_SVE10_1_INT_CFG_OFFSET) )
#define ICB0_SVE11_1_INT_CFG_ADR       (   (ICB0_BASE_ADR + ICB_SVE11_1_INT_CFG_OFFSET) )
#define ICB0_SVE12_1_INT_CFG_ADR       (   (ICB0_BASE_ADR + ICB_SVE12_1_INT_CFG_OFFSET) )
#define ICB0_SVE13_1_INT_CFG_ADR       (   (ICB0_BASE_ADR + ICB_SVE13_1_INT_CFG_OFFSET) )
#define ICB0_SVE14_1_INT_CFG_ADR       (   (ICB0_BASE_ADR + ICB_SVE14_1_INT_CFG_OFFSET) )
#define ICB0_SVE15_1_INT_CFG_ADR       (   (ICB0_BASE_ADR + ICB_SVE15_1_INT_CFG_OFFSET) )
#define ICB0_INTER_CPU_INT_ADR         (   (ICB0_BASE_ADR + ICB_INTER_CPU_INT_OFFSET) )
#define ICB0_C2C_INT_CFG0_ADR          (   (ICB0_BASE_ADR + ICB_C2C_INT_CFG0_OFFSET) )
#define ICB0_C2C_INT_CFG1_ADR          (   (ICB0_BASE_ADR + ICB_C2C_INT_CFG1_OFFSET) )
#define ICB0_C2C_INT_CFG2_ADR          (   (ICB0_BASE_ADR + ICB_C2C_INT_CFG2_OFFSET) )
#define ICB1_BASE_ADR                  (   (PBI_AP8_CONTROL_ADR + 0x00000) )
#define ICB1_CTRL0_ADR                 (   (ICB1_BASE_ADR + ICB_CTRL0_OFFSET    ) )
#define ICB1_CTRL1_ADR                 (   (ICB1_BASE_ADR + ICB_CTRL1_OFFSET    ) )
#define ICB1_CTRL2_ADR                 (   (ICB1_BASE_ADR + ICB_CTRL2_OFFSET    ) )
#define ICB1_CTRL3_ADR                 (   (ICB1_BASE_ADR + ICB_CTRL3_OFFSET    ) )
#define ICB1_CTRL4_ADR                 (   (ICB1_BASE_ADR + ICB_CTRL4_OFFSET    ) )
#define ICB1_CTRL5_ADR                 (   (ICB1_BASE_ADR + ICB_CTRL5_OFFSET    ) )
#define ICB1_CTRL6_ADR                 (   (ICB1_BASE_ADR + ICB_CTRL6_OFFSET    ) )
#define ICB1_CTRL7_ADR                 (   (ICB1_BASE_ADR + ICB_CTRL7_OFFSET    ) )
#define ICB1_CTRL8_ADR                 (   (ICB1_BASE_ADR + ICB_CTRL8_OFFSET    ) )
#define ICB1_CTRL9_ADR                 (   (ICB1_BASE_ADR + ICB_CTRL9_OFFSET    ) )
#define ICB1_CTRL10_ADR                (   (ICB1_BASE_ADR + ICB_CTRL10_OFFSET   ) )
#define ICB1_CTRL11_ADR                (   (ICB1_BASE_ADR + ICB_CTRL11_OFFSET   ) )
#define ICB1_CTRL12_ADR                (   (ICB1_BASE_ADR + ICB_CTRL12_OFFSET   ) )
#define ICB1_CTRL13_ADR                (   (ICB1_BASE_ADR + ICB_CTRL13_OFFSET   ) )
#define ICB1_CTRL14_ADR                (   (ICB1_BASE_ADR + ICB_CTRL14_OFFSET   ) )
#define ICB1_CTRL15_ADR                (   (ICB1_BASE_ADR + ICB_CTRL15_OFFSET   ) )
#define ICB1_CTRL16_ADR                (   (ICB1_BASE_ADR + ICB_CTRL16_OFFSET   ) )
#define ICB1_CTRL17_ADR                (   (ICB1_BASE_ADR + ICB_CTRL17_OFFSET   ) )
#define ICB1_CTRL18_ADR                (   (ICB1_BASE_ADR + ICB_CTRL18_OFFSET   ) )
#define ICB1_CTRL19_ADR                (   (ICB1_BASE_ADR + ICB_CTRL19_OFFSET   ) )
#define ICB1_CTRL20_ADR                (   (ICB1_BASE_ADR + ICB_CTRL20_OFFSET   ) )
#define ICB1_CTRL21_ADR                (   (ICB1_BASE_ADR + ICB_CTRL21_OFFSET   ) )
#define ICB1_CTRL22_ADR                (   (ICB1_BASE_ADR + ICB_CTRL22_OFFSET   ) )
#define ICB1_CTRL23_ADR                (   (ICB1_BASE_ADR + ICB_CTRL23_OFFSET   ) )
#define ICB1_CTRL24_ADR                (   (ICB1_BASE_ADR + ICB_CTRL24_OFFSET   ) )
#define ICB1_CTRL25_ADR                (   (ICB1_BASE_ADR + ICB_CTRL25_OFFSET   ) )
#define ICB1_CTRL26_ADR                (   (ICB1_BASE_ADR + ICB_CTRL26_OFFSET   ) )
#define ICB1_CTRL27_ADR                (   (ICB1_BASE_ADR + ICB_CTRL27_OFFSET   ) )
#define ICB1_CTRL28_ADR                (   (ICB1_BASE_ADR + ICB_CTRL28_OFFSET   ) )
#define ICB1_CTRL29_ADR                (   (ICB1_BASE_ADR + ICB_CTRL29_OFFSET   ) )
#define ICB1_CTRL30_ADR                (   (ICB1_BASE_ADR + ICB_CTRL30_OFFSET   ) )
#define ICB1_CTRL31_ADR                (   (ICB1_BASE_ADR + ICB_CTRL31_OFFSET   ) )
#define ICB1_CTRL32_ADR                (   (ICB1_BASE_ADR + ICB_CTRL32_OFFSET   ) )
#define ICB1_CTRL33_ADR                (   (ICB1_BASE_ADR + ICB_CTRL33_OFFSET   ) )
#define ICB1_CTRL34_ADR                (   (ICB1_BASE_ADR + ICB_CTRL34_OFFSET   ) )
#define ICB1_CTRL35_ADR                (   (ICB1_BASE_ADR + ICB_CTRL35_OFFSET   ) )
#define ICB1_CTRL36_ADR                (   (ICB1_BASE_ADR + ICB_CTRL36_OFFSET   ) )
#define ICB1_CTRL37_ADR                (   (ICB1_BASE_ADR + ICB_CTRL37_OFFSET   ) )
#define ICB1_CTRL38_ADR                (   (ICB1_BASE_ADR + ICB_CTRL38_OFFSET   ) )
#define ICB1_CTRL39_ADR                (   (ICB1_BASE_ADR + ICB_CTRL39_OFFSET   ) )
#define ICB1_CTRL40_ADR                (   (ICB1_BASE_ADR + ICB_CTRL40_OFFSET   ) )
#define ICB1_CTRL41_ADR                (   (ICB1_BASE_ADR + ICB_CTRL41_OFFSET   ) )
#define ICB1_CTRL42_ADR                (   (ICB1_BASE_ADR + ICB_CTRL42_OFFSET   ) )
#define ICB1_CTRL43_ADR                (   (ICB1_BASE_ADR + ICB_CTRL43_OFFSET   ) )
#define ICB1_CTRL44_ADR                (   (ICB1_BASE_ADR + ICB_CTRL44_OFFSET   ) )
#define ICB1_CTRL45_ADR                (   (ICB1_BASE_ADR + ICB_CTRL45_OFFSET   ) )
#define ICB1_CTRL46_ADR                (   (ICB1_BASE_ADR + ICB_CTRL46_OFFSET   ) )
#define ICB1_CTRL47_ADR                (   (ICB1_BASE_ADR + ICB_CTRL47_OFFSET   ) )
#define ICB1_CTRL48_ADR                (   (ICB1_BASE_ADR + ICB_CTRL48_OFFSET   ) )
#define ICB1_CTRL49_ADR                (   (ICB1_BASE_ADR + ICB_CTRL49_OFFSET   ) )
#define ICB1_CTRL50_ADR                (   (ICB1_BASE_ADR + ICB_CTRL50_OFFSET   ) )
#define ICB1_CTRL51_ADR                (   (ICB1_BASE_ADR + ICB_CTRL51_OFFSET   ) )
#define ICB1_CTRL52_ADR                (   (ICB1_BASE_ADR + ICB_CTRL52_OFFSET   ) )
#define ICB1_CTRL53_ADR                (   (ICB1_BASE_ADR + ICB_CTRL53_OFFSET   ) )
#define ICB1_CTRL54_ADR                (   (ICB1_BASE_ADR + ICB_CTRL54_OFFSET   ) )
#define ICB1_CTRL55_ADR                (   (ICB1_BASE_ADR + ICB_CTRL55_OFFSET   ) )
#define ICB1_CTRL56_ADR                (   (ICB1_BASE_ADR + ICB_CTRL56_OFFSET   ) )
#define ICB1_CTRL57_ADR                (   (ICB1_BASE_ADR + ICB_CTRL57_OFFSET   ) )
#define ICB1_CTRL58_ADR                (   (ICB1_BASE_ADR + ICB_CTRL58_OFFSET   ) )
#define ICB1_CTRL59_ADR                (   (ICB1_BASE_ADR + ICB_CTRL59_OFFSET   ) )
#define ICB1_CTRL60_ADR                (   (ICB1_BASE_ADR + ICB_CTRL60_OFFSET   ) )
#define ICB1_CTRL61_ADR                (   (ICB1_BASE_ADR + ICB_CTRL61_OFFSET   ) )
#define ICB1_CTRL62_ADR                (   (ICB1_BASE_ADR + ICB_CTRL62_OFFSET   ) )
#define ICB1_CTRL63_ADR                (   (ICB1_BASE_ADR + ICB_CTRL63_OFFSET   ) )
#define ICB1_CTRL64_ADR                (   (ICB1_BASE_ADR + ICB_CTRL64_OFFSET   ) )
#define ICB1_CTRL65_ADR                (   (ICB1_BASE_ADR + ICB_CTRL65_OFFSET   ) )
#define ICB1_CTRL66_ADR                (   (ICB1_BASE_ADR + ICB_CTRL66_OFFSET   ) )
#define ICB1_CTRL67_ADR                (   (ICB1_BASE_ADR + ICB_CTRL67_OFFSET   ) )
#define ICB1_CTRL68_ADR                (   (ICB1_BASE_ADR + ICB_CTRL68_OFFSET   ) )
#define ICB1_CTRL69_ADR                (   (ICB1_BASE_ADR + ICB_CTRL69_OFFSET   ) )
#define ICB1_CTRL70_ADR                (   (ICB1_BASE_ADR + ICB_CTRL70_OFFSET   ) )
#define ICB1_CTRL71_ADR                (   (ICB1_BASE_ADR + ICB_CTRL71_OFFSET   ) )
#define ICB1_CTRL72_ADR                (   (ICB1_BASE_ADR + ICB_CTRL72_OFFSET   ) )
#define ICB1_CTRL73_ADR                (   (ICB1_BASE_ADR + ICB_CTRL73_OFFSET   ) )
#define ICB1_CTRL74_ADR                (   (ICB1_BASE_ADR + ICB_CTRL74_OFFSET   ) )
#define ICB1_CTRL75_ADR                (   (ICB1_BASE_ADR + ICB_CTRL75_OFFSET   ) )
#define ICB1_CTRL76_ADR                (   (ICB1_BASE_ADR + ICB_CTRL76_OFFSET   ) )
#define ICB1_CTRL77_ADR                (   (ICB1_BASE_ADR + ICB_CTRL77_OFFSET   ) )
#define ICB1_CTRL78_ADR                (   (ICB1_BASE_ADR + ICB_CTRL78_OFFSET   ) )
#define ICB1_CTRL79_ADR                (   (ICB1_BASE_ADR + ICB_CTRL79_OFFSET   ) )
#define ICB1_CTRL80_ADR                (   (ICB1_BASE_ADR + ICB_CTRL80_OFFSET   ) )
#define ICB1_CTRL81_ADR                (   (ICB1_BASE_ADR + ICB_CTRL81_OFFSET   ) )
#define ICB1_CTRL82_ADR                (   (ICB1_BASE_ADR + ICB_CTRL82_OFFSET   ) )
#define ICB1_CTRL83_ADR                (   (ICB1_BASE_ADR + ICB_CTRL83_OFFSET   ) )
#define ICB1_CTRL84_ADR                (   (ICB1_BASE_ADR + ICB_CTRL84_OFFSET   ) )
#define ICB1_CTRL85_ADR                (   (ICB1_BASE_ADR + ICB_CTRL85_OFFSET   ) )
#define ICB1_CTRL86_ADR                (   (ICB1_BASE_ADR + ICB_CTRL86_OFFSET   ) )
#define ICB1_CTRL87_ADR                (   (ICB1_BASE_ADR + ICB_CTRL87_OFFSET   ) )
#define ICB1_CTRL88_ADR                (   (ICB1_BASE_ADR + ICB_CTRL88_OFFSET   ) )
#define ICB1_CTRL89_ADR                (   (ICB1_BASE_ADR + ICB_CTRL89_OFFSET   ) )
#define ICB1_CTRL90_ADR                (   (ICB1_BASE_ADR + ICB_CTRL90_OFFSET   ) )
#define ICB1_CTRL91_ADR                (   (ICB1_BASE_ADR + ICB_CTRL91_OFFSET   ) )
#define ICB1_CTRL92_ADR                (   (ICB1_BASE_ADR + ICB_CTRL92_OFFSET   ) )
#define ICB1_CTRL93_ADR                (   (ICB1_BASE_ADR + ICB_CTRL93_OFFSET   ) )
#define ICB1_CTRL94_ADR                (   (ICB1_BASE_ADR + ICB_CTRL94_OFFSET   ) )
#define ICB1_CTRL95_ADR                (   (ICB1_BASE_ADR + ICB_CTRL95_OFFSET   ) )
#define ICB1_PEND_0_ADR                (   (ICB1_BASE_ADR + ICB_PEND_0_OFFSET   ) )
#define ICB1_PEND_1_ADR                (   (ICB1_BASE_ADR + ICB_PEND_1_OFFSET   ) )
#define ICB1_PEND_2_ADR                (   (ICB1_BASE_ADR + ICB_PEND_2_OFFSET   ) )
#define ICB1_STATUS_0_ADR              (   (ICB1_BASE_ADR + ICB_STATUS_0_OFFSET ) )
#define ICB1_STATUS_1_ADR              (   (ICB1_BASE_ADR + ICB_STATUS_1_OFFSET ) )
#define ICB1_STATUS_2_ADR              (   (ICB1_BASE_ADR + ICB_STATUS_2_OFFSET ) )
#define ICB1_CLEAR_0_ADR               (   (ICB1_BASE_ADR + ICB_CLEAR_0_OFFSET  ) )
#define ICB1_CLEAR_1_ADR               (   (ICB1_BASE_ADR + ICB_CLEAR_1_OFFSET  ) )
#define ICB1_CLEAR_2_ADR               (   (ICB1_BASE_ADR + ICB_CLEAR_2_OFFSET  ) )
#define ICB1_SRC_ADR                   (   (ICB1_BASE_ADR + ICB_SRC_OFFSET      ) )
#define ICB1_IRQ_REDIR_ADR             (   (ICB1_BASE_ADR + ICB_IRQ_REDIR_OFFSET) )
#define ICB1_ENABLE_0_ADR              (   (ICB1_BASE_ADR + ICB_ENABLE_0_OFFSET ) )
#define ICB1_ENABLE_1_ADR              (   (ICB1_BASE_ADR + ICB_ENABLE_1_OFFSET ) )
#define ICB1_ENABLE_2_ADR              (   (ICB1_BASE_ADR + ICB_ENABLE_2_OFFSET ) )
#define ICB1_SETINT_0_ADR              (   (ICB1_BASE_ADR + ICB_SETINT_0_OFFSET ) )
#define ICB1_SETINT_1_ADR              (   (ICB1_BASE_ADR + ICB_SETINT_1_OFFSET ) )
#define ICB1_SETINT_2_ADR              (   (ICB1_BASE_ADR + ICB_SETINT_2_OFFSET ) )
#define ICB1_SVE0_0_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE0_0_INT_CFG_OFFSET ) )
#define ICB1_SVE1_0_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE1_0_INT_CFG_OFFSET ) )
#define ICB1_SVE2_0_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE2_0_INT_CFG_OFFSET ) )
#define ICB1_SVE3_0_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE3_0_INT_CFG_OFFSET ) )
#define ICB1_SVE4_0_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE4_0_INT_CFG_OFFSET ) )
#define ICB1_SVE5_0_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE5_0_INT_CFG_OFFSET ) )
#define ICB1_SVE6_0_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE6_0_INT_CFG_OFFSET ) )
#define ICB1_SVE7_0_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE7_0_INT_CFG_OFFSET ) )
#define ICB1_SVE8_0_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE8_0_INT_CFG_OFFSET ) )
#define ICB1_SVE9_0_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE9_0_INT_CFG_OFFSET ) )
#define ICB1_SVE10_0_INT_CFG_ADR       (   (ICB1_BASE_ADR + ICB_SVE10_0_INT_CFG_OFFSET) )
#define ICB1_SVE11_0_INT_CFG_ADR       (   (ICB1_BASE_ADR + ICB_SVE11_0_INT_CFG_OFFSET) )
#define ICB1_SVE12_0_INT_CFG_ADR       (   (ICB1_BASE_ADR + ICB_SVE12_0_INT_CFG_OFFSET) )
#define ICB1_SVE13_0_INT_CFG_ADR       (   (ICB1_BASE_ADR + ICB_SVE13_0_INT_CFG_OFFSET) )
#define ICB1_SVE14_0_INT_CFG_ADR       (   (ICB1_BASE_ADR + ICB_SVE14_0_INT_CFG_OFFSET) )
#define ICB1_SVE15_0_INT_CFG_ADR       (   (ICB1_BASE_ADR + ICB_SVE15_0_INT_CFG_OFFSET) )
#define ICB1_SVE0_1_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE0_1_INT_CFG_OFFSET ) )
#define ICB1_SVE1_1_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE1_1_INT_CFG_OFFSET ) )
#define ICB1_SVE2_1_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE2_1_INT_CFG_OFFSET ) )
#define ICB1_SVE3_1_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE3_1_INT_CFG_OFFSET ) )
#define ICB1_SVE4_1_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE4_1_INT_CFG_OFFSET ) )
#define ICB1_SVE5_1_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE5_1_INT_CFG_OFFSET ) )
#define ICB1_SVE6_1_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE6_1_INT_CFG_OFFSET ) )
#define ICB1_SVE7_1_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE7_1_INT_CFG_OFFSET ) )
#define ICB1_SVE8_1_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE8_1_INT_CFG_OFFSET ) )
#define ICB1_SVE9_1_INT_CFG_ADR        (   (ICB1_BASE_ADR + ICB_SVE9_1_INT_CFG_OFFSET ) )
#define ICB1_SVE10_1_INT_CFG_ADR       (   (ICB1_BASE_ADR + ICB_SVE10_1_INT_CFG_OFFSET) )
#define ICB1_SVE11_1_INT_CFG_ADR       (   (ICB1_BASE_ADR + ICB_SVE11_1_INT_CFG_OFFSET) )
#define ICB1_SVE12_1_INT_CFG_ADR       (   (ICB1_BASE_ADR + ICB_SVE12_1_INT_CFG_OFFSET) )
#define ICB1_SVE13_1_INT_CFG_ADR       (   (ICB1_BASE_ADR + ICB_SVE13_1_INT_CFG_OFFSET) )
#define ICB1_SVE14_1_INT_CFG_ADR       (   (ICB1_BASE_ADR + ICB_SVE14_1_INT_CFG_OFFSET) )
#define ICB1_SVE15_1_INT_CFG_ADR       (   (ICB1_BASE_ADR + ICB_SVE15_1_INT_CFG_OFFSET) )
#define ICB1_INTER_CPU_INT_ADR         (   (ICB1_BASE_ADR + ICB_INTER_CPU_INT_OFFSET) )
#define ICB1_C2C_INT_CFG0_ADR          (   (ICB1_BASE_ADR + ICB_C2C_INT_CFG0_OFFSET) )
#define ICB1_C2C_INT_CFG1_ADR          (   (ICB1_BASE_ADR + ICB_C2C_INT_CFG1_OFFSET) )
#define ICB1_C2C_INT_CFG2_ADR          (   (ICB1_BASE_ADR + ICB_C2C_INT_CFG2_OFFSET) )
#define TIM_SCALER_VAL_OFFSET           (   0x0000 )
#define TIM_SCALER_RELOAD_OFFSET        (   0x0004 )
#define TIM_GEN_CONFIG_OFFSET           (   0x0008 )
#define TIM0_CNT_VAL_OFFSET             (   0x0010 )
#define TIM0_RELOAD_VAL_OFFSET          (   0x0014 )
#define TIM0_CONFIG_OFFSET              (   0x0018 )
#define TIM1_CNT_VAL_OFFSET             (   0x0020 )
#define TIM1_RELOAD_VAL_OFFSET          (   0x0024 )
#define TIM1_CONFIG_OFFSET              (   0x0028 )
#define TIM2_CNT_VAL_OFFSET             (   0x0030 )
#define TIM2_RELOAD_VAL_OFFSET          (   0x0034 )
#define TIM2_CONFIG_OFFSET              (   0x0038 )
#define TIM3_CNT_VAL_OFFSET             (   0x0040 )
#define TIM3_RELOAD_VAL_OFFSET          (   0x0044 )
#define TIM3_CONFIG_OFFSET              (   0x0048 )
#define TIM4_CNT_VAL_OFFSET             (   0x0050 )
#define TIM4_RELOAD_VAL_OFFSET          (   0x0054 )
#define TIM4_CONFIG_OFFSET              (   0x0058 )
#define TIM5_CNT_VAL_OFFSET             (   0x0060 )
#define TIM5_RELOAD_VAL_OFFSET          (   0x0064 )
#define TIM5_CONFIG_OFFSET              (   0x0068 )
#define TIM6_CNT_VAL_OFFSET             (   0x0070 )
#define TIM6_RELOAD_VAL_OFFSET          (   0x0074 )
#define TIM6_CONFIG_OFFSET              (   0x0078 )
#define TIM7_CNT_VAL_OFFSET             (   0x0080 )
#define TIM7_RELOAD_VAL_OFFSET          (   0x0084 )
#define TIM7_CONFIG_OFFSET              (   0x0088 )
#define TIM_FREE_CNT0_OFFSET            (   0x0090 )
#define TIM_FREE_CNT1_OFFSET            (   0x0094 )
#define TIM_RND_NUM_OFFSET              (   0x0098 )
#define TIM_WATCHDOG_OFFSET             (   0x009c )
#define TIM_WATCHDOG_INT_THRES_OFFSET   (   0x00a0 )
#define TIM_WDOG_EN_OFFSET              (   0x00a4 )
#define TIM_SAFE_OFFSET                 (   0x00a8 )
#define TIM_RAM_CFG_OFFSET              (   0x00b0 )
#define TIM_RF_CFG0_OFFSET              (   0x00b4 )
#define TIM_RF_CFG1_OFFSET              (   0x00b8 )
#define TIM_FREE_LOWER_RAW_OFFSET       (   0x00bc )
#define TIM_GPIO_TIMESTAMP_CFG_OFFSET   (   0x00c0 )
#define TIM_GPIO_TIMESTAMP_0LO_OFFSET   (   0x00c4 )
#define TIM_GPIO_TIMESTAMP_0HI_OFFSET   (   0x00c8 )
#define TIM_GPIO_TIMESTAMP_1LO_OFFSET   (   0x00cc )
#define TIM_GPIO_TIMESTAMP_1HI_OFFSET   (   0x00d0 )
#define TIM_GPIO_TIMESTAMP_2LO_OFFSET   (   0x00d4 )
#define TIM_GPIO_TIMESTAMP_2HI_OFFSET   (   0x00d8 )
#define TIM_GPIO_TIMESTAMP_3LO_OFFSET   (   0x00dc )
#define TIM_GPIO_TIMESTAMP_3HI_OFFSET   (   0x00e0 )
#define TIM_FREE_CNT2_OFFSET            (   0x00e8 )
#define TIM_FREE_CNT3_OFFSET            (   0x00ec )
#define TIM_IPC_FIFO0_OFFSET            (   0x00f0 )
#define TIM_IPC_ATM_FIFO0_OFFSET        (   0x00f4 )
#define TIM_IPC_FIFO_CTRL_OFFSET        (   0x00f8 )
#define TIM_IPC_FIFO_STAT_OFFSET        (   0x00fc )
#define TIM_IPC_FIFO_DIRECT_OFFSET      (   0x0200 )
#define TIM0_BASE_ADR                   (   (PBI_AP8_CONTROL_ADR + 0x20000) )
#define TIM0_SCALER_VAL_ADR             (   (TIM0_BASE_ADR + TIM_SCALER_VAL_OFFSET        ) )
#define TIM0_SCALER_RELOAD_ADR          (   (TIM0_BASE_ADR + TIM_SCALER_RELOAD_OFFSET     ) )
#define TIM0_GEN_CONFIG_ADR             (   (TIM0_BASE_ADR + TIM_GEN_CONFIG_OFFSET        ) )
#define TIM0_0_CNT_VAL_ADR              (   (TIM0_BASE_ADR + TIM0_CNT_VAL_OFFSET          ) )
#define TIM0_0_RELOAD_VAL_ADR           (   (TIM0_BASE_ADR + TIM0_RELOAD_VAL_OFFSET       ) )
#define TIM0_0_CONFIG_ADR               (   (TIM0_BASE_ADR + TIM0_CONFIG_OFFSET           ) )
#define TIM0_1_CNT_VAL_ADR              (   (TIM0_BASE_ADR + TIM1_CNT_VAL_OFFSET          ) )
#define TIM0_1_RELOAD_VAL_ADR           (   (TIM0_BASE_ADR + TIM1_RELOAD_VAL_OFFSET       ) )
#define TIM0_1_CONFIG_ADR               (   (TIM0_BASE_ADR + TIM1_CONFIG_OFFSET           ) )
#define TIM0_2_CNT_VAL_ADR              (   (TIM0_BASE_ADR + TIM2_CNT_VAL_OFFSET          ) )
#define TIM0_2_RELOAD_VAL_ADR           (   (TIM0_BASE_ADR + TIM2_RELOAD_VAL_OFFSET       ) )
#define TIM0_2_CONFIG_ADR               (   (TIM0_BASE_ADR + TIM2_CONFIG_OFFSET           ) )
#define TIM0_3_CNT_VAL_ADR              (   (TIM0_BASE_ADR + TIM3_CNT_VAL_OFFSET          ) )
#define TIM0_3_RELOAD_VAL_ADR           (   (TIM0_BASE_ADR + TIM3_RELOAD_VAL_OFFSET       ) )
#define TIM0_3_CONFIG_ADR               (   (TIM0_BASE_ADR + TIM3_CONFIG_OFFSET           ) )
#define TIM0_4_CNT_VAL_ADR              (   (TIM0_BASE_ADR + TIM4_CNT_VAL_OFFSET          ) )
#define TIM0_4_RELOAD_VAL_ADR           (   (TIM0_BASE_ADR + TIM4_RELOAD_VAL_OFFSET       ) )
#define TIM0_4_CONFIG_ADR               (   (TIM0_BASE_ADR + TIM4_CONFIG_OFFSET           ) )
#define TIM0_5_CNT_VAL_ADR              (   (TIM0_BASE_ADR + TIM5_CNT_VAL_OFFSET          ) )
#define TIM0_5_RELOAD_VAL_ADR           (   (TIM0_BASE_ADR + TIM5_RELOAD_VAL_OFFSET       ) )
#define TIM0_5_CONFIG_ADR               (   (TIM0_BASE_ADR + TIM5_CONFIG_OFFSET           ) )
#define TIM0_6_CNT_VAL_ADR              (   (TIM0_BASE_ADR + TIM6_CNT_VAL_OFFSET          ) )
#define TIM0_6_RELOAD_VAL_ADR           (   (TIM0_BASE_ADR + TIM6_RELOAD_VAL_OFFSET       ) )
#define TIM0_6_CONFIG_ADR               (   (TIM0_BASE_ADR + TIM6_CONFIG_OFFSET           ) )
#define TIM0_7_CNT_VAL_ADR              (   (TIM0_BASE_ADR + TIM7_CNT_VAL_OFFSET          ) )
#define TIM0_7_RELOAD_VAL_ADR           (   (TIM0_BASE_ADR + TIM7_RELOAD_VAL_OFFSET       ) )
#define TIM0_7_CONFIG_ADR               (   (TIM0_BASE_ADR + TIM7_CONFIG_OFFSET           ) )
#define TIM0_FREE_CNT0_ADR              (   (TIM0_BASE_ADR + TIM_FREE_CNT0_OFFSET         ) )
#define TIM0_FREE_CNT1_ADR              (   (TIM0_BASE_ADR + TIM_FREE_CNT1_OFFSET         ) )
#define TIM0_RND_NUM_ADR                (   (TIM0_BASE_ADR + TIM_RND_NUM_OFFSET           ) )
#define TIM0_WATCHDOG_ADR               (   (TIM0_BASE_ADR + TIM_WATCHDOG_OFFSET          ) )
#define TIM0_WATCHDOG_INT_THRES_ADR     (   (TIM0_BASE_ADR + TIM_WATCHDOG_INT_THRES_OFFSET) )
#define TIM0_WDOG_EN_ADR                (   (TIM0_BASE_ADR + TIM_WDOG_EN_OFFSET           ) )
#define TIM0_SAFE_ADR                   (   (TIM0_BASE_ADR + TIM_SAFE_OFFSET              ) )
#define TIM0_RAM_CFG_ADR                (   (TIM0_BASE_ADR + TIM_RAM_CFG_OFFSET           ) )
#define TIM0_RF_CFG0_ADR                (   (TIM0_BASE_ADR + TIM_RF_CFG0_OFFSET           ) )
#define TIM0_RF_CFG1_ADR                (   (TIM0_BASE_ADR + TIM_RF_CFG1_OFFSET           ) )
#define TIM0_FREE_LOWER_RAW_ADR         (   (TIM0_BASE_ADR + TIM_FREE_LOWER_RAW_OFFSET    ) )
#define TIM0_GPIO_TIMESTAMP_CFG_ADR     (   (TIM0_BASE_ADR + TIM_GPIO_TIMESTAMP_CFG_OFFSET) )
#define TIM0_GPIO_TIMESTAMP_0LO_ADR     (   (TIM0_BASE_ADR + TIM_GPIO_TIMESTAMP_0LO_OFFSET) )
#define TIM0_GPIO_TIMESTAMP_0HI_ADR     (   (TIM0_BASE_ADR + TIM_GPIO_TIMESTAMP_0HI_OFFSET) )
#define TIM0_GPIO_TIMESTAMP_1LO_ADR     (   (TIM0_BASE_ADR + TIM_GPIO_TIMESTAMP_1LO_OFFSET) )
#define TIM0_GPIO_TIMESTAMP_1HI_ADR     (   (TIM0_BASE_ADR + TIM_GPIO_TIMESTAMP_1HI_OFFSET) )
#define TIM0_GPIO_TIMESTAMP_2LO_ADR     (   (TIM0_BASE_ADR + TIM_GPIO_TIMESTAMP_2LO_OFFSET) )
#define TIM0_GPIO_TIMESTAMP_2HI_ADR     (   (TIM0_BASE_ADR + TIM_GPIO_TIMESTAMP_2HI_OFFSET) )
#define TIM0_GPIO_TIMESTAMP_3LO_ADR     (   (TIM0_BASE_ADR + TIM_GPIO_TIMESTAMP_3LO_OFFSET) )
#define TIM0_GPIO_TIMESTAMP_3HI_ADR     (   (TIM0_BASE_ADR + TIM_GPIO_TIMESTAMP_3HI_OFFSET) )
#define TIM0_FREE_CNT2_ADR              (   (TIM0_BASE_ADR + TIM_FREE_CNT2_OFFSET         ) )
#define TIM0_FREE_CNT3_ADR              (   (TIM0_BASE_ADR + TIM_FREE_CNT3_OFFSET         ) )
#define TIM0_IPC_FIFO0_ADR              (   (TIM0_BASE_ADR + TIM_IPC_FIFO0_OFFSET         ) )
#define TIM0_IPC_ATM_FIFO0_ADR          (   (TIM0_BASE_ADR + TIM_IPC_ATM_FIFO0_OFFSET     ) )
#define TIM0_IPC_FIFO_CTRL_ADR          (   (TIM0_BASE_ADR + TIM_IPC_FIFO_CTRL_OFFSET     ) )
#define TIM0_IPC_FIFO_STAT_ADR          (   (TIM0_BASE_ADR + TIM_IPC_FIFO_STAT_OFFSET     ) )
#define TIM0_IPC_FIFO_DIRECT_ADR        (   (TIM0_BASE_ADR + TIM_IPC_FIFO_DIRECT_OFFSET   ) )
#define TIM1_BASE_ADR                   (   (PBI_AP8_CONTROL_ADR + 0x20000) )
#define TIM1_SCALER_VAL_ADR             (   (TIM1_BASE_ADR + TIM_SCALER_VAL_OFFSET        ) )
#define TIM1_SCALER_RELOAD_ADR          (   (TIM1_BASE_ADR + TIM_SCALER_RELOAD_OFFSET     ) )
#define TIM1_GEN_CONFIG_ADR             (   (TIM1_BASE_ADR + TIM_GEN_CONFIG_OFFSET        ) )
#define TIM1_0_CNT_VAL_ADR              (   (TIM1_BASE_ADR + TIM0_CNT_VAL_OFFSET          ) )
#define TIM1_0_RELOAD_VAL_ADR           (   (TIM1_BASE_ADR + TIM0_RELOAD_VAL_OFFSET       ) )
#define TIM1_0_CONFIG_ADR               (   (TIM1_BASE_ADR + TIM0_CONFIG_OFFSET           ) )
#define TIM1_1_CNT_VAL_ADR              (   (TIM1_BASE_ADR + TIM1_CNT_VAL_OFFSET          ) )
#define TIM1_1_RELOAD_VAL_ADR           (   (TIM1_BASE_ADR + TIM1_RELOAD_VAL_OFFSET       ) )
#define TIM1_1_CONFIG_ADR               (   (TIM1_BASE_ADR + TIM1_CONFIG_OFFSET           ) )
#define TIM1_2_CNT_VAL_ADR              (   (TIM1_BASE_ADR + TIM2_CNT_VAL_OFFSET          ) )
#define TIM1_2_RELOAD_VAL_ADR           (   (TIM1_BASE_ADR + TIM2_RELOAD_VAL_OFFSET       ) )
#define TIM1_2_CONFIG_ADR               (   (TIM1_BASE_ADR + TIM2_CONFIG_OFFSET           ) )
#define TIM1_3_CNT_VAL_ADR              (   (TIM1_BASE_ADR + TIM3_CNT_VAL_OFFSET          ) )
#define TIM1_3_RELOAD_VAL_ADR           (   (TIM1_BASE_ADR + TIM3_RELOAD_VAL_OFFSET       ) )
#define TIM1_3_CONFIG_ADR               (   (TIM1_BASE_ADR + TIM3_CONFIG_OFFSET           ) )
#define TIM1_4_CNT_VAL_ADR              (   (TIM1_BASE_ADR + TIM4_CNT_VAL_OFFSET          ) )
#define TIM1_4_RELOAD_VAL_ADR           (   (TIM1_BASE_ADR + TIM4_RELOAD_VAL_OFFSET       ) )
#define TIM1_4_CONFIG_ADR               (   (TIM1_BASE_ADR + TIM4_CONFIG_OFFSET           ) )
#define TIM1_5_CNT_VAL_ADR              (   (TIM1_BASE_ADR + TIM5_CNT_VAL_OFFSET          ) )
#define TIM1_5_RELOAD_VAL_ADR           (   (TIM1_BASE_ADR + TIM5_RELOAD_VAL_OFFSET       ) )
#define TIM1_5_CONFIG_ADR               (   (TIM1_BASE_ADR + TIM5_CONFIG_OFFSET           ) )
#define TIM1_6_CNT_VAL_ADR              (   (TIM1_BASE_ADR + TIM6_CNT_VAL_OFFSET          ) )
#define TIM1_6_RELOAD_VAL_ADR           (   (TIM1_BASE_ADR + TIM6_RELOAD_VAL_OFFSET       ) )
#define TIM1_6_CONFIG_ADR               (   (TIM1_BASE_ADR + TIM6_CONFIG_OFFSET           ) )
#define TIM1_7_CNT_VAL_ADR              (   (TIM1_BASE_ADR + TIM7_CNT_VAL_OFFSET          ) )
#define TIM1_7_RELOAD_VAL_ADR           (   (TIM1_BASE_ADR + TIM7_RELOAD_VAL_OFFSET       ) )
#define TIM1_7_CONFIG_ADR               (   (TIM1_BASE_ADR + TIM7_CONFIG_OFFSET           ) )
#define TIM1_FREE_CNT0_ADR              (   (TIM1_BASE_ADR + TIM_FREE_CNT0_OFFSET         ) )
#define TIM1_FREE_CNT1_ADR              (   (TIM1_BASE_ADR + TIM_FREE_CNT1_OFFSET         ) )
#define TIM1_RND_NUM_ADR                (   (TIM1_BASE_ADR + TIM_RND_NUM_OFFSET           ) )
#define TIM1_WATCHDOG_ADR               (   (TIM1_BASE_ADR + TIM_WATCHDOG_OFFSET          ) )
#define TIM1_WATCHDOG_INT_THRES_ADR     (   (TIM1_BASE_ADR + TIM_WATCHDOG_INT_THRES_OFFSET) )
#define TIM1_WDOG_EN_ADR                (   (TIM1_BASE_ADR + TIM_WDOG_EN_OFFSET           ) )
#define TIM1_SAFE_ADR                   (   (TIM1_BASE_ADR + TIM_SAFE_OFFSET              ) )
#define TIM1_RAM_CFG_ADR                (   (TIM1_BASE_ADR + TIM_RAM_CFG_OFFSET           ) )
#define TIM1_RF_CFG0_ADR                (   (TIM1_BASE_ADR + TIM_RF_CFG0_OFFSET           ) )
#define TIM1_RF_CFG1_ADR                (   (TIM1_BASE_ADR + TIM_RF_CFG1_OFFSET           ) )
#define TIM1_FREE_LOWER_RAW_ADR         (   (TIM1_BASE_ADR + TIM_FREE_LOWER_RAW_OFFSET    ) )
#define TIM1_FREE_CNT2_ADR              (   (TIM1_BASE_ADR + TIM_FREE_CNT2_OFFSET         ) )
#define TIM1_FREE_CNT3_ADR              (   (TIM1_BASE_ADR + TIM_FREE_CNT3_OFFSET         ) )
#define TIM1_IPC_FIFO0_ADR              (   (TIM1_BASE_ADR + TIM_IPC_FIFO0_OFFSET         ) )
#define TIM1_IPC_ATM_FIFO0_ADR          (   (TIM1_BASE_ADR + TIM_IPC_ATM_FIFO0_OFFSET     ) )
#define TIM1_IPC_FIFO_CTRL_ADR          (   (TIM1_BASE_ADR + TIM_IPC_FIFO_CTRL_OFFSET     ) )
#define TIM1_IPC_FIFO_STAT_ADR          (   (TIM1_BASE_ADR + TIM_IPC_FIFO_STAT_OFFSET     ) )
#define TIM1_IPC_FIFO_DIRECT_ADR        (   (TIM1_BASE_ADR + TIM_IPC_FIFO_DIRECT_OFFSET   ) )
#define AES_CFG_BASE_ADR               (   (PBI_AP3_CONTROL_ADR + 0x30000) )
#define AES_CTRL_ADR                   (   (AES_CFG_BASE_ADR + 0x0000) )
#define AES_STATUS_ADR                 (   (AES_CFG_BASE_ADR + 0x0004) )
#define AES_DESCR_ADDR_ADR             (   (AES_CFG_BASE_ADR + 0x0008) )
#define TIM_SAFE_VALUE                 (   0xf1d0dead )
#define CPR_BASE_ADR                   (   (PBI_AP8_CONTROL_ADR + 0x60000) )
#define CPR_CLK_EN0_ADR                (   (CPR_BASE_ADR + 0x0000) )
#define CPR_CLK_EN1_ADR                (   (CPR_BASE_ADR + 0x0004) )
#define CPR_CLK_EN0_SET_ADR            (   (CPR_BASE_ADR + 0x0008) )
#define CPR_CLK_EN1_SET_ADR            (   (CPR_BASE_ADR + 0x000c) )
#define CPR_BLK_RST0_ADR               (   (CPR_BASE_ADR + 0x0010) )
#define CPR_BLK_RST1_ADR               (   (CPR_BASE_ADR + 0x0014) )
#define CPR_CLK_RATE0_ADR              (   (CPR_BASE_ADR + 0x0018) )
#define CPR_CLK_RATE1_ADR              (   (CPR_BASE_ADR + 0x001c) )
#define CPR_MAS_RESET_ADR              (   (CPR_BASE_ADR + 0x0020) )
#define CPR_WAKEUP_MASK_ADR            (   (CPR_BASE_ADR + 0x0024) )
#define CPR_CLK_EN0_CLR_ADR            (   (CPR_BASE_ADR + 0x0028) )
#define CPR_CLK_EN1_CLR_ADR            (   (CPR_BASE_ADR + 0x002c) )
#define CPR_CLK_BYPASS_ADR             (   (CPR_BASE_ADR + 0x0034) )
#define CPR_PLL0_SM_CTRL_ADR           (   (CPR_BASE_ADR + 0x0038) )
#define CPR_PLL1_SM_CTRL_ADR           (   (CPR_BASE_ADR + 0x003c) )
#define CPR_BOOT_MODE_ADR              (   (CPR_BASE_ADR + 0x0040) )
#define CPR_VERSION_ID_ADR             (   (CPR_BASE_ADR + 0x0044) )
#define CPR_PLL_OUT_CTRL0_ADR          (   (CPR_BASE_ADR + 0x0048) )
#define CPR_PLL_OUT_CTRL1_ADR          (   (CPR_BASE_ADR + 0x004c) )
#define CPR_PLL_CTRL0_ADR              (   (CPR_BASE_ADR + 0x0050) )
#define CPR_PLL_STAT0_ADR              (   (CPR_BASE_ADR + 0x0054) )
#define CPR_PLL_CTRL1_ADR              (   (CPR_BASE_ADR + 0x0058) )
#define CPR_PLL_STAT1_ADR              (   (CPR_BASE_ADR + 0x005c) )
#define CPR_RTC_CTRL_ADR               (   (CPR_BASE_ADR + 0x0060) )
#define CPR_RTC_VALUE_ADR              (   (CPR_BASE_ADR + 0x0064) )
#define CPR_RTC_INT_VALUE_ADR          (   (CPR_BASE_ADR + 0x0068) )
#define CPR_NUM_AUX_CLK                (   35 )            // specify the number of auxillary clock
#define CPR_NUM_CLK                    (   43 )            // specify the number of normal clock
#define CPR_NUM_GP_EFUSE               (   2 )             // Number of general purpose eFuses
#define CPR_NUM_EFUSE                  (   3 )             // Total number of eFuses
#define PR_EFUSE_NUM_REGIONS           (   3 )             // Number of regions in power-up read eFuse
#define PR_EFUSE_FEAT_BASE             (   0 )             // Base of Feature Exclude region
#define PR_EFUSE_SECUR_BASE            (   6 )             // Base of Security Config region
#define PR_EFUSE_AES_BASE              (  12 )             // Base of AES region
#define CPR_AUX0_CLK_CTRL_ADR          (   (CPR_BASE_ADR + 0x0070) )
#define CPR_AUX1_CLK_CTRL_ADR          (   (CPR_BASE_ADR + 0x0074) )
#define CPR_AUX2_CLK_CTRL_ADR          (   (CPR_BASE_ADR + 0x0078) )
#define CPR_AUX3_CLK_CTRL_ADR          (   (CPR_BASE_ADR + 0x007c) )
#define CPR_AUX4_CLK_CTRL_ADR          (   (CPR_BASE_ADR + 0x0080) )
#define CPR_AUX5_CLK_CTRL_ADR          (   (CPR_BASE_ADR + 0x0084) )
#define CPR_AUX6_CLK_CTRL_ADR          (   (CPR_BASE_ADR + 0x0088) )
#define CPR_AUX7_CLK_CTRL_ADR          (   (CPR_BASE_ADR + 0x008c) )
#define CPR_AUX8_CLK_CTRL_ADR          (   (CPR_BASE_ADR + 0x0090) )
#define CPR_AUX9_CLK_CTRL_ADR          (   (CPR_BASE_ADR + 0x0094) )
#define CPR_AUX10_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x0098) )
#define CPR_AUX11_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x009c) )
#define CPR_AUX12_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00a0) )
#define CPR_AUX13_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00a4) )
#define CPR_AUX14_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00a8) )
#define CPR_AUX15_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00ac) )
#define CPR_AUX16_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00b0) )
#define CPR_AUX17_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00b4) )
#define CPR_AUX18_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00b8) )
#define CPR_AUX19_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00bc) )
#define CPR_AUX20_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00c0) )
#define CPR_AUX21_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00c4) )
#define CPR_AUX22_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00c8) )
#define CPR_AUX23_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00cc) )
#define CPR_AUX24_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00d0) )
#define CPR_AUX25_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00d4) )
#define CPR_AUX26_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00d8) )
#define CPR_AUX27_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00dc) )
#define CPR_AUX28_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00e0) )
#define CPR_AUX29_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00e4) )
#define CPR_AUX30_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00e8) )
#define CPR_AUX31_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00ec) )
#define CPR_AUX32_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00f0) )
#define CPR_AUX33_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00f4) )
#define CPR_AUX34_CLK_CTRL_ADR         (   (CPR_BASE_ADR + 0x00f8) )
#define CPR_AUX_CLK_EN0_ADR            (   (CPR_BASE_ADR + 0x0100) )
#define CPR_AUX_CLK_EN1_ADR            (   (CPR_BASE_ADR + 0x0104) )
#define CPR_AUX_CLK_RST0_ADR           (   (CPR_BASE_ADR + 0x0108) )
#define CPR_AUX_CLK_RST1_ADR           (   (CPR_BASE_ADR + 0x010c) )
#define CPR_AUX_CLK_EN_ADR             (   CPR_AUX_CLK_EN0_ADR )       // For backwards compatibility
#define CPR_AUX_CLK_RST_ADR            (   CPR_AUX_CLK_RST0_ADR )      // For backwards compatibility
#define CPR_REFCLK0_DIV_ADR            (   (CPR_BASE_ADR + 0x0110) )
#define CPR_REFCLK1_DIV_ADR            (   (CPR_BASE_ADR + 0x0114) )
#define CPR_GEN_CTRL_ADR               (   (CPR_BASE_ADR + 0x011c) )
#define CPR_GEN_STAT_ADR               (   (CPR_BASE_ADR + 0x0120) )
#define CPR_BIST_CFG_ADR               (   (CPR_BASE_ADR + 0x0124) )
#define CPR_BIST_STAT_ADR              (   (CPR_BASE_ADR + 0x0128) )
#define CPR_GEN_CTRL2_ADR              (   (CPR_BASE_ADR + 0x012c) )
#define CPR_SYS_PROTECT_ADR            (   (CPR_BASE_ADR + 0x0130) )
#define CPR_SAFE_ADR                   (   (CPR_BASE_ADR + 0x0134) )
#define CPR_LEON_OS_VECTOR_ADR         (   (CPR_BASE_ADR + 0x013c) )
#define CPR_LEON_RT_VECTOR_ADR         (   (CPR_BASE_ADR + 0x0140) )
#define CPR_SYS_SECURE_ADR             (   (CPR_BASE_ADR + 0x0144) )
#define CPR_EFUSE_GP_DATA0_ADR         (   (CPR_BASE_ADR + 0x0150) )
#define CPR_EFUSE_GP_DATA1_ADR         (   (CPR_BASE_ADR + 0x0154) )
#define CPR_EFUSE_GP_RF_ADR            (   (CPR_BASE_ADR + 0x0158) )
#define CPR_EFUSE_GP_CTRL0_ADR         (   (CPR_BASE_ADR + 0x015c) )
#define CPR_EFUSE_GP_CTRL1_ADR         (   (CPR_BASE_ADR + 0x0160) )
#define CPR_EFUSE_GP_HW_SEL_ADR        (   (CPR_BASE_ADR + 0x0164) )
#define CPR_EFUSE_GP_HW_CTRL_ADR       (   (CPR_BASE_ADR + 0x0168) )
#define CPR_EFUSE_GP_HW_STA_ADR        (   (CPR_BASE_ADR + 0x016c) )
#define CPR_EFUSE_GP_HW_DATA_ADR       (   (CPR_BASE_ADR + 0x0170) )
#define CPR_EFUSE_GP_HW_TPGM_ADR       (   (CPR_BASE_ADR + 0x0174) )
#define CPR_EFUSE_PR_RF_ADR            (   (CPR_BASE_ADR + 0x0178) )
#define CPR_EFUSE_PR_HW_CTRL_ADR       (   (CPR_BASE_ADR + 0x017c) )
#define CPR_EFUSE_PR_HW_STA_ADR        (   (CPR_BASE_ADR + 0x0180) )
#define CPR_EFUSE_PR_HW_DATA_ADR       (   (CPR_BASE_ADR + 0x0184) )
#define CPR_EFUSE_HW_DEBUG_ADR         (   (CPR_BASE_ADR + 0x018c) )
#define CPR_AXIDMA_SEL_0_ADR           (   (CPR_BASE_ADR + 0x0190) )
#define CPR_AXIDMA_SEL_1_ADR           (   (CPR_BASE_ADR + 0x0194) )
#define CPR_ROM_MEM_CTRL_ADR           (   (CPR_BASE_ADR + 0x0198) )
#define NB_DMA_CH                      (   6 )
#define AON_BASE_ADR                   (   (PBI_AP8_CONTROL_ADR + 0x70000) )
#define AON_CFG0_ADR                   (   (AON_BASE_ADR + 0x0000) )
#define AON_CFG1_ADR                   (   (AON_BASE_ADR + 0x0004) )
#define AON_CFG2_ADR                   (   (AON_BASE_ADR + 0x0008) )
#define AON_RETENTION0_ADR             (   (AON_BASE_ADR + 0x000c) )
#define AON_RETENTION1_ADR             (   (AON_BASE_ADR + 0x0010) )
#define AON_RETENTION2_ADR             (   (AON_BASE_ADR + 0x0014) )
#define AON_RETENTION3_ADR             (   (AON_BASE_ADR + 0x0018) )
#define AON_RETENTION4_ADR             (   (AON_BASE_ADR + 0x001c) )
#define AON_RETENTION5_ADR             (   (AON_BASE_ADR + 0x0170) )
#define AON_RETENTION6_ADR             (   (AON_BASE_ADR + 0x0174) )    // Not added yet
#define AON_RETENTION7_ADR             (   (AON_BASE_ADR + 0x0178) )    // Not added yet
#define AON_RETENTION8_ADR             (   (AON_BASE_ADR + 0x017c) )    // Not added yet
#define AON_RETENTION9_ADR             (   (AON_BASE_ADR + 0x0180) )    // Not added yet
#define AON_RETENTION10_ADR            (   (AON_BASE_ADR + 0x0184) )    // Not added yet
#define AON_RETENTION11_ADR            (   (AON_BASE_ADR + 0x0188) )    // Not added yet
#define AON_RETENTION12_ADR            (   (AON_BASE_ADR + 0x018c) )    // Not added yet
#define AON_RETENTION13_ADR            (   (AON_BASE_ADR + 0x0190) )    // Not added yet
#define AON_RETENTION14_ADR            (   (AON_BASE_ADR + 0x0194) )    // Not added yet
#define AON_RETENTION15_ADR            (   (AON_BASE_ADR + 0x0198) )    // Not added yet
#define AON_PWR_ISO_EN0_ADR            (   (AON_BASE_ADR + 0x0020) )
#define AON_PWR_ISLAND_EN_ADR          (   (AON_BASE_ADR + 0x0024) )
#define AON_PWR_ISLAND_TRICKLE_EN_ADR  (   (AON_BASE_ADR + 0x0028) )
#define AON_PWR_ISLAND_STATUS          (   (AON_BASE_ADR + 0x002c) )
#define AON_TSENS_TRIM0_CFG_ADR        (   (AON_BASE_ADR + 0x0030) )
#define AON_TSENS_TRIM1_CFG_ADR        (   (AON_BASE_ADR + 0x0034) )
#define AON_TSENS_CFG_ADR              (   (AON_BASE_ADR + 0x0038) )
#define AON_TSENS_INT0_ADR             (   (AON_BASE_ADR + 0x003c) )
#define AON_TSENS_INT1_ADR             (   (AON_BASE_ADR + 0x0040) )
#define AON_TSENS_IRQ_CLR_ADR          (   (AON_BASE_ADR + 0x0044) )
#define AON_TSENS_DATA0                (   (AON_BASE_ADR + 0x0048) )
#define AON_TSENS_DATA1                (   (AON_BASE_ADR + 0x004c) )
#define AON_RETENTION_FEAT_ADR         (   (AON_BASE_ADR + 0x0050) )
#define AON_RETENTION_SECUR_ADR        (   (AON_BASE_ADR + 0x0054) )
#define AON_RETENTION_AES0_ADR         (   (AON_BASE_ADR + 0x0058) )
#define AON_RETENTION_AES1_ADR         (   (AON_BASE_ADR + 0x005c) )
#define AON_RETENTION_AES2_ADR         (   (AON_BASE_ADR + 0x0060) )
#define AON_RETENTION_AES3_ADR         (   (AON_BASE_ADR + 0x0064) )
#define AON_RETENTION_AES4_ADR         (   (AON_BASE_ADR + 0x0068) )
#define AON_RETENTION_AES5_ADR         (   (AON_BASE_ADR + 0x006c) )
#define AON_RETENTION_AES6_ADR         (   (AON_BASE_ADR + 0x0070) )
#define AON_RETENTION_AES7_ADR         (   (AON_BASE_ADR + 0x0074) )
#define AON_RETENTION_AES8_ADR         (   (AON_BASE_ADR + 0x0078) )
#define AON_RETENTION_AES9_ADR         (   (AON_BASE_ADR + 0x007c) )
#define AON_RETENTION_STATUS_ADR       (   (AON_BASE_ADR + 0x0080) )
#define AON_SM_CFG0_ADR                (   (AON_BASE_ADR + 0x0100) )
#define AON_SM_CFG1_ADR                (   (AON_BASE_ADR + 0x0104) )
#define AON_SM_CFG2_ADR                (   (AON_BASE_ADR + 0x0108) )
#define AON_SM_CFG3_ADR                (   (AON_BASE_ADR + 0x010c) )
#define AON_SM_CFG4_ADR                (   (AON_BASE_ADR + 0x0110) )
#define AON_SM_CFG5_ADR                (   (AON_BASE_ADR + 0x0114) )
#define AON_SM_CFG6_ADR                (   (AON_BASE_ADR + 0x0118) )
#define AON_SM_CFG7_ADR                (   (AON_BASE_ADR + 0x011c) )
#define AON_SM_CFG8_ADR                (   (AON_BASE_ADR + 0x0120) )
#define AON_SM_CFG9_ADR                (   (AON_BASE_ADR + 0x0124) )
#define AON_SM_CFG10_ADR               (   (AON_BASE_ADR + 0x0128) )
#define AON_SM_CFG11_ADR               (   (AON_BASE_ADR + 0x012c) )
#define AON_SM_CFG12_ADR               (   (AON_BASE_ADR + 0x0130) )
#define AON_SM_CFG13_ADR               (   (AON_BASE_ADR + 0x0134) )
#define AON_SM_CFG14_ADR               (   (AON_BASE_ADR + 0x0138) )
#define AON_SM_CFG15_ADR               (   (AON_BASE_ADR + 0x013c) )
#define AON_CNT_CFG_ADR                (   (AON_BASE_ADR + 0x0140) )
#define AON_GPIO_IN_CFG_ADR            (   (AON_BASE_ADR + 0x0144) )
#define AON_GPIO_OUT_CFG_ADR           (   (AON_BASE_ADR + 0x0148) )
#define CSS_LOS                        (    0 )
#define CSS_LOS_L2C                    (    1 )
#define CSS_NOC                        (    2 )
#define CSS_CPR                        (    3 )
#define CSS_ROM                        (    4 )
#define CSS_EMMC                       (    6 )
#define CSS_UNUSED                     (    5 )
#define CSS_LOS_ICB                    (    7 )
#define CSS_LOS_DSU                    (    8 )
#define CSS_LOS_TIM                    (    9 )
#define CSS_GPIO                       (    10 )
#define CSS_JTAG                       (    11 )
#define CSS_SDIO0                      (    12 )
#define CSS_ROIC                       (    13 )
#define CSS_SDIO1                      (    14 )
#define CSS_BIST                       (    15 )
#define CSS_AXI_DMA                    (    16 )
#define CSS_I2C0                       (    17 )
#define CSS_I2C1                       (    18 )
#define CSS_I2C2                       (    19 )
#define CSS_I2C3                       (    20 )
#define CSS_I2C4                       (    21 )
#define CSS_SPI0                       (    22 )
#define CSS_SPI1                       (    23 )
#define CSS_SPI2                       (    24 )
#define CSS_SPI3                       (    25 )
#define CSS_I2S0                       (    26 )
#define CSS_I2S1                       (    27 )
#define CSS_I2S2                       (    28 )
#define CSS_I2S3                       (    29 )
#define CSS_MSS_MAS                    (    30 )
#define CSS_UPA_MAS                    (    31 )
#define CSS_DSS_APB_RST_CTRL           (    32 )
#define CSS_DSS_APB_RST_PHY            (    33 )
#define CSS_DSS_APB                    (    32 ) // == CSS_DSS_APB_RST_PHY
#define CSS_DSS_BUS                    (    34 )
#define CSS_UART0                      (    35 )
#define CSS_UART1                      (    36 )
#define CSS_UART2                      (    37 )
#define CSS_UART3                      (    38 )
#define CSS_PCIE_10GE                  (    39 )
#define CSS_USB                        (    40 )
#define CSS_AES                        (    41 )
#define CSS_AON                        (    42 )
#define CSS_AUX_I2S0                   (    0 )
#define CSS_AUX_I2S1                   (    1 )
#define CSS_AUX_I2S2                   (    2 )
#define CSS_AUX_I2S3                   (    3 )
#define CSS_AUX_GPIO0                  (    4 )
#define CSS_AUX_32KHZ                  (    5 )
#define CSS_AUX_UART0_SCLK             (    6 )
#define CSS_AUX_CIF0                   (    7 )
#define CSS_AUX_EMMC                   (    8 )
#define CSS_AUX_LCD                    (    9 )
#define CSS_AUX_SDIO0                  (    10 )
#define CSS_AUX_SDIO1                  (    11 )
#define CSS_AUX_MIPI_TX0               (    12 )
#define CSS_AUX_MIPI_TX1               (    13 )
#define CSS_AUX_UART1_SCLK             (    14 )
#define CSS_AUX_USB_CTRL_SUSPEND_CLK   (    15 )
#define CSS_AUX_USB_CTRL_REF_CLK       (    16 )
#define CSS_AUX_DDR_REF                (    17 )
#define CSS_AUX_ROIC                   (    18 )
#define CSS_AUX_DDR_REF_BYPASS         (    19 )
#define CSS_AUX_DDR_CORE               (    20 )
#define CSS_AUX_DDR_CORE_CTRL          (    20 ) // Meant to be the same
#define CSS_AUX_VENC                   (    21 ) // Reset above will be removed
#define CSS_AUX_MIPI_ECFG              (    22 )
#define CSS_AUX_MIPI_CFG               (    23 )
#define CSS_AUX_USB_PHY_REF_ALT_CLK    (    24 )
#define CSS_AUX_GPIO1                  (    25 )
#define CSS_AUX_GPIO2                  (    26 )
#define CSS_AUX_GPIO3                  (    27 )
#define CSS_AUX_CPR                    (    28 )
#define CSS_AUX_TSENS                  (    29 )
#define CSS_AUX_UART2_SCLK             (    30 )
#define CSS_AUX_UART3_SCLK             (    31 )
#define CSS_AUX_USB20_REF              (    32 )
#define CSS_AUX_PCIE_10GE              (    33 )
#define CSS_AUX_USB_CTRL               (    34 )
#define UPA_NUM_CLK                    (   20 )      // Specify the number of normal clock
#define UPA_SH0                        (    0 )
#define UPA_SH1                        (    1 )
#define UPA_SH2                        (    2 )
#define UPA_SH3                        (    3 )
#define UPA_SH4                        (    4 )
#define UPA_SH5                        (    5 )
#define UPA_SH6                        (    6 )
#define UPA_SH7                        (    7 )
#define UPA_SH8                        (    8 )
#define UPA_SH9                        (    9 )
#define UPA_SH10                       (    10 )
#define UPA_SH11                       (    11 )
#define UPA_SH12                       (    12 )
#define UPA_SH13                       (    13 )
#define UPA_SH14                       (    14 )
#define UPA_SH15                       (    15 )
#define UPA_SHAVE_L2                   (    16 )
#define UPA_CDMA                       (    17 )
#define UPA_CTRL                       (    18 )
#define UPA_MTX                        (    19 )
#define MSS_CP_CLK_GATES               ( 11 )
#define MSS_CP_LRT                     (    0 )
#define MSS_CP_LRT_DSU                 (    1 )
#define MSS_CP_LRT_L2C                 (    2 )
#define MSS_CP_LRT_ICB                 (    3 )
#define MSS_CP_TIM                     (    4 )
#define MSS_CP_AMC                     (    5 )
#define MSS_CP_VENC                    (    6 )
#define MSS_CP_DTB                     (    7 )
#define MSS_CP_CNN                     (    8 )
#define MSS_CP_SPMP                    (    9 )
#define MSS_CP_CV                      (    10 )
#define SIPP_CLK_GATES                ( 16 )
#define MSS_SIPP_CLK_GATES            ( SIPP_CLK_GATES + 3 + 13 )  // in mss_isp_subsystem apb_slave_spmp provides gated clk
#define MSS_ISP_SIGMA                 ( 0 )
#define MSS_ISP_LSC                   ( 1 )
#define MSS_ISP_RAW                   ( 2 )
#define MSS_ISP_LCA                   ( 3 )
#define MSS_ISP_DEBAYER               ( 4 )
#define MSS_ISP_DOGL                  ( 5 )
#define MSS_ISP_LUMA                  ( 6 )
#define MSS_ISP_SHARPEN               ( 7 )
#define MSS_ISP_CGEN                  ( 8 )
#define MSS_ISP_MEDIAN                ( 9 )
#define MSS_ISP_CHROMA                ( 10 )
#define MSS_ISP_CC                    ( 11 )
#define MSS_ISP_LUT                   ( 12 )
#define MSS_ISP_UPFIRDN0              ( 13 )
#define MSS_ISP_UPFIRDN1              ( 14 )
#define MSS_ISP_UPFIRDN2              ( 15 )
#define MSS_ISP_MIPI_COMMON           ( 16 )
#define MSS_ISP_CIF0                  ( 17 )
#define MSS_ISP_LCD                   ( 18 )
#define MSS_ISP_SIPP_ABPSLV           ( 19 )
#define MSS_ISP_MIPI_CTRL_LO          ( 20 )
#define MSS_ISP_MIPI_CTRL_HI          ( 31 )
#define USB_APB_BASE_ADR                               (   (PBI_AP4_CONTROL_ADR + 0x0) )
#define USB31_REGS_USB_SUBSYSTEM_VERSION_OFFSET                 ( 0x000 )
#define USB31_REGS_USB_APB_CLKFREQ_TIMEOUT_OFFSET               ( 0x004 )
#define USB31_REGS_USB_PHY_REG_ADDR_OFFSET                      ( 0x008 )
#define USB31_REGS_USB_PHY_REGISTERDAT_OFFSET                   ( 0x00c )
#define USB31_REGS_USB_CTRL_CFG0_OFFSET                         ( 0x010 )
#define USB31_REGS_USB_CTRL_DEV_INEP_PKT_BUFF_AVAIL_OFFSET      ( 0x014 )
#define USB31_REGS_USB_CTRL_DEV_OUTEP_PKT_BUFF_AVAIL_OFFSET     ( 0x018 )
#define USB31_REGS_USB_CTRL_DEV_INEP_PKT_ACK_RECEIVED_OFFSET    ( 0x01c )
#define USB31_REGS_USB_CTRL_DEV_INEP_PKT_RETRY_RECEIVED_OFFSET  ( 0x020 )
#define USB31_REGS_USB_CTRL_DEV_OUTEP_PKT_RECEIVED_OFFSET       ( 0x024 )
#define USB31_REGS_USB_CTRL_STAT0_OFFSET                        ( 0x028 )
#define USB31_REGS_USB_INT_CTRL_OFFSET                          ( 0x02c )
#define USB31_REGS_USB_PHY_CFG0_OFFSET                          ( 0x030 )
#define USB31_REGS_USB_TEST_CTRL0_OFFSET                        ( 0x034 )
#define USB31_REGS_USB_MPLLA_CFG0_OFFSET                        ( 0x038 )
#define USB31_REGS_USB_MPLLB_CFG0_OFFSET                        ( 0x03c )
#define USB31_REGS_USB_MPLLA_CFG1_OFFSET                        ( 0x040 )
#define USB31_REGS_USB_MPLLB_CFG1_OFFSET                        ( 0x044 )
#define USB31_REGS_USB_MPLLA_CFG2_OFFSET                        ( 0x048 )
#define USB31_REGS_USB_MPLLB_CFG2_OFFSET                        ( 0x04c )
#define USB31_REGS_USB_PHY_CFG1_OFFSET                          ( 0x050 )
#define USB31_REGS_USB_PHY_CFG2_OFFSET                          ( 0x054 )
#define USB31_REGS_USB_PHY_CFG3_OFFSET                          ( 0x058 )
#define USB31_REGS_USB_PHY_CFG4_OFFSET                          ( 0x05c )
#define USB31_REGS_USB_PHY_CFG5_OFFSET                          ( 0x060 )
#define USB31_REGS_USB_PHY_CFG6_OFFSET                          ( 0x064 )
#define USB31_REGS_USB_PHY_BYPASS_CTRL_OFFSET                   ( 0x068 )
#define USB31_REGS_USB_PHY_CFG7_OFFSET                          ( 0x06c )
#define USB31_REGS_USB_PHY_CFG8_OFFSET                          ( 0x070 )
#define USB31_REGS_USB_TEST_CTRL1_OFFSET                        ( 0x074 )
#define USB31_REGS_USB_RAM_CTRL_OFFSET                          ( 0x078 )
#define USB31_REGS_USB_PHY_STAT_OFFSET                          ( 0x07c )
#define USB31_REGS_USB_CTRL_DEBUG0_OFFSET                       ( 0x080 )
#define USB31_REGS_USB_CTRL_DEBUG1_OFFSET                       ( 0x084 )
#define USB31_REGS_USB_CTRL_DEBUG2_OFFSET                       ( 0x088 )
#define USB31_REGS_USB_CTRL_LOGIC_ANA0_OFFSET                   ( 0x08c )
#define USB31_REGS_USB_CTRL_LOGIC_ANA1_OFFSET                   ( 0x090 )
#define USB31_REGS_USB_CTRL_STAT_OFFSET                         ( 0x094 )
#define USB31_REGS_USB_TEST_STAT_OFFSET                         ( 0x098 )
#define USB31_REGS_USB_SOC_COMMON_CTRL_OFFSET                   ( 0x09c )
#define USB31_REGS_USB_PARALLEL_IF_CTRL_OFFSET                  ( 0x0a0 )
#define USB31_REGS_USB_PARALLEL_IF_ADDRDATA_OFFSET              ( 0x0a4 )
#define USB31_REGS_USB_GPIO_OFFSET                              ( 0x0a8 )
#define USB31_REGS_USB_TSET_SIGNALS_AND_GLOB_OFFSET             ( 0x0ac )
#define USB31_REGS_USB_PTM_TIM_OFFSET                           ( 0x0b0 )
#define USB31_REGS_USB_PARALLEL_RD_DAT_OFFSET                   ( 0x0b4 )
#define USB31_REGS_USB_STATUS_REG_OFFSET                        ( 0x0b8 )
#define USB31_REGS_USB_TIEOFFS_CONSTANTS_REG0_OFFSET            ( 0x0bc )
#define USB31_REGS_USB_TIEOFFS_CONSTANTS_REG1_OFFSET            ( 0x0c0 )
#define USB31_REGS_CFG_MEM_CTRL_OFFSET                          ( 0x0c4 )
#define USB31_REGS_BOTTOM_ADR                                ( (USB_APB_BASE_ADR + 0x000) )
#define USB31_REGS_TOP_ADR                                   ( (USB_APB_BASE_ADR + 0x0c4) )
#define USB31_REGS_USB_SUBSYSTEM_VERSION_ADR                 ( (USB_APB_BASE_ADR + USB31_REGS_USB_SUBSYSTEM_VERSION_OFFSET) )
#define USB31_REGS_USB_APB_CLKFREQ_TIMEOUT_ADR               ( (USB_APB_BASE_ADR + USB31_REGS_USB_APB_CLKFREQ_TIMEOUT_OFFSET) )
#define USB31_REGS_USB_PHY_REG_ADDR_ADR                      ( (USB_APB_BASE_ADR + USB31_REGS_USB_PHY_REG_ADDR_OFFSET) )
#define USB31_REGS_USB_PHY_REGISTERDAT_ADR                   ( (USB_APB_BASE_ADR + USB31_REGS_USB_PHY_REGISTERDAT_OFFSET) )
#define USB31_REGS_USB_CTRL_CFG0_ADR                         ( (USB_APB_BASE_ADR + USB31_REGS_USB_CTRL_CFG0_OFFSET) )
#define USB31_REGS_USB_CTRL_DEV_INEP_PKT_BUFF_AVAIL_ADR      ( (USB_APB_BASE_ADR + USB31_REGS_USB_CTRL_DEV_INEP_PKT_BUFF_AVAIL_OFFSET) )
#define USB31_REGS_USB_CTRL_DEV_OUTEP_PKT_BUFF_AVAIL_ADR     ( (USB_APB_BASE_ADR + USB31_REGS_USB_CTRL_DEV_OUTEP_PKT_BUFF_AVAIL_OFFSET) )
#define USB31_REGS_USB_CTRL_DEV_INEP_PKT_ACK_RECEIVED_ADR    ( (USB_APB_BASE_ADR + USB31_REGS_USB_CTRL_DEV_INEP_PKT_ACK_RECEIVED_OFFSET) )
#define USB31_REGS_USB_CTRL_DEV_INEP_PKT_RETRY_RECEIVED_ADR  ( (USB_APB_BASE_ADR + USB31_REGS_USB_CTRL_DEV_INEP_PKT_RETRY_RECEIVED_OFFSET) )
#define USB31_REGS_USB_CTRL_DEV_OUTEP_PKT_RECEIVED_ADR       ( (USB_APB_BASE_ADR + USB31_REGS_USB_CTRL_DEV_OUTEP_PKT_RECEIVED_OFFSET) )
#define USB31_REGS_USB_CTRL_STAT0_ADR                        ( (USB_APB_BASE_ADR + USB31_REGS_USB_CTRL_STAT0_OFFSET) )
#define USB31_REGS_USB_INT_CTRL_ADR                          ( (USB_APB_BASE_ADR + USB31_REGS_USB_INT_CTRL_OFFSET) )
#define USB31_REGS_USB_PHY_CFG0_ADR                          ( (USB_APB_BASE_ADR + USB31_REGS_USB_PHY_CFG0_OFFSET) )
#define USB31_REGS_USB_TEST_CTRL0_ADR                        ( (USB_APB_BASE_ADR + USB31_REGS_USB_TEST_CTRL0_OFFSET) )
#define USB31_REGS_USB_MPLLA_CFG0_ADR                        ( (USB_APB_BASE_ADR + USB31_REGS_USB_MPLLA_CFG0_OFFSET) )
#define USB31_REGS_USB_MPLLB_CFG0_ADR                        ( (USB_APB_BASE_ADR + USB31_REGS_USB_MPLLB_CFG0_OFFSET) )
#define USB31_REGS_USB_MPLLA_CFG1_ADR                        ( (USB_APB_BASE_ADR + USB31_REGS_USB_MPLLA_CFG1_OFFSET) )
#define USB31_REGS_USB_MPLLB_CFG1_ADR                        ( (USB_APB_BASE_ADR + USB31_REGS_USB_MPLLB_CFG1_OFFSET) )
#define USB31_REGS_USB_MPLLA_CFG2_ADR                        ( (USB_APB_BASE_ADR + USB31_REGS_USB_MPLLA_CFG2_OFFSET) )
#define USB31_REGS_USB_MPLLB_CFG2_ADR                        ( (USB_APB_BASE_ADR + USB31_REGS_USB_MPLLB_CFG2_OFFSET) )
#define USB31_REGS_USB_PHY_CFG1_ADR                          ( (USB_APB_BASE_ADR + USB31_REGS_USB_PHY_CFG1_OFFSET) )
#define USB31_REGS_USB_PHY_CFG2_ADR                          ( (USB_APB_BASE_ADR + USB31_REGS_USB_PHY_CFG2_OFFSET) )
#define USB31_REGS_USB_PHY_CFG3_ADR                          ( (USB_APB_BASE_ADR + USB31_REGS_USB_PHY_CFG3_OFFSET) )
#define USB31_REGS_USB_PHY_CFG4_ADR                          ( (USB_APB_BASE_ADR + USB31_REGS_USB_PHY_CFG4_OFFSET) )
#define USB31_REGS_USB_PHY_CFG5_ADR                          ( (USB_APB_BASE_ADR + USB31_REGS_USB_PHY_CFG5_OFFSET) )
#define USB31_REGS_USB_PHY_CFG6_ADR                          ( (USB_APB_BASE_ADR + USB31_REGS_USB_PHY_CFG6_OFFSET) )
#define USB31_REGS_USB_PHY_BYPASS_CTRL_ADR                   ( (USB_APB_BASE_ADR + USB31_REGS_USB_PHY_BYPASS_CTRL_OFFSET) )
#define USB31_REGS_USB_PHY_CFG7_ADR                          ( (USB_APB_BASE_ADR + USB31_REGS_USB_PHY_CFG7_OFFSET) )
#define USB31_REGS_USB_PHY_CFG8_ADR                          ( (USB_APB_BASE_ADR + USB31_REGS_USB_PHY_CFG8_OFFSET) )
#define USB31_REGS_USB_TEST_CTRL1_ADR                        ( (USB_APB_BASE_ADR + USB31_REGS_USB_TEST_CTRL1_OFFSET) )
#define USB31_REGS_USB_RAM_CTRL_ADR                          ( (USB_APB_BASE_ADR + USB31_REGS_USB_RAM_CTRL_OFFSET) )
#define USB31_REGS_USB_PHY_STAT_ADR                          ( (USB_APB_BASE_ADR + USB31_REGS_USB_PHY_STAT_OFFSET) )
#define USB31_REGS_USB_CTRL_DEBUG0_ADR                       ( (USB_APB_BASE_ADR + USB31_REGS_USB_CTRL_DEBUG0_OFFSET) )
#define USB31_REGS_USB_CTRL_DEBUG1_ADR                       ( (USB_APB_BASE_ADR + USB31_REGS_USB_CTRL_DEBUG1_OFFSET) )
#define USB31_REGS_USB_CTRL_DEBUG2_ADR                       ( (USB_APB_BASE_ADR + USB31_REGS_USB_CTRL_DEBUG2_OFFSET) )
#define USB31_REGS_USB_CTRL_LOGIC_ANA0_ADR                   ( (USB_APB_BASE_ADR + USB31_REGS_USB_CTRL_LOGIC_ANA0_OFFSET) )
#define USB31_REGS_USB_CTRL_LOGIC_ANA1_ADR                   ( (USB_APB_BASE_ADR + USB31_REGS_USB_CTRL_LOGIC_ANA1_OFFSET) )
#define USB31_REGS_USB_CTRL_STAT_ADR                         ( (USB_APB_BASE_ADR + USB31_REGS_USB_CTRL_STAT_OFFSET) )
#define USB31_REGS_USB_TEST_STAT_ADR                         ( (USB_APB_BASE_ADR + USB31_REGS_USB_TEST_STAT_OFFSET) )
#define USB31_REGS_USB_SOC_COMMON_CTRL_ADR                   ( (USB_APB_BASE_ADR + USB31_REGS_USB_SOC_COMMON_CTRL_OFFSET) )
#define USB31_REGS_USB_PARALLEL_IF_CTRL_ADR                  ( (USB_APB_BASE_ADR + USB31_REGS_USB_PARALLEL_IF_CTRL_OFFSET) )
#define USB31_REGS_USB_PARALLEL_IF_ADDRDATA_ADR              ( (USB_APB_BASE_ADR + USB31_REGS_USB_PARALLEL_IF_ADDRDATA_OFFSET) )
#define USB31_REGS_USB_GPIO_ADR                              ( (USB_APB_BASE_ADR + USB31_REGS_USB_GPIO_OFFSET) )
#define USB31_REGS_USB_TSET_SIGNALS_AND_GLOB_ADR             ( (USB_APB_BASE_ADR + USB31_REGS_USB_TSET_SIGNALS_AND_GLOB_OFFSET) )
#define USB31_REGS_USB_PTM_TIM_ADR                           ( (USB_APB_BASE_ADR + USB31_REGS_USB_PTM_TIM_OFFSET) )
#define USB31_REGS_USB_PARALLEL_RD_DAT_ADR                   ( (USB_APB_BASE_ADR + USB31_REGS_USB_PARALLEL_RD_DAT_OFFSET) )
#define USB31_REGS_USB_STATUS_REG_ADR                        ( (USB_APB_BASE_ADR + USB31_REGS_USB_STATUS_REG_OFFSET) )
#define USB31_REGS_USB_TIEOFFS_CONSTANTS_REG0_ADR            ( (USB_APB_BASE_ADR + USB31_REGS_USB_TIEOFFS_CONSTANTS_REG0_OFFSET) )
#define USB31_REGS_USB_TIEOFFS_CONSTANTS_REG1_ADR            ( (USB_APB_BASE_ADR + USB31_REGS_USB_TIEOFFS_CONSTANTS_REG1_OFFSET) )
#define USB31_REGS_CFG_MEM_CTRL_ADR                          ( (USB_APB_BASE_ADR + USB31_REGS_CFG_MEM_CTRL_OFFSET) )
#define PCIE_REGS_PCIE_SUBSYSTEM_VERSION_OFFSET           ( 0x000 )
#define PCIE_REGS_PCIE_CFG_OFFSET                         ( 0x004 )
#define PCIE_REGS_PCIE_APP_CNTRL_OFFSET                   ( 0x008 )
#define PCIE_REGS_PCIE_DEBUG_AUX_OFFSET                   ( 0x00c )
#define PCIE_REGS_PCIE_DEBUG_CORE_OFFSET                  ( 0x010 )
#define PCIE_REGS_PCIE_SYS_CNTRL_OFFSET                   ( 0x014 )
#define PCIE_REGS_PCIE_INTR_ENABLE_OFFSET                 ( 0x018 )
#define PCIE_REGS_PCIE_INTR_FLAGS_OFFSET                  ( 0x01c )
#define PCIE_REGS_PCIE_ERR_INTR_ENABLE_OFFSET             ( 0x020 )
#define PCIE_REGS_PCIE_ERR_INTR_FLAGS_OFFSET              ( 0x024 )
#define PCIE_REGS_INTERRUPT_ENABLE_OFFSET                 ( 0x028 )
#define PCIE_REGS_INTERRUPT_STATUS_OFFSET                 ( 0x02c )
#define PCIE_REGS_PCIE_MISC_STATUS_OFFSET                 ( 0x030 )
#define PCIE_REGS_PCIE_MSI_STATUS_OFFSET                  ( 0x034 )
#define PCIE_REGS_PCIE_MSI_STATUS_IO_OFFSET               ( 0x038 )
#define PCIE_REGS_PCIE_MSI_SII_DATA_OFFSET                ( 0x03c )
#define PCIE_REGS_PCIE_MSI_SII_CTRL_OFFSET                ( 0x040 )
#define PCIE_REGS_PCIE_CFG_MSI_OFFSET                     ( 0x044 )
#define PCIE_REGS_PCIE_CFG_MSI_ADDR0_OFFSET               ( 0x048 )
#define PCIE_REGS_PCIE_CFG_MSI_ADDR1_OFFSET               ( 0x04c )
#define PCIE_REGS_PCIE_CFG_MSI_MASK_OFFSET                ( 0x050 )
#define PCIE_REGS_PCIE_CFG_MSI_PENDING_OFFSET             ( 0x054 )
#define PCIE_REGS_PCIE_CFG_MSIX_RAM_DEBUG_OFFSET          ( 0x058 )
#define PCIE_REGS_PCIE_TRGT_TIMEOUT_OFFSET                ( 0x05c )
#define PCIE_REGS_PCIE_RADM_TIMEOUT_OFFSET                ( 0x060 )
#define PCIE_REGS_VENDOR_MSG_PAYLOAD_0_OFFSET             ( 0x064 )
#define PCIE_REGS_VENDOR_MSG_PAYLOAD_1_OFFSET             ( 0x068 )
#define PCIE_REGS_VENDOR_MSG_REQ_ID_OFFSET                ( 0x06c )
#define PCIE_REGS_LTR_MSG_PAYLOAD_0_OFFSET                ( 0x070 )
#define PCIE_REGS_LTR_MSG_PAYLOAD_1_OFFSET                ( 0x074 )
#define PCIE_REGS_LTR_MSG_REQ_ID_OFFSET                   ( 0x078 )
#define PCIE_REGS_PCIE_SYS_CFG_CORE_OFFSET                ( 0x07c )
#define PCIE_REGS_PCIE_SYS_CFG_AUX_OFFSET                 ( 0x080 )
#define PCIE_REGS_PCIE_ELECTR_MECH_OFFSET                 ( 0x084 )
#define PCIE_REGS_PCIE_CII_HDR_0_OFFSET                   ( 0x088 )
#define PCIE_REGS_PCIE_CII_HDR_1_OFFSET                   ( 0x08c )
#define PCIE_REGS_PCIE_CII_DATA_OFFSET                    ( 0x090 )
#define PCIE_REGS_PCIE_CII_CNTRL_OFFSET                   ( 0x094 )
#define PCIE_REGS_PCIE_CII_OVERRIDE_DATA_OFFSET           ( 0x098 )
#define PCIE_REGS_PCIE_LTR_CNTRL_OFFSET                   ( 0x09c )
#define PCIE_REGS_PCIE_LTR_MSG_LATENCY_OFFSET             ( 0x0a0 )
#define PCIE_REGS_PCIE_CFG_LTR_MAX_LATENCY_OFFSET         ( 0x0a4 )
#define PCIE_REGS_PCIE_APP_LTR_LATENCY_OFFSET             ( 0x0a8 )
#define PCIE_REGS_PCIE_SII_PM_STATE_OFFSET                ( 0x0ac )
#define PCIE_REGS_PCIE_SII_PM_STATE_1_OFFSET              ( 0x0b0 )
#define PCIE_REGS_MEM_CTRL_OFFSET                         ( 0x0b4 )
#define PCIE_REGS_VMI_CTRL_OFFSET                         ( 0x0b8 )
#define PCIE_REGS_VMI_PARAMS_0_OFFSET                     ( 0x0bc )
#define PCIE_REGS_VMI_PARAMS_1_OFFSET                     ( 0x0c0 )
#define PCIE_REGS_VMI_DATA_0_OFFSET                       ( 0x0c4 )
#define PCIE_REGS_VMI_DATA_1_OFFSET                       ( 0x0c8 )
#define PCIE_REGS_PCIE_DIAG_CTRL_OFFSET                   ( 0x0cc )
#define PCIE_REGS_PCIE_DIAG_STATUS_0_OFFSET               ( 0x0d0 )
#define PCIE_REGS_PCIE_DIAG_STATUS_1_OFFSET               ( 0x0d4 )
#define PCIE_REGS_PCIE_DIAG_STATUS_2_OFFSET               ( 0x0d8 )
#define PCIE_REGS_PCIE_DIAG_STATUS_3_OFFSET               ( 0x0dc )
#define PCIE_REGS_CXPL_DEBUG_INFO_0_OFFSET                ( 0x0e0 )
#define PCIE_REGS_CXPL_DEBUG_INFO_1_OFFSET                ( 0x0e4 )
#define PCIE_REGS_CXPL_DEBUG_INFO_EI_OFFSET               ( 0x0e8 )
#define PCIE_REGS_PCIE_MSTR_RMISC_INFO_0_OFFSET           ( 0x0ec )
#define PCIE_REGS_PCIE_SLV_AWMISC_INFO_0_OFFSET           ( 0x0f0 )
#define PCIE_REGS_PCIE_SLV_AWMISC_INFO_1_OFFSET           ( 0x0f4 )
#define PCIE_REGS_PCIE_SLV_AWMISC_INFO_2_OFFSET           ( 0x0f8 )
#define PCIE_REGS_PCIE_SLV_AWMISC_INFO_3_OFFSET           ( 0x0fc )
#define PCIE_REGS_PCIE_SLV_ARMISC_INFO_0_OFFSET           ( 0x100 )
#define PCIE_REGS_PCIE_SLV_ARMISC_INFO_1_OFFSET           ( 0x104 )
#define PCIE_REGS_PCIE_PLL_CNTRL_OFFSET                   ( 0x108 )
#define PCIE_REGS_PCIE_WAKE_CSR_OFFSET                    ( 0x10c )
#define PCIE_REGS_EXT_CLK_CNTRL_OFFSET                    ( 0x110 )
#define PCIE_APB_BASE_ADR                                 ( (PBI_AP16_CONTROL_ADR) )
#define PCIE_REGS_BOTTOM_ADR                              ( (PCIE_APB_BASE_ADR + 0x000) )
#define PCIE_REGS_TOP_ADR                                 ( (PCIE_APB_BASE_ADR + 0x110) )
#define PCIE_REGS_PCIE_SUBSYSTEM_VERSION_ADR              ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_SUBSYSTEM_VERSION_OFFSET) )
#define PCIE_REGS_PCIE_CFG_ADR                            ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_CFG_OFFSET) )
#define PCIE_REGS_PCIE_APP_CNTRL_ADR                      ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_APP_CNTRL_OFFSET) )
#define PCIE_REGS_PCIE_DEBUG_AUX_ADR                      ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_DEBUG_AUX_OFFSET) )
#define PCIE_REGS_PCIE_DEBUG_CORE_ADR                     ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_DEBUG_CORE_OFFSET) )
#define PCIE_REGS_PCIE_SYS_CNTRL_ADR                      ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_SYS_CNTRL_OFFSET) )
#define PCIE_REGS_PCIE_INTR_ENABLE_ADR                    ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_INTR_ENABLE_OFFSET) )
#define PCIE_REGS_PCIE_INTR_FLAGS_ADR                     ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_INTR_FLAGS_OFFSET) )
#define PCIE_REGS_PCIE_ERR_INTR_ENABLE_ADR                ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_ERR_INTR_ENABLE_OFFSET) )
#define PCIE_REGS_PCIE_ERR_INTR_FLAGS_ADR                 ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_ERR_INTR_FLAGS_OFFSET) )
#define PCIE_REGS_INTERRUPT_ENABLE_ADR                    ( (PCIE_APB_BASE_ADR + PCIE_REGS_INTERRUPT_ENABLE_OFFSET) )
#define PCIE_REGS_INTERRUPT_STATUS_ADR                    ( (PCIE_APB_BASE_ADR + PCIE_REGS_INTERRUPT_STATUS_OFFSET) )
#define PCIE_REGS_PCIE_MISC_STATUS_ADR                    ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_MISC_STATUS_OFFSET) )
#define PCIE_REGS_PCIE_MSI_STATUS_ADR                     ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_MSI_STATUS_OFFSET) )
#define PCIE_REGS_PCIE_MSI_STATUS_IO_ADR                  ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_MSI_STATUS_IO_OFFSET) )
#define PCIE_REGS_PCIE_MSI_SII_DATA_ADR                   ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_MSI_SII_DATA_OFFSET) )
#define PCIE_REGS_PCIE_MSI_SII_CTRL_ADR                   ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_MSI_SII_CTRL_OFFSET) )
#define PCIE_REGS_PCIE_CFG_MSI_ADR                        ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_CFG_MSI_OFFSET) )
#define PCIE_REGS_PCIE_CFG_MSI_ADDR0_ADR                  ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_CFG_MSI_ADDR0_OFFSET) )
#define PCIE_REGS_PCIE_CFG_MSI_ADDR1_ADR                  ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_CFG_MSI_ADDR1_OFFSET) )
#define PCIE_REGS_PCIE_CFG_MSI_MASK_ADR                   ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_CFG_MSI_MASK_OFFSET) )
#define PCIE_REGS_PCIE_CFG_MSI_PENDING_ADR                ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_CFG_MSI_PENDING_OFFSET) )
#define PCIE_REGS_PCIE_CFG_MSIX_RAM_DEBUG_ADR             ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_CFG_MSIX_RAM_DEBUG_OFFSET) )
#define PCIE_REGS_PCIE_TRGT_TIMEOUT_ADR                   ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_TRGT_TIMEOUT_OFFSET) )
#define PCIE_REGS_PCIE_RADM_TIMEOUT_ADR                   ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_RADM_TIMEOUT_OFFSET) )
#define PCIE_REGS_VENDOR_MSG_PAYLOAD_0_ADR                ( (PCIE_APB_BASE_ADR + PCIE_REGS_VENDOR_MSG_PAYLOAD_0_OFFSET) )
#define PCIE_REGS_VENDOR_MSG_PAYLOAD_1_ADR                ( (PCIE_APB_BASE_ADR + PCIE_REGS_VENDOR_MSG_PAYLOAD_1_OFFSET) )
#define PCIE_REGS_VENDOR_MSG_REQ_ID_ADR                   ( (PCIE_APB_BASE_ADR + PCIE_REGS_VENDOR_MSG_REQ_ID_OFFSET) )
#define PCIE_REGS_LTR_MSG_PAYLOAD_0_ADR                   ( (PCIE_APB_BASE_ADR + PCIE_REGS_LTR_MSG_PAYLOAD_0_OFFSET) )
#define PCIE_REGS_LTR_MSG_PAYLOAD_1_ADR                   ( (PCIE_APB_BASE_ADR + PCIE_REGS_LTR_MSG_PAYLOAD_1_OFFSET) )
#define PCIE_REGS_LTR_MSG_REQ_ID_ADR                      ( (PCIE_APB_BASE_ADR + PCIE_REGS_LTR_MSG_REQ_ID_OFFSET) )
#define PCIE_REGS_PCIE_SYS_CFG_CORE_ADR                   ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_SYS_CFG_CORE_OFFSET) )
#define PCIE_REGS_PCIE_SYS_CFG_AUX_ADR                    ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_SYS_CFG_AUX_OFFSET) )
#define PCIE_REGS_PCIE_ELECTR_MECH_ADR                    ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_ELECTR_MECH_OFFSET) )
#define PCIE_REGS_PCIE_CII_HDR_0_ADR                      ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_CII_HDR_0_OFFSET) )
#define PCIE_REGS_PCIE_CII_HDR_1_ADR                      ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_CII_HDR_1_OFFSET) )
#define PCIE_REGS_PCIE_CII_DATA_ADR                       ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_CII_DATA_OFFSET) )
#define PCIE_REGS_PCIE_CII_CNTRL_ADR                      ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_CII_CNTRL_OFFSET) )
#define PCIE_REGS_PCIE_CII_OVERRIDE_DATA_ADR              ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_CII_OVERRIDE_DATA_OFFSET) )
#define PCIE_REGS_PCIE_LTR_CNTRL_ADR                      ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_LTR_CNTRL_OFFSET) )
#define PCIE_REGS_PCIE_LTR_MSG_LATENCY_ADR                ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_LTR_MSG_LATENCY_OFFSET) )
#define PCIE_REGS_PCIE_CFG_LTR_MAX_LATENCY_ADR            ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_CFG_LTR_MAX_LATENCY_OFFSET) )
#define PCIE_REGS_PCIE_APP_LTR_LATENCY_ADR                ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_APP_LTR_LATENCY_OFFSET) )
#define PCIE_REGS_PCIE_SII_PM_STATE_ADR                   ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_SII_PM_STATE_OFFSET) )
#define PCIE_REGS_PCIE_SII_PM_STATE_1_ADR                 ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_SII_PM_STATE_1_OFFSET) )
#define PCIE_REGS_MEM_CTRL_ADR                            ( (PCIE_APB_BASE_ADR + PCIE_REGS_MEM_CTRL_OFFSET) )
#define PCIE_REGS_VMI_CTRL_ADR                            ( (PCIE_APB_BASE_ADR + PCIE_REGS_VMI_CTRL_OFFSET) )
#define PCIE_REGS_VMI_PARAMS_0_ADR                        ( (PCIE_APB_BASE_ADR + PCIE_REGS_VMI_PARAMS_0_OFFSET) )
#define PCIE_REGS_VMI_PARAMS_1_ADR                        ( (PCIE_APB_BASE_ADR + PCIE_REGS_VMI_PARAMS_1_OFFSET) )
#define PCIE_REGS_VMI_DATA_0_ADR                          ( (PCIE_APB_BASE_ADR + PCIE_REGS_VMI_DATA_0_OFFSET) )
#define PCIE_REGS_VMI_DATA_1_ADR                          ( (PCIE_APB_BASE_ADR + PCIE_REGS_VMI_DATA_1_OFFSET) )
#define PCIE_REGS_PCIE_DIAG_CTRL_ADR                      ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_DIAG_CTRL_OFFSET) )
#define PCIE_REGS_PCIE_DIAG_STATUS_0_ADR                  ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_DIAG_STATUS_0_OFFSET) )
#define PCIE_REGS_PCIE_DIAG_STATUS_1_ADR                  ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_DIAG_STATUS_1_OFFSET) )
#define PCIE_REGS_PCIE_DIAG_STATUS_2_ADR                  ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_DIAG_STATUS_2_OFFSET) )
#define PCIE_REGS_PCIE_DIAG_STATUS_3_ADR                  ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_DIAG_STATUS_3_OFFSET) )
#define PCIE_REGS_CXPL_DEBUG_INFO_0_ADR                   ( (PCIE_APB_BASE_ADR + PCIE_REGS_CXPL_DEBUG_INFO_0_OFFSET) )
#define PCIE_REGS_CXPL_DEBUG_INFO_1_ADR                   ( (PCIE_APB_BASE_ADR + PCIE_REGS_CXPL_DEBUG_INFO_1_OFFSET) )
#define PCIE_REGS_CXPL_DEBUG_INFO_EI_ADR                  ( (PCIE_APB_BASE_ADR + PCIE_REGS_CXPL_DEBUG_INFO_EI_OFFSET) )
#define PCIE_REGS_PCIE_MSTR_RMISC_INFO_0_ADR              ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_MSTR_RMISC_INFO_0_OFFSET) )
#define PCIE_REGS_PCIE_SLV_AWMISC_INFO_0_ADR              ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_SLV_AWMISC_INFO_0_OFFSET) )
#define PCIE_REGS_PCIE_SLV_AWMISC_INFO_1_ADR              ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_SLV_AWMISC_INFO_1_OFFSET) )
#define PCIE_REGS_PCIE_SLV_AWMISC_INFO_2_ADR              ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_SLV_AWMISC_INFO_2_OFFSET) )
#define PCIE_REGS_PCIE_SLV_AWMISC_INFO_3_ADR              ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_SLV_AWMISC_INFO_3_OFFSET) )
#define PCIE_REGS_PCIE_SLV_ARMISC_INFO_0_ADR              ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_SLV_ARMISC_INFO_0_OFFSET) )
#define PCIE_REGS_PCIE_SLV_ARMISC_INFO_1_ADR              ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_SLV_ARMISC_INFO_1_OFFSET) )
#define PCIE_REGS_PCIE_PLL_CNTRL_ADR                      ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_PLL_CNTRL_OFFSET) )
#define PCIE_REGS_PCIE_WAKE_CSR_ADR                       ( (PCIE_APB_BASE_ADR + PCIE_REGS_PCIE_WAKE_CSR_OFFSET) )
#define PCIE_REGS_EXT_CLK_CNTRL_ADR                       ( (PCIE_APB_BASE_ADR + PCIE_REGS_EXT_CLK_CNTRL_OFFSET) )
#define ETH_REGS_ETH_SUBSYSTEM_VERSION_OFFSET             ( 0x000 )
#define ETH_REGS_ETH_PMT_STATUS_OFFSET                    ( 0x004 )
#define ETH_REGS_ETH_PMT_CONTROL_OFFSET                   ( 0x008 )
#define ETH_REGS_PERCH_INT_STATUS_OFFSET                  ( 0x00c )
#define ETH_REGS_MISC_INT_STATUS_OFFSET                   ( 0x010 )
#define ETH_REGS_PTP_CNTRL_OFFSET                         ( 0x014 )
#define ETH_REGS_PTP_TIMESTAMP_L_OFFSET                   ( 0x018 )
#define ETH_REGS_PTP_TIMESTAMP_H_OFFSET                   ( 0x01c )
#define ETH_REGS_XGMAC_STATUS_OFFSET                      ( 0x020 )
#define ETH_REGS_MEM_CTRL_OFFSET                          ( 0x024 )
#define ETH_BASE_ADR                                      ( (PBI_AP16_CONTROL_ADR + 0x200000) )
#define ETH_REGS_BOTTOM_ADR                               ( (ETH_BASE_ADR + 0x000) )
#define ETH_REGS_TOP_ADR                                  ( (ETH_BASE_ADR + 0x024) )
#define ETH_REGS_ETH_SUBSYSTEM_VERSION_ADR                ( (ETH_BASE_ADR + ETH_REGS_ETH_SUBSYSTEM_VERSION_OFFSET) )
#define ETH_REGS_ETH_PMT_STATUS_ADR                       ( (ETH_BASE_ADR + ETH_REGS_ETH_PMT_STATUS_OFFSET) )
#define ETH_REGS_ETH_PMT_CONTROL_ADR                      ( (ETH_BASE_ADR + ETH_REGS_ETH_PMT_CONTROL_OFFSET) )
#define ETH_REGS_PERCH_INT_STATUS_ADR                     ( (ETH_BASE_ADR + ETH_REGS_PERCH_INT_STATUS_OFFSET) )
#define ETH_REGS_MISC_INT_STATUS_ADR                      ( (ETH_BASE_ADR + ETH_REGS_MISC_INT_STATUS_OFFSET) )
#define ETH_REGS_PTP_CNTRL_ADR                            ( (ETH_BASE_ADR + ETH_REGS_PTP_CNTRL_OFFSET) )
#define ETH_REGS_PTP_TIMESTAMP_L_ADR                      ( (ETH_BASE_ADR + ETH_REGS_PTP_TIMESTAMP_L_OFFSET) )
#define ETH_REGS_PTP_TIMESTAMP_H_ADR                      ( (ETH_BASE_ADR + ETH_REGS_PTP_TIMESTAMP_H_OFFSET) )
#define ETH_REGS_XGMAC_STATUS_ADR                         ( (ETH_BASE_ADR + ETH_REGS_XGMAC_STATUS_OFFSET) )
#define ETH_REGS_MEM_CTRL_ADR                             ( (ETH_BASE_ADR + ETH_REGS_MEM_CTRL_OFFSET) )
#define ETHMAC_MAC_TX_CONFIGURATION_ADR                      ( (XGMAC_BASE_ADR + 0x0) )
#define ETHMAC_MAC_RX_CONFIGURATION_ADR                      ( (XGMAC_BASE_ADR + 0x4) )
#define ETHMAC_MAC_PACKET_FILTER_ADR                         ( (XGMAC_BASE_ADR + 0x8) )
#define ETHMAC_MAC_WATCHDOG_TIMEOUT_ADR                      ( (XGMAC_BASE_ADR + 0xC) )
#define ETHMAC_MAC_VLAN_TAG_CTRL_ADR                         ( (XGMAC_BASE_ADR + 0x50) )
#define ETHMAC_MAC_VLAN_TAG_DATA_ADR                         ( (XGMAC_BASE_ADR + 0x54) )
#define ETHMAC_MAC_VLAN_TAG_FILTER0_ADR                      ( (XGMAC_BASE_ADR + 0x54) )
#define ETHMAC_MAC_VLAN_TAG_FILTER1_ADR                      ( (XGMAC_BASE_ADR + 0x54) )
#define ETHMAC_MAC_VLAN_TAG_FILTER2_ADR                      ( (XGMAC_BASE_ADR + 0x54) )
#define ETHMAC_MAC_VLAN_TAG_FILTER3_ADR                      ( (XGMAC_BASE_ADR + 0x54) )
#define ETHMAC_MAC_VLAN_INCL_ADR                             ( (XGMAC_BASE_ADR + 0x60) )
#define ETHMAC_MAC_VLAN_INCL0_ADR                            ( (XGMAC_BASE_ADR + 0x60) )
#define ETHMAC_MAC_VLAN_INCL1_ADR                            ( (XGMAC_BASE_ADR + 0x60) )
#define ETHMAC_MAC_VLAN_INCL2_ADR                            ( (XGMAC_BASE_ADR + 0x60) )
#define ETHMAC_MAC_VLAN_INCL3_ADR                            ( (XGMAC_BASE_ADR + 0x60) )
#define ETHMAC_MAC_VLAN_INCL4_ADR                            ( (XGMAC_BASE_ADR + 0x60) )
#define ETHMAC_MAC_VLAN_INCL5_ADR                            ( (XGMAC_BASE_ADR + 0x60) )
#define ETHMAC_MAC_VLAN_INCL6_ADR                            ( (XGMAC_BASE_ADR + 0x60) )
#define ETHMAC_MAC_VLAN_INCL7_ADR                            ( (XGMAC_BASE_ADR + 0x60) )
#define ETHMAC_MAC_INNER_VLAN_INCL_ADR                       ( (XGMAC_BASE_ADR + 0x64) )
#define ETHMAC_MAC_RX_ETH_TYPE_MATCH_ADR                     ( (XGMAC_BASE_ADR + 0x6C) )
#define ETHMAC_MAC_Q0_TX_FLOW_CTRL_ADR                       ( (XGMAC_BASE_ADR + 0x70) )
#define ETHMAC_MAC_Q1_TX_FLOW_CTRL_ADR                       ( (XGMAC_BASE_ADR + 0x74) )
#define ETHMAC_MAC_RX_FLOW_CTRL_ADR                          ( (XGMAC_BASE_ADR + 0x90) )
#define ETHMAC_MAC_RXQ_CTRL0_ADR                             ( (XGMAC_BASE_ADR + 0xA0) )
#define ETHMAC_MAC_RXQ_CTRL1_ADR                             ( (XGMAC_BASE_ADR + 0xA4) )
#define ETHMAC_MAC_RXQ_CTRL2_ADR                             ( (XGMAC_BASE_ADR + 0xA8) )
#define ETHMAC_MAC_INTERRUPT_STATUS_ADR                      ( (XGMAC_BASE_ADR + 0xB0) )
#define ETHMAC_MAC_INTERRUPT_ENABLE_ADR                      ( (XGMAC_BASE_ADR + 0xB4) )
#define ETHMAC_MAC_RX_TX_STATUS_ADR                          ( (XGMAC_BASE_ADR + 0xB8) )
#define ETHMAC_MAC_PMT_CONTROL_STATUS_ADR                    ( (XGMAC_BASE_ADR + 0xC0) )
#define ETHMAC_MAC_RWK_PACKET_FILTER_ADR                     ( (XGMAC_BASE_ADR + 0xC4) )
#define ETHMAC_RWK_FILTER0123_COMMAND_ADR                    ( (XGMAC_BASE_ADR + 0xC4) )
#define ETHMAC_RWK_FILTER0123_OFFSET_ADR                     ( (XGMAC_BASE_ADR + 0xC4) )
#define ETHMAC_RWK_FILTER01_CRC_ADR                          ( (XGMAC_BASE_ADR + 0xC4) )
#define ETHMAC_RWK_FILTER0_BYTE_MASK_ADR                     ( (XGMAC_BASE_ADR + 0xC4) )
#define ETHMAC_RWK_FILTER1_BYTE_MASK_ADR                     ( (XGMAC_BASE_ADR + 0xC4) )
#define ETHMAC_RWK_FILTER23_CRC_ADR                          ( (XGMAC_BASE_ADR + 0xC4) )
#define ETHMAC_RWK_FILTER2_BYTE_MASK_ADR                     ( (XGMAC_BASE_ADR + 0xC4) )
#define ETHMAC_RWK_FILTER3_BYTE_MASK_ADR                     ( (XGMAC_BASE_ADR + 0xC4) )
#define ETHMAC_MAC_LPI_CONTROL_STATUS_ADR                    ( (XGMAC_BASE_ADR + 0xD0) )
#define ETHMAC_MAC_LPI_TIMERS_CONTROL_ADR                    ( (XGMAC_BASE_ADR + 0xD4) )
#define ETHMAC_MAC_LPI_AUTO_ENTRY_TIMER_ADR                  ( (XGMAC_BASE_ADR + 0xD8) )
#define ETHMAC_MAC_1US_TIC_COUNTER_ADR                       ( (XGMAC_BASE_ADR + 0xDC) )
#define ETHMAC_MAC_TUNNEL_IDENTIFIER_ADR                     ( (XGMAC_BASE_ADR + 0xE0) )
#define ETHMAC_MAC_VERSION_ADR                               ( (XGMAC_BASE_ADR + 0x110) )
#define ETHMAC_MAC_DEBUG_ADR                                 ( (XGMAC_BASE_ADR + 0x114) )
#define ETHMAC_MAC_HW_FEATURE0_ADR                           ( (XGMAC_BASE_ADR + 0x11C) )
#define ETHMAC_MAC_HW_FEATURE1_ADR                           ( (XGMAC_BASE_ADR + 0x120) )
#define ETHMAC_MAC_HW_FEATURE2_ADR                           ( (XGMAC_BASE_ADR + 0x124) )
#define ETHMAC_MAC_HW_FEATURE3_ADR                           ( (XGMAC_BASE_ADR + 0x128) )
#define ETHMAC_MDIO_SINGLE_COMMAND_ADDRESS_ADR               ( (XGMAC_BASE_ADR + 0x200) )
#define ETHMAC_MDIO_SINGLE_COMMAND_CONTROL_DATA_ADR          ( (XGMAC_BASE_ADR + 0x204) )
#define ETHMAC_MDIO_CONTINUOUS_WRITE_ADDRESS_ADR             ( (XGMAC_BASE_ADR + 0x208) )
#define ETHMAC_MDIO_CONTINUOUS_WRITE_DATA_ADR                ( (XGMAC_BASE_ADR + 0x20C) )
#define ETHMAC_MDIO_CONTINUOUS_SCAN_PORT_ENABLE_ADR          ( (XGMAC_BASE_ADR + 0x210) )
#define ETHMAC_MDIO_INTERRUPT_STATUS_ADR                     ( (XGMAC_BASE_ADR + 0x214) )
#define ETHMAC_MDIO_INTERRUPT_ENABLE_ADR                     ( (XGMAC_BASE_ADR + 0x218) )
#define ETHMAC_MDIO_PORT_CONNECT_DISCONNECT_STATUS_ADR       ( (XGMAC_BASE_ADR + 0x21C) )
#define ETHMAC_MDIO_CLAUSE_22_PORT_ADR                       ( (XGMAC_BASE_ADR + 0x220) )
#define ETHMAC_MDIO_PORT0_DEVICE_IN_USE_ADR                  ( (XGMAC_BASE_ADR + 0x230) )
#define ETHMAC_MDIO_PORT0_LINK_STATUS_ADR                    ( (XGMAC_BASE_ADR + 0x234) )
#define ETHMAC_MDIO_PORT0_ALIVE_STATUS_ADR                   ( (XGMAC_BASE_ADR + 0x238) )
#define ETHMAC_MDIO_PORT1_DEVICE_IN_USE_ADR                  ( (XGMAC_BASE_ADR + 0x240) )
#define ETHMAC_MDIO_PORT1_LINK_STATUS_ADR                    ( (XGMAC_BASE_ADR + 0x244) )
#define ETHMAC_MDIO_PORT1_ALIVE_STATUS_ADR                   ( (XGMAC_BASE_ADR + 0x248) )
#define ETHMAC_MDIO_PORT2_DEVICE_IN_USE_ADR                  ( (XGMAC_BASE_ADR + 0x250) )
#define ETHMAC_MDIO_PORT2_LINK_STATUS_ADR                    ( (XGMAC_BASE_ADR + 0x254) )
#define ETHMAC_MDIO_PORT2_ALIVE_STATUS_ADR                   ( (XGMAC_BASE_ADR + 0x258) )
#define ETHMAC_MDIO_PORT3_DEVICE_IN_USE_ADR                  ( (XGMAC_BASE_ADR + 0x260) )
#define ETHMAC_MDIO_PORT3_LINK_STATUS_ADR                    ( (XGMAC_BASE_ADR + 0x264) )
#define ETHMAC_MDIO_PORT3_ALIVE_STATUS_ADR                   ( (XGMAC_BASE_ADR + 0x268) )
#define ETHMAC_MAC_ADDRESS0_HIGH_ADR                         ( (XGMAC_BASE_ADR + 0x300) )
#define ETHMAC_MAC_ADDRESS0_LOW_ADR                          ( (XGMAC_BASE_ADR + 0x304) )
#define ETHMAC_MAC_ADDRESS1_HIGH_ADR                         ( (XGMAC_BASE_ADR + 0x308) )
#define ETHMAC_MAC_ADDRESS1_LOW_ADR                          ( (XGMAC_BASE_ADR + 0x30C) )
#define ETHMAC_MMC_CONTROL_ADR                               ( (XGMAC_BASE_ADR + 0x800) )
#define ETHMAC_MMC_RECEIVE_INTERRUPT_ADR                     ( (XGMAC_BASE_ADR + 0x804) )
#define ETHMAC_MMC_TRANSMIT_INTERRUPT_ADR                    ( (XGMAC_BASE_ADR + 0x808) )
#define ETHMAC_MMC_RECEIVE_INTERRUPT_ENABLE_ADR              ( (XGMAC_BASE_ADR + 0x80C) )
#define ETHMAC_MMC_TRANSMIT_INTERRUPT_ENABLE_ADR             ( (XGMAC_BASE_ADR + 0x810) )
#define ETHMAC_TX_FRAME_COUNT_GOOD_BAD_LOW_ADR               ( (XGMAC_BASE_ADR + 0x81C) )
#define ETHMAC_TX_UNDERFLOW_ERROR_FRAMES_LOW_ADR             ( (XGMAC_BASE_ADR + 0x87C) )
#define ETHMAC_TX_FRAME_COUNT_GOOD_LOW_ADR                   ( (XGMAC_BASE_ADR + 0x88C) )
#define ETHMAC_TX_PAUSE_FRAMES_LOW_ADR                       ( (XGMAC_BASE_ADR + 0x894) )
#define ETHMAC_TX_VLAN_FRAMES_GOOD_LOW_ADR                   ( (XGMAC_BASE_ADR + 0x89C) )
#define ETHMAC_RX_FRAME_COUNT_GOOD_BAD_LOW_ADR               ( (XGMAC_BASE_ADR + 0x900) )
#define ETHMAC_RX_CRC_ERROR_FRAMES_LOW_ADR                   ( (XGMAC_BASE_ADR + 0x928) )
#define ETHMAC_RX_RUNT_ERROR_FRAMES_ADR                      ( (XGMAC_BASE_ADR + 0x930) )
#define ETHMAC_RX_JABBER_ERROR_FRAMES_ADR                    ( (XGMAC_BASE_ADR + 0x934) )
#define ETHMAC_RX_UNDERSIZE_FRAMES_GOOD_ADR                  ( (XGMAC_BASE_ADR + 0x938) )
#define ETHMAC_RX_LENGTH_ERROR_FRAMES_LOW_ADR                ( (XGMAC_BASE_ADR + 0x978) )
#define ETHMAC_RX_PAUSE_FRAMES_LOW_ADR                       ( (XGMAC_BASE_ADR + 0x988) )
#define ETHMAC_RX_FIFOOVERFLOW_FRAMES_LOW_ADR                ( (XGMAC_BASE_ADR + 0x990) )
#define ETHMAC_RX_VLAN_FRAMES_GOOD_BAD_LOW_ADR               ( (XGMAC_BASE_ADR + 0x998) )
#define ETHMAC_RX_WATCHDOG_ERROR_FRAMES_ADR                  ( (XGMAC_BASE_ADR + 0x9A0) )
#define ETHMAC_RX_DISCARD_FRAME_COUNT_GOOD_BAD_LOW_ADR       ( (XGMAC_BASE_ADR + 0x9AC) )
#define ETHMAC_MAC_L3_L4_ADDRESS_CONTROL_ADR                 ( (XGMAC_BASE_ADR + 0xC00) )
#define ETHMAC_MAC_L3_L4_DATA_ADR                            ( (XGMAC_BASE_ADR + 0xC04) )
#define ETHMAC_MAC_ARP_ADDRESS_ADR                           ( (XGMAC_BASE_ADR + 0xC10) )
#define ETHMAC_MAC_RSS_CONTROL_ADR                           ( (XGMAC_BASE_ADR + 0xC80) )
#define ETHMAC_MAC_RSS_ADDRESS_ADR                           ( (XGMAC_BASE_ADR + 0xC88) )
#define ETHMAC_MAC_RSS_DATA_ADR                              ( (XGMAC_BASE_ADR + 0xC8C) )
#define ETHMAC_MAC_TIMESTAMP_CONTROL_ADR                     ( (XGMAC_BASE_ADR + 0xD00) )
#define ETHMAC_MAC_SUB_SECOND_INCREMENT_ADR                  ( (XGMAC_BASE_ADR + 0xD04) )
#define ETHMAC_MAC_SYSTEM_TIME_SECONDS_ADR                   ( (XGMAC_BASE_ADR + 0xD08) )
#define ETHMAC_MAC_SYSTEM_TIME_NANOSECONDS_ADR               ( (XGMAC_BASE_ADR + 0xD0C) )
#define ETHMAC_MAC_SYSTEM_TIME_SECONDS_UPDATE_ADR            ( (XGMAC_BASE_ADR + 0xD10) )
#define ETHMAC_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_ADR        ( (XGMAC_BASE_ADR + 0xD14) )
#define ETHMAC_MAC_TIMESTAMP_ADDEND_ADR                      ( (XGMAC_BASE_ADR + 0xD18) )
#define ETHMAC_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS_ADR       ( (XGMAC_BASE_ADR + 0xD1C) )
#define ETHMAC_MAC_TIMESTAMP_STATUS_ADR                      ( (XGMAC_BASE_ADR + 0xD20) )
#define ETHMAC_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_ADR       ( (XGMAC_BASE_ADR + 0xD30) )
#define ETHMAC_MAC_TX_TIMESTAMP_STATUS_SECONDS_ADR           ( (XGMAC_BASE_ADR + 0xD34) )
#define ETHMAC_MAC_AUXILIARY_CONTROL_ADR                     ( (XGMAC_BASE_ADR + 0xD40) )
#define ETHMAC_MAC_AUXILIARY_TIMESTAMP_NANOSECONDS_ADR       ( (XGMAC_BASE_ADR + 0xD48) )
#define ETHMAC_MAC_AUXILIARY_TIMESTAMP_SECONDS_ADR           ( (XGMAC_BASE_ADR + 0xD4C) )
#define ETHMAC_MAC_TIMESTAMP_INGRESS_ASYM_CORR_ADR           ( (XGMAC_BASE_ADR + 0xD50) )
#define ETHMAC_MAC_TIMESTAMP_EGRESS_ASYM_CORR_ADR            ( (XGMAC_BASE_ADR + 0xD54) )
#define ETHMAC_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_ADR     ( (XGMAC_BASE_ADR + 0xD58) )
#define ETHMAC_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSECOND_ADR  ( (XGMAC_BASE_ADR + 0xD5C) )
#define ETHMAC_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_ADR      ( (XGMAC_BASE_ADR + 0xD60) )
#define ETHMAC_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSECOND_ADR   ( (XGMAC_BASE_ADR + 0xD64) )
#define ETHMAC_MAC_PPS_CONTROL_ADR                           ( (XGMAC_BASE_ADR + 0xD70) )
#define ETHMAC_MAC_PPS0_TARGET_TIME_SECONDS_ADR              ( (XGMAC_BASE_ADR + 0xD80) )
#define ETHMAC_MAC_PPS0_TARGET_TIME_NANOSECONDS_ADR          ( (XGMAC_BASE_ADR + 0xD84) )
#define ETHMAC_MAC_PPS0_INTERVAL_ADR                         ( (XGMAC_BASE_ADR + 0xD88) )
#define ETHMAC_MAC_PPS0_WIDTH_ADR                            ( (XGMAC_BASE_ADR + 0xD8C) )
#define ETHMAC_MAC_PTO_CONTROL_ADR                           ( (XGMAC_BASE_ADR + 0xDC0) )
#define ETHMAC_MAC_SOURCE_PORT_IDENTITY0_ADR                 ( (XGMAC_BASE_ADR + 0xDC4) )
#define ETHMAC_MAC_SOURCE_PORT_IDENTITY1_ADR                 ( (XGMAC_BASE_ADR + 0xDC8) )
#define ETHMAC_MAC_SOURCE_PORT_IDENTITY2_ADR                 ( (XGMAC_BASE_ADR + 0xDCC) )
#define ETHMAC_MAC_LOG_MESSAGE_INTERVAL_ADR                  ( (XGMAC_BASE_ADR + 0xDD0) )
#define XGMAC_MTL_BASE_ADR                                   ( (XGMAC_BASE_ADR + 0x1000) )
#define ETHMAC_MTL_OPERATION_MODE_ADR                        ( (XGMAC_MTL_BASE_ADR + 0x0) )
#define ETHMAC_MTL_DEBUG_CONTROL_ADR                         ( (XGMAC_MTL_BASE_ADR + 0x8) )
#define ETHMAC_MTL_DEBUG_STATUS_ADR                          ( (XGMAC_MTL_BASE_ADR + 0xC) )
#define ETHMAC_MTL_FIFO_DEBUG_DATA_ADR                       ( (XGMAC_MTL_BASE_ADR + 0x10) )
#define ETHMAC_MTL_INTERRUPT_STATUS_ADR                      ( (XGMAC_MTL_BASE_ADR + 0x20) )
#define ETHMAC_MTL_RXQ_DMA_MAP0_ADR                          ( (XGMAC_MTL_BASE_ADR + 0x30) )
#define ETHMAC_MTL_TC_PRTY_MAP0_ADR                          ( (XGMAC_MTL_BASE_ADR + 0x40) )
#define XGMAC_MTL_TCQ0_BASE_ADR                              ( (XGMAC_BASE_ADR + 0x1100) )
#define ETHMAC_MTL_TXQ0_OPERATION_MODE_ADR                   ( (XGMAC_MTL_TCQ0_BASE_ADR + 0x0) )
#define ETHMAC_MTL_TXQ0_UNDERFLOW_ADR                        ( (XGMAC_MTL_TCQ0_BASE_ADR + 0x4) )
#define ETHMAC_MTL_TXQ0_DEBUG_ADR                            ( (XGMAC_MTL_TCQ0_BASE_ADR + 0x8) )
#define ETHMAC_MTL_TC0_ETS_CONTROL_ADR                       ( (XGMAC_MTL_TCQ0_BASE_ADR + 0x10) )
#define ETHMAC_MTL_TC0_ETS_STATUS_ADR                        ( (XGMAC_MTL_TCQ0_BASE_ADR + 0x14) )
#define ETHMAC_MTL_TC0_QUANTUM_WEIGHT_ADR                    ( (XGMAC_MTL_TCQ0_BASE_ADR + 0x18) )
#define ETHMAC_MTL_RXQ0_OPERATION_MODE_ADR                   ( (XGMAC_MTL_TCQ0_BASE_ADR + 0x40) )
#define ETHMAC_MTL_RXQ0_MISSED_PKT_OVERFLOW_CNT_ADR          ( (XGMAC_MTL_TCQ0_BASE_ADR + 0x44) )
#define ETHMAC_MTL_RXQ0_DEBUG_ADR                            ( (XGMAC_MTL_TCQ0_BASE_ADR + 0x48) )
#define ETHMAC_MTL_RXQ0_CONTROL_ADR                          ( (XGMAC_MTL_TCQ0_BASE_ADR + 0x4C) )
#define ETHMAC_MTL_RXQ0_FLOW_CONTROL_ADR                     ( (XGMAC_MTL_TCQ0_BASE_ADR + 0x50) )
#define ETHMAC_MTL_Q0_INTERRUPT_ENABLE_ADR                   ( (XGMAC_MTL_TCQ0_BASE_ADR + 0x70) )
#define ETHMAC_MTL_Q0_INTERRUPT_STATUS_ADR                   ( (XGMAC_MTL_TCQ0_BASE_ADR + 0x74) )
#define XGMAC_MTL_TCQ1_BASE_ADR                              ( (XGMAC_BASE_ADR + 0x1180) )
#define ETHMAC_MTL_TXQ1_OPERATION_MODE_ADR                   ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x0) )
#define ETHMAC_MTL_TXQ1_UNDERFLOW_ADR                        ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x4) )
#define ETHMAC_MTL_TXQ1_DEBUG_ADR                            ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x8) )
#define ETHMAC_MTL_TC1_ETS_CONTROL_ADR                       ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x10) )
#define ETHMAC_MTL_TC1_ETS_STATUS_ADR                        ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x14) )
#define ETHMAC_MTL_TC1_QUANTUM_WEIGHT_ADR                    ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x18) )
#define ETHMAC_MTL_TC1_SENDSLOPECREDIT_ADR                   ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x1C) )
#define ETHMAC_MTL_TC1_HICREDIT_ADR                          ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x20) )
#define ETHMAC_MTL_TC1_LOCREDIT_ADR                          ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x24) )
#define ETHMAC_MTL_RXQ1_OPERATION_MODE_ADR                   ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x40) )
#define ETHMAC_MTL_RXQ1_MISSED_PKT_OVERFLOW_CNT_ADR          ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x44) )
#define ETHMAC_MTL_RXQ1_DEBUG_ADR                            ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x48) )
#define ETHMAC_MTL_RXQ1_CONTROL_ADR                          ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x4C) )
#define ETHMAC_MTL_RXQ1_FLOW_CONTROL_ADR                     ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x50) )
#define ETHMAC_MTL_Q1_INTERRUPT_ENABLE_ADR                   ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x70) )
#define ETHMAC_MTL_Q1_INTERRUPT_STATUS_ADR                   ( (XGMAC_MTL_TCQ1_BASE_ADR + 0x74) )
#define XGMAC_DMA_BASE_ADR                                   ( (XGMAC_BASE_ADR + 0x3000) )
#define ETHMAC_DMA_MODE_ADR                                  ( (XGMAC_DMA_BASE_ADR + 0x0) )
#define ETHMAC_DMA_SYSBUS_MODE_ADR                           ( (XGMAC_DMA_BASE_ADR + 0x4) )
#define ETHMAC_DMA_INTERRUPT_STATUS_ADR                      ( (XGMAC_DMA_BASE_ADR + 0x8) )
#define ETHMAC_AXI_TX_AR_ACE_CONTROL_ADR                     ( (XGMAC_DMA_BASE_ADR + 0x10) )
#define ETHMAC_AXI_RX_AW_ACE_CONTROL_ADR                     ( (XGMAC_DMA_BASE_ADR + 0x18) )
#define ETHMAC_AXI_TXRX_AWAR_ACE_CONTROL_ADR                 ( (XGMAC_DMA_BASE_ADR + 0x1C) )
#define ETHMAC_DMA_DEBUG_STATUS0_ADR                         ( (XGMAC_DMA_BASE_ADR + 0x20) )
#define ETHMAC_DMA_DEBUG_STATUS1_ADR                         ( (XGMAC_DMA_BASE_ADR + 0x24) )
#define ETHMAC_DMA_DEBUG_STATUS3_ADR                         ( (XGMAC_DMA_BASE_ADR + 0x2C) )
#define ETHMAC_DMA_TX_EDMA_CONTROL_ADR                       ( (XGMAC_DMA_BASE_ADR + 0x40) )
#define ETHMAC_DMA_RX_EDMA_CONTROL_ADR                       ( (XGMAC_DMA_BASE_ADR + 0x44) )
#define ETHMAC_AXI_LPI_ENTRY_INTERVAL_ADR                    ( (XGMAC_DMA_BASE_ADR + 0x50) )
#define XGMAC_DMA_CH0_BASE_ADR                               ( (XGMAC_BASE_ADR + 0x3100) )
#define ETHMAC_DMA_CH0_CONTROL_ADR                           ( (XGMAC_DMA_CH0_BASE_ADR + 0x0) )
#define ETHMAC_DMA_CH0_TX_CONTROL_ADR                        ( (XGMAC_DMA_CH0_BASE_ADR + 0x4) )
#define ETHMAC_DMA_CH0_RX_CONTROL_ADR                        ( (XGMAC_DMA_CH0_BASE_ADR + 0x8) )
#define ETHMAC_DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS_ADR      ( (XGMAC_DMA_CH0_BASE_ADR + 0xC) )
#define ETHMAC_DMA_CH0_TXDESC_LIST_LADDRESS_ADR              ( (XGMAC_DMA_CH0_BASE_ADR + 0x14) )
#define ETHMAC_DMA_CH0_RXDESC_LIST_LADDRESS_ADR              ( (XGMAC_DMA_CH0_BASE_ADR + 0x1C) )
#define ETHMAC_DMA_CH0_TXDESC_TAIL_LPOINTER_ADR              ( (XGMAC_DMA_CH0_BASE_ADR + 0x24) )
#define ETHMAC_DMA_CH0_RXDESC_TAIL_LPOINTER_ADR              ( (XGMAC_DMA_CH0_BASE_ADR + 0x2C) )
#define ETHMAC_DMA_CH0_TXDESC_RING_LENGTH_ADR                ( (XGMAC_DMA_CH0_BASE_ADR + 0x30) )
#define ETHMAC_DMA_CH0_RXDESC_RING_LENGTH_ADR                ( (XGMAC_DMA_CH0_BASE_ADR + 0x34) )
#define ETHMAC_DMA_CH0_INTERRUPT_ENABLE_ADR                  ( (XGMAC_DMA_CH0_BASE_ADR + 0x38) )
#define ETHMAC_DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER_ADR       ( (XGMAC_DMA_CH0_BASE_ADR + 0x3C) )
#define ETHMAC_DMA_CH0_CURRENT_APP_TXDESC_L_ADR              ( (XGMAC_DMA_CH0_BASE_ADR + 0x44) )
#define ETHMAC_DMA_CH0_CURRENT_APP_RXDESC_L_ADR              ( (XGMAC_DMA_CH0_BASE_ADR + 0x4C) )
#define ETHMAC_DMA_CH0_CURRENT_APP_TXBUFFER_H_ADR            ( (XGMAC_DMA_CH0_BASE_ADR + 0x50) )
#define ETHMAC_DMA_CH0_CURRENT_APP_TXBUFFER_L_ADR            ( (XGMAC_DMA_CH0_BASE_ADR + 0x54) )
#define ETHMAC_DMA_CH0_CURRENT_APP_RXBUFFER_H_ADR            ( (XGMAC_DMA_CH0_BASE_ADR + 0x58) )
#define ETHMAC_DMA_CH0_CURRENT_APP_RXBUFFER_L_ADR            ( (XGMAC_DMA_CH0_BASE_ADR + 0x5C) )
#define ETHMAC_DMA_CH0_STATUS_ADR                            ( (XGMAC_DMA_CH0_BASE_ADR + 0x60) )
#define ETHMAC_DMA_CH0_DEBUG_STATUS_ADR                      ( (XGMAC_DMA_CH0_BASE_ADR + 0x64) )
#define ETHMAC_DMA_CH0_DESC_MEM_CACHE_FILL_LEVEL_ADR         ( (XGMAC_DMA_CH0_BASE_ADR + 0x68) )
#define ETHMAC_DMA_CH0_MISS_FRAME_CNT_ADR                    ( (XGMAC_DMA_CH0_BASE_ADR + 0x6C) )
#define ETHMAC_DMA_CH0_TX_DATA_XFER_RING_OFFSET_ADR          ( (XGMAC_DMA_CH0_BASE_ADR + 0x70) )
#define ETHMAC_DMA_CH0_RX_DATA_XFER_RING_OFFSET_ADR          ( (XGMAC_DMA_CH0_BASE_ADR + 0x74) )
#define ETHMAC_DMA_CH0_TX_DESC_WRITE_RING_OFFSET_ADR         ( (XGMAC_DMA_CH0_BASE_ADR + 0x78) )
#define ETHMAC_DMA_CH0_RX_DESC_WRITE_RING_OFFSET_ADR         ( (XGMAC_DMA_CH0_BASE_ADR + 0x7C) )
#define XGMAC_DMA_CH1_BASE_ADR                               ( (XGMAC_BASE_ADR + 0x3180) )
#define ETHMAC_DMA_CH1_CONTROL_ADR                           ( (XGMAC_DMA_CH1_BASE_ADR + 0x0) )
#define ETHMAC_DMA_CH1_TX_CONTROL_ADR                        ( (XGMAC_DMA_CH1_BASE_ADR + 0x4) )
#define ETHMAC_DMA_CH1_RX_CONTROL_ADR                        ( (XGMAC_DMA_CH1_BASE_ADR + 0x8) )
#define ETHMAC_DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS_ADR      ( (XGMAC_DMA_CH1_BASE_ADR + 0xC) )
#define ETHMAC_DMA_CH1_TXDESC_LIST_LADDRESS_ADR              ( (XGMAC_DMA_CH1_BASE_ADR + 0x14) )
#define ETHMAC_DMA_CH1_RXDESC_LIST_LADDRESS_ADR              ( (XGMAC_DMA_CH1_BASE_ADR + 0x1C) )
#define ETHMAC_DMA_CH1_TXDESC_TAIL_LPOINTER_ADR              ( (XGMAC_DMA_CH1_BASE_ADR + 0x24) )
#define ETHMAC_DMA_CH1_RXDESC_TAIL_LPOINTER_ADR              ( (XGMAC_DMA_CH1_BASE_ADR + 0x2C) )
#define ETHMAC_DMA_CH1_TXDESC_RING_LENGTH_ADR                ( (XGMAC_DMA_CH1_BASE_ADR + 0x30) )
#define ETHMAC_DMA_CH1_RXDESC_RING_LENGTH_ADR                ( (XGMAC_DMA_CH1_BASE_ADR + 0x34) )
#define ETHMAC_DMA_CH1_INTERRUPT_ENABLE_ADR                  ( (XGMAC_DMA_CH1_BASE_ADR + 0x38) )
#define ETHMAC_DMA_CH1_RX_INTERRUPT_WATCHDOG_TIMER_ADR       ( (XGMAC_DMA_CH1_BASE_ADR + 0x3C) )
#define ETHMAC_DMA_CH1_CURRENT_APP_TXDESC_L_ADR              ( (XGMAC_DMA_CH1_BASE_ADR + 0x44) )
#define ETHMAC_DMA_CH1_CURRENT_APP_RXDESC_L_ADR              ( (XGMAC_DMA_CH1_BASE_ADR + 0x4C) )
#define ETHMAC_DMA_CH1_CURRENT_APP_TXBUFFER_L_ADR            ( (XGMAC_DMA_CH1_BASE_ADR + 0x54) )
#define ETHMAC_DMA_CH1_CURRENT_APP_RXBUFFER_L_ADR            ( (XGMAC_DMA_CH1_BASE_ADR + 0x5C) )
#define ETHMAC_DMA_CH1_STATUS_ADR                            ( (XGMAC_DMA_CH1_BASE_ADR + 0x60) )
#define ETHMAC_DMA_CH1_DEBUG_STATUS_ADR                      ( (XGMAC_DMA_CH1_BASE_ADR + 0x64) )
#define ETHMAC_DMA_CH1_DESC_MEM_CACHE_FILL_LEVEL_ADR         ( (XGMAC_DMA_CH1_BASE_ADR + 0x68) )
#define ETHMAC_DMA_CH1_MISS_FRAME_CNT_ADR                    ( (XGMAC_DMA_CH1_BASE_ADR + 0x6C) )
#define ETHMAC_DMA_CH1_TX_DATA_XFER_RING_OFFSET_ADR          ( (XGMAC_DMA_CH1_BASE_ADR + 0x70) )
#define ETHMAC_DMA_CH1_RX_DATA_XFER_RING_OFFSET_ADR          ( (XGMAC_DMA_CH1_BASE_ADR + 0x74) )
#define ETHMAC_DMA_CH1_TX_DESC_WRITE_RING_OFFSET_ADR         ( (XGMAC_DMA_CH1_BASE_ADR + 0x78) )
#define ETHMAC_DMA_CH1_RX_DESC_WRITE_RING_OFFSET_ADR         ( (XGMAC_DMA_CH1_BASE_ADR + 0x7C) )
#define XGMAC_DMA_DUMMY_BASE_ADR                             ( (XGMAC_BASE_ADR + 0x3FF8) )
#define ETHMAC_DMA_DUMMY_ADR                                 ( (XGMAC_DMA_DUMMY_BASE_ADR + 0x4) )
#define XPCS_BASE_ADR                                        ( (PBI_AP16_CONTROL_ADR + 0x400000) )
#define XS_PCS_MMD_BASE_ADR                                  ( (XPCS_BASE_ADR + 0x30000) )
#define XPCS_SR_XS_PCS_CTRL1_ADR                             ( (XS_PCS_MMD_BASE_ADR + 0x0) )
#define XPCS_SR_XS_PCS_STS1_ADR                              ( (XS_PCS_MMD_BASE_ADR + 0x4) )
#define XPCS_SR_XS_PCS_DEV_ID1_ADR                           ( (XS_PCS_MMD_BASE_ADR + 0x8) )
#define XPCS_SR_XS_PCS_DEV_ID2_ADR                           ( (XS_PCS_MMD_BASE_ADR + 0xC) )
#define XPCS_SR_XS_PCS_SPD_ABL_ADR                           ( (XS_PCS_MMD_BASE_ADR + 0x10) )
#define XPCS_SR_XS_PCS_DEV_PKG1_ADR                          ( (XS_PCS_MMD_BASE_ADR + 0x14) )
#define XPCS_SR_XS_PCS_DEV_PKG2_ADR                          ( (XS_PCS_MMD_BASE_ADR + 0x18) )
#define XPCS_SR_XS_PCS_CTRL2_ADR                             ( (XS_PCS_MMD_BASE_ADR + 0x1C) )
#define XPCS_SR_XS_PCS_STS2_ADR                              ( (XS_PCS_MMD_BASE_ADR + 0x20) )
#define XPCS_SR_XS_PCS_PKG1_ADR                              ( (XS_PCS_MMD_BASE_ADR + 0x38) )
#define XPCS_SR_XS_PCS_PKG2_ADR                              ( (XS_PCS_MMD_BASE_ADR + 0x3C) )
#define XPCS_SR_XS_PCS_EEE_ABL_ADR                           ( (XS_PCS_MMD_BASE_ADR + 0x50) )
#define XPCS_SR_XS_PCS_EEE_WKERR_ADR                         ( (XS_PCS_MMD_BASE_ADR + 0x58) )
#define XPCS_SR_XS_PCS_LSTS_ADR                              ( (XS_PCS_MMD_BASE_ADR + 0x60) )
#define XPCS_SR_XS_PCS_TCTRL_ADR                             ( (XS_PCS_MMD_BASE_ADR + 0x64) )
#define XPCS_SR_XS_PCS_KR_STS1_ADR                           ( (XS_PCS_MMD_BASE_ADR + 0x80) )
#define XPCS_SR_XS_PCS_KR_STS2_ADR                           ( (XS_PCS_MMD_BASE_ADR + 0x84) )
#define XPCS_SR_XS_PCS_TP_A0_ADR                             ( (XS_PCS_MMD_BASE_ADR + 0x88) )
#define XPCS_SR_XS_PCS_TP_A1_ADR                             ( (XS_PCS_MMD_BASE_ADR + 0x8C) )
#define XPCS_SR_XS_PCS_TP_A2_ADR                             ( (XS_PCS_MMD_BASE_ADR + 0x90) )
#define XPCS_SR_XS_PCS_TP_A3_ADR                             ( (XS_PCS_MMD_BASE_ADR + 0x94) )
#define XPCS_SR_XS_PCS_TP_B0_ADR                             ( (XS_PCS_MMD_BASE_ADR + 0x98) )
#define XPCS_SR_XS_PCS_TP_B1_ADR                             ( (XS_PCS_MMD_BASE_ADR + 0x9C) )
#define XPCS_SR_XS_PCS_TP_B2_ADR                             ( (XS_PCS_MMD_BASE_ADR + 0xA0) )
#define XPCS_SR_XS_PCS_TP_B3_ADR                             ( (XS_PCS_MMD_BASE_ADR + 0xA4) )
#define XPCS_SR_XS_PCS_TP_CTRL_ADR                           ( (XS_PCS_MMD_BASE_ADR + 0xA8) )
#define XPCS_SR_XS_PCS_TP_ERRCTR_ADR                         ( (XS_PCS_MMD_BASE_ADR + 0xAC) )
#define XPCS_SR_PCS_TIME_SYNC_PCS_ABL_ADR                    ( (XS_PCS_MMD_BASE_ADR + 0x1C20) )
#define XPCS_SR_PCS_TIME_SYNC_TX_MAX_DLY_LWR_ADR             ( (XS_PCS_MMD_BASE_ADR + 0x1C24) )
#define XPCS_SR_PCS_TIME_SYNC_TX_MAX_DLY_UPR_ADR             ( (XS_PCS_MMD_BASE_ADR + 0x1C28) )
#define XPCS_SR_PCS_TIME_SYNC_TX_MIN_DLY_LWR_ADR             ( (XS_PCS_MMD_BASE_ADR + 0x1C2C) )
#define XPCS_SR_PCS_TIME_SYNC_TX_MIN_DLY_UPR_ADR             ( (XS_PCS_MMD_BASE_ADR + 0x1C30) )
#define XPCS_SR_PCS_TIME_SYNC_RX_MAX_DLY_LWR_ADR             ( (XS_PCS_MMD_BASE_ADR + 0x1C34) )
#define XPCS_SR_PCS_TIME_SYNC_RX_MAX_DLY_UPR_ADR             ( (XS_PCS_MMD_BASE_ADR + 0x1C38) )
#define XPCS_SR_PCS_TIME_SYNC_RX_MIN_DLY_LWR_ADR             ( (XS_PCS_MMD_BASE_ADR + 0x1C3C) )
#define XPCS_SR_PCS_TIME_SYNC_RX_MIN_DLY_UPR_ADR             ( (XS_PCS_MMD_BASE_ADR + 0x1C40) )
#define XPCS_VR_XS_PCS_DIG_CTRL1_ADR                         ( (XS_PCS_MMD_BASE_ADR + 0x8000) )
#define XPCS_VR_XS_PCS_DIG_CTRL2_ADR                         ( (XS_PCS_MMD_BASE_ADR + 0x8004) )
#define XPCS_VR_XS_PCS_DIG_ERRCNT_ADR                        ( (XS_PCS_MMD_BASE_ADR + 0x8008) )
#define XPCS_VR_XS_PCS_XAUI_CTRL_ADR                         ( (XS_PCS_MMD_BASE_ADR + 0x8010) )
#define XPCS_VR_XS_PCS_DEBUG_CTRL_ADR                        ( (XS_PCS_MMD_BASE_ADR + 0x8014) )
#define XPCS_VR_XS_PCS_EEE_MCTRL_ADR                         ( (XS_PCS_MMD_BASE_ADR + 0x8018) )
#define XPCS_VR_XS_PCS_KR_CTRL_ADR                           ( (XS_PCS_MMD_BASE_ADR + 0x801C) )
#define XPCS_VR_XS_PCS_EEE_TXTIMER_ADR                       ( (XS_PCS_MMD_BASE_ADR + 0x8020) )
#define XPCS_VR_XS_PCS_EEE_RXTIMER_ADR                       ( (XS_PCS_MMD_BASE_ADR + 0x8024) )
#define XPCS_VR_XS_PCS_DIG_STS_ADR                           ( (XS_PCS_MMD_BASE_ADR + 0x8040) )
#define XPCS_VR_XS_PCS_ICG_ERRCNT1_ADR                       ( (XS_PCS_MMD_BASE_ADR + 0x8044) )
#define VS_MMD1_BASE_ADR                                     ( (XPCS_BASE_ADR + 0x1E0000) )
#define XPCS_SR_VSMMD_PMA_ID1_ADR                            ( (VS_MMD1_BASE_ADR + 0x0) )
#define XPCS_SR_VSMMD_PMA_ID2_ADR                            ( (VS_MMD1_BASE_ADR + 0x4) )
#define XPCS_SR_VSMMD_DEV_ID1_ADR                            ( (VS_MMD1_BASE_ADR + 0x8) )
#define XPCS_SR_VSMMD_DEV_ID2_ADR                            ( (VS_MMD1_BASE_ADR + 0xC) )
#define XPCS_SR_VSMMD_PCS_ID1_ADR                            ( (VS_MMD1_BASE_ADR + 0x10) )
#define XPCS_SR_VSMMD_PCS_ID2_ADR                            ( (VS_MMD1_BASE_ADR + 0x14) )
#define XPCS_SR_VSMMD_AN_ID1_ADR                             ( (VS_MMD1_BASE_ADR + 0x18) )
#define XPCS_SR_VSMMD_AN_ID2_ADR                             ( (VS_MMD1_BASE_ADR + 0x1C) )
#define XPCS_SR_VSMMD_STS_ADR                                ( (VS_MMD1_BASE_ADR + 0x20) )
#define XPCS_SR_VSMMD_CTRL_ADR                               ( (VS_MMD1_BASE_ADR + 0x24) )
#define XPCS_SR_VSMMD_PKGID1_ADR                             ( (VS_MMD1_BASE_ADR + 0x38) )
#define XPCS_SR_VSMMD_PKGID2_ADR                             ( (VS_MMD1_BASE_ADR + 0x3C) )
#define VS_MII_MMD_BASE_ADR                                  (  (XPCS_BASE_ADR + 0x1F0000) )
#define XPCS_SR_MII_CTRL_ADR                                 ( (VS_MII_MMD_BASE_ADR + 0x0) )
#define XPCS_SR_MII_STS_ADR                                  ( (VS_MII_MMD_BASE_ADR + 0x4) )
#define XPCS_SR_MII_DEV_ID1_ADR                              ( (VS_MII_MMD_BASE_ADR + 0x8) )
#define XPCS_SR_MII_DEV_ID2_ADR                              ( (VS_MII_MMD_BASE_ADR + 0xC) )
#define XPCS_SR_MII_AN_ADV_ADR                               ( (VS_MII_MMD_BASE_ADR + 0x10) )
#define XPCS_SR_MII_LP_BABL_ADR                              ( (VS_MII_MMD_BASE_ADR + 0x14) )
#define XPCS_SR_MII_EXPN_ADR                                 ( (VS_MII_MMD_BASE_ADR + 0x18) )
#define XPCS_SR_MII_EXT_STS_ADR                              ( (VS_MII_MMD_BASE_ADR + 0x3C) )
#define XPCS_VR_MII_DIG_CTRL1_ADR                            ( (VS_MII_MMD_BASE_ADR + 0x8000) )
#define XPCS_VR_MII_AN_CTRL_ADR                              ( (VS_MII_MMD_BASE_ADR + 0x8004) )
#define XPCS_VR_MII_AN_INTR_STS_ADR                          ( (VS_MII_MMD_BASE_ADR + 0x8008) )
#define XPCS_VR_MII_LINK_TIMER_CTRL_ADR                      ( (VS_MII_MMD_BASE_ADR + 0x8028) )
#define XPCS_VR_MII_ICG_ERRCNT1_ADR                          ( (VS_MII_MMD_BASE_ADR + 0x8044) )
#define PMA_BASE_ADR                     (   (PBI_AP16_CONTROL_ADR + 0x600000) )
#define PMA_CONTROL_0_ADR                (   (PMA_BASE_ADR + 0x0000) )
#define PCIE_DBI_BASE_ADR                              ( (PCIDBG_BASE_ADR) )
#define PF0_TYPE1_HDR_BaseAddress                      ( (PCIE_DBI_BASE_ADR + 0x0) )
#define PF0_RAS_DES_CAP_BaseAddress                    ( (PCIE_DBI_BASE_ADR + 0x170) )
#define PF0_PM_CAP_BaseAddress                         ( (PCIE_DBI_BASE_ADR + 0x40) )
#define PF0_PCIE_CAP_BaseAddress                       ( (PCIE_DBI_BASE_ADR + 0x70) )
#define PF0_AER_CAP_BaseAddress                        ( (PCIE_DBI_BASE_ADR + 0x100) )
#define PF0_MSI_CAP_BaseAddress                        ( (PCIE_DBI_BASE_ADR + 0x50) )
#define PF0_MSIX_CAP_BaseAddress                       ( (PCIE_DBI_BASE_ADR + 0xb0) )
#define PF0_PORT_LOGIC_BaseAddress                     ( (PCIE_DBI_BASE_ADR + 0x700) )
#define PF0_TYPE0_HDR_BaseAddress                      ( (PCIE_DBI_BASE_ADR + 0x0) )
#define PF0_LTR_CAP_BaseAddress                        ( (PCIE_DBI_BASE_ADR + 0x158) )
#define PF0_SPCIE_CAP_BaseAddress                      ( (PCIE_DBI_BASE_ADR + 0x148) )
#define PF0_L1SUB_CAP_BaseAddress                      ( (PCIE_DBI_BASE_ADR + 0x160) )
#define PCIE_DBI_BAR0_ADR                                       ( (PF0_TYPE0_HDR_BaseAddress + 0x10) )
#define PCIE_DBI_BAR1_ADR                                       ( (PF0_TYPE0_HDR_BaseAddress + 0x14) )
#define PCIE_DBI_BAR2_ADR                                       ( (PF0_TYPE0_HDR_BaseAddress + 0x18) )
#define PCIE_DBI_BAR4_ADR                                       ( (PF0_TYPE0_HDR_BaseAddress + 0x20) )
#define PCIE_DBI_TYPE1_DEV_ID_VEND_ID_ADR                       ( (PF0_TYPE1_HDR_BaseAddress + 0x0) )
#define PCIE_DBI_TYPE1_STATUS_COMMAND_ADR                       ( (PF0_TYPE1_HDR_BaseAddress + 0x4) )
#define PCIE_DBI_TYPE1_CLASS_CODE_REV_ID_ADR                    ( (PF0_TYPE1_HDR_BaseAddress + 0x8) )
#define PCIE_DBI_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_ADR    ( (PF0_TYPE1_HDR_BaseAddress + 0xc) )
#define PCIE_DBI_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_ADR      ( (PF0_TYPE1_HDR_BaseAddress + 0x18) )
#define PCIE_DBI_SEC_STAT_IO_LIMIT_IO_BASE_ADR                  ( (PF0_TYPE1_HDR_BaseAddress + 0x1c) )
#define PCIE_DBI_MEM_LIMIT_MEM_BASE_ADR                         ( (PF0_TYPE1_HDR_BaseAddress + 0x20) )
#define PCIE_DBI_PREF_MEM_LIMIT_PREF_MEM_BASE_ADR               ( (PF0_TYPE1_HDR_BaseAddress + 0x24) )
#define PCIE_DBI_PREF_BASE_UPPER_ADR                            ( (PF0_TYPE1_HDR_BaseAddress + 0x28) )
#define PCIE_DBI_PREF_LIMIT_UPPER_ADR                           ( (PF0_TYPE1_HDR_BaseAddress + 0x2c) )
#define PCIE_DBI_IO_LIMIT_UPPER_IO_BASE_UPPER_ADR               ( (PF0_TYPE1_HDR_BaseAddress + 0x30) )
#define PCIE_DBI_TYPE1_CAP_PTR_ADR                              ( (PF0_TYPE1_HDR_BaseAddress + 0x34) )
#define PCIE_DBI_TYPE1_EXP_ROM_BASE_ADR                         ( (PF0_TYPE1_HDR_BaseAddress + 0x38) )
#define PCIE_DBI_BRIDGE_CTRL_INT_PIN_INT_LINE_ADR               ( (PF0_TYPE1_HDR_BaseAddress + 0x3c) )
#define PCIE_DBI_SPCIE_CAP_HEADER_ADR                           ( (PF0_SPCIE_CAP_BaseAddress + 0x0) )
#define PCIE_DBI_LINK_CONTROL3_ADR                              ( (PF0_SPCIE_CAP_BaseAddress + 0x4) )
#define PCIE_DBI_LANE_ERR_STATUS_ADR                            ( (PF0_SPCIE_CAP_BaseAddress + 0x8) )
#define PCIE_DBI_SPCIE_CAP_OFF_0CH_ADR                          ( (PF0_SPCIE_CAP_BaseAddress + 0xc) )
#define PCIE_DBI_L1SUB_CAP_HEADER_ADR                           ( (PF0_L1SUB_CAP_BaseAddress + 0x0) )
#define PCIE_DBI_L1SUB_CAPABILITY_ADR                           ( (PF0_L1SUB_CAP_BaseAddress + 0x4) )
#define PCIE_DBI_L1SUB_CONTROL1_ADR                             ( (PF0_L1SUB_CAP_BaseAddress + 0x8) )
#define PCIE_DBI_L1SUB_CONTROL2_ADR                             ( (PF0_L1SUB_CAP_BaseAddress + 0xc) )
#define PCIE_DBI_RAS_DES_CAP_HEADER_ADR                         ( (PF0_RAS_DES_CAP_BaseAddress + 0x0) )
#define PCIE_DBI_VENDOR_SPECIFIC_HEADER_ADR                     ( (PF0_RAS_DES_CAP_BaseAddress + 0x4) )
#define PCIE_DBI_EVENT_COUNTER_CONTROL_ADR                      ( (PF0_RAS_DES_CAP_BaseAddress + 0x8) )
#define PCIE_DBI_EVENT_COUNTER_DATA_ADR                         ( (PF0_RAS_DES_CAP_BaseAddress + 0xc) )
#define PCIE_DBI_TIME_BASED_ANALYSIS_CONTROL_ADR                ( (PF0_RAS_DES_CAP_BaseAddress + 0x10) )
#define PCIE_DBI_TIME_BASED_ANALYSIS_DATA_ADR                   ( (PF0_RAS_DES_CAP_BaseAddress + 0x14) )
#define PCIE_DBI_EINJ_ENABLE_ADR                                ( (PF0_RAS_DES_CAP_BaseAddress + 0x30) )
#define PCIE_DBI_EINJ0_CRC_ADR                                  ( (PF0_RAS_DES_CAP_BaseAddress + 0x34) )
#define PCIE_DBI_EINJ1_SEQNUM_ADR                               ( (PF0_RAS_DES_CAP_BaseAddress + 0x38) )
#define PCIE_DBI_EINJ2_DLLP_ADR                                 ( (PF0_RAS_DES_CAP_BaseAddress + 0x3c) )
#define PCIE_DBI_EINJ3_SYMBOL_ADR                               ( (PF0_RAS_DES_CAP_BaseAddress + 0x40) )
#define PCIE_DBI_EINJ4_FC_ADR                                   ( (PF0_RAS_DES_CAP_BaseAddress + 0x44) )
#define PCIE_DBI_EINJ5_SP_TLP_ADR                               ( (PF0_RAS_DES_CAP_BaseAddress + 0x48) )
#define PCIE_DBI_EINJ6_COMPARE_POINT_H0_ADR                     ( (PF0_RAS_DES_CAP_BaseAddress + 0x4c) )
#define PCIE_DBI_EINJ6_COMPARE_POINT_H1_ADR                     ( (PF0_RAS_DES_CAP_BaseAddress + 0x50) )
#define PCIE_DBI_EINJ6_COMPARE_POINT_H2_ADR                     ( (PF0_RAS_DES_CAP_BaseAddress + 0x54) )
#define PCIE_DBI_EINJ6_COMPARE_POINT_H3_ADR                     ( (PF0_RAS_DES_CAP_BaseAddress + 0x58) )
#define PCIE_DBI_EINJ6_COMPARE_VALUE_H0_ADR                     ( (PF0_RAS_DES_CAP_BaseAddress + 0x5c) )
#define PCIE_DBI_EINJ6_COMPARE_VALUE_H1_ADR                     ( (PF0_RAS_DES_CAP_BaseAddress + 0x60) )
#define PCIE_DBI_EINJ6_COMPARE_VALUE_H2_ADR                     ( (PF0_RAS_DES_CAP_BaseAddress + 0x64) )
#define PCIE_DBI_EINJ6_COMPARE_VALUE_H3_ADR                     ( (PF0_RAS_DES_CAP_BaseAddress + 0x68) )
#define PCIE_DBI_EINJ6_CHANGE_POINT_H0_ADR                      ( (PF0_RAS_DES_CAP_BaseAddress + 0x6c) )
#define PCIE_DBI_EINJ6_CHANGE_POINT_H1_ADR                      ( (PF0_RAS_DES_CAP_BaseAddress + 0x70) )
#define PCIE_DBI_EINJ6_CHANGE_POINT_H2_ADR                      ( (PF0_RAS_DES_CAP_BaseAddress + 0x74) )
#define PCIE_DBI_EINJ6_CHANGE_POINT_H3_ADR                      ( (PF0_RAS_DES_CAP_BaseAddress + 0x78) )
#define PCIE_DBI_EINJ6_CHANGE_VALUE_H0_ADR                      ( (PF0_RAS_DES_CAP_BaseAddress + 0x7c) )
#define PCIE_DBI_EINJ6_CHANGE_VALUE_H1_ADR                      ( (PF0_RAS_DES_CAP_BaseAddress + 0x80) )
#define PCIE_DBI_EINJ6_CHANGE_VALUE_H2_ADR                      ( (PF0_RAS_DES_CAP_BaseAddress + 0x84) )
#define PCIE_DBI_EINJ6_CHANGE_VALUE_H3_ADR                      ( (PF0_RAS_DES_CAP_BaseAddress + 0x88) )
#define PCIE_DBI_EINJ6_TLP_ADR                                  ( (PF0_RAS_DES_CAP_BaseAddress + 0x8c) )
#define PCIE_DBI_SD_CONTROL1_ADR                                ( (PF0_RAS_DES_CAP_BaseAddress + 0xa0) )
#define PCIE_DBI_SD_CONTROL2_ADR                                ( (PF0_RAS_DES_CAP_BaseAddress + 0xa4) )
#define PCIE_DBI_SD_STATUS_L1LANE_ADR                           ( (PF0_RAS_DES_CAP_BaseAddress + 0xb0) )
#define PCIE_DBI_SD_STATUS_L1LTSSM_ADR                          ( (PF0_RAS_DES_CAP_BaseAddress + 0xb4) )
#define PCIE_DBI_SD_STATUS_PM_ADR                               ( (PF0_RAS_DES_CAP_BaseAddress + 0xb8) )
#define PCIE_DBI_SD_STATUS_L2_ADR                               ( (PF0_RAS_DES_CAP_BaseAddress + 0xbc) )
#define PCIE_DBI_SD_STATUS_L3FC_ADR                             ( (PF0_RAS_DES_CAP_BaseAddress + 0xc0) )
#define PCIE_DBI_SD_STATUS_L3_ADR                               ( (PF0_RAS_DES_CAP_BaseAddress + 0xc4) )
#define PCIE_DBI_SD_EQ_CONTROL1_ADR                             ( (PF0_RAS_DES_CAP_BaseAddress + 0xd0) )
#define PCIE_DBI_SD_EQ_CONTROL2_ADR                             ( (PF0_RAS_DES_CAP_BaseAddress + 0xd4) )
#define PCIE_DBI_SD_EQ_CONTROL3_ADR                             ( (PF0_RAS_DES_CAP_BaseAddress + 0xd8) )
#define PCIE_DBI_SD_EQ_STATUS1_ADR                              ( (PF0_RAS_DES_CAP_BaseAddress + 0xe0) )
#define PCIE_DBI_SD_EQ_STATUS2_ADR                              ( (PF0_RAS_DES_CAP_BaseAddress + 0xe4) )
#define PCIE_DBI_SD_EQ_STATUS3_ADR                              ( (PF0_RAS_DES_CAP_BaseAddress + 0xe8) )
#define PCIE_DBI_CAP_ID_NXT_PTR_ADR                             ( (PF0_PM_CAP_BaseAddress + 0x0) )
#define PCIE_DBI_CON_STATUS_ADR                                 ( (PF0_PM_CAP_BaseAddress + 0x4) )
#define PCIE_DBI_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_ADR     ( (PF0_PCIE_CAP_BaseAddress + 0x0) )
#define PCIE_DBI_DEVICE_CAPABILITIES_ADR                        ( (PF0_PCIE_CAP_BaseAddress + 0x4) )
#define PCIE_DBI_DEVICE_CONTROL_DEVICE_STATUS                   ( (PF0_PCIE_CAP_BaseAddress + 0x8) )
#define PCIE_DBI_LINK_CAPABILITIES_ADR                          ( (PF0_PCIE_CAP_BaseAddress + 0xc) )
#define PCIE_DBI_LINK_CONTROL_LINK_STATUS_ADR                   ( (PF0_PCIE_CAP_BaseAddress + 0x10) )
#define PCIE_DBI_SLOT_CAPABILITIES_ADR                          ( (PF0_PCIE_CAP_BaseAddress + 0x14) )
#define PCIE_DBI_SLOT_CONTROL_SLOT_STATUS                       ( (PF0_PCIE_CAP_BaseAddress + 0x18) )
#define PCIE_DBI_ROOT_CONTROL_ROOT_CAPABILITIES_ADR             ( (PF0_PCIE_CAP_BaseAddress + 0x1c) )
#define PCIE_DBI_ROOT_STATUS_ADR                                ( (PF0_PCIE_CAP_BaseAddress + 0x20) )
#define PCIE_DBI_DEVICE_CAPABILITIES2_ADR                       ( (PF0_PCIE_CAP_BaseAddress + 0x24) )
#define PCIE_DBI_DEVICE_CONTROL2_DEVICE_STATUS2_ADR             ( (PF0_PCIE_CAP_BaseAddress + 0x28) )
#define PCIE_DBI_LINK_CAPABILITIES2_ADR                         ( (PF0_PCIE_CAP_BaseAddress + 0x2c) )
#define PCIE_DBI_LINK_CONTROL2_LINK_STATUS2_ADR                 ( (PF0_PCIE_CAP_BaseAddress + 0x30) )
#define PCIE_DBI_AER_EXT_CAP_HDR_ADR                            ( (PF0_AER_CAP_BaseAddress + 0x0) )
#define PCIE_DBI_UNCORR_ERR_STATUS_ADR                          ( (PF0_AER_CAP_BaseAddress + 0x4) )
#define PCIE_DBI_UNCORR_ERR_MASK_ADR                            ( (PF0_AER_CAP_BaseAddress + 0x8) )
#define PCIE_DBI_UNCORR_ERR_SEV_ADR                             ( (PF0_AER_CAP_BaseAddress + 0xc) )
#define PCIE_DBI_CORR_ERR_STATUS_ADR                            ( (PF0_AER_CAP_BaseAddress + 0x10) )
#define PCIE_DBI_CORR_ERR_MASK_ADR                              ( (PF0_AER_CAP_BaseAddress + 0x14) )
#define PCIE_DBI_ADV_ERR_CAP_CTRL_ADR                           ( (PF0_AER_CAP_BaseAddress + 0x18) )
#define PCIE_DBI_HDR_LOG_0_ADR                                  ( (PF0_AER_CAP_BaseAddress + 0x1c) )
#define PCIE_DBI_HDR_LOG_1_ADR                                  ( (PF0_AER_CAP_BaseAddress + 0x20) )
#define PCIE_DBI_HDR_LOG_2_ADR                                  ( (PF0_AER_CAP_BaseAddress + 0x24) )
#define PCIE_DBI_HDR_LOG_3_ADR                                  ( (PF0_AER_CAP_BaseAddress + 0x28) )
#define PCIE_DBI_ROOT_ERR_CMD_ADR                               ( (PF0_AER_CAP_BaseAddress + 0x2c) )
#define PCIE_DBI_ROOT_ERR_STATUS_ADR                            ( (PF0_AER_CAP_BaseAddress + 0x30) )
#define PCIE_DBI_ERR_SRC_ID_ADR                                 ( (PF0_AER_CAP_BaseAddress + 0x34) )
#define PCIE_DBI_TLP_PREFIX_LOG_1_ADR                           ( (PF0_AER_CAP_BaseAddress + 0x38) )
#define PCIE_DBI_TLP_PREFIX_LOG_2_ADR                           ( (PF0_AER_CAP_BaseAddress + 0x3c) )
#define PCIE_DBI_TLP_PREFIX_LOG_3_ADR                           ( (PF0_AER_CAP_BaseAddress + 0x40) )
#define PCIE_DBI_TLP_PREFIX_LOG_4_ADR                           ( (PF0_AER_CAP_BaseAddress + 0x44) )
#define PCIE_DBI_PCI_MSI_CAP_ID_NEXT_CTRL_ADR                   ( (PF0_MSI_CAP_BaseAddress + 0x0) )
#define PCIE_DBI_MSI_CAP_OFF_04H_ADR                            ( (PF0_MSI_CAP_BaseAddress + 0x4) )
#define PCIE_DBI_MSI_CAP_OFF_08H_ADR                            ( (PF0_MSI_CAP_BaseAddress + 0x8) )
#define PCIE_DBI_MSI_CAP_OFF_0CH_ADR                            ( (PF0_MSI_CAP_BaseAddress + 0xc) )
#define PCIE_DBI_MSI_CAP_OFF_10H_ADR                            ( (PF0_MSI_CAP_BaseAddress + 0x10) )
#define PCIE_DBI_MSI_CAP_OFF_14H_ADR                            ( (PF0_MSI_CAP_BaseAddress + 0x14) )
#define PCIE_DBI_PCI_MSIX_CAP_ID_NEXT_CTRL_ADR                  ( (PF0_MSIX_CAP_BaseAddress + 0x0) )
#define PCIE_DBI_MSIX_TABLE_OFFSET_ADR                          ( (PF0_MSIX_CAP_BaseAddress + 0x4) )
#define PCIE_DBI_MSIX_PBA_OFFSET_ADR                            ( (PF0_MSIX_CAP_BaseAddress + 0x8) )
#define PCIE_DBI_ACK_LATENCY_TIMER_ADR                          ( (PF0_PORT_LOGIC_BaseAddress + 0x0) )
#define PCIE_DBI_VENDOR_SPEC_DLLP_ADR                           ( (PF0_PORT_LOGIC_BaseAddress + 0x4) )
#define PCIE_DBI_PORT_FORCE_ADR                                 ( (PF0_PORT_LOGIC_BaseAddress + 0x8) )
#define PCIE_DBI_ACK_F_ASPM_CTRL_ADR                            ( (PF0_PORT_LOGIC_BaseAddress + 0xc) )
#define PCIE_DBI_PORT_LINK_CTRL_ADR                             ( (PF0_PORT_LOGIC_BaseAddress + 0x10) )
#define PCIE_DBI_LANE_SKEW_ADR                                  ( (PF0_PORT_LOGIC_BaseAddress + 0x14) )
#define PCIE_DBI_TIMER_CTRL_MAX_FUNC_NUM_ADR                    ( (PF0_PORT_LOGIC_BaseAddress + 0x18) )
#define PCIE_DBI_SYMBOL_TIMER_FILTER_1_ADR                      ( (PF0_PORT_LOGIC_BaseAddress + 0x1c) )
#define PCIE_DBI_FILTER_MASK_2_ADR                              ( (PF0_PORT_LOGIC_BaseAddress + 0x20) )
#define PCIE_DBI_AMBA_MUL_OB_DECOMP_NP_SUB_REQ_CTRL_ADR         ( (PF0_PORT_LOGIC_BaseAddress + 0x24) )
#define PCIE_DBI_PL_DEBUG0_ADR                                  ( (PF0_PORT_LOGIC_BaseAddress + 0x28) )
#define PCIE_DBI_PL_DEBUG1_ADR                                  ( (PF0_PORT_LOGIC_BaseAddress + 0x2c) )
#define PCIE_DBI_TX_P_FC_CREDIT_STATUS_ADR                      ( (PF0_PORT_LOGIC_BaseAddress + 0x30) )
#define PCIE_DBI_TX_NP_FC_CREDIT_STATUS_ADR                     ( (PF0_PORT_LOGIC_BaseAddress + 0x34) )
#define PCIE_DBI_TX_CPL_FC_CREDIT_STATUS_ADR                    ( (PF0_PORT_LOGIC_BaseAddress + 0x38) )
#define PCIE_DBI_QUEUE_STATUS_ADR                               ( (PF0_PORT_LOGIC_BaseAddress + 0x3c) )
#define PCIE_DBI_VC_TX_ARBI_1_ADR                               ( (PF0_PORT_LOGIC_BaseAddress + 0x40) )
#define PCIE_DBI_VC_TX_ARBI_2_ADR                               ( (PF0_PORT_LOGIC_BaseAddress + 0x44) )
#define PCIE_DBI_VC0_P_RX_Q_CTRL_ADR                            ( (PF0_PORT_LOGIC_BaseAddress + 0x48) )
#define PCIE_DBI_VC0_NP_RX_Q_CTRL_ADR                           ( (PF0_PORT_LOGIC_BaseAddress + 0x4c) )
#define PCIE_DBI_VC0_CPL_RX_Q_CTRL_ADR                          ( (PF0_PORT_LOGIC_BaseAddress + 0x50) )
#define PCIE_DBI_GEN2_CTRL_ADR                                  ( (PF0_PORT_LOGIC_BaseAddress + 0x10c) )
#define PCIE_DBI_PHY_STATUS_ADR                                 ( (PF0_PORT_LOGIC_BaseAddress + 0x110) )
#define PCIE_DBI_PHY_CONTROL_ADR                                ( (PF0_PORT_LOGIC_BaseAddress + 0x114) )
#define PCIE_DBI_MSI_CTRL_ADDR_ADR                              ( (PF0_PORT_LOGIC_BaseAddress + 0x120) )
#define PCIE_DBI_MSI_CTRL_UPPER_ADDR_ADR                        ( (PF0_PORT_LOGIC_BaseAddress + 0x124) )
#define PCIE_DBI_MSI_CTRL_INT_0_EN_ADR                          ( (PF0_PORT_LOGIC_BaseAddress + 0x128) )
#define PCIE_DBI_MSI_CTRL_INT_0_MASK_ADR                        ( (PF0_PORT_LOGIC_BaseAddress + 0x12c) )
#define PCIE_DBI_MSI_CTRL_INT_0_STATUS_ADR                      ( (PF0_PORT_LOGIC_BaseAddress + 0x130) )
#define PCIE_DBI_MSI_CTRL_INT_1_EN_ADR                          ( (PF0_PORT_LOGIC_BaseAddress + 0x134) )
#define PCIE_DBI_MSI_CTRL_INT_1_MASK_ADR                        ( (PF0_PORT_LOGIC_BaseAddress + 0x138) )
#define PCIE_DBI_MSI_CTRL_INT_1_STATUS_ADR                      ( (PF0_PORT_LOGIC_BaseAddress + 0x13c) )
#define PCIE_DBI_MSI_CTRL_INT_2_EN_ADR                          ( (PF0_PORT_LOGIC_BaseAddress + 0x140) )
#define PCIE_DBI_MSI_CTRL_INT_2_MASK_ADR                        ( (PF0_PORT_LOGIC_BaseAddress + 0x144) )
#define PCIE_DBI_MSI_CTRL_INT_2_STATUS_ADR                      ( (PF0_PORT_LOGIC_BaseAddress + 0x148) )
#define PCIE_DBI_MSI_CTRL_INT_3_EN_ADR                          ( (PF0_PORT_LOGIC_BaseAddress + 0x14c) )
#define PCIE_DBI_MSI_CTRL_INT_3_MASK_ADR                        ( (PF0_PORT_LOGIC_BaseAddress + 0x150) )
#define PCIE_DBI_MSI_CTRL_INT_3_STATUS_ADR                      ( (PF0_PORT_LOGIC_BaseAddress + 0x154) )
#define PCIE_DBI_MSI_CTRL_INT_4_EN_ADR                          ( (PF0_PORT_LOGIC_BaseAddress + 0x158) )
#define PCIE_DBI_MSI_CTRL_INT_4_MASK_ADR                        ( (PF0_PORT_LOGIC_BaseAddress + 0x15c) )
#define PCIE_DBI_MSI_CTRL_INT_4_STATUS_ADR                      ( (PF0_PORT_LOGIC_BaseAddress + 0x160) )
#define PCIE_DBI_MSI_CTRL_INT_5_EN_ADR                          ( (PF0_PORT_LOGIC_BaseAddress + 0x164) )
#define PCIE_DBI_MSI_CTRL_INT_5_MASK_ADR                        ( (PF0_PORT_LOGIC_BaseAddress + 0x168) )
#define PCIE_DBI_MSI_CTRL_INT_5_STATUS_ADR                      ( (PF0_PORT_LOGIC_BaseAddress + 0x16c) )
#define PCIE_DBI_MSI_CTRL_INT_6_EN_ADR                          ( (PF0_PORT_LOGIC_BaseAddress + 0x170) )
#define PCIE_DBI_MSI_CTRL_INT_6_MASK_ADR                        ( (PF0_PORT_LOGIC_BaseAddress + 0x174) )
#define PCIE_DBI_MSI_CTRL_INT_6_STATUS_ADR                      ( (PF0_PORT_LOGIC_BaseAddress + 0x178) )
#define PCIE_DBI_MSI_CTRL_INT_7_EN_ADR                          ( (PF0_PORT_LOGIC_BaseAddress + 0x17c) )
#define PCIE_DBI_MSI_CTRL_INT_7_MASK_ADR                        ( (PF0_PORT_LOGIC_BaseAddress + 0x180) )
#define PCIE_DBI_MSI_CTRL_INT_7_STATUS_ADR                      ( (PF0_PORT_LOGIC_BaseAddress + 0x184) )
#define PCIE_DBI_MSI_GPIO_IO_ADR                                ( (PF0_PORT_LOGIC_BaseAddress + 0x188) )
#define PCIE_DBI_CLOCK_GATING_CTRL_ADR                          ( (PF0_PORT_LOGIC_BaseAddress + 0x18c) )
#define PCIE_DBI_GEN3_RELATED_ADR                               ( (PF0_PORT_LOGIC_BaseAddress + 0x190) )
#define PCIE_DBI_GEN3_EQ_CONTROL_ADR                            ( (PF0_PORT_LOGIC_BaseAddress + 0x1a8) )
#define PCIE_DBI_GEN3_EQ_FB_MODE_DIR_CHANGE_ADR                 ( (PF0_PORT_LOGIC_BaseAddress + 0x1ac) )
#define PCIE_DBI_ORDER_RULE_CTRL_ADR                            ( (PF0_PORT_LOGIC_BaseAddress + 0x1b4) )
#define PCIE_DBI_PIPE_LOOPBACK_CONTROL_ADR                      ( (PF0_PORT_LOGIC_BaseAddress + 0x1b8) )
#define PCIE_DBI_MISC_CONTROL_1_ADR                             ( (PF0_PORT_LOGIC_BaseAddress + 0x1bc) )
#define PCIE_DBI_MULTI_LANE_CONTROL_ADR                         ( (PF0_PORT_LOGIC_BaseAddress + 0x1c0) )
#define PCIE_DBI_PHY_INTEROP_CTRL_ADR                           ( (PF0_PORT_LOGIC_BaseAddress + 0x1c4) )
#define PCIE_DBI_TRGT_CPL_LUT_DELETE_ENTRY_ADR                  ( (PF0_PORT_LOGIC_BaseAddress + 0x1c8) )
#define PCIE_DBI_LINK_FLUSH_CONTROL_ADR                         ( (PF0_PORT_LOGIC_BaseAddress + 0x1cc) )
#define PCIE_DBI_AMBA_ERROR_RESPONSE_DEFAULT_ADR                ( (PF0_PORT_LOGIC_BaseAddress + 0x1d0) )
#define PCIE_DBI_AMBA_LINK_TIMEOUT_ADR                          ( (PF0_PORT_LOGIC_BaseAddress + 0x1d4) )
#define PCIE_DBI_AMBA_ORDERING_CTRL_ADR                         ( (PF0_PORT_LOGIC_BaseAddress + 0x1d8) )
#define PCIE_DBI_COHERENCY_CONTROL_1_ADR                        ( (PF0_PORT_LOGIC_BaseAddress + 0x1e0) )
#define PCIE_DBI_COHERENCY_CONTROL_3_ADR                        ( (PF0_PORT_LOGIC_BaseAddress + 0x1e8) )
#define PCIE_DBI_AXI_MSTR_MSG_ADDR_LOW_ADR                      ( (PF0_PORT_LOGIC_BaseAddress + 0x1f0) )
#define PCIE_DBI_AXI_MSTR_MSG_ADDR_HIGH_ADR                     ( (PF0_PORT_LOGIC_BaseAddress + 0x1f4) )
#define PCIE_DBI_PCIE_VERSION_NUMBER_ADR                        ( (PF0_PORT_LOGIC_BaseAddress + 0x1f8) )
#define PCIE_DBI_PCIE_VERSION_TYPE_ADR                          ( (PF0_PORT_LOGIC_BaseAddress + 0x1fc) )
#define PCIE_DBI_IATU_VIEWPORT_ADR                              ( (PF0_PORT_LOGIC_BaseAddress + 0x200) )
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_0_0             ( (PF0_PORT_LOGIC_BaseAddress + 0x204) )
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_0_1             ( (PF0_PORT_LOGIC_BaseAddress + 0x204) )
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_0_2             ( (PF0_PORT_LOGIC_BaseAddress + 0x204) )
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_INBOUND_0_3             ( (PF0_PORT_LOGIC_BaseAddress + 0x204) )
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_0              ( (PF0_PORT_LOGIC_BaseAddress + 0x204) )
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_1            ( (PF0_PORT_LOGIC_BaseAddress + 0x204) )
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_2            ( (PF0_PORT_LOGIC_BaseAddress + 0x204) )
#define PCIE_DBI_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_3            ( (PF0_PORT_LOGIC_BaseAddress + 0x204) )
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_0             ( (PF0_PORT_LOGIC_BaseAddress + 0x208) )
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_1             ( (PF0_PORT_LOGIC_BaseAddress + 0x208) )
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_2             ( (PF0_PORT_LOGIC_BaseAddress + 0x208) )
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_INBOUND_0_3             ( (PF0_PORT_LOGIC_BaseAddress + 0x208) )
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0              ( (PF0_PORT_LOGIC_BaseAddress + 0x208) )
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_1            ( (PF0_PORT_LOGIC_BaseAddress + 0x208) )
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_2            ( (PF0_PORT_LOGIC_BaseAddress + 0x208) )
#define PCIE_DBI_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_3            ( (PF0_PORT_LOGIC_BaseAddress + 0x208) )
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_0             ( (PF0_PORT_LOGIC_BaseAddress + 0x20c) )
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_1             ( (PF0_PORT_LOGIC_BaseAddress + 0x20c) )
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_2             ( (PF0_PORT_LOGIC_BaseAddress + 0x20c) )
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_3             ( (PF0_PORT_LOGIC_BaseAddress + 0x20c) )
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0              ( (PF0_PORT_LOGIC_BaseAddress + 0x20c) )
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_1            ( (PF0_PORT_LOGIC_BaseAddress + 0x20c) )
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_2            ( (PF0_PORT_LOGIC_BaseAddress + 0x20c) )
#define PCIE_DBI_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_3            ( (PF0_PORT_LOGIC_BaseAddress + 0x20c) )
#define PCIE_DBI_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0_0           ( (PF0_PORT_LOGIC_BaseAddress + 0x210) )
#define PCIE_DBI_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0_1           ( (PF0_PORT_LOGIC_BaseAddress + 0x210) )
#define PCIE_DBI_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0_2           ( (PF0_PORT_LOGIC_BaseAddress + 0x210) )
#define PCIE_DBI_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0_3           ( (PF0_PORT_LOGIC_BaseAddress + 0x210) )
#define PCIE_DBI_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0            ( (PF0_PORT_LOGIC_BaseAddress + 0x210) )
#define PCIE_DBI_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0_1          ( (PF0_PORT_LOGIC_BaseAddress + 0x210) )
#define PCIE_DBI_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0_2          ( (PF0_PORT_LOGIC_BaseAddress + 0x210) )
#define PCIE_DBI_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0_3          ( (PF0_PORT_LOGIC_BaseAddress + 0x210) )
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_0_0                ( (PF0_PORT_LOGIC_BaseAddress + 0x214) )
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_0_1                ( (PF0_PORT_LOGIC_BaseAddress + 0x214) )
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_0_2                ( (PF0_PORT_LOGIC_BaseAddress + 0x214) )
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_INBOUND_0_3                ( (PF0_PORT_LOGIC_BaseAddress + 0x214) )
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_0                 ( (PF0_PORT_LOGIC_BaseAddress + 0x214) )
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_1               ( (PF0_PORT_LOGIC_BaseAddress + 0x214) )
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_2               ( (PF0_PORT_LOGIC_BaseAddress + 0x214) )
#define PCIE_DBI_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_3               ( (PF0_PORT_LOGIC_BaseAddress + 0x214) )
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_0           ( (PF0_PORT_LOGIC_BaseAddress + 0x218) )
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_1           ( (PF0_PORT_LOGIC_BaseAddress + 0x218) )
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_2           ( (PF0_PORT_LOGIC_BaseAddress + 0x218) )
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_3           ( (PF0_PORT_LOGIC_BaseAddress + 0x218) )
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0            ( (PF0_PORT_LOGIC_BaseAddress + 0x218) )
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0_1          ( (PF0_PORT_LOGIC_BaseAddress + 0x218) )
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0_2          ( (PF0_PORT_LOGIC_BaseAddress + 0x218) )
#define PCIE_DBI_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0_3          ( (PF0_PORT_LOGIC_BaseAddress + 0x218) )
#define PCIE_DBI_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0_0         ( (PF0_PORT_LOGIC_BaseAddress + 0x21c) )
#define PCIE_DBI_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0_1         ( (PF0_PORT_LOGIC_BaseAddress + 0x21c) )
#define PCIE_DBI_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0_2         ( (PF0_PORT_LOGIC_BaseAddress + 0x21c) )
#define PCIE_DBI_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0_3         ( (PF0_PORT_LOGIC_BaseAddress + 0x21c) )
#define PCIE_DBI_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0          ( (PF0_PORT_LOGIC_BaseAddress + 0x21c) )
#define PCIE_DBI_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0_1        ( (PF0_PORT_LOGIC_BaseAddress + 0x21c) )
#define PCIE_DBI_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0_2        ( (PF0_PORT_LOGIC_BaseAddress + 0x21c) )
#define PCIE_DBI_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0_3        ( (PF0_PORT_LOGIC_BaseAddress + 0x21c) )
#define PCIE_DBI_MSIX_ADDRESS_MATCH_LOW_ADR                     ( (PF0_PORT_LOGIC_BaseAddress + 0x240) )
#define PCIE_DBI_MSIX_ADDRESS_MATCH_HIGH_ADR                    ( (PF0_PORT_LOGIC_BaseAddress + 0x244) )
#define PCIE_DBI_MSIX_DOORBELL_ADR                              ( (PF0_PORT_LOGIC_BaseAddress + 0x248) )
#define PCIE_DBI_MSIX_RAM_CTRL_ADR                              ( (PF0_PORT_LOGIC_BaseAddress + 0x24c) )
#define PCIE_DBI_DMA_CTRL_DATA_ARB_PRIOR_ADR                    ( (PF0_PORT_LOGIC_BaseAddress + 0x270) )
#define PCIE_DBI_DMA_CTRL_ADR                                   ( (PF0_PORT_LOGIC_BaseAddress + 0x278) )
#define PCIE_DBI_DMA_WRITE_ENGINE_EN_ADR                        ( (PF0_PORT_LOGIC_BaseAddress + 0x27c) )
#define PCIE_DBI_DMA_WRITE_DOORBELL_ADR                         ( (PF0_PORT_LOGIC_BaseAddress + 0x280) )
#define PCIE_DBI_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_ADR           ( (PF0_PORT_LOGIC_BaseAddress + 0x288) )
#define PCIE_DBI_DMA_WRITE_CHANNEL_ARB_WEIGHT_HIGH_ADR          ( (PF0_PORT_LOGIC_BaseAddress + 0x28c) )
#define PCIE_DBI_DMA_READ_ENGINE_EN_ADR                         ( (PF0_PORT_LOGIC_BaseAddress + 0x29c) )
#define PCIE_DBI_DMA_READ_DOORBELL_ADR                          ( (PF0_PORT_LOGIC_BaseAddress + 0x2a0) )
#define PCIE_DBI_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_ADR            ( (PF0_PORT_LOGIC_BaseAddress + 0x2a8) )
#define PCIE_DBI_DMA_READ_CHANNEL_ARB_WEIGHT_HIGH_ADR           ( (PF0_PORT_LOGIC_BaseAddress + 0x2ac) )
#define PCIE_DBI_DMA_WRITE_INT_STATUS_ADR                       ( (PF0_PORT_LOGIC_BaseAddress + 0x2bc) )
#define PCIE_DBI_DMA_WRITE_INT_MASK_ADR                         ( (PF0_PORT_LOGIC_BaseAddress + 0x2c4) )
#define PCIE_DBI_DMA_WRITE_INT_CLEAR_ADR                        ( (PF0_PORT_LOGIC_BaseAddress + 0x2c8) )
#define PCIE_DBI_DMA_WRITE_ERR_STATUS_ADR                       ( (PF0_PORT_LOGIC_BaseAddress + 0x2cc) )
#define PCIE_DBI_DMA_WRITE_DONE_IMWR_LOW_ADR                    ( (PF0_PORT_LOGIC_BaseAddress + 0x2d0) )
#define PCIE_DBI_DMA_WRITE_DONE_IMWR_HIGH_ADR                   ( (PF0_PORT_LOGIC_BaseAddress + 0x2d4) )
#define PCIE_DBI_DMA_WRITE_ABORT_IMWR_LOW_ADR                   ( (PF0_PORT_LOGIC_BaseAddress + 0x2d8) )
#define PCIE_DBI_DMA_WRITE_ABORT_IMWR_HIGH_ADR                  ( (PF0_PORT_LOGIC_BaseAddress + 0x2dc) )
#define PCIE_DBI_DMA_WRITE_CH01_IMWR_DATA_ADR                   ( (PF0_PORT_LOGIC_BaseAddress + 0x2e0) )
#define PCIE_DBI_DMA_WRITE_CH23_IMWR_DATA_ADR                   ( (PF0_PORT_LOGIC_BaseAddress + 0x2e4) )
#define PCIE_DBI_DMA_WRITE_CH45_IMWR_DATA_ADR                   ( (PF0_PORT_LOGIC_BaseAddress + 0x2e8) )
#define PCIE_DBI_DMA_WRITE_CH67_IMWR_DATA_ADR                   ( (PF0_PORT_LOGIC_BaseAddress + 0x2ec) )
#define PCIE_DBI_DMA_WRITE_LINKED_LIST_ERR_EN_ADR               ( (PF0_PORT_LOGIC_BaseAddress + 0x300) )
#define PCIE_DBI_DMA_READ_INT_STATUS_ADR                        ( (PF0_PORT_LOGIC_BaseAddress + 0x310) )
#define PCIE_DBI_DMA_READ_INT_MASK_ADR                          ( (PF0_PORT_LOGIC_BaseAddress + 0x318) )
#define PCIE_DBI_DMA_READ_INT_CLEAR_ADR                         ( (PF0_PORT_LOGIC_BaseAddress + 0x31c) )
#define PCIE_DBI_DMA_READ_ERR_STATUS_LOW_ADR                    ( (PF0_PORT_LOGIC_BaseAddress + 0x324) )
#define PCIE_DBI_DMA_READ_ERR_STATUS_HIGH_ADR                   ( (PF0_PORT_LOGIC_BaseAddress + 0x328) )
#define PCIE_DBI_DMA_READ_LINKED_LIST_ERR_EN_ADR                ( (PF0_PORT_LOGIC_BaseAddress + 0x334) )
#define PCIE_DBI_DMA_READ_DONE_IMWR_LOW_ADR                     ( (PF0_PORT_LOGIC_BaseAddress + 0x33c) )
#define PCIE_DBI_DMA_READ_DONE_IMWR_HIGH_ADR                    ( (PF0_PORT_LOGIC_BaseAddress + 0x340) )
#define PCIE_DBI_DMA_READ_ABORT_IMWR_LOW_ADR                    ( (PF0_PORT_LOGIC_BaseAddress + 0x344) )
#define PCIE_DBI_DMA_READ_ABORT_IMWR_HIGH_ADR                   ( (PF0_PORT_LOGIC_BaseAddress + 0x348) )
#define PCIE_DBI_DMA_READ_CH01_IMWR_DATA_ADR                    ( (PF0_PORT_LOGIC_BaseAddress + 0x34c) )
#define PCIE_DBI_DMA_READ_CH23_IMWR_DATA_ADR                    ( (PF0_PORT_LOGIC_BaseAddress + 0x350) )
#define PCIE_DBI_DMA_READ_CH45_IMWR_DATA_ADR                    ( (PF0_PORT_LOGIC_BaseAddress + 0x354) )
#define PCIE_DBI_DMA_READ_CH67_IMWR_DATA_ADR                    ( (PF0_PORT_LOGIC_BaseAddress + 0x358) )
#define PCIE_DBI_DMA_VIEWPORT_SEL_ADR                           ( (PF0_PORT_LOGIC_BaseAddress + 0x36c) )
#define PCIE_DBI_DMA_CH_CONTROL1_OFF_RDCH_0_0                   ( (PF0_PORT_LOGIC_BaseAddress + 0x370) )
#define PCIE_DBI_DMA_CH_CONTROL1_OFF_RDCH_0_1                   ( (PF0_PORT_LOGIC_BaseAddress + 0x370) )
#define PCIE_DBI_DMA_CH_CONTROL1_OFF_RDCH_0_2                   ( (PF0_PORT_LOGIC_BaseAddress + 0x370) )
#define PCIE_DBI_DMA_CH_CONTROL1_OFF_RDCH_0_3                   ( (PF0_PORT_LOGIC_BaseAddress + 0x370) )
#define PCIE_DBI_DMA_CH_CONTROL1_OFF_WRCH_0                     ( (PF0_PORT_LOGIC_BaseAddress + 0x370) )
#define PCIE_DBI_DMA_CH_CONTROL1_OFF_WRCH_0_1                   ( (PF0_PORT_LOGIC_BaseAddress + 0x370) )
#define PCIE_DBI_DMA_CH_CONTROL1_OFF_WRCH_0_2                   ( (PF0_PORT_LOGIC_BaseAddress + 0x370) )
#define PCIE_DBI_DMA_CH_CONTROL1_OFF_WRCH_0_3                   ( (PF0_PORT_LOGIC_BaseAddress + 0x370) )
#define PCIE_DBI_DMA_TRANSFER_SIZE_OFF_RDCH_0_0                 ( (PF0_PORT_LOGIC_BaseAddress + 0x378) )
#define PCIE_DBI_DMA_TRANSFER_SIZE_OFF_RDCH_0_1                 ( (PF0_PORT_LOGIC_BaseAddress + 0x378) )
#define PCIE_DBI_DMA_TRANSFER_SIZE_OFF_RDCH_0_2                 ( (PF0_PORT_LOGIC_BaseAddress + 0x378) )
#define PCIE_DBI_DMA_TRANSFER_SIZE_OFF_RDCH_0_3                 ( (PF0_PORT_LOGIC_BaseAddress + 0x378) )
#define PCIE_DBI_DMA_TRANSFER_SIZE_OFF_WRCH_0                   ( (PF0_PORT_LOGIC_BaseAddress + 0x378) )
#define PCIE_DBI_DMA_TRANSFER_SIZE_OFF_WRCH_0_1                 ( (PF0_PORT_LOGIC_BaseAddress + 0x378) )
#define PCIE_DBI_DMA_TRANSFER_SIZE_OFF_WRCH_0_2                 ( (PF0_PORT_LOGIC_BaseAddress + 0x378) )
#define PCIE_DBI_DMA_TRANSFER_SIZE_OFF_WRCH_0_3                 ( (PF0_PORT_LOGIC_BaseAddress + 0x378) )
#define PCIE_DBI_DMA_SAR_LOW_OFF_RDCH_0_0                       ( (PF0_PORT_LOGIC_BaseAddress + 0x37c) )
#define PCIE_DBI_DMA_SAR_LOW_OFF_RDCH_0_1                       ( (PF0_PORT_LOGIC_BaseAddress + 0x37c) )
#define PCIE_DBI_DMA_SAR_LOW_OFF_RDCH_0_2                       ( (PF0_PORT_LOGIC_BaseAddress + 0x37c) )
#define PCIE_DBI_DMA_SAR_LOW_OFF_RDCH_0_3                       ( (PF0_PORT_LOGIC_BaseAddress + 0x37c) )
#define PCIE_DBI_DMA_SAR_LOW_OFF_WRCH_0                         ( (PF0_PORT_LOGIC_BaseAddress + 0x37c) )
#define PCIE_DBI_DMA_SAR_LOW_OFF_WRCH_0_1                       ( (PF0_PORT_LOGIC_BaseAddress + 0x37c) )
#define PCIE_DBI_DMA_SAR_LOW_OFF_WRCH_0_2                       ( (PF0_PORT_LOGIC_BaseAddress + 0x37c) )
#define PCIE_DBI_DMA_SAR_LOW_OFF_WRCH_0_3                       ( (PF0_PORT_LOGIC_BaseAddress + 0x37c) )
#define PCIE_DBI_DMA_SAR_HIGH_OFF_RDCH_0_0                      ( (PF0_PORT_LOGIC_BaseAddress + 0x380) )
#define PCIE_DBI_DMA_SAR_HIGH_OFF_RDCH_0_1                      ( (PF0_PORT_LOGIC_BaseAddress + 0x380) )
#define PCIE_DBI_DMA_SAR_HIGH_OFF_RDCH_0_2                      ( (PF0_PORT_LOGIC_BaseAddress + 0x380) )
#define PCIE_DBI_DMA_SAR_HIGH_OFF_RDCH_0_3                      ( (PF0_PORT_LOGIC_BaseAddress + 0x380) )
#define PCIE_DBI_DMA_SAR_HIGH_OFF_WRCH_0                        ( (PF0_PORT_LOGIC_BaseAddress + 0x380) )
#define PCIE_DBI_DMA_SAR_HIGH_OFF_WRCH_0_1                      ( (PF0_PORT_LOGIC_BaseAddress + 0x380) )
#define PCIE_DBI_DMA_SAR_HIGH_OFF_WRCH_0_2                      ( (PF0_PORT_LOGIC_BaseAddress + 0x380) )
#define PCIE_DBI_DMA_SAR_HIGH_OFF_WRCH_0_3                      ( (PF0_PORT_LOGIC_BaseAddress + 0x380) )
#define PCIE_DBI_DMA_DAR_LOW_OFF_RDCH_0_0                       ( (PF0_PORT_LOGIC_BaseAddress + 0x384) )
#define PCIE_DBI_DMA_DAR_LOW_OFF_RDCH_0_1                       ( (PF0_PORT_LOGIC_BaseAddress + 0x384) )
#define PCIE_DBI_DMA_DAR_LOW_OFF_RDCH_0_2                       ( (PF0_PORT_LOGIC_BaseAddress + 0x384) )
#define PCIE_DBI_DMA_DAR_LOW_OFF_RDCH_0_3                       ( (PF0_PORT_LOGIC_BaseAddress + 0x384) )
#define PCIE_DBI_DMA_DAR_LOW_OFF_WRCH_0                         ( (PF0_PORT_LOGIC_BaseAddress + 0x384) )
#define PCIE_DBI_DMA_DAR_LOW_OFF_WRCH_0_1                       ( (PF0_PORT_LOGIC_BaseAddress + 0x384) )
#define PCIE_DBI_DMA_DAR_LOW_OFF_WRCH_0_2                       ( (PF0_PORT_LOGIC_BaseAddress + 0x384) )
#define PCIE_DBI_DMA_DAR_LOW_OFF_WRCH_0_3                       ( (PF0_PORT_LOGIC_BaseAddress + 0x384) )
#define PCIE_DBI_DMA_DAR_HIGH_OFF_RDCH_0_0                      ( (PF0_PORT_LOGIC_BaseAddress + 0x388) )
#define PCIE_DBI_DMA_DAR_HIGH_OFF_RDCH_0_1                      ( (PF0_PORT_LOGIC_BaseAddress + 0x388) )
#define PCIE_DBI_DMA_DAR_HIGH_OFF_RDCH_0_2                      ( (PF0_PORT_LOGIC_BaseAddress + 0x388) )
#define PCIE_DBI_DMA_DAR_HIGH_OFF_RDCH_0_3                      ( (PF0_PORT_LOGIC_BaseAddress + 0x388) )
#define PCIE_DBI_DMA_DAR_HIGH_OFF_WRCH_0                        ( (PF0_PORT_LOGIC_BaseAddress + 0x388) )
#define PCIE_DBI_DMA_DAR_HIGH_OFF_WRCH_0_1                      ( (PF0_PORT_LOGIC_BaseAddress + 0x388) )
#define PCIE_DBI_DMA_DAR_HIGH_OFF_WRCH_0_2                      ( (PF0_PORT_LOGIC_BaseAddress + 0x388) )
#define PCIE_DBI_DMA_DAR_HIGH_OFF_WRCH_0_3                      ( (PF0_PORT_LOGIC_BaseAddress + 0x388) )
#define PCIE_DBI_DMA_LLP_LOW_OFF_RDCH_0_0                       ( (PF0_PORT_LOGIC_BaseAddress + 0x38c) )
#define PCIE_DBI_DMA_LLP_LOW_OFF_RDCH_0_1                       ( (PF0_PORT_LOGIC_BaseAddress + 0x38c) )
#define PCIE_DBI_DMA_LLP_LOW_OFF_RDCH_0_2                       ( (PF0_PORT_LOGIC_BaseAddress + 0x38c) )
#define PCIE_DBI_DMA_LLP_LOW_OFF_RDCH_0_3                       ( (PF0_PORT_LOGIC_BaseAddress + 0x38c) )
#define PCIE_DBI_DMA_LLP_LOW_OFF_WRCH_0                         ( (PF0_PORT_LOGIC_BaseAddress + 0x38c) )
#define PCIE_DBI_DMA_LLP_LOW_OFF_WRCH_0_1                       ( (PF0_PORT_LOGIC_BaseAddress + 0x38c) )
#define PCIE_DBI_DMA_LLP_LOW_OFF_WRCH_0_2                       ( (PF0_PORT_LOGIC_BaseAddress + 0x38c) )
#define PCIE_DBI_DMA_LLP_LOW_OFF_WRCH_0_3                       ( (PF0_PORT_LOGIC_BaseAddress + 0x38c) )
#define PCIE_DBI_DMA_LLP_HIGH_OFF_RDCH_0_0                      ( (PF0_PORT_LOGIC_BaseAddress + 0x390) )
#define PCIE_DBI_DMA_LLP_HIGH_OFF_RDCH_0_1                      ( (PF0_PORT_LOGIC_BaseAddress + 0x390) )
#define PCIE_DBI_DMA_LLP_HIGH_OFF_RDCH_0_2                      ( (PF0_PORT_LOGIC_BaseAddress + 0x390) )
#define PCIE_DBI_DMA_LLP_HIGH_OFF_RDCH_0_3                      ( (PF0_PORT_LOGIC_BaseAddress + 0x390) )
#define PCIE_DBI_DMA_LLP_HIGH_OFF_WRCH_0                        ( (PF0_PORT_LOGIC_BaseAddress + 0x390) )
#define PCIE_DBI_DMA_LLP_HIGH_OFF_WRCH_0_1                      ( (PF0_PORT_LOGIC_BaseAddress + 0x390) )
#define PCIE_DBI_DMA_LLP_HIGH_OFF_WRCH_0_2                      ( (PF0_PORT_LOGIC_BaseAddress + 0x390) )
#define PCIE_DBI_DMA_LLP_HIGH_OFF_WRCH_0_3                      ( (PF0_PORT_LOGIC_BaseAddress + 0x390) )
#define PCIE_DBI_PL_LTR_LATENCY_ADR                             ( (PF0_PORT_LOGIC_BaseAddress + 0x430) )
#define PCIE_DBI_AUX_CLK_FREQ_ADR                               ( (PF0_PORT_LOGIC_BaseAddress + 0x440) )
#define PCIE_DBI_L1_SUBSTATES_ADR                               ( (PF0_PORT_LOGIC_BaseAddress + 0x444) )
#define L2C_CFG_BASE_ADR               (   (PBI_AP7_CONTROL_ADR + 0x10000) )
#define L2C_MODE_ADR                   (   (L2C_CFG_BASE_ADR + 0x0000) )
#define L2C_PTRANS0_ADR                (   (L2C_CFG_BASE_ADR + 0x0004) )
#define L2C_PTRANS1_ADR                (   (L2C_CFG_BASE_ADR + 0x0008) )
#define L2C_PTRANS2_ADR                (   (L2C_CFG_BASE_ADR + 0x000c) )
#define L2C_PTRANS3_ADR                (   (L2C_CFG_BASE_ADR + 0x0010) )
#define L2C_PTRANS4_ADR                (   (L2C_CFG_BASE_ADR + 0x0014) )
#define L2C_PTRANS5_ADR                (   (L2C_CFG_BASE_ADR + 0x0018) )
#define L2C_PTRANS6_ADR                (   (L2C_CFG_BASE_ADR + 0x001c) )
#define L2C_PTRANS7_ADR                (   (L2C_CFG_BASE_ADR + 0x0020) )
#define L2C_FLUSHINV_ADR               (   (L2C_CFG_BASE_ADR + 0x0024) )
#define L2C_DEBUG_ADR                  (   (L2C_CFG_BASE_ADR + 0x0028) )
#define L2C_DBG_TADDR_ADR              (   (L2C_CFG_BASE_ADR + 0x002c) )
#define L2C_DBG_TRD_ADR                (   (L2C_CFG_BASE_ADR + 0x0030) )
#define L2C_DBG_TWR_ADR                (   (L2C_CFG_BASE_ADR + 0x0034) )
#define L2C_DBG_TWDATA0_ADR            (   (L2C_CFG_BASE_ADR + 0x0038) )
#define L2C_DBG_TWDATA1_ADR            (   (L2C_CFG_BASE_ADR + 0x003c) )
#define L2C_DBG_TRDATA0_ADR            (   (L2C_CFG_BASE_ADR + 0x0040) )
#define L2C_DBG_TRDATA1_ADR            (   (L2C_CFG_BASE_ADR + 0x0044) )
#define L2C_DBG_CADDR_ADR              (   (L2C_CFG_BASE_ADR + 0x0048) )
#define L2C_DBG_CRD0_ADR               (   (L2C_CFG_BASE_ADR + 0x004c) )
#define L2C_DBG_CRD1_ADR               (   (L2C_CFG_BASE_ADR + 0x0050) )
#define L2C_DBG_CWR0_ADR               (   (L2C_CFG_BASE_ADR + 0x0054) )
#define L2C_DBG_CWR1_ADR               (   (L2C_CFG_BASE_ADR + 0x0058) )
#define L2C_DBG_CWDATA0_ADR            (   (L2C_CFG_BASE_ADR + 0x005c) )
#define L2C_DBG_CWDATA1_ADR            (   (L2C_CFG_BASE_ADR + 0x0060) )
#define L2C_DBG_CWDATA2_ADR            (   (L2C_CFG_BASE_ADR + 0x0064) )
#define L2C_DBG_CWDATA3_ADR            (   (L2C_CFG_BASE_ADR + 0x0068) )
#define L2C_DBG_CRDATA0_ADR            (   (L2C_CFG_BASE_ADR + 0x006c) )
#define L2C_DBG_CRDATA1_ADR            (   (L2C_CFG_BASE_ADR + 0x0070) )
#define L2C_DBG_CRDATA2_ADR            (   (L2C_CFG_BASE_ADR + 0x0074) )
#define L2C_DBG_CRDATA3_ADR            (   (L2C_CFG_BASE_ADR + 0x0078) )
#define L2C_HIT_CNT_ADR                (   (L2C_CFG_BASE_ADR + 0x007c) )
#define L2C_MISS_CNT_ADR               (   (L2C_CFG_BASE_ADR + 0x0080) )
#define L2C_BUSY_ADR                   (   (L2C_CFG_BASE_ADR + 0x0084) )
#define L2C_MXITID_ADR                 (   (L2C_CFG_BASE_ADR + 0x0088) )
#define L2C_STOP_ADR                   (   (L2C_CFG_BASE_ADR + 0x008c) )
#define L2C_RAM_CFG_ADR                (   (L2C_CFG_BASE_ADR + 0x0090) )
#define L2C_PTRANS8_ADR                (   (L2C_CFG_BASE_ADR + 0x0104) )
#define L2C_PTRANS9_ADR                (   (L2C_CFG_BASE_ADR + 0x0108) )
#define L2C_PTRANS10_ADR               (   (L2C_CFG_BASE_ADR + 0x010c) )
#define L2C_PTRANS11_ADR               (   (L2C_CFG_BASE_ADR + 0x0110) )
#define L2C_PTRANS12_ADR               (   (L2C_CFG_BASE_ADR + 0x0114) )
#define L2C_PTRANS13_ADR               (   (L2C_CFG_BASE_ADR + 0x0118) )
#define L2C_PTRANS14_ADR               (   (L2C_CFG_BASE_ADR + 0x011c) )
#define L2C_PTRANS15_ADR               (   (L2C_CFG_BASE_ADR + 0x0120) )
#define L2C_AFI_ADR                    (   (L2C_CFG_BASE_ADR + 0x0124) )
#define L2C_PTRANS_BITS                (   8 )
#define L2C_CDW                        (   128 )
#define L2C_CSW                        (   16 )
#define L2C_CAW                        (   13 )
#define L2C_TDW                        (   45 )
#define L2C_TAW                        (   11 )
#define L2C_TA_WLO                     (   4 )
#define L2C_TA_WHI                     (   5 )
#define L2C_TA_PALO                    (   6 )
#define L2C_TA_PAHI                    (   12 )
#define L2C_TA_PSLO                    (   13 )
#define L2C_TA_PSHI                    (   15 )
#define L2C_TA_TLO                     (   13 )
#define L2C_TA_THI                     (   31 )
#define PMB_BASE_ADR                   (  CMX_BASE_ADR )
#define PMB_CTRL_BASE_ADR              ( (PMB_BASE_ADR      + 0x08000000 + 0x02000000) )
#define PMB_CFG_REG0_ADR               ( (PMB_CTRL_BASE_ADR + 0x0000) )
#define PMB_CFG_REG1_ADR               ( (PMB_CTRL_BASE_ADR + 0x0008) )
#define PMB_TIMER0_ADR                 ( (PMB_CTRL_BASE_ADR + 0x0010) )
#define PMB_TIMER1_ADR                 ( (PMB_CTRL_BASE_ADR + 0x0018) )
#define PMB_CAS_BASE_ADR               ( (PMB_CTRL_BASE_ADR + 0x01000000) )
#define NUM_CAS                        ( 15 )
#define PMB_CAS0_ADR                   ( (PMB_CAS_BASE_ADR + ((1  ) * 2097152 )) )
#define PMB_CAS1_ADR                   ( (PMB_CAS_BASE_ADR + ((2  ) * 2097152 )) )
#define PMB_CAS2_ADR                   ( (PMB_CAS_BASE_ADR + ((3  ) * 2097152 )) )
#define PMB_CAS3_ADR                   ( (PMB_CAS_BASE_ADR + ((4  ) * 2097152 )) )
#define PMB_CAS4_ADR                   ( (PMB_CAS_BASE_ADR + ((5  ) * 2097152 )) )
#define PMB_CAS5_ADR                   ( (PMB_CAS_BASE_ADR + ((6  ) * 2097152 )) )
#define PMB_CAS6_ADR                   ( (PMB_CAS_BASE_ADR + ((7  ) * 2097152 )) )
#define PMB_CAS7_ADR                   ( (PMB_CAS_BASE_ADR + ((8  ) * 2097152 )) )
#define PMB_CAS8_ADR                   ( (PMB_CAS_BASE_ADR + ((9  ) * 2097152 )) )
#define PMB_CAS9_ADR                   ( (PMB_CAS_BASE_ADR + ((10 ) * 2097152 )) )
#define PMB_CAS10_ADR                  ( (PMB_CAS_BASE_ADR + ((11 ) * 2097152 )) )
#define PMB_CAS11_ADR                  ( (PMB_CAS_BASE_ADR + ((12 ) * 2097152 )) )
#define PMB_CAS12_ADR                  ( (PMB_CAS_BASE_ADR + ((13 ) * 2097152 )) )
#define PMB_CAS13_ADR                  ( (PMB_CAS_BASE_ADR + ((14 ) * 2097152 )) )
#define PMB_CAS14_ADR                  ( (PMB_CAS_BASE_ADR + ((15 ) * 2097152 )) )
#define CDMA_BASE_ADR                  (  (PMB_CTRL_BASE_ADR + 0x2000) )
#define CDMA_CTRL_ADR                  (  (CDMA_BASE_ADR + (8*0)) )
#define CDMA_INTEN_0_ADR               (  (CDMA_BASE_ADR + (8*1)) )
#define CDMA_INTEN_1_ADR               (  (CDMA_BASE_ADR + (8*2)) )
#define CDMA_SET_INTEN_0_ADR           (  (CDMA_BASE_ADR + (8*3)) )
#define CDMA_SET_INTEN_1_ADR           (  (CDMA_BASE_ADR + (8*4)) )
#define CDMA_CLR_INTEN_0_ADR           (  (CDMA_BASE_ADR + (8*5)) )
#define CDMA_CLR_INTEN_1_ADR           (  (CDMA_BASE_ADR + (8*6)) )
#define CDMA_IMASK_0_ADR               (  (CDMA_BASE_ADR + (8*7)) )
#define CDMA_IMASK_1_ADR               (  (CDMA_BASE_ADR + (8*8)) )
#define CDMA_SET_IMASK_0_ADR           (  (CDMA_BASE_ADR + (8*9)) )
#define CDMA_SET_IMASK_1_ADR           (  (CDMA_BASE_ADR + (8*10)) )
#define CDMA_CLR_IMASK_0_ADR           (  (CDMA_BASE_ADR + (8*11)) )
#define CDMA_CLR_IMASK_1_ADR           (  (CDMA_BASE_ADR + (8*12)) )
#define CDMA_INT_RESET_0_ADR           (  (CDMA_BASE_ADR + (8*13)) )
#define CDMA_INT_RESET_1_ADR           (  (CDMA_BASE_ADR + (8*14)) )
#define CDMA_INT_STATUS_0_ADR          (  (CDMA_BASE_ADR + (8*15)) )
#define CDMA_INT_STATUS_1_ADR          (  (CDMA_BASE_ADR + (8*16)) )
#define CDMA_HALT_LINK_ADR             (  (CDMA_BASE_ADR + (8*17)) )
#define CDMA_RESUME_LINK_ADR           (  (CDMA_BASE_ADR + (8*18)) )
#define CDMA_BUSY_LINK_ADR             (  (CDMA_BASE_ADR + (8*19)) )
#define CDMA_FENTRY_ADR                (  (CDMA_BASE_ADR + (8*20)) )
#define CDMA_FOVER_ADR                 (  (CDMA_BASE_ADR + (8*21)) )
#define CDMA_GETID_ADR                   (  (CDMA_BASE_ADR + (8*100)) )
#define CDMA_RELEASEID_ADR               (  (CDMA_BASE_ADR + (8*101)) )
#define CDMA_LINK_0_CFG_ADR            (  (CDMA_BASE_ADR + (8*24)) )
#define CDMA_LINK_1_CFG_ADR            (  (CDMA_BASE_ADR + (8*25)) )
#define CDMA_LINK_2_CFG_ADR            (  (CDMA_BASE_ADR + (8*26)) )
#define CDMA_LINK_3_CFG_ADR            (  (CDMA_BASE_ADR + (8*27)) )
#define CDMA_LINK_4_CFG_ADR            (  (CDMA_BASE_ADR + (8*28)) )
#define CDMA_LINK_5_CFG_ADR            (  (CDMA_BASE_ADR + (8*29)) )
#define CDMA_LINK_6_CFG_ADR            (  (CDMA_BASE_ADR + (8*30)) )
#define CDMA_LINK_7_CFG_ADR            (  (CDMA_BASE_ADR + (8*31)) )
#define CDMA_SKIP_DES_ADR              (  (CDMA_BASE_ADR + (8*32)) )
#define CDMA_SET_SKIPDES_ADR           (  (CDMA_BASE_ADR + (8*33)) )
#define CDMA_CLR_SKIPDES_ADR           (  (CDMA_BASE_ADR + (8*34)) )
#define CDMA_CHGATE_ADR                (  (CDMA_BASE_ADR + (8*35)) )
#define CDMA_SET_CHGATE_ADR            (  (CDMA_BASE_ADR + (8*36)) )
#define CDMA_CLR_CHGATE_ADR            (  (CDMA_BASE_ADR + (8*37)) )
#define CDMA_LNK_ARB_CFG_ADR           (  (CDMA_BASE_ADR + (8*38)) )
#define CDM_PORT_MASK_ADR              (  (CDMA_BASE_ADR + (8*39)) )
#define CDMA_SET_LINK2FIFO_ADR         (  (CDMA_BASE_ADR + (8*40)) )
#define CDMA_CLR_LINK2FIFO_ADR         (  (CDMA_BASE_ADR + (8*41)) )
#define CDMA_CLR_OVERFLOW_ADR          (  (CDMA_BASE_ADR + (8*42)) )
#define CDMA_SLICE_SIZE_ADR            (  (CDMA_BASE_ADR + (8*43)) )
#define CDMA_CHANNEL_ID_ADR            (  (CDMA_BASE_ADR + (8*44)) )
#define CDMA_CHANNEL_0_STATUS_ADR      (  (CDMA_BASE_ADR + (8*45)) )
#define CDMA_CHANNEL_1_STATUS_ADR      (  (CDMA_BASE_ADR + (8*46)) )
#define CDMA_TOP0_ADR                  (  (CDMA_BASE_ADR + (8*47)) )
#define CDMA_TOP1_ADR                  (  (CDMA_BASE_ADR + (8*48)) )
#define CDMA_TOP2_ADR                  (  (CDMA_BASE_ADR + (8*49)) )
#define CDMA_TOP3_ADR                  (  (CDMA_BASE_ADR + (8*50)) )
#define CDMA_TOP4_ADR                  (  (CDMA_BASE_ADR + (8*51)) )
#define CDMA_TOP5_ADR                  (  (CDMA_BASE_ADR + (8*52)) )
#define CDMA_TOP6_ADR                  (  (CDMA_BASE_ADR + (8*53)) )
#define CDMA_TOP7_ADR                  (  (CDMA_BASE_ADR + (8*54)) )
#define CDMA_FIFO_DBG_ADR              (  (CDMA_BASE_ADR + (8*55)) )
#define CDMA_DBGREAD_IDD_ADR           (  (CDMA_BASE_ADR + (8*56)) )
#define CDMA_PREVLINK_0_ADR            (  (CDMA_BASE_ADR + (8*57)) )
#define CDMA_PREVLINK_1_ADR            (  (CDMA_BASE_ADR + (8*58)) )
#define CDMA_PREVLINK_2_ADR            (  (CDMA_BASE_ADR + (8*59)) )
#define CDMA_PREVLINK_3_ADR            (  (CDMA_BASE_ADR + (8*60)) )
#define CDMA_EXELINK_0_ADR             (  (CDMA_BASE_ADR + (8*61)) )
#define CDMA_EXELINK_1_ADR             (  (CDMA_BASE_ADR + (8*62)) )
#define CDMA_EXELINK_2_ADR             (  (CDMA_BASE_ADR + (8*63)) )
#define CDMA_EXELINK_3_ADR             (  (CDMA_BASE_ADR + (8*64)) )
#define CDMA_FIFO_CTRL_ADR             (  (CDMA_BASE_ADR + (8*65)) )
#define CDMA_RAM_CTRL_ADR              (  (CDMA_BASE_ADR + (8*66)) )
#define CDMA_IDLINK_0_ADR              (  (CDMA_BASE_ADR + (8*67)) )
#define CDMA_IDLINK_1_ADR              (  (CDMA_BASE_ADR + (8*68)) )
#define CDMA_IDLINK_2_ADR              (  (CDMA_BASE_ADR + (8*69)) )
#define CDMA_IDLINK_3_ADR              (  (CDMA_BASE_ADR + (8*70)) )
#define CDMA_TASKID_ADR                (  (CDMA_BASE_ADR + (8*71)) )
#define CDMA_PCCFG_ADR                 (  (CDMA_BASE_ADR + (8*72)) )
#define CDMA_PCTOTAL_ADR               (  (CDMA_BASE_ADR + (8*73)) )
#define CDMA_PCSTALLS_ADD              (  (CDMA_BASE_ADR + (8*74)) )
#define CDMA_PCSTALLD_ADD              (  (CDMA_BASE_ADR + (8*75)) )
#define CDMA_TRACE_STATUS_ADR          (  (CDMA_BASE_ADR + (8*76)) )
#define CDMA_TRACE_ADR0                (  (CDMA_BASE_ADR + (8*77)) ) // -> up to CDMA_TRACE_ADR0 + TRW*8
#define PFIFO_BASE_ADR                 ( (PMB_CTRL_BASE_ADR + 0x3000) )
#define PFIFO_FIFO0_ADR                ( PFIFO_BASE_ADR + (8*0) )
#define PFIFO_FIFO1_ADR                ( PFIFO_BASE_ADR + (8*1) )
#define PFIFO_FIFO2_ADR                ( PFIFO_BASE_ADR + (8*2) )
#define PFIFO_FIFO3_ADR                ( PFIFO_BASE_ADR + (8*3) )
#define PFIFO_FIFO4_ADR                ( PFIFO_BASE_ADR + (8*4) )
#define PFIFO_FIFO5_ADR                ( PFIFO_BASE_ADR + (8*5) )
#define PFIFO_FIFO6_ADR                ( PFIFO_BASE_ADR + (8*6) )
#define PFIFO_FIFO7_ADR                ( PFIFO_BASE_ADR + (8*7) )
#define PFIFO_FIFO8_ADR                ( PFIFO_BASE_ADR + (8*8) )
#define PFIFO_FIFO9_ADR                ( PFIFO_BASE_ADR + (8*9) )
#define PFIFO_FIFO10_ADR               ( PFIFO_BASE_ADR + (8*10) )
#define PFIFO_FIFO11_ADR               ( PFIFO_BASE_ADR + (8*11) )
#define PFIFO_FIFO12_ADR               ( PFIFO_BASE_ADR + (8*12) )
#define PFIFO_FIFO13_ADR               ( PFIFO_BASE_ADR + (8*13) )
#define PFIFO_FIFO14_ADR               ( PFIFO_BASE_ADR + (8*14) )
#define PFIFO_FIFO15_ADR               ( PFIFO_BASE_ADR + (8*15) )
#define PFIFO_CTRL_ADR                 ( PFIFO_BASE_ADR + (8*16) )
#define PFIFO_GEN_CTRL_ADR             ( PFIFO_BASE_ADR + (8*17) )
#define PFIFO_PTR_STAT0_ADR            ( PFIFO_BASE_ADR + (8*18) )
#define PFIFO_PTR_STAT1_ADR            ( PFIFO_BASE_ADR + (8*19) )
#define PFIFO_PTR_STAT2_ADR            ( PFIFO_BASE_ADR + (8*20) )
#define PFIFO_PTR_STAT3_ADR            ( PFIFO_BASE_ADR + (8*21) )
#define PFIFO_ATM_FIFO0_ADR            ( PFIFO_BASE_ADR + (8*24) )
#define PFIFO_ATM_FIFO1_ADR            ( PFIFO_BASE_ADR + (8*25) )
#define PFIFO_ATM_FIFO2_ADR            ( PFIFO_BASE_ADR + (8*26) )
#define PFIFO_ATM_FIFO3_ADR            ( PFIFO_BASE_ADR + (8*27) )
#define PFIFO_ATM_FIFO4_ADR            ( PFIFO_BASE_ADR + (8*28) )
#define PFIFO_ATM_FIFO5_ADR            ( PFIFO_BASE_ADR + (8*29) )
#define PFIFO_ATM_FIFO6_ADR            ( PFIFO_BASE_ADR + (8*30) )
#define PFIFO_ATM_FIFO7_ADR            ( PFIFO_BASE_ADR + (8*31) )
#define PFIFO_ATM_FIFO8_ADR            ( PFIFO_BASE_ADR + (8*32) )
#define PFIFO_ATM_FIFO9_ADR            ( PFIFO_BASE_ADR + (8*33) )
#define PFIFO_ATM_FIFO10_ADR           ( PFIFO_BASE_ADR + (8*34) )
#define PFIFO_ATM_FIFO11_ADR           ( PFIFO_BASE_ADR + (8*35) )
#define PFIFO_ATM_FIFO12_ADR           ( PFIFO_BASE_ADR + (8*36) )
#define PFIFO_ATM_FIFO13_ADR           ( PFIFO_BASE_ADR + (8*37) )
#define PFIFO_ATM_FIFO14_ADR           ( PFIFO_BASE_ADR + (8*38) )
#define PFIFO_ATM_FIFO15_ADR           ( PFIFO_BASE_ADR + (8*39) )
#define PFIFO_DIRECT_ADR               ( PFIFO_BASE_ADR + 0x0800 )
#define DRAM_NUM_DBYTES                                    (   4 )
#define DRAM_NUM_ANIBS                                     (   6 )
#define DRAM_NUM_BYTES                                     (   8 )
#define DRAM_BASE_ADR                                      (   0x80000000 )
#define DDRC_BASE_ADR                                      (   0x80000000 )   // legacy reasons
#define DRAM_BASE_MIRR_ADR                                 (   0xc0000000 )
#define PUB_REG_BASE_ADDR                ( 0x8000 )
#define DDR_GCTRL_BASE_ADDR                               (   (PBI_AP17_CONTROL_ADR + 0x02000000) )
#define DDR_GCTRL_GPIO0_ADR                               (   (DDR_GCTRL_BASE_ADDR  + 0x0000) )
#define DDR_GCTRL_PERF_CNT0_ADR                           (   (DDR_GCTRL_BASE_ADDR  + 0x0004) )
#define DDR_GCTRL_PERF_CNT1_ADR                           (   (DDR_GCTRL_BASE_ADDR  + 0x0008) )
#define DDR_GCTRL_PERF_CNT2_ADR                           (   (DDR_GCTRL_BASE_ADDR  + 0x000c) )
#define DDR_GCTRL_PERF_CNT3_ADR                           (   (DDR_GCTRL_BASE_ADDR  + 0x0010) )
#define DDR_GCTRL_PERF_CTRL_ADR                           (   (DDR_GCTRL_BASE_ADDR  + 0x0014) )
#define DDR_GCTRL_MRR_DATA_ADR                            (   (DDR_GCTRL_BASE_ADDR  + 0x0018) )
#define DDR_GCTRL_MRR_CTRL_ADR                            (   (DDR_GCTRL_BASE_ADDR  + 0x001c) )
#define DDRPHY_CFG_BASE_ADR                               (   (PBI_AP17_CONTROL_ADR + 0x01000000) )
#define DDR_PHY_APBONLY0_MICROCONTMUXSEL                  (   (DDRPHY_CFG_BASE_ADR + (0x000d0000 * 4)) )
#define DDR_PHY_MASTER0_PLLCTRL2_P0                       (   (DDRPHY_CFG_BASE_ADR + (0x000200c5 * 4)) )
#define DDR_PHY_MASTER0_PLLCTRL2_P1                       (   (DDRPHY_CFG_BASE_ADR + (0x001200c5 * 4)) )
#define DDR_PHY_MASTER0_PLLCTRL2_P2                       (   (DDRPHY_CFG_BASE_ADR + (0x002200c5 * 4)) )
#define DDR_PHY_MASTER0_PLLCTRL2_P3                       (   (DDRPHY_CFG_BASE_ADR + (0x003200c5 * 4)) )
#define DDR_PHY_MASTER0_ARDPTRINITVAL_P0                  (   (DDRPHY_CFG_BASE_ADR + (0x0002002e * 4)) )
#define DDR_PHY_MASTER0_ARDPTRINITVAL_P1                  (   (DDRPHY_CFG_BASE_ADR + (0x0012002e * 4)) )
#define DDR_PHY_MASTER0_ARDPTRINITVAL_P2                  (   (DDRPHY_CFG_BASE_ADR + (0x0022002e * 4)) )
#define DDR_PHY_MASTER0_ARDPTRINITVAL_P3                  (   (DDRPHY_CFG_BASE_ADR + (0x0032002e * 4)) )
#define DDR_PHY_MASTER0_DQSPREAMBLECONTROL_P0             (   (DDRPHY_CFG_BASE_ADR + (0x00020024 * 4)) )
#define DDR_PHY_MASTER0_DQSPREAMBLECONTROL_P1             (   (DDRPHY_CFG_BASE_ADR + (0x00120024 * 4)) )
#define DDR_PHY_MASTER0_DQSPREAMBLECONTROL_P2             (   (DDRPHY_CFG_BASE_ADR + (0x00220024 * 4)) )
#define DDR_PHY_MASTER0_DQSPREAMBLECONTROL_P3             (   (DDRPHY_CFG_BASE_ADR + (0x00320024 * 4)) )
#define DDR_PHY_MASTER0_PROCODTTIMECTL_P0                 (   (DDRPHY_CFG_BASE_ADR + (0x00020056 * 4)) )
#define DDR_PHY_MASTER0_PROCODTTIMECTL_P1                 (   (DDRPHY_CFG_BASE_ADR + (0x00120056 * 4)) )
#define DDR_PHY_MASTER0_PROCODTTIMECTL_P2                 (   (DDRPHY_CFG_BASE_ADR + (0x00220056 * 4)) )
#define DDR_PHY_MASTER0_PROCODTTIMECTL_P3                 (   (DDRPHY_CFG_BASE_ADR + (0x00320056 * 4)) )
#define DDR_PHY_DBYTE0_TXODTDRVSTREN_B0_P0                (   (DDRPHY_CFG_BASE_ADR + (0x0001004d * 4)) )
#define DDR_PHY_DBYTE0_TXODTDRVSTREN_B0_P1                (   (DDRPHY_CFG_BASE_ADR + (0x0011004d * 4)) )
#define DDR_PHY_DBYTE0_TXODTDRVSTREN_B0_P2                (   (DDRPHY_CFG_BASE_ADR + (0x0021004d * 4)) )
#define DDR_PHY_DBYTE0_TXODTDRVSTREN_B0_P3                (   (DDRPHY_CFG_BASE_ADR + (0x0031004d * 4)) )
#define DDR_PHY_MASTER0_VREFINGLOBAL_P0                   (   (DDRPHY_CFG_BASE_ADR + (0x000200b2 * 4)) )
#define DDR_PHY_MASTER0_VREFINGLOBAL_P1                   (   (DDRPHY_CFG_BASE_ADR + (0x001200b2 * 4)) )
#define DDR_PHY_MASTER0_VREFINGLOBAL_P2                   (   (DDRPHY_CFG_BASE_ADR + (0x002200b2 * 4)) )
#define DDR_PHY_MASTER0_VREFINGLOBAL_P3                   (   (DDRPHY_CFG_BASE_ADR + (0x003200b2 * 4)) )
#define DDR_PHY_DBYTE0_DQDQSRCVCNTRL_B0_P0                (   (DDRPHY_CFG_BASE_ADR + (0x00010043 * 4)) )
#define DDR_PHY_DBYTE0_DQDQSRCVCNTRL_B0_P1                (   (DDRPHY_CFG_BASE_ADR + (0x00110043 * 4)) )
#define DDR_PHY_DBYTE0_DQDQSRCVCNTRL_B0_P2                (   (DDRPHY_CFG_BASE_ADR + (0x00210043 * 4)) )
#define DDR_PHY_DBYTE0_DQDQSRCVCNTRL_B0_P3                (   (DDRPHY_CFG_BASE_ADR + (0x00310043 * 4)) )
#define DDR_PHY_MASTER0_CALUCLKINFO_P0                    (   (DDRPHY_CFG_BASE_ADR + (0x00020008 * 4)) )
#define DDR_PHY_MASTER0_CALUCLKINFO_P1                    (   (DDRPHY_CFG_BASE_ADR + (0x00120008 * 4)) )
#define DDR_PHY_MASTER0_CALUCLKINFO_P2                    (   (DDRPHY_CFG_BASE_ADR + (0x00220008 * 4)) )
#define DDR_PHY_MASTER0_CALUCLKINFO_P3                    (   (DDRPHY_CFG_BASE_ADR + (0x00320008 * 4)) )
#define DDR_PHY_MASTER0_DFIFREQRATIO_P0                   (   (DDRPHY_CFG_BASE_ADR + (0x000200fa * 4)) )
#define DDR_PHY_MASTER0_DFIFREQRATIO_P1                   (   (DDRPHY_CFG_BASE_ADR + (0x001200fa * 4)) )
#define DDR_PHY_MASTER0_DFIFREQRATIO_P2                   (   (DDRPHY_CFG_BASE_ADR + (0x002200fa * 4)) )
#define DDR_PHY_MASTER0_DFIFREQRATIO_P3                   (   (DDRPHY_CFG_BASE_ADR + (0x003200fa * 4)) )
#define DDR_PHY_MASTER0_TRISTATEMODECA_P0                 (   (DDRPHY_CFG_BASE_ADR + (0x00020019 * 4)) )
#define DDR_PHY_MASTER0_TRISTATEMODECA_P1                 (   (DDRPHY_CFG_BASE_ADR + (0x00120019 * 4)) )
#define DDR_PHY_MASTER0_TRISTATEMODECA_P2                 (   (DDRPHY_CFG_BASE_ADR + (0x00220019 * 4)) )
#define DDR_PHY_MASTER0_TRISTATEMODECA_P3                 (   (DDRPHY_CFG_BASE_ADR + (0x00320019 * 4)) )
#define DDR_PHY_MASTER0_DFIFREQXLAT0                      (   (DDRPHY_CFG_BASE_ADR + (0x000200f0 * 4)) )
#define DDR_PHY_MASTER0_DFIFREQXLAT1                      (   (DDRPHY_CFG_BASE_ADR + (0x000200f1 * 4)) )
#define DDR_PHY_MASTER0_DFIFREQXLAT2                      (   (DDRPHY_CFG_BASE_ADR + (0x000200f2 * 4)) )
#define DDR_PHY_MASTER0_DFIFREQXLAT3                      (   (DDRPHY_CFG_BASE_ADR + (0x000200f3 * 4)) )
#define DDR_PHY_MASTER0_DFIFREQXLAT4                      (   (DDRPHY_CFG_BASE_ADR + (0x000200f4 * 4)) )
#define DDR_PHY_MASTER0_DFIFREQXLAT5                      (   (DDRPHY_CFG_BASE_ADR + (0x000200f5 * 4)) )
#define DDR_PHY_MASTER0_DFIFREQXLAT6                      (   (DDRPHY_CFG_BASE_ADR + (0x000200f6 * 4)) )
#define DDR_PHY_MASTER0_DFIFREQXLAT7                      (   (DDRPHY_CFG_BASE_ADR + (0x000200f7 * 4)) )
#define DDR_PHY_MASTER0_SEQ0BDLY0_P0                      (   (DDRPHY_CFG_BASE_ADR + (0x0002000b * 4)) )
#define DDR_PHY_MASTER0_SEQ0BDLY1_P0                      (   (DDRPHY_CFG_BASE_ADR + (0x0002000c * 4)) )
#define DDR_PHY_MASTER0_SEQ0BDLY2_P0                      (   (DDRPHY_CFG_BASE_ADR + (0x0002000d * 4)) )
#define DDR_PHY_MASTER0_SEQ0BDLY3_P0                      (   (DDRPHY_CFG_BASE_ADR + (0x0002000e * 4)) )
#define DDR_PHY_MASTER0_SEQ0BDLY0_P1                      (   (DDRPHY_CFG_BASE_ADR + (0x0012000b * 4)) )
#define DDR_PHY_MASTER0_SEQ0BDLY1_P1                      (   (DDRPHY_CFG_BASE_ADR + (0x0012000c * 4)) )
#define DDR_PHY_MASTER0_SEQ0BDLY2_P1                      (   (DDRPHY_CFG_BASE_ADR + (0x0012000d * 4)) )
#define DDR_PHY_MASTER0_SEQ0BDLY3_P1                      (   (DDRPHY_CFG_BASE_ADR + (0x0012000e * 4)) )
#define DDR_PHY_MASTER0_SEQ0BDLY0_P2                      (   (DDRPHY_CFG_BASE_ADR + (0x0022000b * 4)) )
#define DDR_PHY_MASTER0_SEQ0BDLY1_P2                      (   (DDRPHY_CFG_BASE_ADR + (0x0022000c * 4)) )
#define DDR_PHY_MASTER0_SEQ0BDLY2_P2                      (   (DDRPHY_CFG_BASE_ADR + (0x0022000d * 4)) )
#define DDR_PHY_MASTER0_SEQ0BDLY3_P2                      (   (DDRPHY_CFG_BASE_ADR + (0x0022000e * 4)) )
#define DDR_PHY_MASTER0_SEQ0BDLY0_P3                      (   (DDRPHY_CFG_BASE_ADR + (0x0032000b * 4)) )
#define DDR_PHY_MASTER0_SEQ0BDLY1_P3                      (   (DDRPHY_CFG_BASE_ADR + (0x0032000c * 4)) )
#define DDR_PHY_MASTER0_SEQ0BDLY2_P3                      (   (DDRPHY_CFG_BASE_ADR + (0x0032000d * 4)) )
#define DDR_PHY_MASTER0_SEQ0BDLY3_P3                      (   (DDRPHY_CFG_BASE_ADR + (0x0032000e * 4)) )
#define DDR_PHY_ACSM0_ACSMCTRL23                          (   (DDRPHY_CFG_BASE_ADR + (0x000400c0 * 4)) )
#define DDR_PHY_MASTER0_MASTERX4CONFIG                    (   (DDRPHY_CFG_BASE_ADR + (0x00020025 * 4)) )
#define DDR_PHY_MASTER0_HWTMRL_P0                         (   (DDRPHY_CFG_BASE_ADR + (0x00020020 * 4)) )
#define DDR_PHY_DBYTE0_DFIMRL_P1                          (   (DDRPHY_CFG_BASE_ADR + (0x00110020 * 4)) )
#define DDR_PHY_MASTER0_HWTMRL_P1                         (   (DDRPHY_CFG_BASE_ADR + (0x00120020 * 4)) )
#define DDR_PHY_MASTER0_HWTMRL_P2                         (   (DDRPHY_CFG_BASE_ADR + (0x00220020 * 4)) )
#define DDR_PHY_MASTER0_HWTMRL_P3                         (   (DDRPHY_CFG_BASE_ADR + (0x00320020 * 4)) )
#define DDR_PHY_DBYTE0_DFIMRL_P0                          (   (DDRPHY_CFG_BASE_ADR + (0x00010020 * 4)) )
#define DDR_PHY_DBYTE0_DFIMRL_P2                          (   (DDRPHY_CFG_BASE_ADR + (0x00210020 * 4)) )
#define DDR_PHY_DBYTE0_DFIMRL_P3                          (   (DDRPHY_CFG_BASE_ADR + (0x00310020 * 4)) )
#define DDR_PHY_DBYTE0_TXDQSDLYTG0_U0_P0                  (   (DDRPHY_CFG_BASE_ADR + (0x000100d0 * 4)) )
#define DDR_PHY_DBYTE0_TXDQSDLYTG1_U0_P0                  (   (DDRPHY_CFG_BASE_ADR + (0x000100d1 * 4)) )
#define DDR_PHY_DBYTE0_TXDQSDLYTG0_U0_P1                  (   (DDRPHY_CFG_BASE_ADR + (0x001100d0 * 4)) )
#define DDR_PHY_DBYTE0_TXDQSDLYTG1_U0_P1                  (   (DDRPHY_CFG_BASE_ADR + (0x001100d1 * 4)) )
#define DDR_PHY_DBYTE0_TXDQSDLYTG0_U0_P2                  (   (DDRPHY_CFG_BASE_ADR + (0x002100d0 * 4)) )
#define DDR_PHY_DBYTE0_TXDQSDLYTG1_U0_P2                  (   (DDRPHY_CFG_BASE_ADR + (0x002100d1 * 4)) )
#define DDR_PHY_DBYTE0_TXDQSDLYTG0_U0_P3                  (   (DDRPHY_CFG_BASE_ADR + (0x003100d0 * 4)) )
#define DDR_PHY_DBYTE0_TXDQSDLYTG1_U0_P3                  (   (DDRPHY_CFG_BASE_ADR + (0x003100d1 * 4)) )
#define DDR_PHY_DBYTE0_TXDQDLYTG0_R0_P0                   (   (DDRPHY_CFG_BASE_ADR + (0x000100c0 * 4)) )
#define DDR_PHY_DBYTE0_TXDQDLYTG1_R0_P0                   (   (DDRPHY_CFG_BASE_ADR + (0x000100c1 * 4)) )
#define DDR_PHY_DBYTE0_TXDQDLYTG0_R0_P1                   (   (DDRPHY_CFG_BASE_ADR + (0x001100c0 * 4)) )
#define DDR_PHY_DBYTE0_TXDQDLYTG1_R0_P1                   (   (DDRPHY_CFG_BASE_ADR + (0x001100c1 * 4)) )
#define DDR_PHY_DBYTE0_TXDQDLYTG0_R0_P2                   (   (DDRPHY_CFG_BASE_ADR + (0x002100c0 * 4)) )
#define DDR_PHY_DBYTE0_TXDQDLYTG1_R0_P2                   (   (DDRPHY_CFG_BASE_ADR + (0x002100c1 * 4)) )
#define DDR_PHY_DBYTE0_TXDQDLYTG0_R0_P3                   (   (DDRPHY_CFG_BASE_ADR + (0x003100c0 * 4)) )
#define DDR_PHY_DBYTE0_TXDQDLYTG1_R0_P3                   (   (DDRPHY_CFG_BASE_ADR + (0x003100c1 * 4)) )
#define DDR_PHY_DBYTE0_RXENDLYTG0_U0_P0                   (   (DDRPHY_CFG_BASE_ADR + (0x00010080 * 4)) )
#define DDR_PHY_DBYTE0_RXENDLYTG1_U0_P0                   (   (DDRPHY_CFG_BASE_ADR + (0x00010081 * 4)) )
#define DDR_PHY_DBYTE0_RXENDLYTG0_U0_P1                   (   (DDRPHY_CFG_BASE_ADR + (0x00110080 * 4)) )
#define DDR_PHY_DBYTE0_RXENDLYTG1_U0_P1                   (   (DDRPHY_CFG_BASE_ADR + (0x00110081 * 4)) )
#define DDR_PHY_DBYTE0_RXENDLYTG0_U0_P2                   (   (DDRPHY_CFG_BASE_ADR + (0x00210080 * 4)) )
#define DDR_PHY_DBYTE0_RXENDLYTG1_U0_P2                   (   (DDRPHY_CFG_BASE_ADR + (0x00210081 * 4)) )
#define DDR_PHY_DBYTE0_RXENDLYTG0_U0_P3                   (   (DDRPHY_CFG_BASE_ADR + (0x00310080 * 4)) )
#define DDR_PHY_DBYTE0_RXENDLYTG1_U0_P3                   (   (DDRPHY_CFG_BASE_ADR + (0x00310081 * 4)) )
#define DDR_PHY_MASTER0_HWTLPCSENA                        (   (DDRPHY_CFG_BASE_ADR + (0x00020072 * 4)) )
#define DDR_PHY_MASTER0_HWTLPCSENB                        (   (DDRPHY_CFG_BASE_ADR + (0x00020073 * 4)) )
#define DDR_PHY_DBYTE0_PPTDQSCNTINVTRNTG0_P0              (   (DDRPHY_CFG_BASE_ADR + (0x000100ae * 4)) )
#define DDR_PHY_DBYTE0_PPTDQSCNTINVTRNTG0_P1              (   (DDRPHY_CFG_BASE_ADR + (0x001100ae * 4)) )
#define DDR_PHY_DBYTE0_PPTDQSCNTINVTRNTG0_P2              (   (DDRPHY_CFG_BASE_ADR + (0x002100ae * 4)) )
#define DDR_PHY_DBYTE0_PPTDQSCNTINVTRNTG0_P3              (   (DDRPHY_CFG_BASE_ADR + (0x003100ae * 4)) )
#define DDR_PHY_DBYTE0_PPTDQSCNTINVTRNTG1_P0              (   (DDRPHY_CFG_BASE_ADR + (0x000100af * 4)) )
#define DDR_PHY_DBYTE0_PPTDQSCNTINVTRNTG1_P1              (   (DDRPHY_CFG_BASE_ADR + (0x001100af * 4)) )
#define DDR_PHY_DBYTE0_PPTDQSCNTINVTRNTG1_P2              (   (DDRPHY_CFG_BASE_ADR + (0x002100af * 4)) )
#define DDR_PHY_DBYTE0_PPTDQSCNTINVTRNTG1_P3              (   (DDRPHY_CFG_BASE_ADR + (0x003100af * 4)) )
#define DDR_PHY_DBYTE0_PPTCTLSTATIC                       (   (DDRPHY_CFG_BASE_ADR + (0x000100aa * 4)) )
#define DDR_PHY_MASTER0_HWTCAMODE                         (   (DDRPHY_CFG_BASE_ADR + (0x00020077 * 4)) )
#define DDR_PHY_MASTER0_DLLGAINCTL_P0                     (   (DDRPHY_CFG_BASE_ADR + (0x0002007c * 4)) )
#define DDR_PHY_MASTER0_DLLGAINCTL_P1                     (   (DDRPHY_CFG_BASE_ADR + (0x0012007c * 4)) )
#define DDR_PHY_MASTER0_DLLGAINCTL_P2                     (   (DDRPHY_CFG_BASE_ADR + (0x0022007c * 4)) )
#define DDR_PHY_MASTER0_DLLGAINCTL_P3                     (   (DDRPHY_CFG_BASE_ADR + (0x0032007c * 4)) )
#define DDR_PHY_MASTER0_DLLLOCKPARAM_P0                   (   (DDRPHY_CFG_BASE_ADR + (0x0002007d * 4)) )
#define DDR_PHY_MASTER0_DLLLOCKPARAM_P1                   (   (DDRPHY_CFG_BASE_ADR + (0x0012007d * 4)) )
#define DDR_PHY_MASTER0_DLLLOCKPARAM_P2                   (   (DDRPHY_CFG_BASE_ADR + (0x0022007d * 4)) )
#define DDR_PHY_MASTER0_DLLLOCKPARAM_P3                   (   (DDRPHY_CFG_BASE_ADR + (0x0032007d * 4)) )
#define DDR_PHY_INITENG0_PRESEQUENCEREG0B0S0              (   (DDRPHY_CFG_BASE_ADR + (0x00090000 * 4)) )
#define DDR_PHY_INITENG0_PRESEQUENCEREG0B0S1              (   (DDRPHY_CFG_BASE_ADR + (0x00090001 * 4)) )
#define DDR_PHY_INITENG0_PRESEQUENCEREG0B0S2              (   (DDRPHY_CFG_BASE_ADR + (0x00090002 * 4)) )
#define DDR_PHY_INITENG0_PRESEQUENCEREG0B1S0              (   (DDRPHY_CFG_BASE_ADR + (0x00090003 * 4)) )
#define DDR_PHY_INITENG0_PRESEQUENCEREG0B1S1              (   (DDRPHY_CFG_BASE_ADR + (0x00090004 * 4)) )
#define DDR_PHY_INITENG0_PRESEQUENCEREG0B1S2              (   (DDRPHY_CFG_BASE_ADR + (0x00090005 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B0S0                 (   (DDRPHY_CFG_BASE_ADR + (0x00090029 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B0S1                 (   (DDRPHY_CFG_BASE_ADR + (0x0009002a * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B0S2                 (   (DDRPHY_CFG_BASE_ADR + (0x0009002b * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B1S0                 (   (DDRPHY_CFG_BASE_ADR + (0x0009002c * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B1S1                 (   (DDRPHY_CFG_BASE_ADR + (0x0009002d * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B1S2                 (   (DDRPHY_CFG_BASE_ADR + (0x0009002e * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B2S0                 (   (DDRPHY_CFG_BASE_ADR + (0x0009002f * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B2S1                 (   (DDRPHY_CFG_BASE_ADR + (0x00090030 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B2S2                 (   (DDRPHY_CFG_BASE_ADR + (0x00090031 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B3S0                 (   (DDRPHY_CFG_BASE_ADR + (0x00090032 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B3S1                 (   (DDRPHY_CFG_BASE_ADR + (0x00090033 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B3S2                 (   (DDRPHY_CFG_BASE_ADR + (0x00090034 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B4S0                 (   (DDRPHY_CFG_BASE_ADR + (0x00090035 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B4S1                 (   (DDRPHY_CFG_BASE_ADR + (0x00090036 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B4S2                 (   (DDRPHY_CFG_BASE_ADR + (0x00090037 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B5S0                 (   (DDRPHY_CFG_BASE_ADR + (0x00090038 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B5S1                 (   (DDRPHY_CFG_BASE_ADR + (0x00090039 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B5S2                 (   (DDRPHY_CFG_BASE_ADR + (0x0009003a * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B6S0                 (   (DDRPHY_CFG_BASE_ADR + (0x0009003b * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B6S1                 (   (DDRPHY_CFG_BASE_ADR + (0x0009003c * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B6S2                 (   (DDRPHY_CFG_BASE_ADR + (0x0009003d * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B7S0                 (   (DDRPHY_CFG_BASE_ADR + (0x0009003e * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B7S1                 (   (DDRPHY_CFG_BASE_ADR + (0x0009003f * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B7S2                 (   (DDRPHY_CFG_BASE_ADR + (0x00090040 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B8S0                 (   (DDRPHY_CFG_BASE_ADR + (0x00090041 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B8S1                 (   (DDRPHY_CFG_BASE_ADR + (0x00090042 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B8S2                 (   (DDRPHY_CFG_BASE_ADR + (0x00090043 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B9S0                 (   (DDRPHY_CFG_BASE_ADR + (0x00090044 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B9S1                 (   (DDRPHY_CFG_BASE_ADR + (0x00090045 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B9S2                 (   (DDRPHY_CFG_BASE_ADR + (0x00090046 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B10S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090047 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B10S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090048 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B10S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090049 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B11S0                (   (DDRPHY_CFG_BASE_ADR + (0x0009004a * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B11S1                (   (DDRPHY_CFG_BASE_ADR + (0x0009004b * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B11S2                (   (DDRPHY_CFG_BASE_ADR + (0x0009004c * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B12S0                (   (DDRPHY_CFG_BASE_ADR + (0x0009004d * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B12S1                (   (DDRPHY_CFG_BASE_ADR + (0x0009004e * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B12S2                (   (DDRPHY_CFG_BASE_ADR + (0x0009004f * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B13S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090050 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B13S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090051 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B13S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090052 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B14S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090053 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B14S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090054 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B14S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090055 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B15S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090056 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B15S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090057 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B15S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090058 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B16S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090059 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B16S2                (   (DDRPHY_CFG_BASE_ADR + (0x0009005b * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B17S0                (   (DDRPHY_CFG_BASE_ADR + (0x0009005c * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B17S1                (   (DDRPHY_CFG_BASE_ADR + (0x0009005d * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B17S2                (   (DDRPHY_CFG_BASE_ADR + (0x0009005e * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B18S0                (   (DDRPHY_CFG_BASE_ADR + (0x0009005f * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B18S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090060 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B18S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090061 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B19S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090062 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B19S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090063 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B19S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090064 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B20S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090065 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B20S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090066 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B20S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090067 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B21S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090068 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B21S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090069 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B21S2                (   (DDRPHY_CFG_BASE_ADR + (0x0009006a * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B22S0                (   (DDRPHY_CFG_BASE_ADR + (0x0009006b * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B22S1                (   (DDRPHY_CFG_BASE_ADR + (0x0009006c * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B22S2                (   (DDRPHY_CFG_BASE_ADR + (0x0009006d * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B23S0                (   (DDRPHY_CFG_BASE_ADR + (0x0009006e * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B23S1                (   (DDRPHY_CFG_BASE_ADR + (0x0009006f * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B23S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090070 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B24S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090071 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B24S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090072 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B24S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090073 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B25S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090074 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B25S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090075 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B25S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090076 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B26S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090077 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B26S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090078 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B26S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090079 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B27S0                (   (DDRPHY_CFG_BASE_ADR + (0x0009007a * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B27S1                (   (DDRPHY_CFG_BASE_ADR + (0x0009007b * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B27S2                (   (DDRPHY_CFG_BASE_ADR + (0x0009007c * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B28S0                (   (DDRPHY_CFG_BASE_ADR + (0x0009007d * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B28S1                (   (DDRPHY_CFG_BASE_ADR + (0x0009007e * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B28S2                (   (DDRPHY_CFG_BASE_ADR + (0x0009007f * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B29S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090080 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B29S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090081 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B29S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090082 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B30S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090083 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B30S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090084 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B30S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090085 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B31S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090086 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B31S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090087 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B31S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090088 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B32S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090089 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B32S1                (   (DDRPHY_CFG_BASE_ADR + (0x0009008a * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B32S2                (   (DDRPHY_CFG_BASE_ADR + (0x0009008b * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B33S0                (   (DDRPHY_CFG_BASE_ADR + (0x0009008c * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B33S1                (   (DDRPHY_CFG_BASE_ADR + (0x0009008d * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B33S2                (   (DDRPHY_CFG_BASE_ADR + (0x0009008e * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B34S0                (   (DDRPHY_CFG_BASE_ADR + (0x0009008f * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B34S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090090 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B34S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090091 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B35S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090092 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B35S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090093 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B35S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090094 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B36S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090095 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B36S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090096 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B36S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090097 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B37S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090098 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B37S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090099 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B37S2                (   (DDRPHY_CFG_BASE_ADR + (0x0009009a * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B38S0                (   (DDRPHY_CFG_BASE_ADR + (0x0009009b * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B38S1                (   (DDRPHY_CFG_BASE_ADR + (0x0009009c * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B38S2                (   (DDRPHY_CFG_BASE_ADR + (0x0009009d * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B39S0                (   (DDRPHY_CFG_BASE_ADR + (0x0009009e * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B39S1                (   (DDRPHY_CFG_BASE_ADR + (0x0009009f * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B39S2                (   (DDRPHY_CFG_BASE_ADR + (0x000900a0 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B40S1                (   (DDRPHY_CFG_BASE_ADR + (0x000900a2 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B40S2                (   (DDRPHY_CFG_BASE_ADR + (0x000900a3 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B41S0                (   (DDRPHY_CFG_BASE_ADR + (0x000900a4 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B41S1                (   (DDRPHY_CFG_BASE_ADR + (0x000900a5 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B41S2                (   (DDRPHY_CFG_BASE_ADR + (0x000900a6 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B42S0                (   (DDRPHY_CFG_BASE_ADR + (0x000900a7 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B42S1                (   (DDRPHY_CFG_BASE_ADR + (0x000900a8 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B42S2                (   (DDRPHY_CFG_BASE_ADR + (0x000900a9 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ0X0                          (   (DDRPHY_CFG_BASE_ADR + (0x00040000 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ1X0                          (   (DDRPHY_CFG_BASE_ADR + (0x00040020 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ2X0                          (   (DDRPHY_CFG_BASE_ADR + (0x00040040 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ3X0                          (   (DDRPHY_CFG_BASE_ADR + (0x00040060 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ0X1                          (   (DDRPHY_CFG_BASE_ADR + (0x00040001 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ1X1                          (   (DDRPHY_CFG_BASE_ADR + (0x00040021 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ2X1                          (   (DDRPHY_CFG_BASE_ADR + (0x00040041 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ3X1                          (   (DDRPHY_CFG_BASE_ADR + (0x00040061 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ0X2                          (   (DDRPHY_CFG_BASE_ADR + (0x00040002 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ1X2                          (   (DDRPHY_CFG_BASE_ADR + (0x00040022 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ2X2                          (   (DDRPHY_CFG_BASE_ADR + (0x00040042 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ3X2                          (   (DDRPHY_CFG_BASE_ADR + (0x00040062 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ0X3                          (   (DDRPHY_CFG_BASE_ADR + (0x00040003 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ1X3                          (   (DDRPHY_CFG_BASE_ADR + (0x00040023 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ2X3                          (   (DDRPHY_CFG_BASE_ADR + (0x00040043 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ3X3                          (   (DDRPHY_CFG_BASE_ADR + (0x00040063 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ0X4                          (   (DDRPHY_CFG_BASE_ADR + (0x00040004 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ1X4                          (   (DDRPHY_CFG_BASE_ADR + (0x00040024 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ2X4                          (   (DDRPHY_CFG_BASE_ADR + (0x00040044 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ3X4                          (   (DDRPHY_CFG_BASE_ADR + (0x00040064 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ0X5                          (   (DDRPHY_CFG_BASE_ADR + (0x00040005 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ1X5                          (   (DDRPHY_CFG_BASE_ADR + (0x00040025 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ2X5                          (   (DDRPHY_CFG_BASE_ADR + (0x00040045 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ3X5                          (   (DDRPHY_CFG_BASE_ADR + (0x00040065 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ0X6                          (   (DDRPHY_CFG_BASE_ADR + (0x00040006 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ1X6                          (   (DDRPHY_CFG_BASE_ADR + (0x00040026 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ2X6                          (   (DDRPHY_CFG_BASE_ADR + (0x00040046 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ3X6                          (   (DDRPHY_CFG_BASE_ADR + (0x00040066 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ0X7                          (   (DDRPHY_CFG_BASE_ADR + (0x00040007 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ1X7                          (   (DDRPHY_CFG_BASE_ADR + (0x00040027 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ2X7                          (   (DDRPHY_CFG_BASE_ADR + (0x00040047 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ3X7                          (   (DDRPHY_CFG_BASE_ADR + (0x00040067 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ0X8                          (   (DDRPHY_CFG_BASE_ADR + (0x00040008 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ1X8                          (   (DDRPHY_CFG_BASE_ADR + (0x00040028 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ2X8                          (   (DDRPHY_CFG_BASE_ADR + (0x00040048 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ3X8                          (   (DDRPHY_CFG_BASE_ADR + (0x00040068 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ0X9                          (   (DDRPHY_CFG_BASE_ADR + (0x00040009 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ1X9                          (   (DDRPHY_CFG_BASE_ADR + (0x00040029 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ2X9                          (   (DDRPHY_CFG_BASE_ADR + (0x00040049 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ3X9                          (   (DDRPHY_CFG_BASE_ADR + (0x00040069 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ0X10                         (   (DDRPHY_CFG_BASE_ADR + (0x0004000a * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ1X10                         (   (DDRPHY_CFG_BASE_ADR + (0x0004002a * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ2X10                         (   (DDRPHY_CFG_BASE_ADR + (0x0004004a * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ3X10                         (   (DDRPHY_CFG_BASE_ADR + (0x0004006a * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ0X11                         (   (DDRPHY_CFG_BASE_ADR + (0x0004000b * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ1X11                         (   (DDRPHY_CFG_BASE_ADR + (0x0004002b * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ2X11                         (   (DDRPHY_CFG_BASE_ADR + (0x0004004b * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ3X11                         (   (DDRPHY_CFG_BASE_ADR + (0x0004006b * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ0X12                         (   (DDRPHY_CFG_BASE_ADR + (0x0004000c * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ1X12                         (   (DDRPHY_CFG_BASE_ADR + (0x0004002c * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ2X12                         (   (DDRPHY_CFG_BASE_ADR + (0x0004004c * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ3X12                         (   (DDRPHY_CFG_BASE_ADR + (0x0004006c * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ0X13                         (   (DDRPHY_CFG_BASE_ADR + (0x0004000d * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ1X13                         (   (DDRPHY_CFG_BASE_ADR + (0x0004002d * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ2X13                         (   (DDRPHY_CFG_BASE_ADR + (0x0004004d * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ3X13                         (   (DDRPHY_CFG_BASE_ADR + (0x0004006d * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ0X14                         (   (DDRPHY_CFG_BASE_ADR + (0x0004000e * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ1X14                         (   (DDRPHY_CFG_BASE_ADR + (0x0004002e * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ2X14                         (   (DDRPHY_CFG_BASE_ADR + (0x0004004e * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ3X14                         (   (DDRPHY_CFG_BASE_ADR + (0x0004006e * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ0X15                         (   (DDRPHY_CFG_BASE_ADR + (0x0004000f * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ1X15                         (   (DDRPHY_CFG_BASE_ADR + (0x0004002f * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ2X15                         (   (DDRPHY_CFG_BASE_ADR + (0x0004004f * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ3X15                         (   (DDRPHY_CFG_BASE_ADR + (0x0004006f * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ0X16                         (   (DDRPHY_CFG_BASE_ADR + (0x00040010 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ1X16                         (   (DDRPHY_CFG_BASE_ADR + (0x00040030 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ2X16                         (   (DDRPHY_CFG_BASE_ADR + (0x00040050 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ3X16                         (   (DDRPHY_CFG_BASE_ADR + (0x00040070 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ0X17                         (   (DDRPHY_CFG_BASE_ADR + (0x00040011 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ1X17                         (   (DDRPHY_CFG_BASE_ADR + (0x00040031 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ2X17                         (   (DDRPHY_CFG_BASE_ADR + (0x00040051 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ3X17                         (   (DDRPHY_CFG_BASE_ADR + (0x00040071 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ0X18                         (   (DDRPHY_CFG_BASE_ADR + (0x00040012 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ1X18                         (   (DDRPHY_CFG_BASE_ADR + (0x00040032 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ2X18                         (   (DDRPHY_CFG_BASE_ADR + (0x00040052 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ3X18                         (   (DDRPHY_CFG_BASE_ADR + (0x00040072 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ0X19                         (   (DDRPHY_CFG_BASE_ADR + (0x00040013 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ1X19                         (   (DDRPHY_CFG_BASE_ADR + (0x00040033 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ2X19                         (   (DDRPHY_CFG_BASE_ADR + (0x00040053 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ3X19                         (   (DDRPHY_CFG_BASE_ADR + (0x00040073 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ0X20                         (   (DDRPHY_CFG_BASE_ADR + (0x00040014 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ1X20                         (   (DDRPHY_CFG_BASE_ADR + (0x00040034 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ2X20                         (   (DDRPHY_CFG_BASE_ADR + (0x00040054 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ3X20                         (   (DDRPHY_CFG_BASE_ADR + (0x00040074 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ0X21                         (   (DDRPHY_CFG_BASE_ADR + (0x00040015 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ1X21                         (   (DDRPHY_CFG_BASE_ADR + (0x00040035 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ2X21                         (   (DDRPHY_CFG_BASE_ADR + (0x00040055 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ3X21                         (   (DDRPHY_CFG_BASE_ADR + (0x00040075 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ0X22                         (   (DDRPHY_CFG_BASE_ADR + (0x00040016 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ1X22                         (   (DDRPHY_CFG_BASE_ADR + (0x00040036 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ2X22                         (   (DDRPHY_CFG_BASE_ADR + (0x00040056 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ3X22                         (   (DDRPHY_CFG_BASE_ADR + (0x00040076 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ0X23                         (   (DDRPHY_CFG_BASE_ADR + (0x00040017 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ1X23                         (   (DDRPHY_CFG_BASE_ADR + (0x00040037 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ2X23                         (   (DDRPHY_CFG_BASE_ADR + (0x00040057 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ3X23                         (   (DDRPHY_CFG_BASE_ADR + (0x00040077 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ0X24                         (   (DDRPHY_CFG_BASE_ADR + (0x00040018 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ1X24                         (   (DDRPHY_CFG_BASE_ADR + (0x00040038 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ2X24                         (   (DDRPHY_CFG_BASE_ADR + (0x00040058 * 4)) )
#define DDR_PHY_ACSM0_ACSMSEQ3X24                         (   (DDRPHY_CFG_BASE_ADR + (0x00040078 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B43S0                (   (DDRPHY_CFG_BASE_ADR + (0x000900aa * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B43S1                (   (DDRPHY_CFG_BASE_ADR + (0x000900ab * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B43S2                (   (DDRPHY_CFG_BASE_ADR + (0x000900ac * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B44S0                (   (DDRPHY_CFG_BASE_ADR + (0x000900ad * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B44S1                (   (DDRPHY_CFG_BASE_ADR + (0x000900ae * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B44S2                (   (DDRPHY_CFG_BASE_ADR + (0x000900af * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B45S0                (   (DDRPHY_CFG_BASE_ADR + (0x000900b0 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B45S1                (   (DDRPHY_CFG_BASE_ADR + (0x000900b1 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B45S2                (   (DDRPHY_CFG_BASE_ADR + (0x000900b2 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B46S0                (   (DDRPHY_CFG_BASE_ADR + (0x000900b3 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B46S1                (   (DDRPHY_CFG_BASE_ADR + (0x000900b4 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B46S2                (   (DDRPHY_CFG_BASE_ADR + (0x000900b5 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B47S0                (   (DDRPHY_CFG_BASE_ADR + (0x000900b6 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B47S1                (   (DDRPHY_CFG_BASE_ADR + (0x000900b7 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B47S2                (   (DDRPHY_CFG_BASE_ADR + (0x000900b8 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B48S0                (   (DDRPHY_CFG_BASE_ADR + (0x000900b9 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B48S1                (   (DDRPHY_CFG_BASE_ADR + (0x000900ba * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B48S2                (   (DDRPHY_CFG_BASE_ADR + (0x000900bb * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B49S0                (   (DDRPHY_CFG_BASE_ADR + (0x000900bc * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B49S1                (   (DDRPHY_CFG_BASE_ADR + (0x000900bd * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B49S2                (   (DDRPHY_CFG_BASE_ADR + (0x000900be * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B50S0                (   (DDRPHY_CFG_BASE_ADR + (0x000900bf * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B50S1                (   (DDRPHY_CFG_BASE_ADR + (0x000900c0 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B51S2                (   (DDRPHY_CFG_BASE_ADR + (0x000900c4 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B52S0                (   (DDRPHY_CFG_BASE_ADR + (0x000900c5 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B52S1                (   (DDRPHY_CFG_BASE_ADR + (0x000900c6 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B52S2                (   (DDRPHY_CFG_BASE_ADR + (0x000900c7 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B53S0                (   (DDRPHY_CFG_BASE_ADR + (0x000900c8 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B53S1                (   (DDRPHY_CFG_BASE_ADR + (0x000900c9 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B53S2                (   (DDRPHY_CFG_BASE_ADR + (0x000900ca * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B54S0                (   (DDRPHY_CFG_BASE_ADR + (0x000900cb * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B54S1                (   (DDRPHY_CFG_BASE_ADR + (0x000900cc * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B54S2                (   (DDRPHY_CFG_BASE_ADR + (0x000900cd * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B55S0                (   (DDRPHY_CFG_BASE_ADR + (0x000900ce * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B55S1                (   (DDRPHY_CFG_BASE_ADR + (0x000900cf * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B55S2                (   (DDRPHY_CFG_BASE_ADR + (0x000900d0 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B56S0                (   (DDRPHY_CFG_BASE_ADR + (0x000900d1 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B56S1                (   (DDRPHY_CFG_BASE_ADR + (0x000900d2 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B56S2                (   (DDRPHY_CFG_BASE_ADR + (0x000900d3 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B57S0                (   (DDRPHY_CFG_BASE_ADR + (0x000900d4 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B57S1                (   (DDRPHY_CFG_BASE_ADR + (0x000900d5 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B57S2                (   (DDRPHY_CFG_BASE_ADR + (0x000900d6 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B58S0                (   (DDRPHY_CFG_BASE_ADR + (0x000900d7 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B58S1                (   (DDRPHY_CFG_BASE_ADR + (0x000900d8 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B58S2                (   (DDRPHY_CFG_BASE_ADR + (0x000900d9 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B59S0                (   (DDRPHY_CFG_BASE_ADR + (0x000900da * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B59S1                (   (DDRPHY_CFG_BASE_ADR + (0x000900db * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B59S2                (   (DDRPHY_CFG_BASE_ADR + (0x000900dc * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B60S0                (   (DDRPHY_CFG_BASE_ADR + (0x000900dd * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B60S1                (   (DDRPHY_CFG_BASE_ADR + (0x000900de * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B60S2                (   (DDRPHY_CFG_BASE_ADR + (0x000900df * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B61S0                (   (DDRPHY_CFG_BASE_ADR + (0x000900e0 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B61S1                (   (DDRPHY_CFG_BASE_ADR + (0x000900e1 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B61S2                (   (DDRPHY_CFG_BASE_ADR + (0x000900e2 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B62S0                (   (DDRPHY_CFG_BASE_ADR + (0x000900e3 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B62S1                (   (DDRPHY_CFG_BASE_ADR + (0x000900e4 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B62S2                (   (DDRPHY_CFG_BASE_ADR + (0x000900e5 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B63S0                (   (DDRPHY_CFG_BASE_ADR + (0x000900e6 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B63S1                (   (DDRPHY_CFG_BASE_ADR + (0x000900e7 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B63S2                (   (DDRPHY_CFG_BASE_ADR + (0x000900e8 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B64S0                (   (DDRPHY_CFG_BASE_ADR + (0x000900e9 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B64S1                (   (DDRPHY_CFG_BASE_ADR + (0x000900ea * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B64S2                (   (DDRPHY_CFG_BASE_ADR + (0x000900eb * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B65S0                (   (DDRPHY_CFG_BASE_ADR + (0x000900ec * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B65S1                (   (DDRPHY_CFG_BASE_ADR + (0x000900ed * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B65S2                (   (DDRPHY_CFG_BASE_ADR + (0x000900ee * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B66S0                (   (DDRPHY_CFG_BASE_ADR + (0x000900ef * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B66S1                (   (DDRPHY_CFG_BASE_ADR + (0x000900f0 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B66S2                (   (DDRPHY_CFG_BASE_ADR + (0x000900f1 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B67S0                (   (DDRPHY_CFG_BASE_ADR + (0x000900f2 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B67S2                (   (DDRPHY_CFG_BASE_ADR + (0x000900f4 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B68S0                (   (DDRPHY_CFG_BASE_ADR + (0x000900f5 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B68S1                (   (DDRPHY_CFG_BASE_ADR + (0x000900f6 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B68S2                (   (DDRPHY_CFG_BASE_ADR + (0x000900f7 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B69S0                (   (DDRPHY_CFG_BASE_ADR + (0x000900f8 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B69S1                (   (DDRPHY_CFG_BASE_ADR + (0x000900f9 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B69S2                (   (DDRPHY_CFG_BASE_ADR + (0x000900fa * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B70S0                (   (DDRPHY_CFG_BASE_ADR + (0x000900fb * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B70S1                (   (DDRPHY_CFG_BASE_ADR + (0x000900fc * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B70S2                (   (DDRPHY_CFG_BASE_ADR + (0x000900fd * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B71S0                (   (DDRPHY_CFG_BASE_ADR + (0x000900fe * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B71S1                (   (DDRPHY_CFG_BASE_ADR + (0x000900ff * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B71S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090100 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B72S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090101 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B72S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090102 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B72S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090103 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B73S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090104 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B73S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090105 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B73S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090106 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B74S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090107 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B74S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090108 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B74S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090109 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B75S0                (   (DDRPHY_CFG_BASE_ADR + (0x0009010a * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B75S1                (   (DDRPHY_CFG_BASE_ADR + (0x0009010b * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B75S2                (   (DDRPHY_CFG_BASE_ADR + (0x0009010c * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B76S0                (   (DDRPHY_CFG_BASE_ADR + (0x0009010d * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B76S1                (   (DDRPHY_CFG_BASE_ADR + (0x0009010e * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B76S2                (   (DDRPHY_CFG_BASE_ADR + (0x0009010f * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B77S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090110 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B77S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090111 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B77S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090112 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B78S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090113 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B78S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090114 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B78S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090115 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B79S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090116 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B79S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090117 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B79S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090118 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B80S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090119 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B80S1                (   (DDRPHY_CFG_BASE_ADR + (0x0009011a * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B80S2                (   (DDRPHY_CFG_BASE_ADR + (0x0009011b * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B81S0                (   (DDRPHY_CFG_BASE_ADR + (0x0009011c * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B81S1                (   (DDRPHY_CFG_BASE_ADR + (0x0009011d * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B81S2                (   (DDRPHY_CFG_BASE_ADR + (0x0009011e * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B82S0                (   (DDRPHY_CFG_BASE_ADR + (0x0009011f * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B82S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090120 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B82S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090121 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B83S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090122 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B83S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090123 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B83S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090124 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B84S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090126 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B84S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090127 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B85S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090128 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B85S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090129 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B85S2                (   (DDRPHY_CFG_BASE_ADR + (0x0009012a * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B86S0                (   (DDRPHY_CFG_BASE_ADR + (0x0009012b * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B86S1                (   (DDRPHY_CFG_BASE_ADR + (0x0009012c * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B86S2                (   (DDRPHY_CFG_BASE_ADR + (0x0009012d * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B87S0                (   (DDRPHY_CFG_BASE_ADR + (0x0009012e * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B87S1                (   (DDRPHY_CFG_BASE_ADR + (0x0009012f * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B87S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090130 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B88S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090131 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B88S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090132 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B88S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090133 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B89S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090134 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B89S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090135 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B89S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090136 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B90S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090137 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B90S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090138 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B90S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090139 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B91S0                (   (DDRPHY_CFG_BASE_ADR + (0x0009013a * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B91S1                (   (DDRPHY_CFG_BASE_ADR + (0x0009013b * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B91S2                (   (DDRPHY_CFG_BASE_ADR + (0x0009013c * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B92S0                (   (DDRPHY_CFG_BASE_ADR + (0x0009013d * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B92S1                (   (DDRPHY_CFG_BASE_ADR + (0x0009013e * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B92S2                (   (DDRPHY_CFG_BASE_ADR + (0x0009013f * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B93S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090140 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B93S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090141 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B93S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090142 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B94S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090143 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B94S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090144 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B94S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090145 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B95S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090146 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B95S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090147 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B95S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090148 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B96S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090149 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B96S1                (   (DDRPHY_CFG_BASE_ADR + (0x0009014a * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B96S2                (   (DDRPHY_CFG_BASE_ADR + (0x0009014b * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B97S0                (   (DDRPHY_CFG_BASE_ADR + (0x0009014c * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B97S1                (   (DDRPHY_CFG_BASE_ADR + (0x0009014d * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B97S2                (   (DDRPHY_CFG_BASE_ADR + (0x0009014e * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B98S0                (   (DDRPHY_CFG_BASE_ADR + (0x0009014f * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B98S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090150 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B98S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090151 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B99S0                (   (DDRPHY_CFG_BASE_ADR + (0x00090152 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B99S1                (   (DDRPHY_CFG_BASE_ADR + (0x00090153 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B99S2                (   (DDRPHY_CFG_BASE_ADR + (0x00090154 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B100S0               (   (DDRPHY_CFG_BASE_ADR + (0x00090155 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B100S1               (   (DDRPHY_CFG_BASE_ADR + (0x00090156 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B100S2               (   (DDRPHY_CFG_BASE_ADR + (0x00090157 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B101S0               (   (DDRPHY_CFG_BASE_ADR + (0x00090158 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B101S1               (   (DDRPHY_CFG_BASE_ADR + (0x00090159 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B101S2               (   (DDRPHY_CFG_BASE_ADR + (0x0009015a * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B102S0               (   (DDRPHY_CFG_BASE_ADR + (0x0009015b * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B102S1               (   (DDRPHY_CFG_BASE_ADR + (0x0009015c * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B102S2               (   (DDRPHY_CFG_BASE_ADR + (0x0009015d * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B103S0               (   (DDRPHY_CFG_BASE_ADR + (0x0009015e * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B103S1               (   (DDRPHY_CFG_BASE_ADR + (0x0009015f * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B103S2               (   (DDRPHY_CFG_BASE_ADR + (0x00090160 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B104S0               (   (DDRPHY_CFG_BASE_ADR + (0x00090161 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B104S1               (   (DDRPHY_CFG_BASE_ADR + (0x00090162 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B104S2               (   (DDRPHY_CFG_BASE_ADR + (0x00090163 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B105S0               (   (DDRPHY_CFG_BASE_ADR + (0x00090164 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B105S1               (   (DDRPHY_CFG_BASE_ADR + (0x00090165 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B105S2               (   (DDRPHY_CFG_BASE_ADR + (0x00090166 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B106S0               (   (DDRPHY_CFG_BASE_ADR + (0x00090167 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B106S1               (   (DDRPHY_CFG_BASE_ADR + (0x00090168 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B106S2               (   (DDRPHY_CFG_BASE_ADR + (0x00090169 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B107S0               (   (DDRPHY_CFG_BASE_ADR + (0x0009016a * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B107S1               (   (DDRPHY_CFG_BASE_ADR + (0x0009016b * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B107S2               (   (DDRPHY_CFG_BASE_ADR + (0x0009016c * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B108S0               (   (DDRPHY_CFG_BASE_ADR + (0x0009016d * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B108S1               (   (DDRPHY_CFG_BASE_ADR + (0x0009016e * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B108S2               (   (DDRPHY_CFG_BASE_ADR + (0x0009016f * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B109S0               (   (DDRPHY_CFG_BASE_ADR + (0x00090170 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B109S1               (   (DDRPHY_CFG_BASE_ADR + (0x00090171 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B109S2               (   (DDRPHY_CFG_BASE_ADR + (0x00090172 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B110S0               (   (DDRPHY_CFG_BASE_ADR + (0x00090173 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B110S1               (   (DDRPHY_CFG_BASE_ADR + (0x00090174 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B110S2               (   (DDRPHY_CFG_BASE_ADR + (0x00090175 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B111S0               (   (DDRPHY_CFG_BASE_ADR + (0x00090176 * 4)) )
#define DDR_PHY_INITENG0_SEQUENCEREG0B111S1               (   (DDRPHY_CFG_BASE_ADR + (0x00090177 * 4)) )
#define DDR_PHY_INITENG0_POSTSEQUENCEREG0B0S0             (   (DDRPHY_CFG_BASE_ADR + (0x00090006 * 4)) )
#define DDR_PHY_INITENG0_POSTSEQUENCEREG0B0S2             (   (DDRPHY_CFG_BASE_ADR + (0x00090008 * 4)) )
#define DDR_PHY_INITENG0_POSTSEQUENCEREG0B1S1             (   (DDRPHY_CFG_BASE_ADR + (0x0009000a * 4)) )
#define DDR_PHY_APBONLY0_SEQUENCEROVERRIDE                (   (DDRPHY_CFG_BASE_ADR + (0x000d00e7 * 4)) )
#define DDR_PHY_INITENG0_STARTVECTOR0B15                  (   (DDRPHY_CFG_BASE_ADR + (0x00090026 * 4)) )
#define DDR_PHY_INITENG0_STARTVECTOR0B0                   (   (DDRPHY_CFG_BASE_ADR + (0x00090017 * 4)) )
#define DDR_PHY_ACSM0_ACSMCSMAPCTRL0                      (   (DDRPHY_CFG_BASE_ADR + (0x000400d0 * 4)) )
#define DDR_PHY_ACSM0_ACSMCSMAPCTRL1                      (   (DDRPHY_CFG_BASE_ADR + (0x000400d1 * 4)) )
#define DDR_PHY_ACSM0_ACSMCSMAPCTRL2                      (   (DDRPHY_CFG_BASE_ADR + (0x000400d2 * 4)) )
#define DDR_PHY_ACSM0_ACSMCSMAPCTRL3                      (   (DDRPHY_CFG_BASE_ADR + (0x000400d3 * 4)) )
#define DDR_PHY_ACSM0_ACSMCSMAPCTRL4                      (   (DDRPHY_CFG_BASE_ADR + (0x000400d4 * 4)) )
#define DDR_PHY_ACSM0_ACSMCSMAPCTRL5                      (   (DDRPHY_CFG_BASE_ADR + (0x000400d5 * 4)) )
#define DDR_PHY_ACSM0_ACSMCSMAPCTRL6                      (   (DDRPHY_CFG_BASE_ADR + (0x000400d6 * 4)) )
#define DDR_PHY_ACSM0_ACSMCSMAPCTRL7                      (   (DDRPHY_CFG_BASE_ADR + (0x000400d7 * 4)) )
#define DDR_PHY_INITENG0_SEQ0BDISABLEFLAG1                (   (DDRPHY_CFG_BASE_ADR + (0x0009000d * 4)) )
#define DDR_PHY_INITENG0_SEQ0BDISABLEFLAG3                (   (DDRPHY_CFG_BASE_ADR + (0x0009000f * 4)) )
#define DDR_PHY_INITENG0_SEQ0BDISABLEFLAG6                (   (DDRPHY_CFG_BASE_ADR + (0x00090012 * 4)) )
#define DDR_PHY_MASTER0_DBYTEDLLMODECNTRL                 (   (DDRPHY_CFG_BASE_ADR + (0x0002003a * 4)) )
#define DDR_PHY_INITENG0_SEQ0BGPR1_P0                     (   (DDRPHY_CFG_BASE_ADR + (0x00090201 * 4)) )
#define DDR_PHY_INITENG0_SEQ0BGPR1_P1                     (   (DDRPHY_CFG_BASE_ADR + (0x00190201 * 4)) )
#define DDR_PHY_INITENG0_SEQ0BGPR1_P2                     (   (DDRPHY_CFG_BASE_ADR + (0x00290201 * 4)) )
#define DDR_PHY_INITENG0_SEQ0BGPR1_P3                     (   (DDRPHY_CFG_BASE_ADR + (0x00390201 * 4)) )
#define DDR_PHY_ACSM0_ACSMCTRL13                          (   (DDRPHY_CFG_BASE_ADR + (0x000400fd * 4)) )
#define DDR_PHY_DBYTE0_TSMBYTE2                           (   (DDRPHY_CFG_BASE_ADR + (0x00010012 * 4)) )
#define DDR_PHY_DBYTE0_TSMBYTE3                           (   (DDRPHY_CFG_BASE_ADR + (0x00010013 * 4)) )
#define DDR_PHY_DBYTE0_TSMBYTE5                           (   (DDRPHY_CFG_BASE_ADR + (0x00010018 * 4)) )
#define DDR_PHY_DBYTE0_TRAININGPARAM                      (   (DDRPHY_CFG_BASE_ADR + (0x00010002 * 4)) )
#define DDR_PHY_DBYTE0_TSM0_I0                            (   (DDRPHY_CFG_BASE_ADR + (0x000100b2 * 4)) )
#define DDR_PHY_DBYTE0_TSM2_I1                            (   (DDRPHY_CFG_BASE_ADR + (0x000101b4 * 4)) )
#define DDR_PHY_DBYTE0_TSM2_I2                            (   (DDRPHY_CFG_BASE_ADR + (0x000102b4 * 4)) )
#define DDR_PHY_DBYTE0_TSM2_I3                            (   (DDRPHY_CFG_BASE_ADR + (0x000103b4 * 4)) )
#define DDR_PHY_DBYTE0_TSM2_I4                            (   (DDRPHY_CFG_BASE_ADR + (0x000104b4 * 4)) )
#define DDR_PHY_DBYTE0_TSM2_I5                            (   (DDRPHY_CFG_BASE_ADR + (0x000105b4 * 4)) )
#define DDR_PHY_DBYTE0_TSM2_I6                            (   (DDRPHY_CFG_BASE_ADR + (0x000106b4 * 4)) )
#define DDR_PHY_DBYTE0_TSM2_I7                            (   (DDRPHY_CFG_BASE_ADR + (0x000107b4 * 4)) )
#define DDR_PHY_DBYTE0_TSM2_I8                            (   (DDRPHY_CFG_BASE_ADR + (0x000108b4 * 4)) )
#define DDR_PHY_MASTER0_CALBUSY                           (   (DDRPHY_CFG_BASE_ADR + (0x00020097 * 4)) )
#define DDRCCFG_BASE_ADR                                            (   (PBI_AP17_CONTROL_ADR + 0x00000000) )
#define  DDRC_MSTR_0_ADR                                             (   (DDRCCFG_BASE_ADR + 0x0000) )
#define  DDRC_STAT_0_ADR                                             (   (DDRCCFG_BASE_ADR + 0x0004) )
#define  DDRC_MRCTRL0_0_ADR                                          (   (DDRCCFG_BASE_ADR + 0x0010) )
#define  DDRC_MRCTRL1_0_ADR                                          (   (DDRCCFG_BASE_ADR + 0x0014) )
#define  DDRC_MRSTAT_0_ADR                                           (   (DDRCCFG_BASE_ADR + 0x0018) )
#define  DDRC_MRCTRL2_0_ADR                                          (   (DDRCCFG_BASE_ADR + 0x001c) )
#define  DDRC_DERATEEN_0_ADR                                         (   (DDRCCFG_BASE_ADR + 0x0020) )
#define  DDRC_DERATEINT_0_ADR                                        (   (DDRCCFG_BASE_ADR + 0x0024) )
#define  DDRC_MSTR2_0_ADR                                            (   (DDRCCFG_BASE_ADR + 0x0028) )
#define  DDRC_PWRCTL_0_ADR                                           (   (DDRCCFG_BASE_ADR + 0x0030) )
#define  DDRC_PWRTMG_0_ADR                                           (   (DDRCCFG_BASE_ADR + 0x0034) )
#define  DDRC_HWLPCTL_0_ADR                                          (   (DDRCCFG_BASE_ADR + 0x0038) )
#define  DDRC_HWFFCCTL_0_ADR                                         (   (DDRCCFG_BASE_ADR + 0x003c) )
#define  DDRC_HWFFCSTAT_0_ADR                                        (   (DDRCCFG_BASE_ADR + 0x0040) )
#define  DDRC_RFSHCTL0_0_ADR                                         (   (DDRCCFG_BASE_ADR + 0x0050) )
#define  DDRC_RFSHCTL1_0_ADR                                         (   (DDRCCFG_BASE_ADR + 0x0054) )
#define  DDRC_RFSHCTL3_0_ADR                                         (   (DDRCCFG_BASE_ADR + 0x0060) )
#define  DDRC_RFSHTMG_0_ADR                                          (   (DDRCCFG_BASE_ADR + 0x0064) )
#define  DDRC_CRCPARCTL0_0_ADR                                       (   (DDRCCFG_BASE_ADR + 0x00c0) )
#define  DDRC_CRCPARCTL1_0_ADR                                       (   (DDRCCFG_BASE_ADR + 0x00c4) )
#define  DDRC_CRCPARSTAT_0_ADR                                       (   (DDRCCFG_BASE_ADR + 0x00cc) )
#define  DDRC_INIT0_0_ADR                                            (   (DDRCCFG_BASE_ADR + 0x00d0) )
#define  DDRC_INIT1_0_ADR                                            (   (DDRCCFG_BASE_ADR + 0x00d4) )
#define  DDRC_INIT2_0_ADR                                            (   (DDRCCFG_BASE_ADR + 0x00d8) )
#define  DDRC_INIT3_0_ADR                                            (   (DDRCCFG_BASE_ADR + 0x00dc) )
#define  DDRC_INIT4_0_ADR                                            (   (DDRCCFG_BASE_ADR + 0x00e0) )
#define  DDRC_INIT5_0_ADR                                            (   (DDRCCFG_BASE_ADR + 0x00e4) )
#define  DDRC_INIT6_0_ADR                                            (   (DDRCCFG_BASE_ADR + 0x00e8) )
#define  DDRC_INIT7_0_ADR                                            (   (DDRCCFG_BASE_ADR + 0x00ec) )
#define  DDRC_DIMMCTL_0_ADR                                          (   (DDRCCFG_BASE_ADR + 0x00f0) )
#define  DDRC_RANKCTL_0_ADR                                          (   (DDRCCFG_BASE_ADR + 0x00f4) )
#define  DDRC_DRAMTMG0_0_ADR                                         (   (DDRCCFG_BASE_ADR + 0x0100) )
#define  DDRC_DRAMTMG1_0_ADR                                         (   (DDRCCFG_BASE_ADR + 0x0104) )
#define  DDRC_DRAMTMG2_0_ADR                                         (   (DDRCCFG_BASE_ADR + 0x0108) )
#define  DDRC_DRAMTMG3_0_ADR                                         (   (DDRCCFG_BASE_ADR + 0x010c) )
#define  DDRC_DRAMTMG4_0_ADR                                         (   (DDRCCFG_BASE_ADR + 0x0110) )
#define  DDRC_DRAMTMG5_0_ADR                                         (   (DDRCCFG_BASE_ADR + 0x0114) )
#define  DDRC_DRAMTMG6_0_ADR                                         (   (DDRCCFG_BASE_ADR + 0x0118) )
#define  DDRC_DRAMTMG7_0_ADR                                         (   (DDRCCFG_BASE_ADR + 0x011c) )
#define  DDRC_DRAMTMG8_0_ADR                                         (   (DDRCCFG_BASE_ADR + 0x0120) )
#define  DDRC_DRAMTMG9_0_ADR                                         (   (DDRCCFG_BASE_ADR + 0x0124) )
#define  DDRC_DRAMTMG10_0_ADR                                        (   (DDRCCFG_BASE_ADR + 0x0128) )
#define  DDRC_DRAMTMG11_0_ADR                                        (   (DDRCCFG_BASE_ADR + 0x012c) )
#define  DDRC_DRAMTMG12_0_ADR                                        (   (DDRCCFG_BASE_ADR + 0x0130) )
#define  DDRC_DRAMTMG13_0_ADR                                        (   (DDRCCFG_BASE_ADR + 0x0134) )
#define  DDRC_DRAMTMG14_0_ADR                                        (   (DDRCCFG_BASE_ADR + 0x0138) )
#define  DDRC_DRAMTMG15_0_ADR                                        (   (DDRCCFG_BASE_ADR + 0x013c) )
#define  DDRC_DRAMTMG17_0_ADR                                        (   (DDRCCFG_BASE_ADR + 0x0144) )
#define  DDRC_ZQCTL0_0_ADR                                           (   (DDRCCFG_BASE_ADR + 0x0180) )
#define  DDRC_ZQCTL1_0_ADR                                           (   (DDRCCFG_BASE_ADR + 0x0184) )
#define  DDRC_ZQCTL2_0_ADR                                           (   (DDRCCFG_BASE_ADR + 0x0188) )
#define  DDRC_ZQSTAT_0_ADR                                           (   (DDRCCFG_BASE_ADR + 0x018c) )
#define  DDRC_DFITMG0_0_ADR                                          (   (DDRCCFG_BASE_ADR + 0x0190) )
#define  DDRC_DFITMG1_0_ADR                                          (   (DDRCCFG_BASE_ADR + 0x0194) )
#define  DDRC_DFILPCFG0_0_ADR                                        (   (DDRCCFG_BASE_ADR + 0x0198) )
#define  DDRC_DFILPCFG1_0_ADR                                        (   (DDRCCFG_BASE_ADR + 0x019c) )
#define  DDRC_DFIUPD0_0_ADR                                          (   (DDRCCFG_BASE_ADR + 0x01a0) )
#define  DDRC_DFIUPD1_0_ADR                                          (   (DDRCCFG_BASE_ADR + 0x01a4) )
#define  DDRC_DFIUPD2_0_ADR                                          (   (DDRCCFG_BASE_ADR + 0x01a8) )
#define  DDRC_DFIMISC_0_ADR                                          (   (DDRCCFG_BASE_ADR + 0x01b0) )
#define  DDRC_DFITMG2_0_ADR                                          (   (DDRCCFG_BASE_ADR + 0x01b4) )
#define  DDRC_DFITMG3_0_ADR                                          (   (DDRCCFG_BASE_ADR + 0x01b8) )
#define  DDRC_DFISTAT_0_ADR                                          (   (DDRCCFG_BASE_ADR + 0x01bc) )
#define  DDRC_DBICTL_0_ADR                                           (   (DDRCCFG_BASE_ADR + 0x01c0) )
#define  DDRC_DFIPHYMSTR_0_ADR                                       (   (DDRCCFG_BASE_ADR + 0x01c4) )
#define  DDRC_ADDRMAP0_0_ADR                                         (   (DDRCCFG_BASE_ADR + 0x0200) )
#define  DDRC_ADDRMAP1_0_ADR                                         (   (DDRCCFG_BASE_ADR + 0x0204) )
#define  DDRC_ADDRMAP2_0_ADR                                         (   (DDRCCFG_BASE_ADR + 0x0208) )
#define  DDRC_ADDRMAP3_0_ADR                                         (   (DDRCCFG_BASE_ADR + 0x020c) )
#define  DDRC_ADDRMAP4_0_ADR                                         (   (DDRCCFG_BASE_ADR + 0x0210) )
#define  DDRC_ADDRMAP5_0_ADR                                         (   (DDRCCFG_BASE_ADR + 0x0214) )
#define  DDRC_ADDRMAP6_0_ADR                                         (   (DDRCCFG_BASE_ADR + 0x0218) )
#define  DDRC_ADDRMAP7_0_ADR                                         (   (DDRCCFG_BASE_ADR + 0x021c) )
#define  DDRC_ADDRMAP8_0_ADR                                         (   (DDRCCFG_BASE_ADR + 0x0220) )
#define  DDRC_ADDRMAP9_0_ADR                                         (   (DDRCCFG_BASE_ADR + 0x0224) )
#define  DDRC_ADDRMAP10_0_ADR                                        (   (DDRCCFG_BASE_ADR + 0x0228) )
#define  DDRC_ADDRMAP11_0_ADR                                        (   (DDRCCFG_BASE_ADR + 0x022c) )
#define  DDRC_ODTCFG_0_ADR                                           (   (DDRCCFG_BASE_ADR + 0x0240) )
#define  DDRC_ODTMAP_0_ADR                                           (   (DDRCCFG_BASE_ADR + 0x0244) )
#define  DDRC_SCHED_0_ADR                                            (   (DDRCCFG_BASE_ADR + 0x0250) )
#define  DDRC_SCHED1_0_ADR                                           (   (DDRCCFG_BASE_ADR + 0x0254) )
#define  DDRC_PERFLPR1_0_ADR                                         (   (DDRCCFG_BASE_ADR + 0x0264) )
#define  DDRC_PERFWR1_0_ADR                                          (   (DDRCCFG_BASE_ADR + 0x026c) )
#define  DDRC_DBG0_0_ADR                                             (   (DDRCCFG_BASE_ADR + 0x0300) )
#define  DDRC_DBG1_0_ADR                                             (   (DDRCCFG_BASE_ADR + 0x0304) )
#define  DDRC_DBGCAM_0_ADR                                           (   (DDRCCFG_BASE_ADR + 0x0308) )
#define  DDRC_DBGCMD_0_ADR                                           (   (DDRCCFG_BASE_ADR + 0x030c) )
#define  DDRC_DBGSTAT_0_ADR                                          (   (DDRCCFG_BASE_ADR + 0x0310) )
#define  DDRC_SWCTL_0_ADR                                            (   (DDRCCFG_BASE_ADR + 0x0320) )
#define  DDRC_SWSTAT_0_ADR                                           (   (DDRCCFG_BASE_ADR + 0x0324) )
#define  DDRC_POISONCFG_0_ADR                                        (   (DDRCCFG_BASE_ADR + 0x036c) )
#define  DDRC_POISONSTAT_0_ADR                                       (   (DDRCCFG_BASE_ADR + 0x0370) )
#define  DDRC_PSTAT_0_ADR                                            (   (DDRCCFG_BASE_ADR + 0x03fc) )
#define  DDRC_PCCFG_0_ADR                                            (   (DDRCCFG_BASE_ADR + 0x0400) )
#define  DDRC_PCFGR_0_0_ADR                                          (   (DDRCCFG_BASE_ADR + 0x0404) )
#define  DDRC_PCFGW_0_0_ADR                                          (   (DDRCCFG_BASE_ADR + 0x0408) )
#define  DDRC_PCTRL_0_0_ADR                                          (   (DDRCCFG_BASE_ADR + 0x0490) )
#define  DDRC_DERATEEN_1_ADR                                         (   (DDRCCFG_BASE_ADR + 0x2020) )
#define  DDRC_DERATEINT_1_ADR                                        (   (DDRCCFG_BASE_ADR + 0x2024) )
#define  DDRC_RFSHCTL0_1_ADR                                         (   (DDRCCFG_BASE_ADR + 0x2050) )
#define  DDRC_RFSHTMG_1_ADR                                          (   (DDRCCFG_BASE_ADR + 0x2064) )
#define  DDRC_INIT3_1_ADR                                            (   (DDRCCFG_BASE_ADR + 0x20dc) )
#define  DDRC_INIT4_1_ADR                                            (   (DDRCCFG_BASE_ADR + 0x20e0) )
#define  DDRC_INIT6_1_ADR                                            (   (DDRCCFG_BASE_ADR + 0x20e8) )
#define  DDRC_INIT7_1_ADR                                            (   (DDRCCFG_BASE_ADR + 0x20ec) )
#define  DDRC_DRAMTMG0_1_ADR                                         (   (DDRCCFG_BASE_ADR + 0x2100) )
#define  DDRC_DRAMTMG1_1_ADR                                         (   (DDRCCFG_BASE_ADR + 0x2104) )
#define  DDRC_DRAMTMG2_1_ADR                                         (   (DDRCCFG_BASE_ADR + 0x2108) )
#define  DDRC_DRAMTMG3_1_ADR                                         (   (DDRCCFG_BASE_ADR + 0x210c) )
#define  DDRC_DRAMTMG4_1_ADR                                         (   (DDRCCFG_BASE_ADR + 0x2110) )
#define  DDRC_DRAMTMG5_1_ADR                                         (   (DDRCCFG_BASE_ADR + 0x2114) )
#define  DDRC_DRAMTMG6_1_ADR                                         (   (DDRCCFG_BASE_ADR + 0x2118) )
#define  DDRC_DRAMTMG7_1_ADR                                         (   (DDRCCFG_BASE_ADR + 0x211c) )
#define  DDRC_DRAMTMG8_1_ADR                                         (   (DDRCCFG_BASE_ADR + 0x2120) )
#define  DDRC_DRAMTMG9_1_ADR                                         (   (DDRCCFG_BASE_ADR + 0x2124) )
#define  DDRC_DRAMTMG10_1_ADR                                        (   (DDRCCFG_BASE_ADR + 0x2128) )
#define  DDRC_DRAMTMG11_1_ADR                                        (   (DDRCCFG_BASE_ADR + 0x212c) )
#define  DDRC_DRAMTMG12_1_ADR                                        (   (DDRCCFG_BASE_ADR + 0x2130) )
#define  DDRC_DRAMTMG13_1_ADR                                        (   (DDRCCFG_BASE_ADR + 0x2134) )
#define  DDRC_DRAMTMG14_1_ADR                                        (   (DDRCCFG_BASE_ADR + 0x2138) )
#define  DDRC_DRAMTMG15_1_ADR                                        (   (DDRCCFG_BASE_ADR + 0x213c) )
#define  DDRC_DRAMTMG17_1_ADR                                        (   (DDRCCFG_BASE_ADR + 0x2144) )
#define  DDRC_ZQCTL0_1_ADR                                           (   (DDRCCFG_BASE_ADR + 0x2180) )
#define  DDRC_DFITMG0_1_ADR                                          (   (DDRCCFG_BASE_ADR + 0x2190) )
#define  DDRC_DFITMG1_1_ADR                                          (   (DDRCCFG_BASE_ADR + 0x2194) )
#define  DDRC_DFITMG2_1_ADR                                          (   (DDRCCFG_BASE_ADR + 0x21b4) )
#define  DDRC_DFITMG3_1_ADR                                          (   (DDRCCFG_BASE_ADR + 0x21b8) )
#define  DDRC_ODTCFG_1_ADR                                           (   (DDRCCFG_BASE_ADR + 0x2240) )
#define  DDRC_DERATEEN_2_ADR                                         (   (DDRCCFG_BASE_ADR + 0x3020) )
#define  DDRC_DERATEINT_2_ADR                                        (   (DDRCCFG_BASE_ADR + 0x3024) )
#define  DDRC_RFSHCTL0_2_ADR                                         (   (DDRCCFG_BASE_ADR + 0x3050) )
#define  DDRC_RFSHTMG_2_ADR                                          (   (DDRCCFG_BASE_ADR + 0x3064) )
#define  DDRC_INIT3_2_ADR                                            (   (DDRCCFG_BASE_ADR + 0x30dc) )
#define  DDRC_INIT4_2_ADR                                            (   (DDRCCFG_BASE_ADR + 0x30e0) )
#define  DDRC_INIT6_2_ADR                                            (   (DDRCCFG_BASE_ADR + 0x30e8) )
#define  DDRC_INIT7_2_ADR                                            (   (DDRCCFG_BASE_ADR + 0x30ec) )
#define  DDRC_DRAMTMG0_2_ADR                                         (   (DDRCCFG_BASE_ADR + 0x3100) )
#define  DDRC_DRAMTMG1_2_ADR                                         (   (DDRCCFG_BASE_ADR + 0x3104) )
#define  DDRC_DRAMTMG2_2_ADR                                         (   (DDRCCFG_BASE_ADR + 0x3108) )
#define  DDRC_DRAMTMG3_2_ADR                                         (   (DDRCCFG_BASE_ADR + 0x310c) )
#define  DDRC_DRAMTMG4_2_ADR                                         (   (DDRCCFG_BASE_ADR + 0x3110) )
#define  DDRC_DRAMTMG5_2_ADR                                         (   (DDRCCFG_BASE_ADR + 0x3114) )
#define  DDRC_DRAMTMG6_2_ADR                                         (   (DDRCCFG_BASE_ADR + 0x3118) )
#define  DDRC_DRAMTMG7_2_ADR                                         (   (DDRCCFG_BASE_ADR + 0x311c) )
#define  DDRC_DRAMTMG8_2_ADR                                         (   (DDRCCFG_BASE_ADR + 0x3120) )
#define  DDRC_DRAMTMG9_2_ADR                                         (   (DDRCCFG_BASE_ADR + 0x3124) )
#define  DDRC_DRAMTMG10_2_ADR                                        (   (DDRCCFG_BASE_ADR + 0x3128) )
#define  DDRC_DRAMTMG11_2_ADR                                        (   (DDRCCFG_BASE_ADR + 0x312c) )
#define  DDRC_DRAMTMG12_2_ADR                                        (   (DDRCCFG_BASE_ADR + 0x3130) )
#define  DDRC_DRAMTMG13_2_ADR                                        (   (DDRCCFG_BASE_ADR + 0x3134) )
#define  DDRC_DRAMTMG14_2_ADR                                        (   (DDRCCFG_BASE_ADR + 0x3138) )
#define  DDRC_DRAMTMG15_2_ADR                                        (   (DDRCCFG_BASE_ADR + 0x313c) )
#define  DDRC_DRAMTMG17_2_ADR                                        (   (DDRCCFG_BASE_ADR + 0x3144) )
#define  DDRC_ZQCTL0_2_ADR                                           (   (DDRCCFG_BASE_ADR + 0x3180) )
#define  DDRC_DFITMG0_2_ADR                                          (   (DDRCCFG_BASE_ADR + 0x3190) )
#define  DDRC_DFITMG1_2_ADR                                          (   (DDRCCFG_BASE_ADR + 0x3194) )
#define  DDRC_DFITMG2_2_ADR                                          (   (DDRCCFG_BASE_ADR + 0x31b4) )
#define  DDRC_DFITMG3_2_ADR                                          (   (DDRCCFG_BASE_ADR + 0x31b8) )
#define  DDRC_ODTCFG_2_ADR                                           (   (DDRCCFG_BASE_ADR + 0x3240) )
#define  DDRC_DERATEEN_3_ADR                                         (   (DDRCCFG_BASE_ADR + 0x4020) )
#define  DDRC_DERATEINT_3_ADR                                        (   (DDRCCFG_BASE_ADR + 0x4024) )
#define  DDRC_RFSHCTL0_3_ADR                                         (   (DDRCCFG_BASE_ADR + 0x4050) )
#define  DDRC_RFSHTMG_3_ADR                                          (   (DDRCCFG_BASE_ADR + 0x4064) )
#define  DDRC_INIT3_3_ADR                                            (   (DDRCCFG_BASE_ADR + 0x40dc) )
#define  DDRC_INIT4_3_ADR                                            (   (DDRCCFG_BASE_ADR + 0x40e0) )
#define  DDRC_INIT6_3_ADR                                            (   (DDRCCFG_BASE_ADR + 0x40e8) )
#define  DDRC_INIT7_3_ADR                                            (   (DDRCCFG_BASE_ADR + 0x40ec) )
#define  DDRC_DRAMTMG0_3_ADR                                         (   (DDRCCFG_BASE_ADR + 0x4100) )
#define  DDRC_DRAMTMG1_3_ADR                                         (   (DDRCCFG_BASE_ADR + 0x4104) )
#define  DDRC_DRAMTMG2_3_ADR                                         (   (DDRCCFG_BASE_ADR + 0x4108) )
#define  DDRC_DRAMTMG3_3_ADR                                         (   (DDRCCFG_BASE_ADR + 0x410c) )
#define  DDRC_DRAMTMG4_3_ADR                                         (   (DDRCCFG_BASE_ADR + 0x4110) )
#define  DDRC_DRAMTMG5_3_ADR                                         (   (DDRCCFG_BASE_ADR + 0x4114) )
#define  DDRC_DRAMTMG6_3_ADR                                         (   (DDRCCFG_BASE_ADR + 0x4118) )
#define  DDRC_DRAMTMG7_3_ADR                                         (   (DDRCCFG_BASE_ADR + 0x411c) )
#define  DDRC_DRAMTMG8_3_ADR                                         (   (DDRCCFG_BASE_ADR + 0x4120) )
#define  DDRC_DRAMTMG9_3_ADR                                         (   (DDRCCFG_BASE_ADR + 0x4124) )
#define  DDRC_DRAMTMG10_3_ADR                                        (   (DDRCCFG_BASE_ADR + 0x4128) )
#define  DDRC_DRAMTMG11_3_ADR                                        (   (DDRCCFG_BASE_ADR + 0x412c) )
#define  DDRC_DRAMTMG12_3_ADR                                        (   (DDRCCFG_BASE_ADR + 0x4130) )
#define  DDRC_DRAMTMG13_3_ADR                                        (   (DDRCCFG_BASE_ADR + 0x4134) )
#define  DDRC_DRAMTMG14_3_ADR                                        (   (DDRCCFG_BASE_ADR + 0x4138) )
#define  DDRC_DRAMTMG15_3_ADR                                        (   (DDRCCFG_BASE_ADR + 0x413c) )
#define  DDRC_DRAMTMG17_3_ADR                                        (   (DDRCCFG_BASE_ADR + 0x4144) )
#define  DDRC_ZQCTL0_3_ADR                                           (   (DDRCCFG_BASE_ADR + 0x4180) )
#define  DDRC_DFITMG0_3_ADR                                          (   (DDRCCFG_BASE_ADR + 0x4190) )
#define  DDRC_DFITMG1_3_ADR                                          (   (DDRCCFG_BASE_ADR + 0x4194) )
#define  DDRC_DFITMG2_3_ADR                                          (   (DDRCCFG_BASE_ADR + 0x41b4) )
#define  DDRC_DFITMG3_3_ADR                                          (   (DDRCCFG_BASE_ADR + 0x41b8) )
#define  DDRC_ODTCFG_3_ADR                                           (   (DDRCCFG_BASE_ADR + 0x4240) )
#define  DDRC_DERATEEN_4_ADR                                         (   (DDRCCFG_BASE_ADR + 0x5020) )
#define  DDRC_DERATEINT_4_ADR                                        (   (DDRCCFG_BASE_ADR + 0x5024) )
#define  DDRC_RFSHCTL0_4_ADR                                         (   (DDRCCFG_BASE_ADR + 0x5050) )
#define  DDRC_RFSHTMG_4_ADR                                          (   (DDRCCFG_BASE_ADR + 0x5064) )
#define  DDRC_INIT3_4_ADR                                            (   (DDRCCFG_BASE_ADR + 0x50dc) )
#define  DDRC_INIT4_4_ADR                                            (   (DDRCCFG_BASE_ADR + 0x50e0) )
#define  DDRC_INIT6_4_ADR                                            (   (DDRCCFG_BASE_ADR + 0x50e8) )
#define  DDRC_INIT7_4_ADR                                            (   (DDRCCFG_BASE_ADR + 0x50ec) )
#define  DDRC_DRAMTMG0_4_ADR                                         (   (DDRCCFG_BASE_ADR + 0x5100) )
#define  DDRC_DRAMTMG1_4_ADR                                         (   (DDRCCFG_BASE_ADR + 0x5104) )
#define  DDRC_DRAMTMG2_4_ADR                                         (   (DDRCCFG_BASE_ADR + 0x5108) )
#define  DDRC_DRAMTMG3_4_ADR                                         (   (DDRCCFG_BASE_ADR + 0x510c) )
#define  DDRC_DRAMTMG4_4_ADR                                         (   (DDRCCFG_BASE_ADR + 0x5110) )
#define  DDRC_DRAMTMG5_4_ADR                                         (   (DDRCCFG_BASE_ADR + 0x5114) )
#define  DDRC_DRAMTMG6_4_ADR                                         (   (DDRCCFG_BASE_ADR + 0x5118) )
#define  DDRC_DRAMTMG7_4_ADR                                         (   (DDRCCFG_BASE_ADR + 0x511c) )
#define  DDRC_DRAMTMG8_4_ADR                                         (   (DDRCCFG_BASE_ADR + 0x5120) )
#define  DDRC_DRAMTMG9_4_ADR                                         (   (DDRCCFG_BASE_ADR + 0x5124) )
#define  DDRC_DRAMTMG10_4_ADR                                        (   (DDRCCFG_BASE_ADR + 0x5128) )
#define  DDRC_DRAMTMG11_4_ADR                                        (   (DDRCCFG_BASE_ADR + 0x512c) )
#define  DDRC_DRAMTMG12_4_ADR                                        (   (DDRCCFG_BASE_ADR + 0x5130) )
#define  DDRC_DRAMTMG13_4_ADR                                        (   (DDRCCFG_BASE_ADR + 0x5134) )
#define  DDRC_DRAMTMG14_4_ADR                                        (   (DDRCCFG_BASE_ADR + 0x5138) )
#define  DDRC_DRAMTMG15_4_ADR                                        (   (DDRCCFG_BASE_ADR + 0x513c) )
#define  DDRC_DRAMTMG17_4_ADR                                        (   (DDRCCFG_BASE_ADR + 0x5144) )
#define  DDRC_ZQCTL0_4_ADR                                           (   (DDRCCFG_BASE_ADR + 0x5180) )
#define  DDRC_DFITMG0_4_ADR                                          (   (DDRCCFG_BASE_ADR + 0x5190) )
#define  DDRC_DFITMG1_4_ADR                                          (   (DDRCCFG_BASE_ADR + 0x5194) )
#define  DDRC_DFITMG2_4_ADR                                          (   (DDRCCFG_BASE_ADR + 0x51b4) )
#define  DDRC_DFITMG3_4_ADR                                          (   (DDRCCFG_BASE_ADR + 0x51b8) )
#define  DDRC_ODTCFG_4_ADR                                           (   (DDRCCFG_BASE_ADR + 0x5240) )
#define GPIO_NUM_PINS                  (    64 )
#define GPIO_PWM_NUM                   (    6 )
#define GPIO_BASE_ADR                  (   (PBI_AP2_CONTROL_ADR + 0x50000) )
#define GPIO_DATA_OUT0_ADR             (   (GPIO_BASE_ADR + 0x0000) )
#define GPIO_DATA_OUT1_ADR             (   (GPIO_BASE_ADR + 0x0004) )
#define GPIO_DATA_OUT2_ADR             (   (GPIO_BASE_ADR + 0x0008) )
#define GPIO_DATA_IN0_ADR              (   (GPIO_BASE_ADR + 0x0020) )
#define GPIO_DATA_IN1_ADR              (   (GPIO_BASE_ADR + 0x0024) )
#define GPIO_DATA_IN2_ADR              (   (GPIO_BASE_ADR + 0x0028) )
#define GPIO_DATA_IN_RAW0_ADR          (   (GPIO_BASE_ADR + 0x0040) )
#define GPIO_DATA_IN_RAW1_ADR          (   (GPIO_BASE_ADR + 0x0044) )
#define GPIO_DATA_IN_RAW2_ADR          (   (GPIO_BASE_ADR + 0x0048) )
#define GPIO_DATA_HIGH0_ADR            (   (GPIO_BASE_ADR + 0x0060) )
#define GPIO_DATA_HIGH1_ADR            (   (GPIO_BASE_ADR + 0x0064) )
#define GPIO_DATA_HIGH2_ADR            (   (GPIO_BASE_ADR + 0x0068) )
#define GPIO_DATA_LOW0_ADR             (   (GPIO_BASE_ADR + 0x0080) )
#define GPIO_DATA_LOW1_ADR             (   (GPIO_BASE_ADR + 0x0084) )
#define GPIO_DATA_LOW2_ADR             (   (GPIO_BASE_ADR + 0x0088) )
#define GPIO_PWM_LEADIN0_ADR           (   (GPIO_BASE_ADR + 0x00a0) )
#define GPIO_PWM_LEADIN1_ADR           (   (GPIO_BASE_ADR + 0x00a4) )
#define GPIO_PWM_LEADIN2_ADR           (   (GPIO_BASE_ADR + 0x00a8) )
#define GPIO_PWM_LEADIN3_ADR           (   (GPIO_BASE_ADR + 0x00ac) )
#define GPIO_PWM_LEADIN4_ADR           (   (GPIO_BASE_ADR + 0x00b0) )
#define GPIO_PWM_LEADIN5_ADR           (   (GPIO_BASE_ADR + 0x00b4) )
#define GPIO_PWM_HIGHLOW0_ADR          (   (GPIO_BASE_ADR + 0x00c0) )
#define GPIO_PWM_HIGHLOW1_ADR          (   (GPIO_BASE_ADR + 0x00c4) )
#define GPIO_PWM_HIGHLOW2_ADR          (   (GPIO_BASE_ADR + 0x00c8) )
#define GPIO_PWM_HIGHLOW3_ADR          (   (GPIO_BASE_ADR + 0x00cc) )
#define GPIO_PWM_HIGHLOW4_ADR          (   (GPIO_BASE_ADR + 0x00d0) )
#define GPIO_PWM_HIGHLOW5_ADR          (   (GPIO_BASE_ADR + 0x00d4) )
#define GPIO_PWM_EN_ADR                (   (GPIO_BASE_ADR + 0x0100) )
#define GPIO_PWM_CLR_ADR               (   (GPIO_BASE_ADR + 0x0104) )
#define GPIO_PWM_SEL0_ADR              (   (GPIO_BASE_ADR + 0x0108) )
#define GPIO_PWM_SEL1_ADR              (   (GPIO_BASE_ADR + 0x010c) )
#define GPIO_PWM_PH_SEL                (   (GPIO_BASE_ADR + 0x0110) )
#define GPIO_PHASE_0_N0_ADR            (   (GPIO_BASE_ADR + 0x0114) )
#define GPIO_PHASE_0_N1_ADR            (   (GPIO_BASE_ADR + 0x0118) )
#define GPIO_PHASE_0_N2_ADR            (   (GPIO_BASE_ADR + 0x011c) )
#define GPIO_PHASE_VLD_ADR             (   (GPIO_BASE_ADR + 0x0120) )
#define GPIO_PHASE_1_N0_ADR            (   (GPIO_BASE_ADR + 0x0124) )
#define GPIO_PHASE_1_N1_ADR            (   (GPIO_BASE_ADR + 0x0128) )
#define GPIO_PHASE_1_N2_ADR            (   (GPIO_BASE_ADR + 0x012c) )
#define GPIO_PHASE_2_N0_ADR            (   (GPIO_BASE_ADR + 0x0130) )
#define GPIO_PHASE_2_N1_ADR            (   (GPIO_BASE_ADR + 0x0134) )
#define GPIO_PHASE_2_N2_ADR            (   (GPIO_BASE_ADR + 0x0138) )
#define GPIO_PWM_DEC_0_N1_ADR          (   (GPIO_BASE_ADR + 0x013c) )
#define GPIO_PWM_DEC_0_N2_ADR          (   (GPIO_BASE_ADR + 0x0140) )
#define GPIO_PWM_DEC_0_N3_ADR          (   (GPIO_BASE_ADR + 0x0144) )
#define GPIO_PWM_DEC_1_N1_ADR          (   (GPIO_BASE_ADR + 0x0148) )
#define GPIO_PWM_DEC_1_N2_ADR          (   (GPIO_BASE_ADR + 0x014c) )
#define GPIO_PWM_DEC_1_N3_ADR          (   (GPIO_BASE_ADR + 0x0150) )
#define GPIO_PWM_DEC_2_N1_ADR          (   (GPIO_BASE_ADR + 0x0154) )
#define GPIO_PWM_DEC_2_N2_ADR          (   (GPIO_BASE_ADR + 0x0158) )
#define GPIO_PWM_DEC_2_N3_ADR          (   (GPIO_BASE_ADR + 0x015c) )
#define GPIO_PWM_DEC_3_N1_ADR          (   (GPIO_BASE_ADR + 0x0160) )
#define GPIO_PWM_DEC_3_N2_ADR          (   (GPIO_BASE_ADR + 0x0164) )
#define GPIO_PWM_DEC_3_N3_ADR          (   (GPIO_BASE_ADR + 0x0168) )
#define GPIO_PWM_DEC_4_N1_ADR          (   (GPIO_BASE_ADR + 0x016c) )
#define GPIO_PWM_DEC_4_N2_ADR          (   (GPIO_BASE_ADR + 0x0170) )
#define GPIO_PWM_DEC_4_N3_ADR          (   (GPIO_BASE_ADR + 0x0174) )
#define GPIO_PWM_DEC0_VLD_ADR          (   (GPIO_BASE_ADR + 0x0178) )
#define GPIO_PWM_DEC1_VLD_ADR          (   (GPIO_BASE_ADR + 0x017c) )
#define GPIO_PRE_SCALER_ADR            (   (GPIO_BASE_ADR + 0x0180) )
#define GPIO_PAD_CFG_WR                (   (GPIO_BASE_ADR + 0x0184) )
#define GPIO_PAD_CFG_CTRL              (   (GPIO_BASE_ADR + 0x0188) )
#define GPIO_INT0_CFG_ADR              (   (GPIO_BASE_ADR + 0x0190) )
#define GPIO_INT1_CFG_ADR              (   (GPIO_BASE_ADR + 0x0194) )
#define GPIO_INT2_CFG_ADR              (   (GPIO_BASE_ADR + 0x0198) )
#define GPIO_INT3_CFG_ADR              (   (GPIO_BASE_ADR + 0x019c) )
#define GPIO_INT4_CFG_ADR              (   (GPIO_BASE_ADR + 0x01a0) )
#define GPIO_INT5_CFG_ADR              (   (GPIO_BASE_ADR + 0x01a4) )
#define GPIO_INT6_CFG_ADR              (   (GPIO_BASE_ADR + 0x01a8) )
#define GPIO_INT7_CFG_ADR              (   (GPIO_BASE_ADR + 0x01ac) )
#define GPIO_MODE0_ADR                 (   (GPIO_BASE_ADR + 0x0200) )
#define GPIO_MODE1_ADR                 (   (GPIO_BASE_ADR + 0x0204) )
#define GPIO_MODE2_ADR                 (   (GPIO_BASE_ADR + 0x0208) )
#define GPIO_MODE3_ADR                 (   (GPIO_BASE_ADR + 0x020c) )
#define GPIO_MODE4_ADR                 (   (GPIO_BASE_ADR + 0x0210) )
#define GPIO_MODE5_ADR                 (   (GPIO_BASE_ADR + 0x0214) )
#define GPIO_MODE6_ADR                 (   (GPIO_BASE_ADR + 0x0218) )
#define GPIO_MODE7_ADR                 (   (GPIO_BASE_ADR + 0x021c) )
#define GPIO_MODE8_ADR                 (   (GPIO_BASE_ADR + 0x0220) )
#define GPIO_MODE9_ADR                 (   (GPIO_BASE_ADR + 0x0224) )
#define GPIO_MODE10_ADR                (   (GPIO_BASE_ADR + 0x0228) )
#define GPIO_MODE11_ADR                (   (GPIO_BASE_ADR + 0x022c) )
#define GPIO_MODE12_ADR                (   (GPIO_BASE_ADR + 0x0230) )
#define GPIO_MODE13_ADR                (   (GPIO_BASE_ADR + 0x0234) )
#define GPIO_MODE14_ADR                (   (GPIO_BASE_ADR + 0x0238) )
#define GPIO_MODE15_ADR                (   (GPIO_BASE_ADR + 0x023c) )
#define GPIO_MODE16_ADR                (   (GPIO_BASE_ADR + 0x0240) )
#define GPIO_MODE17_ADR                (   (GPIO_BASE_ADR + 0x0244) )
#define GPIO_MODE18_ADR                (   (GPIO_BASE_ADR + 0x0248) )
#define GPIO_MODE19_ADR                (   (GPIO_BASE_ADR + 0x024c) )
#define GPIO_MODE20_ADR                (   (GPIO_BASE_ADR + 0x0250) )
#define GPIO_MODE21_ADR                (   (GPIO_BASE_ADR + 0x0254) )
#define GPIO_MODE22_ADR                (   (GPIO_BASE_ADR + 0x0258) )
#define GPIO_MODE23_ADR                (   (GPIO_BASE_ADR + 0x025c) )
#define GPIO_MODE24_ADR                (   (GPIO_BASE_ADR + 0x0260) )
#define GPIO_MODE25_ADR                (   (GPIO_BASE_ADR + 0x0264) )
#define GPIO_MODE26_ADR                (   (GPIO_BASE_ADR + 0x0268) )
#define GPIO_MODE27_ADR                (   (GPIO_BASE_ADR + 0x026c) )
#define GPIO_MODE28_ADR                (   (GPIO_BASE_ADR + 0x0270) )
#define GPIO_MODE29_ADR                (   (GPIO_BASE_ADR + 0x0274) )
#define GPIO_MODE30_ADR                (   (GPIO_BASE_ADR + 0x0278) )
#define GPIO_MODE31_ADR                (   (GPIO_BASE_ADR + 0x027c) )
#define GPIO_MODE32_ADR                (   (GPIO_BASE_ADR + 0x0280) )
#define GPIO_MODE33_ADR                (   (GPIO_BASE_ADR + 0x0284) )
#define GPIO_MODE34_ADR                (   (GPIO_BASE_ADR + 0x0288) )
#define GPIO_MODE35_ADR                (   (GPIO_BASE_ADR + 0x028c) )
#define GPIO_MODE36_ADR                (   (GPIO_BASE_ADR + 0x0290) )
#define GPIO_MODE37_ADR                (   (GPIO_BASE_ADR + 0x0294) )
#define GPIO_MODE38_ADR                (   (GPIO_BASE_ADR + 0x0298) )
#define GPIO_MODE39_ADR                (   (GPIO_BASE_ADR + 0x029c) )
#define GPIO_MODE40_ADR                (   (GPIO_BASE_ADR + 0x02a0) )
#define GPIO_MODE41_ADR                (   (GPIO_BASE_ADR + 0x02a4) )
#define GPIO_MODE42_ADR                (   (GPIO_BASE_ADR + 0x02a8) )
#define GPIO_MODE43_ADR                (   (GPIO_BASE_ADR + 0x02ac) )
#define GPIO_MODE44_ADR                (   (GPIO_BASE_ADR + 0x02b0) )
#define GPIO_MODE45_ADR                (   (GPIO_BASE_ADR + 0x02b4) )
#define GPIO_MODE46_ADR                (   (GPIO_BASE_ADR + 0x02b8) )
#define GPIO_MODE47_ADR                (   (GPIO_BASE_ADR + 0x02bc) )
#define GPIO_MODE48_ADR                (   (GPIO_BASE_ADR + 0x02c0) )
#define GPIO_MODE49_ADR                (   (GPIO_BASE_ADR + 0x02c4) )
#define GPIO_MODE50_ADR                (   (GPIO_BASE_ADR + 0x02c8) )
#define GPIO_MODE51_ADR                (   (GPIO_BASE_ADR + 0x02cc) )
#define GPIO_MODE52_ADR                (   (GPIO_BASE_ADR + 0x02d0) )
#define GPIO_MODE53_ADR                (   (GPIO_BASE_ADR + 0x02d4) )
#define GPIO_MODE54_ADR                (   (GPIO_BASE_ADR + 0x02d8) )
#define GPIO_MODE55_ADR                (   (GPIO_BASE_ADR + 0x02dc) )
#define GPIO_MODE56_ADR                (   (GPIO_BASE_ADR + 0x02e0) )
#define GPIO_MODE57_ADR                (   (GPIO_BASE_ADR + 0x02e4) )
#define GPIO_MODE58_ADR                (   (GPIO_BASE_ADR + 0x02e8) )
#define GPIO_MODE59_ADR                (   (GPIO_BASE_ADR + 0x02ec) )
#define GPIO_MODE60_ADR                (   (GPIO_BASE_ADR + 0x02f0) )
#define GPIO_MODE61_ADR                (   (GPIO_BASE_ADR + 0x02f4) )
#define GPIO_MODE62_ADR                (   (GPIO_BASE_ADR + 0x02f8) )
#define GPIO_MODE63_ADR                (   (GPIO_BASE_ADR + 0x02fc) )
#define GPIO_PHASE_OVERFLOW_ADR        (   (GPIO_BASE_ADR + 0x0450) )
#define GPIO_EVENT_ORDER_ADR           (   (GPIO_BASE_ADR + 0x0454) )
#define ROIC_CMD_BASE                  (  (ROIC_BASE_ADR + 0x0000) )
#define ROIC_CAL_BASE                  (  (ROIC_BASE_ADR + 0x0080) )
#define ROIC_DATA_BASE                 (  (ROIC_BASE_ADR + 0x0100) )
#define ROIC_FRAMECFG_ADDR             (  (ROIC_BASE_ADR + 0x0180) )
#define ROIC_LINECFG_ADDR              (  (ROIC_BASE_ADR + 0x0184) )
#define ROIC_WORDPERIOD_ADDR           (  (ROIC_BASE_ADR + 0x0188) )
#define ROIC_DELAYCFG_ADDR             (  (ROIC_BASE_ADR + 0x018c) )
#define ROIC_ENABLE_ADDR               (  (ROIC_BASE_ADR + 0x0190) )
#define ROIC_CFGIRQ_ADDR               (  (ROIC_BASE_ADR + 0x0194) )
#define ROIC_CLRIRQ_ADDR               (  (ROIC_BASE_ADR + 0x0198) )
#define ROIC_DMATH_ADDR                (  (ROIC_BASE_ADR + 0x019c) )
#define ROIC_STATUS_ADDR               (  (ROIC_BASE_ADR + 0x01a0) )
#define ROIC_DELAY_ADDR                (  (ROIC_BASE_ADR + 0x01a4) )
#define ROIC_PREAMBLE_ADDR             (  (ROIC_BASE_ADR + 0x01a8) )
#define ROIC_TEMPERATURE_ADDR          (  (ROIC_BASE_ADR + 0x01ac) )
#define ROIC_RF_CTRL_ADDR              (  (ROIC_BASE_ADR + 0x01d0) )
#define ROIC_DAC_WORD_ADDR             (  (ROIC_BASE_ADR + 0x01d4) )
#define ROIC_ADC_ADDR                  (  (ROIC_BASE_ADR + 0x01d8) )
#define ROIC_MISC_CTRL_ADDR            (  (ROIC_BASE_ADR + 0x01dc) )
#define ROIC_DBG0_ADDR                 (  (ROIC_BASE_ADR + 0x01c0) )
#define ROIC_DBG1_ADDR                 (  (ROIC_BASE_ADR + 0x01c4) )
#define ROIC_DBG2_ADDR                 (  (ROIC_BASE_ADR + 0x01c8) )
#define MIPI_CTRL_IRQ_STATUS0_OFFSET                      ( 0x000 )
#define MIPI_CTRL_IRQ_STATUS1_OFFSET                      ( 0x004 )
#define MIPI_CTRL_IRQ_ENABLE0_OFFSET                      ( 0x008 )
#define MIPI_CTRL_IRQ_ENABLE1_OFFSET                      ( 0x00c )
#define MIPI_CTRL_IRQ_CLEAR0_OFFSET                       ( 0x010 )
#define MIPI_CTRL_IRQ_CLEAR1_OFFSET                       ( 0x014 )
#define MIPI_CTRL_DIG_LOOPBACK_OFFSET                     ( 0x018 )
#define MIPI_CTRL_DEBUG_RAM_ACCESS_OFFSET                 ( 0x01c )
#define MIPI_CTRL_DEBUG_RAM_DATA0_OFFSET                  ( 0x020 )
#define MIPI_CTRL_DEBUG_RAM_DATA1_OFFSET                  ( 0x024 )
#define MIPI_CTRL_DEBUG_RAM_DATA2_OFFSET                  ( 0x028 )
#define MIPI_CTRL_DEBUG_RAM_DATA3_OFFSET                  ( 0x02c )
#define MIPI_CTRL_RAM_CFG_OFFSET                          ( 0x030 )
#define MIPI_LP_TX_LPDT_DATA_OFFSET                       ( 0x034 )
#define MIPI_LP_TX_LPDT_REQ_OFFSET                        ( 0x038 )
#define MIPI_LP_RX_LPDT_DATA_LANE0_OFFSET                 ( 0x03c )
#define MIPI_LP_RX_LPDT_DATA_LANE1_OFFSET                 ( 0x040 )
#define MIPI_LP_RX_LPDT_DATA_LANE2_OFFSET                 ( 0x044 )
#define MIPI_LP_RX_LPDT_DATA_LANE3_OFFSET                 ( 0x048 )
#define MIPI_LP_RX_LPDT_DATA_LANE4_OFFSET                 ( 0x04c )
#define MIPI_LP_RX_LPDT_DATA_LANE5_OFFSET                 ( 0x050 )
#define MIPI_LP_RX_LPDT_DATA_LANE6_OFFSET                 ( 0x054 )
#define MIPI_LP_RX_LPDT_DATA_LANE7_OFFSET                 ( 0x058 )
#define MIPI_LP_RX_LPDT_DATA_LANE8_OFFSET                 ( 0x05c )
#define MIPI_LP_RX_LPDT_DATA_LANE9_OFFSET                 ( 0x060 )
#define MIPI_LP_RX_LPDT_DATA_LANE10_OFFSET                ( 0x064 )
#define MIPI_LP_RX_LPDT_DATA_LANE11_OFFSET                ( 0x068 )
#define MIPI_LP_RX_LPDT_DATA_LANE12_OFFSET                ( 0x06c )
#define MIPI_LP_RX_LPDT_DATA_LANE13_OFFSET                ( 0x070 )
#define MIPI_LP_RX_LPDT_DATA_LANE14_OFFSET                ( 0x074 )
#define MIPI_LP_RX_LPDT_DATA_LANE15_OFFSET                ( 0x078 )
#define MIPI_LP_RX_LPDT_DATA_LANE16_OFFSET                ( 0x07c )
#define MIPI_LP_RX_LPDT_DATA_LANE17_OFFSET                ( 0x080 )
#define MIPI_LP_RX_LPDT_DATA_LANE18_OFFSET                ( 0x084 )
#define MIPI_LP_RX_LPDT_DATA_LANE19_OFFSET                ( 0x088 )
#define MIPI_LP_TX_LP_TRIG_VAL_OFFSET                     ( 0x08c )
#define MIPI_LP_TX_LP_TRIG_REQ_OFFSET                     ( 0x090 )
#define MIPI_LP_RX_LP_TRIG_VAL0_OFFSET                    ( 0x094 )
#define MIPI_LP_RX_LP_TRIG_VAL1_OFFSET                    ( 0x098 )
#define MIPI_LP_RX_LP_TRIG_VAL2_OFFSET                    ( 0x09c )
#define MIPI_LP_TURN_REQ_OFFSET                           ( 0x0a0 )
#define MIPI_LP_ULPS_LANE_REQ_OFFSET                      ( 0x0a4 )
#define MIPI_LP_ULPS_LANE_EXIT_OFFSET                     ( 0x0a8 )
#define MIPI_LP_TX_ULPS_WKUP_CNT_OFFSET                   ( 0x0ac )
#define MIPI_LP_RX_TRIG_EVENT_OFFSET                      ( 0x0b0 )
#define MIPI_LP_RX_LP_DATA_EVENT_OFFSET                   ( 0x0b4 )
#define MIPI_LP_RX_ULPS_EVENT_OFFSET                      ( 0x0b8 )
#define MIPI_LP_RX_ULPS_EXIT_EVENT_OFFSET                 ( 0x0bc )
#define MIPI_DPHY_ENABLE_OFFSET                           ( 0x100 )
#define MIPI_DPHY_INIT_CTRL0_OFFSET                       ( 0x104 )
#define MIPI_DPHY_INIT_CTRL1_OFFSET                       ( 0x108 )
#define MIPI_DPHY_INIT_CTRL2_OFFSET                       ( 0x10c )
#define MIPI_DPHY_PLL_OBS0_OFFSET                         ( 0x110 )
#define MIPI_DPHY_PLL_OBS1_OFFSET                         ( 0x114 )
#define MIPI_DPHY_PLL_OBS2_OFFSET                         ( 0x118 )
#define MIPI_DPHY_FREQ_CTRL0_3_OFFSET                     ( 0x11c )
#define MIPI_DPHY_FREQ_CTRL4_7_OFFSET                     ( 0x120 )
#define MIPI_DPHY_FREQ_CTRL8_11_OFFSET                    ( 0x124 )
#define MIPI_DPHY_FORCE_CTRL0_OFFSET                      ( 0x128 )
#define MIPI_DPHY_FORCE_CTRL1_OFFSET                      ( 0x12c )
#define MIPI_DPHY_TURN_CTRL_OFFSET                        ( 0x130 )
#define MIPI_DPHY_STAT0_3_OFFSET                          ( 0x134 )
#define MIPI_DPHY_STAT4_7_OFFSET                          ( 0x138 )
#define MIPI_DPHY_STAT8_11_OFFSET                         ( 0x13c )
#define MIPI_DPHY_ERR_STAT0_1_OFFSET                      ( 0x140 )
#define MIPI_DPHY_ERR_STAT2_3_OFFSET                      ( 0x144 )
#define MIPI_DPHY_ERR_STAT4_5_OFFSET                      ( 0x148 )
#define MIPI_DPHY_ERR_STAT6_7_OFFSET                      ( 0x14c )
#define MIPI_DPHY_ERR_STAT8_9_OFFSET                      ( 0x150 )
#define MIPI_DPHY_ERR_STAT10_11_OFFSET                    ( 0x154 )
#define MIPI_DPHY_TEST_CTRL0_OFFSET                       ( 0x158 )
#define MIPI_DPHY_TEST_CTRL1_OFFSET                       ( 0x15c )
#define MIPI_DPHY_TEST_DIN0_3_OFFSET                      ( 0x160 )
#define MIPI_DPHY_TEST_DIN4_7_OFFSET                      ( 0x164 )
#define MIPI_DPHY_TEST_DIN8_11_OFFSET                     ( 0x168 )
#define MIPI_DPHY_TEST_DOUT0_3_OFFSET                     ( 0x16c )
#define MIPI_DPHY_TEST_DOUT4_7_OFFSET                     ( 0x170 )
#define MIPI_DPHY_TEST_DOUT8_11_OFFSET                    ( 0x174 )
#define MIPI_DPHY_RX_IO_CONT0_1_OFFSET                    ( 0x178 )
#define MIPI_DPHY_RX_IO_CONT2_3_OFFSET                    ( 0x17c )
#define MIPI_DPHY_RX_IO_CONT4_5_OFFSET                    ( 0x180 )
#define MIPI_DPHY_RX_IO_CONT6_7_OFFSET                    ( 0x184 )
#define MIPI_DPHY_TX_IO_CONT0_1_OFFSET                    ( 0x188 )
#define MIPI_DPHY_TX_IO_CONT2_3_OFFSET                    ( 0x18c )
#define MIPI_DPHY_PLL_LOCK_OFFSET                         ( 0x190 )
#define MIPI_DPHY_CFG_CLK_EN_OFFSET                       ( 0x194 )
#define MIPI_DPHY_BIST_OFFSET                             ( 0x198 )
#define MIPI_RX_HS_CTRL_OFFSET                            ( 0x000 )
#define MIPI_RX_HS_CHAN_CTRL_OFFSET                       ( 0x004 )
#define MIPI_RX_HS_SYNC_CFG_OFFSET                        ( 0x008 )
#define MIPI_RX_HS_VC_FILTER_OFFSET                       ( 0x00c )
#define MIPI_RX_HS_LINE_COUNT_01_OFFSET                   ( 0x010 )
#define MIPI_RX_HS_LINE_COUNT_23_OFFSET                   ( 0x014 )
#define MIPI_RX_HS_LINE_COMPARE_CFG_OFFSET                ( 0x018 )
#define MIPI_RX_HS_IRQ_STATUS_OFFSET                      ( 0x01c )
#define MIPI_RX_HS_IRQ_ENABLE_OFFSET                      ( 0x020 )
#define MIPI_RX_HS_IRQ_CLEAR_OFFSET                       ( 0x024 )
#define MIPI_RX_HS_PH_OFFSET                              ( 0x028 )
#define MIPI_RX_HS_LINE_SYNC_ERR_CNT_OFFSET               ( 0x02c )
#define MIPI_RX_HS_FRM_SYNC_ERR_CNT_OFFSET                ( 0x030 )
#define MIPI_RX_HS_FRM_DATA_ERR_CNT_OFFSET                ( 0x034 )
#define MIPI_RX_HS_CRC_ERR_CNT_OFFSET                     ( 0x038 )
#define MIPI_RX_HS_FIFO_FULL_ERR_CNT_OFFSET               ( 0x03c )
#define MIPI_RX_HS_WC_ERR_CNT_OFFSET                      ( 0x040 )
#define MIPI_RX_HS_ECC_WRN_CNT_OFFSET                     ( 0x044 )
#define MIPI_RX_HS_ECC_ERR_CNT_OFFSET                     ( 0x048 )
#define MIPI_RX_HS_EID_ERR_CNT_OFFSET                     ( 0x04c )
#define MIPI_RX_HS_MC_FIFO_ERR_CNT_OFFSET                 ( 0x050 )
#define MIPI_RX_HS_DT_FILTER_0_OFFSET                     ( 0x054 )
#define MIPI_RX_HS_DT_FILTER_1_OFFSET                     ( 0x058 )
#define MIPI_RX_HS_MC_FIFO_CTRL_EN_OFFSET                 ( 0x194 )
#define MIPI_RX_HS_MC_FIFO_CHAN_ALLOC0_OFFSET             ( 0x198 )
#define MIPI_RX_HS_MC_FIFO_CHAN_ALLOC1_OFFSET             ( 0x19c )
#define MIPI_RX_HS_MC_FIFO_RTHRESH0_OFFSET                ( 0x1a0 )
#define MIPI_RX_HS_MC_FIFO_RTHRESH1_OFFSET                ( 0x1a4 )
#define MIPI_RX_HS_DMA_CFG_OFFSET                         ( 0x1a8 )
#define MIPI_RX_HS_DMA_START_ADR_CHAN0_OFFSET             ( 0x1ac )
#define MIPI_RX_HS_DMA_START_SHADOW_CHAN0_OFFSET          ( 0x1b0 )
#define MIPI_RX_HS_DMA_LEN_CHAN0_OFFSET                   ( 0x1b4 )
#define MIPI_RX_HS_DMA_LEN_SHADOW_CHAN0_OFFSET            ( 0x1b8 )
#define MIPI_RX_HS_DMA_STATUS_CHAN0_OFFSET                ( 0x1bc )
#define MIPI_RX_HS_DMA_START_ADR_CHAN1_OFFSET             ( 0x1c0 )
#define MIPI_RX_HS_DMA_START_SHADOW_CHAN1_OFFSET          ( 0x1c4 )
#define MIPI_RX_HS_DMA_LEN_CHAN1_OFFSET                   ( 0x1c8 )
#define MIPI_RX_HS_DMA_LEN_SHADOW_CHAN1_OFFSET            ( 0x1cc )
#define MIPI_RX_HS_DMA_STATUS_CHAN1_OFFSET                ( 0x1d0 )
#define MIPI_RX_HS_DMA_START_ADR_CHAN2_OFFSET             ( 0x1d4 )
#define MIPI_RX_HS_DMA_START_SHADOW_CHAN2_OFFSET          ( 0x1d8 )
#define MIPI_RX_HS_DMA_LEN_CHAN2_OFFSET                   ( 0x1dc )
#define MIPI_RX_HS_DMA_LEN_SHADOW_CHAN2_OFFSET            ( 0x1e0 )
#define MIPI_RX_HS_DMA_STATUS_CHAN2_OFFSET                ( 0x1e4 )
#define MIPI_RX_HS_DMA_START_ADR_CHAN3_OFFSET             ( 0x1e8 )
#define MIPI_RX_HS_DMA_START_SHADOW_CHAN3_OFFSET          ( 0x1ec )
#define MIPI_RX_HS_DMA_LEN_CHAN3_OFFSET                   ( 0x1f0 )
#define MIPI_RX_HS_DMA_LEN_SHADOW_CHAN3_OFFSET            ( 0x1f4 )
#define MIPI_RX_HS_DMA_STATUS_CHAN3_OFFSET                ( 0x1f8 )
#define MIPI_RX_HS_DMA_LINE_WIDTH0_OFFSET                 ( 0x1fc )
#define MIPI_RX_HS_DMA_LINE_WIDTH1_OFFSET                 ( 0x200 )
#define MIPI_RX_HS_DMA_LINE_WIDTH2_OFFSET                 ( 0x204 )
#define MIPI_RX_HS_DMA_LINE_WIDTH3_OFFSET                 ( 0x208 )
#define MIPI_RX_HS_DMA_V_STRIDE_CFG_OFFSET                ( 0x20c )
#define MIPI_RX_HS_DMA_V_STRIDE0_OFFSET                   ( 0x210 )
#define MIPI_RX_HS_DMA_V_STRIDE1_OFFSET                   ( 0x214 )
#define MIPI_RX_HS_DMA_V_STRIDE2_OFFSET                   ( 0x218 )
#define MIPI_RX_HS_DMA_V_STRIDE3_OFFSET                   ( 0x21c )
#define MIPI_RX_HS_DMA_H_STRIDE_OFFSET                    ( 0x220 )
#define MIPI_RX_HS_DMA_V_SCALE_CFG0_OFFSET                ( 0x224 )
#define MIPI_RX_HS_DMA_V_SCALE_CFG1_OFFSET                ( 0x228 )
#define MIPI_RX_HS_DMA_DEBUG_STATE_OFFSET                 ( 0x22c )
#define MIPI_RX_HS_SIPP_FRAME_DIMS_OFFSET                 ( 0x230 )
#define MIPI_RX_HS_WINDOW_V_OFFSET                        ( 0x234 )
#define MIPI_RX_HS_WINDOW_H_OFFSET                        ( 0x238 )
#define MIPI_RX_HS_WINDOW_EN_OFFSET                       ( 0x23c )
#define MIPI_TX_HS_CTRL_OFFSET                            ( 0x000 )
#define MIPI_TX_HS_SYNC_CFG_OFFSET                        ( 0x008 )
#define MIPI_TX_HS_START_TRIGGER_OFFSET                   ( 0x00c )
#define MIPI_TX_HS_LINE_COUNT_01_OFFSET                   ( 0x010 )
#define MIPI_TX_HS_LINE_COUNT_23_OFFSET                   ( 0x014 )
#define MIPI_TX_HS_LINE_COMPARE_CFG_OFFSET                ( 0x018 )
#define MIPI_TX_HS_IRQ_STATUS_OFFSET                      ( 0x01c )
#define MIPI_TX_HS_IRQ_ENABLE_OFFSET                      ( 0x020 )
#define MIPI_TX_HS_IRQ_CLEAR_OFFSET                       ( 0x024 )
#define MIPI_TX_HS_LLP_FIFO_EMPTY_ERR_CNT_OFFSET          ( 0x028 )
#define MIPI_TX_HS_MC_FIFO_ERR_CNT_OFFSET                 ( 0x02c )
#define MIPI_TX_HS_WC_ERR_CNT_OFFSET                      ( 0x030 )
#define MIPI_TX_HS_REQUEST_QUEUE_CNT_OFFSET               ( 0x034 )
#define MIPI_TX_HS_SP_DATA_OFFSET                         ( 0x038 )
#define MIPI_TX_HS_SP_REQ_OFFSET                          ( 0x03c )
#define MIPI_TX_HS_FG0_SECT0_PH_OFFSET                    ( 0x040 )
#define MIPI_TX_HS_FG0_SECT0_LINE_CFG_OFFSET              ( 0x044 )
#define MIPI_TX_HS_FG0_SECT1_PH_OFFSET                    ( 0x048 )
#define MIPI_TX_HS_FG0_SECT1_LINE_CFG_OFFSET              ( 0x04c )
#define MIPI_TX_HS_FG0_SECT2_PH_OFFSET                    ( 0x050 )
#define MIPI_TX_HS_FG0_SECT2_LINE_CFG_OFFSET              ( 0x054 )
#define MIPI_TX_HS_FG0_SECT3_PH_OFFSET                    ( 0x058 )
#define MIPI_TX_HS_FG0_SECT3_LINE_CFG_OFFSET              ( 0x05c )
#define MIPI_TX_HS_FG0_SECT_UNPACKED_BYTES0_OFFSET        ( 0x060 )
#define MIPI_TX_HS_FG0_SECT_UNPACKED_BYTES1_OFFSET        ( 0x064 )
#define MIPI_TX_HS_FG0_NUM_LINES_OFFSET                   ( 0x068 )
#define MIPI_TX_HS_FG1_SECT0_PH_OFFSET                    ( 0x06c )
#define MIPI_TX_HS_FG1_SECT0_LINE_CFG_OFFSET              ( 0x070 )
#define MIPI_TX_HS_FG1_SECT1_PH_OFFSET                    ( 0x074 )
#define MIPI_TX_HS_FG1_SECT1_LINE_CFG_OFFSET              ( 0x078 )
#define MIPI_TX_HS_FG1_SECT2_PH_OFFSET                    ( 0x07c )
#define MIPI_TX_HS_FG1_SECT2_LINE_CFG_OFFSET              ( 0x080 )
#define MIPI_TX_HS_FG1_SECT3_PH_OFFSET                    ( 0x084 )
#define MIPI_TX_HS_FG1_SECT3_LINE_CFG_OFFSET              ( 0x088 )
#define MIPI_TX_HS_FG1_SECT_UNPACKED_BYTES0_OFFSET        ( 0x08c )
#define MIPI_TX_HS_FG1_SECT_UNPACKED_BYTES1_OFFSET        ( 0x090 )
#define MIPI_TX_HS_FG1_NUM_LINES_OFFSET                   ( 0x094 )
#define MIPI_TX_HS_FG2_SECT0_PH_OFFSET                    ( 0x098 )
#define MIPI_TX_HS_FG2_SECT0_LINE_CFG_OFFSET              ( 0x09c )
#define MIPI_TX_HS_FG2_SECT1_PH_OFFSET                    ( 0x0a0 )
#define MIPI_TX_HS_FG2_SECT1_LINE_CFG_OFFSET              ( 0x0a4 )
#define MIPI_TX_HS_FG2_SECT2_PH_OFFSET                    ( 0x0a8 )
#define MIPI_TX_HS_FG2_SECT2_LINE_CFG_OFFSET              ( 0x0ac )
#define MIPI_TX_HS_FG2_SECT3_PH_OFFSET                    ( 0x0b0 )
#define MIPI_TX_HS_FG2_SECT3_LINE_CFG_OFFSET              ( 0x0b4 )
#define MIPI_TX_HS_FG2_SECT_UNPACKED_BYTES0_OFFSET        ( 0x0b8 )
#define MIPI_TX_HS_FG2_SECT_UNPACKED_BYTES1_OFFSET        ( 0x0bc )
#define MIPI_TX_HS_FG2_NUM_LINES_OFFSET                   ( 0x0c0 )
#define MIPI_TX_HS_FG3_SECT0_PH_OFFSET                    ( 0x0c4 )
#define MIPI_TX_HS_FG3_SECT0_LINE_CFG_OFFSET              ( 0x0c8 )
#define MIPI_TX_HS_FG3_SECT1_PH_OFFSET                    ( 0x0cc )
#define MIPI_TX_HS_FG3_SECT1_LINE_CFG_OFFSET              ( 0x0d0 )
#define MIPI_TX_HS_FG3_SECT2_PH_OFFSET                    ( 0x0d4 )
#define MIPI_TX_HS_FG3_SECT2_LINE_CFG_OFFSET              ( 0x0d8 )
#define MIPI_TX_HS_FG3_SECT3_PH_OFFSET                    ( 0x0dc )
#define MIPI_TX_HS_FG3_SECT3_LINE_CFG_OFFSET              ( 0x0e0 )
#define MIPI_TX_HS_FG3_SECT_UNPACKED_BYTES0_OFFSET        ( 0x0e4 )
#define MIPI_TX_HS_FG3_SECT_UNPACKED_BYTES1_OFFSET        ( 0x0e8 )
#define MIPI_TX_HS_FG3_NUM_LINES_OFFSET                   ( 0x0ec )
#define MIPI_TX_HS_DCS_PH_OFFSET                          ( 0x0f0 )
#define MIPI_TX_HS_DCS_DATA0_OFFSET                       ( 0x0f4 )
#define MIPI_TX_HS_DCS_DATA1_OFFSET                       ( 0x0f8 )
#define MIPI_TX_HS_DCS_DATA2_OFFSET                       ( 0x0fc )
#define MIPI_TX_HS_DCS_REQ_OFFSET                         ( 0x100 )
#define MIPI_TX_HS_VSYNC_WIDTHS0_OFFSET                   ( 0x104 )
#define MIPI_TX_HS_VSYNC_WIDTHS1_OFFSET                   ( 0x108 )
#define MIPI_TX_HS_HSYNC_WIDTH0_OFFSET                    ( 0x10c )
#define MIPI_TX_HS_HSYNC_WIDTH1_OFFSET                    ( 0x110 )
#define MIPI_TX_HS_HSYNC_WIDTH2_OFFSET                    ( 0x114 )
#define MIPI_TX_HS_HSYNC_WIDTH3_OFFSET                    ( 0x118 )
#define MIPI_TX_HS_H_BACKPORCH0_OFFSET                    ( 0x11c )
#define MIPI_TX_HS_H_BACKPORCH1_OFFSET                    ( 0x120 )
#define MIPI_TX_HS_H_BACKPORCH2_OFFSET                    ( 0x124 )
#define MIPI_TX_HS_H_BACKPORCH3_OFFSET                    ( 0x128 )
#define MIPI_TX_HS_H_FRONTPORCH0_OFFSET                   ( 0x12c )
#define MIPI_TX_HS_H_FRONTPORCH1_OFFSET                   ( 0x130 )
#define MIPI_TX_HS_H_FRONTPORCH2_OFFSET                   ( 0x134 )
#define MIPI_TX_HS_H_FRONTPORCH3_OFFSET                   ( 0x138 )
#define MIPI_TX_HS_LLP_HSYNC_WIDTH0_OFFSET                ( 0x13c )
#define MIPI_TX_HS_LLP_HSYNC_WIDTH1_OFFSET                ( 0x140 )
#define MIPI_TX_HS_LLP_HSYNC_WIDTH2_OFFSET                ( 0x144 )
#define MIPI_TX_HS_LLP_HSYNC_WIDTH3_OFFSET                ( 0x148 )
#define MIPI_TX_HS_LLP_H_BACKPORCH0_OFFSET                ( 0x14c )
#define MIPI_TX_HS_LLP_H_BACKPORCH1_OFFSET                ( 0x150 )
#define MIPI_TX_HS_LLP_H_BACKPORCH2_OFFSET                ( 0x154 )
#define MIPI_TX_HS_LLP_H_BACKPORCH3_OFFSET                ( 0x158 )
#define MIPI_TX_HS_LLP_H_FRONTPORCH0_OFFSET               ( 0x15c )
#define MIPI_TX_HS_LLP_H_FRONTPORCH1_OFFSET               ( 0x160 )
#define MIPI_TX_HS_LLP_H_FRONTPORCH2_OFFSET               ( 0x164 )
#define MIPI_TX_HS_LLP_H_FRONTPORCH3_OFFSET               ( 0x168 )
#define MIPI_TX_HS_V_BACKPORCHES0_OFFSET                  ( 0x16c )
#define MIPI_TX_HS_V_BACKPORCHES1_OFFSET                  ( 0x170 )
#define MIPI_TX_HS_V_FRONTPORCHES0_OFFSET                 ( 0x174 )
#define MIPI_TX_HS_V_FRONTPORCHES1_OFFSET                 ( 0x178 )
#define MIPI_TX_HS_V_ACTIVE0_OFFSET                       ( 0x17c )
#define MIPI_TX_HS_V_ACTIVE1_OFFSET                       ( 0x180 )
#define MIPI_TX_HS_H_ACTIVE0_OFFSET                       ( 0x184 )
#define MIPI_TX_HS_H_ACTIVE1_OFFSET                       ( 0x188 )
#define MIPI_TX_HS_H_ACTIVE2_OFFSET                       ( 0x18c )
#define MIPI_TX_HS_H_ACTIVE3_OFFSET                       ( 0x190 )
#define MIPI_TX_HS_MC_FIFO_CTRL_EN_OFFSET                 ( 0x194 )
#define MIPI_TX_HS_MC_FIFO_CHAN_ALLOC0_OFFSET             ( 0x198 )
#define MIPI_TX_HS_MC_FIFO_CHAN_ALLOC1_OFFSET             ( 0x19c )
#define MIPI_TX_HS_MC_FIFO_RTHRESH0_OFFSET                ( 0x1a0 )
#define MIPI_TX_HS_MC_FIFO_RTHRESH1_OFFSET                ( 0x1a4 )
#define MIPI_TX_HS_DMA_CFG_OFFSET                         ( 0x1a8 )
#define MIPI_TX_HS_DMA_START_ADR_CHAN0_OFFSET             ( 0x1ac )
#define MIPI_TX_HS_DMA_START_SHADOW_CHAN0_OFFSET          ( 0x1b0 )
#define MIPI_TX_HS_DMA_LEN_CHAN0_OFFSET                   ( 0x1b4 )
#define MIPI_TX_HS_DMA_LEN_SHADOW_CHAN0_OFFSET            ( 0x1b8 )
#define MIPI_TX_HS_DMA_STATUS_CHAN0_OFFSET                ( 0x1bc )
#define MIPI_TX_HS_DMA_START_ADR_CHAN1_OFFSET             ( 0x1c0 )
#define MIPI_TX_HS_DMA_START_SHADOW_CHAN1_OFFSET          ( 0x1c4 )
#define MIPI_TX_HS_DMA_LEN_CHAN1_OFFSET                   ( 0x1c8 )
#define MIPI_TX_HS_DMA_LEN_SHADOW_CHAN1_OFFSET            ( 0x1cc )
#define MIPI_TX_HS_DMA_STATUS_CHAN1_OFFSET                ( 0x1d0 )
#define MIPI_TX_HS_DMA_START_ADR_CHAN2_OFFSET             ( 0x1d4 )
#define MIPI_TX_HS_DMA_START_SHADOW_CHAN2_OFFSET          ( 0x1d8 )
#define MIPI_TX_HS_DMA_LEN_CHAN2_OFFSET                   ( 0x1dc )
#define MIPI_TX_HS_DMA_LEN_SHADOW_CHAN2_OFFSET            ( 0x1e0 )
#define MIPI_TX_HS_DMA_STATUS_CHAN2_OFFSET                ( 0x1e4 )
#define MIPI_TX_HS_DMA_START_ADR_CHAN3_OFFSET             ( 0x1e8 )
#define MIPI_TX_HS_DMA_START_SHADOW_CHAN3_OFFSET          ( 0x1ec )
#define MIPI_TX_HS_DMA_LEN_CHAN3_OFFSET                   ( 0x1f0 )
#define MIPI_TX_HS_DMA_LEN_SHADOW_CHAN3_OFFSET            ( 0x1f4 )
#define MIPI_TX_HS_DMA_STATUS_CHAN3_OFFSET                ( 0x1f8 )
#define MIPI_TX_HS_DMA_LINE_WIDTH0_OFFSET                 ( 0x1fc )
#define MIPI_TX_HS_DMA_LINE_WIDTH1_OFFSET                 ( 0x200 )
#define MIPI_TX_HS_DMA_LINE_WIDTH2_OFFSET                 ( 0x204 )
#define MIPI_TX_HS_DMA_LINE_WIDTH3_OFFSET                 ( 0x208 )
#define MIPI_TX_HS_DMA_V_STRIDE_CFG_OFFSET                ( 0x20c )
#define MIPI_TX_HS_DMA_V_STRIDE0_OFFSET                   ( 0x210 )
#define MIPI_TX_HS_DMA_V_STRIDE1_OFFSET                   ( 0x214 )
#define MIPI_TX_HS_DMA_V_STRIDE2_OFFSET                   ( 0x218 )
#define MIPI_TX_HS_DMA_V_STRIDE3_OFFSET                   ( 0x21c )
#define MIPI_TX_HS_DMA_H_STRIDE_OFFSET                    ( 0x220 )
#define MIPI_TX_HS_DMA_V_SCALE_CFG0_OFFSET                ( 0x224 )
#define MIPI_TX_HS_DMA_V_SCALE_CFG1_OFFSET                ( 0x228 )
#define MIPI_TX_HS_DMA_DEBUG_STATE_OFFSET                 ( 0x22c )
#define MIPI_TX_HS_TEST_PAT_CTRL_OFFSET                   ( 0x230 )
#define MIPI_TX_HS_TEST_PAT_COLOR_0_OFFSET                ( 0x234 )
#define MIPI_TX_HS_TEST_PAT_COLOR_1_OFFSET                ( 0x238 )
#define MIPI_TX_HS_DEBUG_OFFSET                           ( 0x23c )
#define APB_MIPI_BASE_ADR                                 ( (PBI_AP9_CONTROL_ADR + 0x00000) )
#define MIPI_CTRL_BOTTOM_ADR                              ( (APB_MIPI_BASE_ADR + 0x000) )
#define MIPI_CTRL_TOP_ADR                                 ( (APB_MIPI_BASE_ADR + 0x030) )
#define MIPI_CTRL_IRQ_STATUS0_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_CTRL_IRQ_STATUS0_OFFSET) )
#define MIPI_CTRL_IRQ_STATUS1_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_CTRL_IRQ_STATUS1_OFFSET) )
#define MIPI_CTRL_IRQ_ENABLE0_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_CTRL_IRQ_ENABLE0_OFFSET) )
#define MIPI_CTRL_IRQ_ENABLE1_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_CTRL_IRQ_ENABLE1_OFFSET) )
#define MIPI_CTRL_IRQ_CLEAR0_ADR                          ( (APB_MIPI_BASE_ADR + MIPI_CTRL_IRQ_CLEAR0_OFFSET) )
#define MIPI_CTRL_IRQ_CLEAR1_ADR                          ( (APB_MIPI_BASE_ADR + MIPI_CTRL_IRQ_CLEAR1_OFFSET) )
#define MIPI_CTRL_DIG_LOOPBACK_ADR                        ( (APB_MIPI_BASE_ADR + MIPI_CTRL_DIG_LOOPBACK_OFFSET) )
#define MIPI_CTRL_DEBUG_RAM_ACCESS_ADR                    ( (APB_MIPI_BASE_ADR + MIPI_CTRL_DEBUG_RAM_ACCESS_OFFSET) )
#define MIPI_CTRL_DEBUG_RAM_DATA0_ADR                     ( (APB_MIPI_BASE_ADR + MIPI_CTRL_DEBUG_RAM_DATA0_OFFSET) )
#define MIPI_CTRL_DEBUG_RAM_DATA1_ADR                     ( (APB_MIPI_BASE_ADR + MIPI_CTRL_DEBUG_RAM_DATA1_OFFSET) )
#define MIPI_CTRL_DEBUG_RAM_DATA2_ADR                     ( (APB_MIPI_BASE_ADR + MIPI_CTRL_DEBUG_RAM_DATA2_OFFSET) )
#define MIPI_CTRL_DEBUG_RAM_DATA3_ADR                     ( (APB_MIPI_BASE_ADR + MIPI_CTRL_DEBUG_RAM_DATA3_OFFSET) )
#define MIPI_CTRL_RAM_CFG_ADR                             ( (APB_MIPI_BASE_ADR + MIPI_CTRL_RAM_CFG_OFFSET) )
#define MIPI_LP_BOTTOM_ADR                                ( (APB_MIPI_BASE_ADR + 0x034) )
#define MIPI_LP_TOP_ADR                                   ( (APB_MIPI_BASE_ADR + 0x0bc) )
#define MIPI_LP_TX_LPDT_DATA_ADR                          ( (APB_MIPI_BASE_ADR + MIPI_LP_TX_LPDT_DATA_OFFSET) )
#define MIPI_LP_TX_LPDT_REQ_ADR                           ( (APB_MIPI_BASE_ADR + MIPI_LP_TX_LPDT_REQ_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE0_ADR                    ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE0_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE1_ADR                    ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE1_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE2_ADR                    ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE2_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE3_ADR                    ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE3_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE4_ADR                    ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE4_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE5_ADR                    ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE5_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE6_ADR                    ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE6_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE7_ADR                    ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE7_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE8_ADR                    ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE8_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE9_ADR                    ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE9_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE10_ADR                   ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE10_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE11_ADR                   ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE11_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE12_ADR                   ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE12_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE13_ADR                   ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE13_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE14_ADR                   ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE14_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE15_ADR                   ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE15_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE16_ADR                   ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE16_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE17_ADR                   ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE17_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE18_ADR                   ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE18_OFFSET) )
#define MIPI_LP_RX_LPDT_DATA_LANE19_ADR                   ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LPDT_DATA_LANE19_OFFSET) )
#define MIPI_LP_TX_LP_TRIG_VAL_ADR                        ( (APB_MIPI_BASE_ADR + MIPI_LP_TX_LP_TRIG_VAL_OFFSET) )
#define MIPI_LP_TX_LP_TRIG_REQ_ADR                        ( (APB_MIPI_BASE_ADR + MIPI_LP_TX_LP_TRIG_REQ_OFFSET) )
#define MIPI_LP_RX_LP_TRIG_VAL0_ADR                       ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LP_TRIG_VAL0_OFFSET) )
#define MIPI_LP_RX_LP_TRIG_VAL1_ADR                       ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LP_TRIG_VAL1_OFFSET) )
#define MIPI_LP_RX_LP_TRIG_VAL2_ADR                       ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LP_TRIG_VAL2_OFFSET) )
#define MIPI_LP_TURN_REQ_ADR                              ( (APB_MIPI_BASE_ADR + MIPI_LP_TURN_REQ_OFFSET) )
#define MIPI_LP_ULPS_LANE_REQ_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_LP_ULPS_LANE_REQ_OFFSET) )
#define MIPI_LP_ULPS_LANE_EXIT_ADR                        ( (APB_MIPI_BASE_ADR + MIPI_LP_ULPS_LANE_EXIT_OFFSET) )
#define MIPI_LP_TX_ULPS_WKUP_CNT_ADR                      ( (APB_MIPI_BASE_ADR + MIPI_LP_TX_ULPS_WKUP_CNT_OFFSET) )
#define MIPI_LP_RX_TRIG_EVENT_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_TRIG_EVENT_OFFSET) )
#define MIPI_LP_RX_LP_DATA_EVENT_ADR                      ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_LP_DATA_EVENT_OFFSET) )
#define MIPI_LP_RX_ULPS_EVENT_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_ULPS_EVENT_OFFSET) )
#define MIPI_LP_RX_ULPS_EXIT_EVENT_ADR                    ( (APB_MIPI_BASE_ADR + MIPI_LP_RX_ULPS_EXIT_EVENT_OFFSET) )
#define MIPI_DPHY_BOTTOM_ADR                              ( (APB_MIPI_BASE_ADR + 0x100) )
#define MIPI_DPHY_TOP_ADR                                 ( (APB_MIPI_BASE_ADR + 0x198) )
#define MIPI_DPHY_ENABLE_ADR                              ( (APB_MIPI_BASE_ADR + MIPI_DPHY_ENABLE_OFFSET) )
#define MIPI_DPHY_INIT_CTRL0_ADR                          ( (APB_MIPI_BASE_ADR + MIPI_DPHY_INIT_CTRL0_OFFSET) )
#define MIPI_DPHY_INIT_CTRL1_ADR                          ( (APB_MIPI_BASE_ADR + MIPI_DPHY_INIT_CTRL1_OFFSET) )
#define MIPI_DPHY_INIT_CTRL2_ADR                          ( (APB_MIPI_BASE_ADR + MIPI_DPHY_INIT_CTRL2_OFFSET) )
#define MIPI_DPHY_PLL_OBS0_ADR                            ( (APB_MIPI_BASE_ADR + MIPI_DPHY_PLL_OBS0_OFFSET) )
#define MIPI_DPHY_PLL_OBS1_ADR                            ( (APB_MIPI_BASE_ADR + MIPI_DPHY_PLL_OBS1_OFFSET) )
#define MIPI_DPHY_PLL_OBS2_ADR                            ( (APB_MIPI_BASE_ADR + MIPI_DPHY_PLL_OBS2_OFFSET) )
#define MIPI_DPHY_FREQ_CTRL0_3_ADR                        ( (APB_MIPI_BASE_ADR + MIPI_DPHY_FREQ_CTRL0_3_OFFSET) )
#define MIPI_DPHY_FREQ_CTRL4_7_ADR                        ( (APB_MIPI_BASE_ADR + MIPI_DPHY_FREQ_CTRL4_7_OFFSET) )
#define MIPI_DPHY_FREQ_CTRL8_11_ADR                       ( (APB_MIPI_BASE_ADR + MIPI_DPHY_FREQ_CTRL8_11_OFFSET) )
#define MIPI_DPHY_FORCE_CTRL0_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_DPHY_FORCE_CTRL0_OFFSET) )
#define MIPI_DPHY_FORCE_CTRL1_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_DPHY_FORCE_CTRL1_OFFSET) )
#define MIPI_DPHY_TURN_CTRL_ADR                           ( (APB_MIPI_BASE_ADR + MIPI_DPHY_TURN_CTRL_OFFSET) )
#define MIPI_DPHY_STAT0_3_ADR                             ( (APB_MIPI_BASE_ADR + MIPI_DPHY_STAT0_3_OFFSET) )
#define MIPI_DPHY_STAT4_7_ADR                             ( (APB_MIPI_BASE_ADR + MIPI_DPHY_STAT4_7_OFFSET) )
#define MIPI_DPHY_STAT8_11_ADR                            ( (APB_MIPI_BASE_ADR + MIPI_DPHY_STAT8_11_OFFSET) )
#define MIPI_DPHY_ERR_STAT0_1_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_DPHY_ERR_STAT0_1_OFFSET) )
#define MIPI_DPHY_ERR_STAT2_3_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_DPHY_ERR_STAT2_3_OFFSET) )
#define MIPI_DPHY_ERR_STAT4_5_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_DPHY_ERR_STAT4_5_OFFSET) )
#define MIPI_DPHY_ERR_STAT6_7_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_DPHY_ERR_STAT6_7_OFFSET) )
#define MIPI_DPHY_ERR_STAT8_9_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_DPHY_ERR_STAT8_9_OFFSET) )
#define MIPI_DPHY_ERR_STAT10_11_ADR                       ( (APB_MIPI_BASE_ADR + MIPI_DPHY_ERR_STAT10_11_OFFSET) )
#define MIPI_DPHY_TEST_CTRL0_ADR                          ( (APB_MIPI_BASE_ADR + MIPI_DPHY_TEST_CTRL0_OFFSET) )
#define MIPI_DPHY_TEST_CTRL1_ADR                          ( (APB_MIPI_BASE_ADR + MIPI_DPHY_TEST_CTRL1_OFFSET) )
#define MIPI_DPHY_TEST_DIN0_3_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_DPHY_TEST_DIN0_3_OFFSET) )
#define MIPI_DPHY_TEST_DIN4_7_ADR                         ( (APB_MIPI_BASE_ADR + MIPI_DPHY_TEST_DIN4_7_OFFSET) )
#define MIPI_DPHY_TEST_DIN8_11_ADR                        ( (APB_MIPI_BASE_ADR + MIPI_DPHY_TEST_DIN8_11_OFFSET) )
#define MIPI_DPHY_TEST_DOUT0_3_ADR                        ( (APB_MIPI_BASE_ADR + MIPI_DPHY_TEST_DOUT0_3_OFFSET) )
#define MIPI_DPHY_TEST_DOUT4_7_ADR                        ( (APB_MIPI_BASE_ADR + MIPI_DPHY_TEST_DOUT4_7_OFFSET) )
#define MIPI_DPHY_TEST_DOUT8_11_ADR                       ( (APB_MIPI_BASE_ADR + MIPI_DPHY_TEST_DOUT8_11_OFFSET) )
#define MIPI_DPHY_RX_IO_CONT0_1_ADR                       ( (APB_MIPI_BASE_ADR + MIPI_DPHY_RX_IO_CONT0_1_OFFSET) )
#define MIPI_DPHY_RX_IO_CONT2_3_ADR                       ( (APB_MIPI_BASE_ADR + MIPI_DPHY_RX_IO_CONT2_3_OFFSET) )
#define MIPI_DPHY_RX_IO_CONT4_5_ADR                       ( (APB_MIPI_BASE_ADR + MIPI_DPHY_RX_IO_CONT4_5_OFFSET) )
#define MIPI_DPHY_RX_IO_CONT6_7_ADR                       ( (APB_MIPI_BASE_ADR + MIPI_DPHY_RX_IO_CONT6_7_OFFSET) )
#define MIPI_DPHY_TX_IO_CONT0_1_ADR                       ( (APB_MIPI_BASE_ADR + MIPI_DPHY_TX_IO_CONT0_1_OFFSET) )
#define MIPI_DPHY_TX_IO_CONT2_3_ADR                       ( (APB_MIPI_BASE_ADR + MIPI_DPHY_TX_IO_CONT2_3_OFFSET) )
#define MIPI_DPHY_PLL_LOCK_ADR                            ( (APB_MIPI_BASE_ADR + MIPI_DPHY_PLL_LOCK_OFFSET) )
#define MIPI_DPHY_CFG_CLK_EN_ADR                          ( (APB_MIPI_BASE_ADR + MIPI_DPHY_CFG_CLK_EN_OFFSET) )
#define MIPI_DPHY_BIST_ADR                                ( (APB_MIPI_BASE_ADR + MIPI_DPHY_BIST_OFFSET) )
#define APB_MIPI0_HS_BASE_ADR                             ( (APB_MIPI_BASE_ADR + 0x00400) )
#define MIPI0_RX_HS_BOTTOM_ADR                            ( (APB_MIPI0_HS_BASE_ADR + 0x000) )
#define MIPI0_RX_HS_TOP_ADR                               ( (APB_MIPI0_HS_BASE_ADR + 0x23c) )
#define MIPI0_RX_HS_CTRL_ADR                              ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_CTRL_OFFSET) )
#define MIPI0_RX_HS_CHAN_CTRL_ADR                         ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_CHAN_CTRL_OFFSET) )
#define MIPI0_RX_HS_SYNC_CFG_ADR                          ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_SYNC_CFG_OFFSET) )
#define MIPI0_RX_HS_VC_FILTER_ADR                         ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_VC_FILTER_OFFSET) )
#define MIPI0_RX_HS_LINE_COUNT_01_ADR                     ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_LINE_COUNT_01_OFFSET) )
#define MIPI0_RX_HS_LINE_COUNT_23_ADR                     ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_LINE_COUNT_23_OFFSET) )
#define MIPI0_RX_HS_LINE_COMPARE_CFG_ADR                  ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_LINE_COMPARE_CFG_OFFSET) )
#define MIPI0_RX_HS_IRQ_STATUS_ADR                        ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_IRQ_STATUS_OFFSET) )
#define MIPI0_RX_HS_IRQ_ENABLE_ADR                        ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_IRQ_ENABLE_OFFSET) )
#define MIPI0_RX_HS_IRQ_CLEAR_ADR                         ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_IRQ_CLEAR_OFFSET) )
#define MIPI0_RX_HS_PH_ADR                                ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_PH_OFFSET) )
#define MIPI0_RX_HS_LINE_SYNC_ERR_CNT_ADR                 ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_LINE_SYNC_ERR_CNT_OFFSET) )
#define MIPI0_RX_HS_FRM_SYNC_ERR_CNT_ADR                  ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_FRM_SYNC_ERR_CNT_OFFSET) )
#define MIPI0_RX_HS_FRM_DATA_ERR_CNT_ADR                  ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_FRM_DATA_ERR_CNT_OFFSET) )
#define MIPI0_RX_HS_CRC_ERR_CNT_ADR                       ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_CRC_ERR_CNT_OFFSET) )
#define MIPI0_RX_HS_FIFO_FULL_ERR_CNT_ADR                 ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_FIFO_FULL_ERR_CNT_OFFSET) )
#define MIPI0_RX_HS_WC_ERR_CNT_ADR                        ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI0_RX_HS_ECC_WRN_CNT_ADR                       ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_ECC_WRN_CNT_OFFSET) )
#define MIPI0_RX_HS_ECC_ERR_CNT_ADR                       ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_ECC_ERR_CNT_OFFSET) )
#define MIPI0_RX_HS_EID_ERR_CNT_ADR                       ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_EID_ERR_CNT_OFFSET) )
#define MIPI0_RX_HS_MC_FIFO_ERR_CNT_ADR                   ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_ERR_CNT_OFFSET) )
#define MIPI0_RX_HS_DT_FILTER_0_ADR                       ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DT_FILTER_0_OFFSET) )
#define MIPI0_RX_HS_DT_FILTER_1_ADR                       ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DT_FILTER_1_OFFSET) )
#define MIPI0_RX_HS_MC_FIFO_CTRL_EN_ADR                   ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CTRL_EN_OFFSET) )
#define MIPI0_RX_HS_MC_FIFO_CHAN_ALLOC0_ADR               ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CHAN_ALLOC0_OFFSET) )
#define MIPI0_RX_HS_MC_FIFO_CHAN_ALLOC1_ADR               ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CHAN_ALLOC1_OFFSET) )
#define MIPI0_RX_HS_MC_FIFO_RTHRESH0_ADR                  ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_RTHRESH0_OFFSET) )
#define MIPI0_RX_HS_MC_FIFO_RTHRESH1_ADR                  ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_RTHRESH1_OFFSET) )
#define MIPI0_RX_HS_DMA_CFG_ADR                           ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_CFG_OFFSET) )
#define MIPI0_RX_HS_DMA_START_ADR_CHAN0_ADR               ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN0_OFFSET) )
#define MIPI0_RX_HS_DMA_START_SHADOW_CHAN0_ADR            ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN0_OFFSET) )
#define MIPI0_RX_HS_DMA_LEN_CHAN0_ADR                     ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN0_OFFSET) )
#define MIPI0_RX_HS_DMA_LEN_SHADOW_CHAN0_ADR              ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN0_OFFSET) )
#define MIPI0_RX_HS_DMA_STATUS_CHAN0_ADR                  ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN0_OFFSET) )
#define MIPI0_RX_HS_DMA_START_ADR_CHAN1_ADR               ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN1_OFFSET) )
#define MIPI0_RX_HS_DMA_START_SHADOW_CHAN1_ADR            ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN1_OFFSET) )
#define MIPI0_RX_HS_DMA_LEN_CHAN1_ADR                     ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN1_OFFSET) )
#define MIPI0_RX_HS_DMA_LEN_SHADOW_CHAN1_ADR              ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN1_OFFSET) )
#define MIPI0_RX_HS_DMA_STATUS_CHAN1_ADR                  ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN1_OFFSET) )
#define MIPI0_RX_HS_DMA_START_ADR_CHAN2_ADR               ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN2_OFFSET) )
#define MIPI0_RX_HS_DMA_START_SHADOW_CHAN2_ADR            ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN2_OFFSET) )
#define MIPI0_RX_HS_DMA_LEN_CHAN2_ADR                     ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN2_OFFSET) )
#define MIPI0_RX_HS_DMA_LEN_SHADOW_CHAN2_ADR              ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN2_OFFSET) )
#define MIPI0_RX_HS_DMA_STATUS_CHAN2_ADR                  ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN2_OFFSET) )
#define MIPI0_RX_HS_DMA_START_ADR_CHAN3_ADR               ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN3_OFFSET) )
#define MIPI0_RX_HS_DMA_START_SHADOW_CHAN3_ADR            ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN3_OFFSET) )
#define MIPI0_RX_HS_DMA_LEN_CHAN3_ADR                     ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN3_OFFSET) )
#define MIPI0_RX_HS_DMA_LEN_SHADOW_CHAN3_ADR              ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN3_OFFSET) )
#define MIPI0_RX_HS_DMA_STATUS_CHAN3_ADR                  ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN3_OFFSET) )
#define MIPI0_RX_HS_DMA_LINE_WIDTH0_ADR                   ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH0_OFFSET) )
#define MIPI0_RX_HS_DMA_LINE_WIDTH1_ADR                   ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH1_OFFSET) )
#define MIPI0_RX_HS_DMA_LINE_WIDTH2_ADR                   ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH2_OFFSET) )
#define MIPI0_RX_HS_DMA_LINE_WIDTH3_ADR                   ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH3_OFFSET) )
#define MIPI0_RX_HS_DMA_V_STRIDE_CFG_ADR                  ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE_CFG_OFFSET) )
#define MIPI0_RX_HS_DMA_V_STRIDE0_ADR                     ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE0_OFFSET) )
#define MIPI0_RX_HS_DMA_V_STRIDE1_ADR                     ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE1_OFFSET) )
#define MIPI0_RX_HS_DMA_V_STRIDE2_ADR                     ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE2_OFFSET) )
#define MIPI0_RX_HS_DMA_V_STRIDE3_ADR                     ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE3_OFFSET) )
#define MIPI0_RX_HS_DMA_H_STRIDE_ADR                      ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_H_STRIDE_OFFSET) )
#define MIPI0_RX_HS_DMA_V_SCALE_CFG0_ADR                  ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_V_SCALE_CFG0_OFFSET) )
#define MIPI0_RX_HS_DMA_V_SCALE_CFG1_ADR                  ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_V_SCALE_CFG1_OFFSET) )
#define MIPI0_RX_HS_DMA_DEBUG_STATE_ADR                   ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_DMA_DEBUG_STATE_OFFSET) )
#define MIPI0_RX_HS_SIPP_FRAME_DIMS_ADR                   ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_SIPP_FRAME_DIMS_OFFSET) )
#define MIPI0_RX_HS_WINDOW_V_ADR                          ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_WINDOW_V_OFFSET) )
#define MIPI0_RX_HS_WINDOW_H_ADR                          ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_WINDOW_H_OFFSET) )
#define MIPI0_RX_HS_WINDOW_EN_ADR                         ( (APB_MIPI0_HS_BASE_ADR + MIPI_RX_HS_WINDOW_EN_OFFSET) )
#define APB_MIPI1_HS_BASE_ADR                             ( (APB_MIPI_BASE_ADR + 0x00800) )
#define MIPI1_RX_HS_BOTTOM_ADR                            ( (APB_MIPI1_HS_BASE_ADR + 0x000) )
#define MIPI1_RX_HS_TOP_ADR                               ( (APB_MIPI1_HS_BASE_ADR + 0x23c) )
#define MIPI1_RX_HS_CTRL_ADR                              ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_CTRL_OFFSET) )
#define MIPI1_RX_HS_CHAN_CTRL_ADR                         ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_CHAN_CTRL_OFFSET) )
#define MIPI1_RX_HS_SYNC_CFG_ADR                          ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_SYNC_CFG_OFFSET) )
#define MIPI1_RX_HS_VC_FILTER_ADR                         ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_VC_FILTER_OFFSET) )
#define MIPI1_RX_HS_LINE_COUNT_01_ADR                     ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_LINE_COUNT_01_OFFSET) )
#define MIPI1_RX_HS_LINE_COUNT_23_ADR                     ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_LINE_COUNT_23_OFFSET) )
#define MIPI1_RX_HS_LINE_COMPARE_CFG_ADR                  ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_LINE_COMPARE_CFG_OFFSET) )
#define MIPI1_RX_HS_IRQ_STATUS_ADR                        ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_IRQ_STATUS_OFFSET) )
#define MIPI1_RX_HS_IRQ_ENABLE_ADR                        ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_IRQ_ENABLE_OFFSET) )
#define MIPI1_RX_HS_IRQ_CLEAR_ADR                         ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_IRQ_CLEAR_OFFSET) )
#define MIPI1_RX_HS_PH_ADR                                ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_PH_OFFSET) )
#define MIPI1_RX_HS_LINE_SYNC_ERR_CNT_ADR                 ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_LINE_SYNC_ERR_CNT_OFFSET) )
#define MIPI1_RX_HS_FRM_SYNC_ERR_CNT_ADR                  ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_FRM_SYNC_ERR_CNT_OFFSET) )
#define MIPI1_RX_HS_FRM_DATA_ERR_CNT_ADR                  ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_FRM_DATA_ERR_CNT_OFFSET) )
#define MIPI1_RX_HS_CRC_ERR_CNT_ADR                       ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_CRC_ERR_CNT_OFFSET) )
#define MIPI1_RX_HS_FIFO_FULL_ERR_CNT_ADR                 ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_FIFO_FULL_ERR_CNT_OFFSET) )
#define MIPI1_RX_HS_WC_ERR_CNT_ADR                        ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI1_RX_HS_ECC_WRN_CNT_ADR                       ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_ECC_WRN_CNT_OFFSET) )
#define MIPI1_RX_HS_ECC_ERR_CNT_ADR                       ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_ECC_ERR_CNT_OFFSET) )
#define MIPI1_RX_HS_EID_ERR_CNT_ADR                       ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_EID_ERR_CNT_OFFSET) )
#define MIPI1_RX_HS_MC_FIFO_ERR_CNT_ADR                   ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_ERR_CNT_OFFSET) )
#define MIPI1_RX_HS_DT_FILTER_0_ADR                       ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DT_FILTER_0_OFFSET) )
#define MIPI1_RX_HS_DT_FILTER_1_ADR                       ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DT_FILTER_1_OFFSET) )
#define MIPI1_RX_HS_MC_FIFO_CTRL_EN_ADR                   ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CTRL_EN_OFFSET) )
#define MIPI1_RX_HS_MC_FIFO_CHAN_ALLOC0_ADR               ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CHAN_ALLOC0_OFFSET) )
#define MIPI1_RX_HS_MC_FIFO_CHAN_ALLOC1_ADR               ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CHAN_ALLOC1_OFFSET) )
#define MIPI1_RX_HS_MC_FIFO_RTHRESH0_ADR                  ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_RTHRESH0_OFFSET) )
#define MIPI1_RX_HS_MC_FIFO_RTHRESH1_ADR                  ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_RTHRESH1_OFFSET) )
#define MIPI1_RX_HS_DMA_CFG_ADR                           ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_CFG_OFFSET) )
#define MIPI1_RX_HS_DMA_START_ADR_CHAN0_ADR               ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN0_OFFSET) )
#define MIPI1_RX_HS_DMA_START_SHADOW_CHAN0_ADR            ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN0_OFFSET) )
#define MIPI1_RX_HS_DMA_LEN_CHAN0_ADR                     ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN0_OFFSET) )
#define MIPI1_RX_HS_DMA_LEN_SHADOW_CHAN0_ADR              ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN0_OFFSET) )
#define MIPI1_RX_HS_DMA_STATUS_CHAN0_ADR                  ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN0_OFFSET) )
#define MIPI1_RX_HS_DMA_START_ADR_CHAN1_ADR               ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN1_OFFSET) )
#define MIPI1_RX_HS_DMA_START_SHADOW_CHAN1_ADR            ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN1_OFFSET) )
#define MIPI1_RX_HS_DMA_LEN_CHAN1_ADR                     ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN1_OFFSET) )
#define MIPI1_RX_HS_DMA_LEN_SHADOW_CHAN1_ADR              ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN1_OFFSET) )
#define MIPI1_RX_HS_DMA_STATUS_CHAN1_ADR                  ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN1_OFFSET) )
#define MIPI1_RX_HS_DMA_START_ADR_CHAN2_ADR               ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN2_OFFSET) )
#define MIPI1_RX_HS_DMA_START_SHADOW_CHAN2_ADR            ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN2_OFFSET) )
#define MIPI1_RX_HS_DMA_LEN_CHAN2_ADR                     ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN2_OFFSET) )
#define MIPI1_RX_HS_DMA_LEN_SHADOW_CHAN2_ADR              ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN2_OFFSET) )
#define MIPI1_RX_HS_DMA_STATUS_CHAN2_ADR                  ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN2_OFFSET) )
#define MIPI1_RX_HS_DMA_START_ADR_CHAN3_ADR               ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN3_OFFSET) )
#define MIPI1_RX_HS_DMA_START_SHADOW_CHAN3_ADR            ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN3_OFFSET) )
#define MIPI1_RX_HS_DMA_LEN_CHAN3_ADR                     ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN3_OFFSET) )
#define MIPI1_RX_HS_DMA_LEN_SHADOW_CHAN3_ADR              ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN3_OFFSET) )
#define MIPI1_RX_HS_DMA_STATUS_CHAN3_ADR                  ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN3_OFFSET) )
#define MIPI1_RX_HS_DMA_LINE_WIDTH0_ADR                   ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH0_OFFSET) )
#define MIPI1_RX_HS_DMA_LINE_WIDTH1_ADR                   ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH1_OFFSET) )
#define MIPI1_RX_HS_DMA_LINE_WIDTH2_ADR                   ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH2_OFFSET) )
#define MIPI1_RX_HS_DMA_LINE_WIDTH3_ADR                   ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH3_OFFSET) )
#define MIPI1_RX_HS_DMA_V_STRIDE_CFG_ADR                  ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE_CFG_OFFSET) )
#define MIPI1_RX_HS_DMA_V_STRIDE0_ADR                     ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE0_OFFSET) )
#define MIPI1_RX_HS_DMA_V_STRIDE1_ADR                     ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE1_OFFSET) )
#define MIPI1_RX_HS_DMA_V_STRIDE2_ADR                     ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE2_OFFSET) )
#define MIPI1_RX_HS_DMA_V_STRIDE3_ADR                     ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE3_OFFSET) )
#define MIPI1_RX_HS_DMA_H_STRIDE_ADR                      ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_H_STRIDE_OFFSET) )
#define MIPI1_RX_HS_DMA_V_SCALE_CFG0_ADR                  ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_V_SCALE_CFG0_OFFSET) )
#define MIPI1_RX_HS_DMA_V_SCALE_CFG1_ADR                  ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_V_SCALE_CFG1_OFFSET) )
#define MIPI1_RX_HS_DMA_DEBUG_STATE_ADR                   ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_DMA_DEBUG_STATE_OFFSET) )
#define MIPI1_RX_HS_SIPP_FRAME_DIMS_ADR                   ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_SIPP_FRAME_DIMS_OFFSET) )
#define MIPI1_RX_HS_WINDOW_V_ADR                          ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_WINDOW_V_OFFSET) )
#define MIPI1_RX_HS_WINDOW_H_ADR                          ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_WINDOW_H_OFFSET) )
#define MIPI1_RX_HS_WINDOW_EN_ADR                         ( (APB_MIPI1_HS_BASE_ADR + MIPI_RX_HS_WINDOW_EN_OFFSET) )
#define APB_MIPI2_HS_BASE_ADR                             ( (APB_MIPI_BASE_ADR + 0x00c00) )
#define MIPI2_RX_HS_BOTTOM_ADR                            ( (APB_MIPI2_HS_BASE_ADR + 0x000) )
#define MIPI2_RX_HS_TOP_ADR                               ( (APB_MIPI2_HS_BASE_ADR + 0x23c) )
#define MIPI2_RX_HS_CTRL_ADR                              ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_CTRL_OFFSET) )
#define MIPI2_RX_HS_CHAN_CTRL_ADR                         ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_CHAN_CTRL_OFFSET) )
#define MIPI2_RX_HS_SYNC_CFG_ADR                          ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_SYNC_CFG_OFFSET) )
#define MIPI2_RX_HS_VC_FILTER_ADR                         ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_VC_FILTER_OFFSET) )
#define MIPI2_RX_HS_LINE_COUNT_01_ADR                     ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_LINE_COUNT_01_OFFSET) )
#define MIPI2_RX_HS_LINE_COUNT_23_ADR                     ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_LINE_COUNT_23_OFFSET) )
#define MIPI2_RX_HS_LINE_COMPARE_CFG_ADR                  ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_LINE_COMPARE_CFG_OFFSET) )
#define MIPI2_RX_HS_IRQ_STATUS_ADR                        ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_IRQ_STATUS_OFFSET) )
#define MIPI2_RX_HS_IRQ_ENABLE_ADR                        ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_IRQ_ENABLE_OFFSET) )
#define MIPI2_RX_HS_IRQ_CLEAR_ADR                         ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_IRQ_CLEAR_OFFSET) )
#define MIPI2_RX_HS_PH_ADR                                ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_PH_OFFSET) )
#define MIPI2_RX_HS_LINE_SYNC_ERR_CNT_ADR                 ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_LINE_SYNC_ERR_CNT_OFFSET) )
#define MIPI2_RX_HS_FRM_SYNC_ERR_CNT_ADR                  ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_FRM_SYNC_ERR_CNT_OFFSET) )
#define MIPI2_RX_HS_FRM_DATA_ERR_CNT_ADR                  ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_FRM_DATA_ERR_CNT_OFFSET) )
#define MIPI2_RX_HS_CRC_ERR_CNT_ADR                       ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_CRC_ERR_CNT_OFFSET) )
#define MIPI2_RX_HS_FIFO_FULL_ERR_CNT_ADR                 ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_FIFO_FULL_ERR_CNT_OFFSET) )
#define MIPI2_RX_HS_WC_ERR_CNT_ADR                        ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI2_RX_HS_ECC_WRN_CNT_ADR                       ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_ECC_WRN_CNT_OFFSET) )
#define MIPI2_RX_HS_ECC_ERR_CNT_ADR                       ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_ECC_ERR_CNT_OFFSET) )
#define MIPI2_RX_HS_EID_ERR_CNT_ADR                       ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_EID_ERR_CNT_OFFSET) )
#define MIPI2_RX_HS_MC_FIFO_ERR_CNT_ADR                   ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_ERR_CNT_OFFSET) )
#define MIPI2_RX_HS_DT_FILTER_0_ADR                       ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DT_FILTER_0_OFFSET) )
#define MIPI2_RX_HS_DT_FILTER_1_ADR                       ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DT_FILTER_1_OFFSET) )
#define MIPI2_RX_HS_MC_FIFO_CTRL_EN_ADR                   ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CTRL_EN_OFFSET) )
#define MIPI2_RX_HS_MC_FIFO_CHAN_ALLOC0_ADR               ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CHAN_ALLOC0_OFFSET) )
#define MIPI2_RX_HS_MC_FIFO_CHAN_ALLOC1_ADR               ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CHAN_ALLOC1_OFFSET) )
#define MIPI2_RX_HS_MC_FIFO_RTHRESH0_ADR                  ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_RTHRESH0_OFFSET) )
#define MIPI2_RX_HS_MC_FIFO_RTHRESH1_ADR                  ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_RTHRESH1_OFFSET) )
#define MIPI2_RX_HS_DMA_CFG_ADR                           ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_CFG_OFFSET) )
#define MIPI2_RX_HS_DMA_START_ADR_CHAN0_ADR               ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN0_OFFSET) )
#define MIPI2_RX_HS_DMA_START_SHADOW_CHAN0_ADR            ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN0_OFFSET) )
#define MIPI2_RX_HS_DMA_LEN_CHAN0_ADR                     ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN0_OFFSET) )
#define MIPI2_RX_HS_DMA_LEN_SHADOW_CHAN0_ADR              ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN0_OFFSET) )
#define MIPI2_RX_HS_DMA_STATUS_CHAN0_ADR                  ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN0_OFFSET) )
#define MIPI2_RX_HS_DMA_START_ADR_CHAN1_ADR               ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN1_OFFSET) )
#define MIPI2_RX_HS_DMA_START_SHADOW_CHAN1_ADR            ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN1_OFFSET) )
#define MIPI2_RX_HS_DMA_LEN_CHAN1_ADR                     ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN1_OFFSET) )
#define MIPI2_RX_HS_DMA_LEN_SHADOW_CHAN1_ADR              ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN1_OFFSET) )
#define MIPI2_RX_HS_DMA_STATUS_CHAN1_ADR                  ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN1_OFFSET) )
#define MIPI2_RX_HS_DMA_START_ADR_CHAN2_ADR               ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN2_OFFSET) )
#define MIPI2_RX_HS_DMA_START_SHADOW_CHAN2_ADR            ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN2_OFFSET) )
#define MIPI2_RX_HS_DMA_LEN_CHAN2_ADR                     ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN2_OFFSET) )
#define MIPI2_RX_HS_DMA_LEN_SHADOW_CHAN2_ADR              ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN2_OFFSET) )
#define MIPI2_RX_HS_DMA_STATUS_CHAN2_ADR                  ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN2_OFFSET) )
#define MIPI2_RX_HS_DMA_START_ADR_CHAN3_ADR               ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN3_OFFSET) )
#define MIPI2_RX_HS_DMA_START_SHADOW_CHAN3_ADR            ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN3_OFFSET) )
#define MIPI2_RX_HS_DMA_LEN_CHAN3_ADR                     ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN3_OFFSET) )
#define MIPI2_RX_HS_DMA_LEN_SHADOW_CHAN3_ADR              ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN3_OFFSET) )
#define MIPI2_RX_HS_DMA_STATUS_CHAN3_ADR                  ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN3_OFFSET) )
#define MIPI2_RX_HS_DMA_LINE_WIDTH0_ADR                   ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH0_OFFSET) )
#define MIPI2_RX_HS_DMA_LINE_WIDTH1_ADR                   ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH1_OFFSET) )
#define MIPI2_RX_HS_DMA_LINE_WIDTH2_ADR                   ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH2_OFFSET) )
#define MIPI2_RX_HS_DMA_LINE_WIDTH3_ADR                   ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH3_OFFSET) )
#define MIPI2_RX_HS_DMA_V_STRIDE_CFG_ADR                  ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE_CFG_OFFSET) )
#define MIPI2_RX_HS_DMA_V_STRIDE0_ADR                     ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE0_OFFSET) )
#define MIPI2_RX_HS_DMA_V_STRIDE1_ADR                     ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE1_OFFSET) )
#define MIPI2_RX_HS_DMA_V_STRIDE2_ADR                     ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE2_OFFSET) )
#define MIPI2_RX_HS_DMA_V_STRIDE3_ADR                     ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE3_OFFSET) )
#define MIPI2_RX_HS_DMA_H_STRIDE_ADR                      ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_H_STRIDE_OFFSET) )
#define MIPI2_RX_HS_DMA_V_SCALE_CFG0_ADR                  ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_V_SCALE_CFG0_OFFSET) )
#define MIPI2_RX_HS_DMA_V_SCALE_CFG1_ADR                  ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_V_SCALE_CFG1_OFFSET) )
#define MIPI2_RX_HS_DMA_DEBUG_STATE_ADR                   ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_DMA_DEBUG_STATE_OFFSET) )
#define MIPI2_RX_HS_SIPP_FRAME_DIMS_ADR                   ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_SIPP_FRAME_DIMS_OFFSET) )
#define MIPI2_RX_HS_WINDOW_V_ADR                          ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_WINDOW_V_OFFSET) )
#define MIPI2_RX_HS_WINDOW_H_ADR                          ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_WINDOW_H_OFFSET) )
#define MIPI2_RX_HS_WINDOW_EN_ADR                         ( (APB_MIPI2_HS_BASE_ADR + MIPI_RX_HS_WINDOW_EN_OFFSET) )
#define APB_MIPI3_HS_BASE_ADR                             ( (APB_MIPI_BASE_ADR + 0x01000) )
#define MIPI3_RX_HS_BOTTOM_ADR                            ( (APB_MIPI3_HS_BASE_ADR + 0x000) )
#define MIPI3_RX_HS_TOP_ADR                               ( (APB_MIPI3_HS_BASE_ADR + 0x23c) )
#define MIPI3_RX_HS_CTRL_ADR                              ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_CTRL_OFFSET) )
#define MIPI3_RX_HS_CHAN_CTRL_ADR                         ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_CHAN_CTRL_OFFSET) )
#define MIPI3_RX_HS_SYNC_CFG_ADR                          ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_SYNC_CFG_OFFSET) )
#define MIPI3_RX_HS_VC_FILTER_ADR                         ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_VC_FILTER_OFFSET) )
#define MIPI3_RX_HS_LINE_COUNT_01_ADR                     ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_LINE_COUNT_01_OFFSET) )
#define MIPI3_RX_HS_LINE_COUNT_23_ADR                     ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_LINE_COUNT_23_OFFSET) )
#define MIPI3_RX_HS_LINE_COMPARE_CFG_ADR                  ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_LINE_COMPARE_CFG_OFFSET) )
#define MIPI3_RX_HS_IRQ_STATUS_ADR                        ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_IRQ_STATUS_OFFSET) )
#define MIPI3_RX_HS_IRQ_ENABLE_ADR                        ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_IRQ_ENABLE_OFFSET) )
#define MIPI3_RX_HS_IRQ_CLEAR_ADR                         ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_IRQ_CLEAR_OFFSET) )
#define MIPI3_RX_HS_PH_ADR                                ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_PH_OFFSET) )
#define MIPI3_RX_HS_LINE_SYNC_ERR_CNT_ADR                 ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_LINE_SYNC_ERR_CNT_OFFSET) )
#define MIPI3_RX_HS_FRM_SYNC_ERR_CNT_ADR                  ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_FRM_SYNC_ERR_CNT_OFFSET) )
#define MIPI3_RX_HS_FRM_DATA_ERR_CNT_ADR                  ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_FRM_DATA_ERR_CNT_OFFSET) )
#define MIPI3_RX_HS_CRC_ERR_CNT_ADR                       ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_CRC_ERR_CNT_OFFSET) )
#define MIPI3_RX_HS_FIFO_FULL_ERR_CNT_ADR                 ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_FIFO_FULL_ERR_CNT_OFFSET) )
#define MIPI3_RX_HS_WC_ERR_CNT_ADR                        ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI3_RX_HS_ECC_WRN_CNT_ADR                       ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_ECC_WRN_CNT_OFFSET) )
#define MIPI3_RX_HS_ECC_ERR_CNT_ADR                       ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_ECC_ERR_CNT_OFFSET) )
#define MIPI3_RX_HS_EID_ERR_CNT_ADR                       ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_EID_ERR_CNT_OFFSET) )
#define MIPI3_RX_HS_MC_FIFO_ERR_CNT_ADR                   ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_ERR_CNT_OFFSET) )
#define MIPI3_RX_HS_DT_FILTER_0_ADR                       ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DT_FILTER_0_OFFSET) )
#define MIPI3_RX_HS_DT_FILTER_1_ADR                       ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DT_FILTER_1_OFFSET) )
#define MIPI3_RX_HS_MC_FIFO_CTRL_EN_ADR                   ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CTRL_EN_OFFSET) )
#define MIPI3_RX_HS_MC_FIFO_CHAN_ALLOC0_ADR               ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CHAN_ALLOC0_OFFSET) )
#define MIPI3_RX_HS_MC_FIFO_CHAN_ALLOC1_ADR               ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CHAN_ALLOC1_OFFSET) )
#define MIPI3_RX_HS_MC_FIFO_RTHRESH0_ADR                  ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_RTHRESH0_OFFSET) )
#define MIPI3_RX_HS_MC_FIFO_RTHRESH1_ADR                  ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_RTHRESH1_OFFSET) )
#define MIPI3_RX_HS_DMA_CFG_ADR                           ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_CFG_OFFSET) )
#define MIPI3_RX_HS_DMA_START_ADR_CHAN0_ADR               ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN0_OFFSET) )
#define MIPI3_RX_HS_DMA_START_SHADOW_CHAN0_ADR            ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN0_OFFSET) )
#define MIPI3_RX_HS_DMA_LEN_CHAN0_ADR                     ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN0_OFFSET) )
#define MIPI3_RX_HS_DMA_LEN_SHADOW_CHAN0_ADR              ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN0_OFFSET) )
#define MIPI3_RX_HS_DMA_STATUS_CHAN0_ADR                  ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN0_OFFSET) )
#define MIPI3_RX_HS_DMA_START_ADR_CHAN1_ADR               ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN1_OFFSET) )
#define MIPI3_RX_HS_DMA_START_SHADOW_CHAN1_ADR            ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN1_OFFSET) )
#define MIPI3_RX_HS_DMA_LEN_CHAN1_ADR                     ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN1_OFFSET) )
#define MIPI3_RX_HS_DMA_LEN_SHADOW_CHAN1_ADR              ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN1_OFFSET) )
#define MIPI3_RX_HS_DMA_STATUS_CHAN1_ADR                  ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN1_OFFSET) )
#define MIPI3_RX_HS_DMA_START_ADR_CHAN2_ADR               ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN2_OFFSET) )
#define MIPI3_RX_HS_DMA_START_SHADOW_CHAN2_ADR            ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN2_OFFSET) )
#define MIPI3_RX_HS_DMA_LEN_CHAN2_ADR                     ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN2_OFFSET) )
#define MIPI3_RX_HS_DMA_LEN_SHADOW_CHAN2_ADR              ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN2_OFFSET) )
#define MIPI3_RX_HS_DMA_STATUS_CHAN2_ADR                  ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN2_OFFSET) )
#define MIPI3_RX_HS_DMA_START_ADR_CHAN3_ADR               ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN3_OFFSET) )
#define MIPI3_RX_HS_DMA_START_SHADOW_CHAN3_ADR            ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN3_OFFSET) )
#define MIPI3_RX_HS_DMA_LEN_CHAN3_ADR                     ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN3_OFFSET) )
#define MIPI3_RX_HS_DMA_LEN_SHADOW_CHAN3_ADR              ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN3_OFFSET) )
#define MIPI3_RX_HS_DMA_STATUS_CHAN3_ADR                  ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN3_OFFSET) )
#define MIPI3_RX_HS_DMA_LINE_WIDTH0_ADR                   ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH0_OFFSET) )
#define MIPI3_RX_HS_DMA_LINE_WIDTH1_ADR                   ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH1_OFFSET) )
#define MIPI3_RX_HS_DMA_LINE_WIDTH2_ADR                   ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH2_OFFSET) )
#define MIPI3_RX_HS_DMA_LINE_WIDTH3_ADR                   ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH3_OFFSET) )
#define MIPI3_RX_HS_DMA_V_STRIDE_CFG_ADR                  ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE_CFG_OFFSET) )
#define MIPI3_RX_HS_DMA_V_STRIDE0_ADR                     ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE0_OFFSET) )
#define MIPI3_RX_HS_DMA_V_STRIDE1_ADR                     ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE1_OFFSET) )
#define MIPI3_RX_HS_DMA_V_STRIDE2_ADR                     ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE2_OFFSET) )
#define MIPI3_RX_HS_DMA_V_STRIDE3_ADR                     ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE3_OFFSET) )
#define MIPI3_RX_HS_DMA_H_STRIDE_ADR                      ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_H_STRIDE_OFFSET) )
#define MIPI3_RX_HS_DMA_V_SCALE_CFG0_ADR                  ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_V_SCALE_CFG0_OFFSET) )
#define MIPI3_RX_HS_DMA_V_SCALE_CFG1_ADR                  ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_V_SCALE_CFG1_OFFSET) )
#define MIPI3_RX_HS_DMA_DEBUG_STATE_ADR                   ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_DMA_DEBUG_STATE_OFFSET) )
#define MIPI3_RX_HS_SIPP_FRAME_DIMS_ADR                   ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_SIPP_FRAME_DIMS_OFFSET) )
#define MIPI3_RX_HS_WINDOW_V_ADR                          ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_WINDOW_V_OFFSET) )
#define MIPI3_RX_HS_WINDOW_H_ADR                          ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_WINDOW_H_OFFSET) )
#define MIPI3_RX_HS_WINDOW_EN_ADR                         ( (APB_MIPI3_HS_BASE_ADR + MIPI_RX_HS_WINDOW_EN_OFFSET) )
#define APB_MIPI4_HS_BASE_ADR                             ( (APB_MIPI_BASE_ADR + 0x01400) )
#define MIPI4_RX_HS_BOTTOM_ADR                            ( (APB_MIPI4_HS_BASE_ADR + 0x000) )
#define MIPI4_RX_HS_TOP_ADR                               ( (APB_MIPI4_HS_BASE_ADR + 0x23c) )
#define MIPI4_RX_HS_CTRL_ADR                              ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_CTRL_OFFSET) )
#define MIPI4_RX_HS_CHAN_CTRL_ADR                         ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_CHAN_CTRL_OFFSET) )
#define MIPI4_RX_HS_SYNC_CFG_ADR                          ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_SYNC_CFG_OFFSET) )
#define MIPI4_RX_HS_VC_FILTER_ADR                         ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_VC_FILTER_OFFSET) )
#define MIPI4_RX_HS_LINE_COUNT_01_ADR                     ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_LINE_COUNT_01_OFFSET) )
#define MIPI4_RX_HS_LINE_COUNT_23_ADR                     ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_LINE_COUNT_23_OFFSET) )
#define MIPI4_RX_HS_LINE_COMPARE_CFG_ADR                  ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_LINE_COMPARE_CFG_OFFSET) )
#define MIPI4_RX_HS_IRQ_STATUS_ADR                        ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_IRQ_STATUS_OFFSET) )
#define MIPI4_RX_HS_IRQ_ENABLE_ADR                        ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_IRQ_ENABLE_OFFSET) )
#define MIPI4_RX_HS_IRQ_CLEAR_ADR                         ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_IRQ_CLEAR_OFFSET) )
#define MIPI4_RX_HS_PH_ADR                                ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_PH_OFFSET) )
#define MIPI4_RX_HS_LINE_SYNC_ERR_CNT_ADR                 ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_LINE_SYNC_ERR_CNT_OFFSET) )
#define MIPI4_RX_HS_FRM_SYNC_ERR_CNT_ADR                  ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_FRM_SYNC_ERR_CNT_OFFSET) )
#define MIPI4_RX_HS_FRM_DATA_ERR_CNT_ADR                  ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_FRM_DATA_ERR_CNT_OFFSET) )
#define MIPI4_RX_HS_CRC_ERR_CNT_ADR                       ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_CRC_ERR_CNT_OFFSET) )
#define MIPI4_RX_HS_FIFO_FULL_ERR_CNT_ADR                 ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_FIFO_FULL_ERR_CNT_OFFSET) )
#define MIPI4_RX_HS_WC_ERR_CNT_ADR                        ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI4_RX_HS_ECC_WRN_CNT_ADR                       ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_ECC_WRN_CNT_OFFSET) )
#define MIPI4_RX_HS_ECC_ERR_CNT_ADR                       ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_ECC_ERR_CNT_OFFSET) )
#define MIPI4_RX_HS_EID_ERR_CNT_ADR                       ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_EID_ERR_CNT_OFFSET) )
#define MIPI4_RX_HS_MC_FIFO_ERR_CNT_ADR                   ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_ERR_CNT_OFFSET) )
#define MIPI4_RX_HS_DT_FILTER_0_ADR                       ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DT_FILTER_0_OFFSET) )
#define MIPI4_RX_HS_DT_FILTER_1_ADR                       ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DT_FILTER_1_OFFSET) )
#define MIPI4_RX_HS_MC_FIFO_CTRL_EN_ADR                   ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CTRL_EN_OFFSET) )
#define MIPI4_RX_HS_MC_FIFO_CHAN_ALLOC0_ADR               ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CHAN_ALLOC0_OFFSET) )
#define MIPI4_RX_HS_MC_FIFO_CHAN_ALLOC1_ADR               ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CHAN_ALLOC1_OFFSET) )
#define MIPI4_RX_HS_MC_FIFO_RTHRESH0_ADR                  ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_RTHRESH0_OFFSET) )
#define MIPI4_RX_HS_MC_FIFO_RTHRESH1_ADR                  ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_RTHRESH1_OFFSET) )
#define MIPI4_RX_HS_DMA_CFG_ADR                           ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_CFG_OFFSET) )
#define MIPI4_RX_HS_DMA_START_ADR_CHAN0_ADR               ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN0_OFFSET) )
#define MIPI4_RX_HS_DMA_START_SHADOW_CHAN0_ADR            ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN0_OFFSET) )
#define MIPI4_RX_HS_DMA_LEN_CHAN0_ADR                     ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN0_OFFSET) )
#define MIPI4_RX_HS_DMA_LEN_SHADOW_CHAN0_ADR              ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN0_OFFSET) )
#define MIPI4_RX_HS_DMA_STATUS_CHAN0_ADR                  ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN0_OFFSET) )
#define MIPI4_RX_HS_DMA_START_ADR_CHAN1_ADR               ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN1_OFFSET) )
#define MIPI4_RX_HS_DMA_START_SHADOW_CHAN1_ADR            ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN1_OFFSET) )
#define MIPI4_RX_HS_DMA_LEN_CHAN1_ADR                     ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN1_OFFSET) )
#define MIPI4_RX_HS_DMA_LEN_SHADOW_CHAN1_ADR              ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN1_OFFSET) )
#define MIPI4_RX_HS_DMA_STATUS_CHAN1_ADR                  ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN1_OFFSET) )
#define MIPI4_RX_HS_DMA_START_ADR_CHAN2_ADR               ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN2_OFFSET) )
#define MIPI4_RX_HS_DMA_START_SHADOW_CHAN2_ADR            ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN2_OFFSET) )
#define MIPI4_RX_HS_DMA_LEN_CHAN2_ADR                     ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN2_OFFSET) )
#define MIPI4_RX_HS_DMA_LEN_SHADOW_CHAN2_ADR              ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN2_OFFSET) )
#define MIPI4_RX_HS_DMA_STATUS_CHAN2_ADR                  ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN2_OFFSET) )
#define MIPI4_RX_HS_DMA_START_ADR_CHAN3_ADR               ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN3_OFFSET) )
#define MIPI4_RX_HS_DMA_START_SHADOW_CHAN3_ADR            ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN3_OFFSET) )
#define MIPI4_RX_HS_DMA_LEN_CHAN3_ADR                     ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN3_OFFSET) )
#define MIPI4_RX_HS_DMA_LEN_SHADOW_CHAN3_ADR              ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN3_OFFSET) )
#define MIPI4_RX_HS_DMA_STATUS_CHAN3_ADR                  ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN3_OFFSET) )
#define MIPI4_RX_HS_DMA_LINE_WIDTH0_ADR                   ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH0_OFFSET) )
#define MIPI4_RX_HS_DMA_LINE_WIDTH1_ADR                   ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH1_OFFSET) )
#define MIPI4_RX_HS_DMA_LINE_WIDTH2_ADR                   ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH2_OFFSET) )
#define MIPI4_RX_HS_DMA_LINE_WIDTH3_ADR                   ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH3_OFFSET) )
#define MIPI4_RX_HS_DMA_V_STRIDE_CFG_ADR                  ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE_CFG_OFFSET) )
#define MIPI4_RX_HS_DMA_V_STRIDE0_ADR                     ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE0_OFFSET) )
#define MIPI4_RX_HS_DMA_V_STRIDE1_ADR                     ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE1_OFFSET) )
#define MIPI4_RX_HS_DMA_V_STRIDE2_ADR                     ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE2_OFFSET) )
#define MIPI4_RX_HS_DMA_V_STRIDE3_ADR                     ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE3_OFFSET) )
#define MIPI4_RX_HS_DMA_H_STRIDE_ADR                      ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_H_STRIDE_OFFSET) )
#define MIPI4_RX_HS_DMA_V_SCALE_CFG0_ADR                  ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_V_SCALE_CFG0_OFFSET) )
#define MIPI4_RX_HS_DMA_V_SCALE_CFG1_ADR                  ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_V_SCALE_CFG1_OFFSET) )
#define MIPI4_RX_HS_DMA_DEBUG_STATE_ADR                   ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_DMA_DEBUG_STATE_OFFSET) )
#define MIPI4_RX_HS_SIPP_FRAME_DIMS_ADR                   ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_SIPP_FRAME_DIMS_OFFSET) )
#define MIPI4_RX_HS_WINDOW_V_ADR                          ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_WINDOW_V_OFFSET) )
#define MIPI4_RX_HS_WINDOW_H_ADR                          ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_WINDOW_H_OFFSET) )
#define MIPI4_RX_HS_WINDOW_EN_ADR                         ( (APB_MIPI4_HS_BASE_ADR + MIPI_RX_HS_WINDOW_EN_OFFSET) )
#define APB_MIPI5_HS_BASE_ADR                             ( (APB_MIPI_BASE_ADR + 0x01800) )
#define MIPI5_RX_HS_BOTTOM_ADR                            ( (APB_MIPI5_HS_BASE_ADR + 0x000) )
#define MIPI5_RX_HS_TOP_ADR                               ( (APB_MIPI5_HS_BASE_ADR + 0x23c) )
#define MIPI5_RX_HS_CTRL_ADR                              ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_CTRL_OFFSET) )
#define MIPI5_RX_HS_CHAN_CTRL_ADR                         ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_CHAN_CTRL_OFFSET) )
#define MIPI5_RX_HS_SYNC_CFG_ADR                          ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_SYNC_CFG_OFFSET) )
#define MIPI5_RX_HS_VC_FILTER_ADR                         ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_VC_FILTER_OFFSET) )
#define MIPI5_RX_HS_LINE_COUNT_01_ADR                     ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_LINE_COUNT_01_OFFSET) )
#define MIPI5_RX_HS_LINE_COUNT_23_ADR                     ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_LINE_COUNT_23_OFFSET) )
#define MIPI5_RX_HS_LINE_COMPARE_CFG_ADR                  ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_LINE_COMPARE_CFG_OFFSET) )
#define MIPI5_RX_HS_IRQ_STATUS_ADR                        ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_IRQ_STATUS_OFFSET) )
#define MIPI5_RX_HS_IRQ_ENABLE_ADR                        ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_IRQ_ENABLE_OFFSET) )
#define MIPI5_RX_HS_IRQ_CLEAR_ADR                         ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_IRQ_CLEAR_OFFSET) )
#define MIPI5_RX_HS_PH_ADR                                ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_PH_OFFSET) )
#define MIPI5_RX_HS_LINE_SYNC_ERR_CNT_ADR                 ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_LINE_SYNC_ERR_CNT_OFFSET) )
#define MIPI5_RX_HS_FRM_SYNC_ERR_CNT_ADR                  ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_FRM_SYNC_ERR_CNT_OFFSET) )
#define MIPI5_RX_HS_FRM_DATA_ERR_CNT_ADR                  ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_FRM_DATA_ERR_CNT_OFFSET) )
#define MIPI5_RX_HS_CRC_ERR_CNT_ADR                       ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_CRC_ERR_CNT_OFFSET) )
#define MIPI5_RX_HS_FIFO_FULL_ERR_CNT_ADR                 ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_FIFO_FULL_ERR_CNT_OFFSET) )
#define MIPI5_RX_HS_WC_ERR_CNT_ADR                        ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI5_RX_HS_ECC_WRN_CNT_ADR                       ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_ECC_WRN_CNT_OFFSET) )
#define MIPI5_RX_HS_ECC_ERR_CNT_ADR                       ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_ECC_ERR_CNT_OFFSET) )
#define MIPI5_RX_HS_EID_ERR_CNT_ADR                       ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_EID_ERR_CNT_OFFSET) )
#define MIPI5_RX_HS_MC_FIFO_ERR_CNT_ADR                   ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_ERR_CNT_OFFSET) )
#define MIPI5_RX_HS_DT_FILTER_0_ADR                       ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DT_FILTER_0_OFFSET) )
#define MIPI5_RX_HS_DT_FILTER_1_ADR                       ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DT_FILTER_1_OFFSET) )
#define MIPI5_RX_HS_MC_FIFO_CTRL_EN_ADR                   ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CTRL_EN_OFFSET) )
#define MIPI5_RX_HS_MC_FIFO_CHAN_ALLOC0_ADR               ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CHAN_ALLOC0_OFFSET) )
#define MIPI5_RX_HS_MC_FIFO_CHAN_ALLOC1_ADR               ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CHAN_ALLOC1_OFFSET) )
#define MIPI5_RX_HS_MC_FIFO_RTHRESH0_ADR                  ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_RTHRESH0_OFFSET) )
#define MIPI5_RX_HS_MC_FIFO_RTHRESH1_ADR                  ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_RTHRESH1_OFFSET) )
#define MIPI5_RX_HS_DMA_CFG_ADR                           ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_CFG_OFFSET) )
#define MIPI5_RX_HS_DMA_START_ADR_CHAN0_ADR               ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN0_OFFSET) )
#define MIPI5_RX_HS_DMA_START_SHADOW_CHAN0_ADR            ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN0_OFFSET) )
#define MIPI5_RX_HS_DMA_LEN_CHAN0_ADR                     ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN0_OFFSET) )
#define MIPI5_RX_HS_DMA_LEN_SHADOW_CHAN0_ADR              ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN0_OFFSET) )
#define MIPI5_RX_HS_DMA_STATUS_CHAN0_ADR                  ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN0_OFFSET) )
#define MIPI5_RX_HS_DMA_START_ADR_CHAN1_ADR               ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN1_OFFSET) )
#define MIPI5_RX_HS_DMA_START_SHADOW_CHAN1_ADR            ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN1_OFFSET) )
#define MIPI5_RX_HS_DMA_LEN_CHAN1_ADR                     ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN1_OFFSET) )
#define MIPI5_RX_HS_DMA_LEN_SHADOW_CHAN1_ADR              ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN1_OFFSET) )
#define MIPI5_RX_HS_DMA_STATUS_CHAN1_ADR                  ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN1_OFFSET) )
#define MIPI5_RX_HS_DMA_START_ADR_CHAN2_ADR               ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN2_OFFSET) )
#define MIPI5_RX_HS_DMA_START_SHADOW_CHAN2_ADR            ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN2_OFFSET) )
#define MIPI5_RX_HS_DMA_LEN_CHAN2_ADR                     ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN2_OFFSET) )
#define MIPI5_RX_HS_DMA_LEN_SHADOW_CHAN2_ADR              ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN2_OFFSET) )
#define MIPI5_RX_HS_DMA_STATUS_CHAN2_ADR                  ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN2_OFFSET) )
#define MIPI5_RX_HS_DMA_START_ADR_CHAN3_ADR               ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN3_OFFSET) )
#define MIPI5_RX_HS_DMA_START_SHADOW_CHAN3_ADR            ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN3_OFFSET) )
#define MIPI5_RX_HS_DMA_LEN_CHAN3_ADR                     ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN3_OFFSET) )
#define MIPI5_RX_HS_DMA_LEN_SHADOW_CHAN3_ADR              ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN3_OFFSET) )
#define MIPI5_RX_HS_DMA_STATUS_CHAN3_ADR                  ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN3_OFFSET) )
#define MIPI5_RX_HS_DMA_LINE_WIDTH0_ADR                   ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH0_OFFSET) )
#define MIPI5_RX_HS_DMA_LINE_WIDTH1_ADR                   ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH1_OFFSET) )
#define MIPI5_RX_HS_DMA_LINE_WIDTH2_ADR                   ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH2_OFFSET) )
#define MIPI5_RX_HS_DMA_LINE_WIDTH3_ADR                   ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH3_OFFSET) )
#define MIPI5_RX_HS_DMA_V_STRIDE_CFG_ADR                  ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE_CFG_OFFSET) )
#define MIPI5_RX_HS_DMA_V_STRIDE0_ADR                     ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE0_OFFSET) )
#define MIPI5_RX_HS_DMA_V_STRIDE1_ADR                     ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE1_OFFSET) )
#define MIPI5_RX_HS_DMA_V_STRIDE2_ADR                     ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE2_OFFSET) )
#define MIPI5_RX_HS_DMA_V_STRIDE3_ADR                     ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE3_OFFSET) )
#define MIPI5_RX_HS_DMA_H_STRIDE_ADR                      ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_H_STRIDE_OFFSET) )
#define MIPI5_RX_HS_DMA_V_SCALE_CFG0_ADR                  ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_V_SCALE_CFG0_OFFSET) )
#define MIPI5_RX_HS_DMA_V_SCALE_CFG1_ADR                  ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_V_SCALE_CFG1_OFFSET) )
#define MIPI5_RX_HS_DMA_DEBUG_STATE_ADR                   ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_DMA_DEBUG_STATE_OFFSET) )
#define MIPI5_RX_HS_SIPP_FRAME_DIMS_ADR                   ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_SIPP_FRAME_DIMS_OFFSET) )
#define MIPI5_RX_HS_WINDOW_V_ADR                          ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_WINDOW_V_OFFSET) )
#define MIPI5_RX_HS_WINDOW_H_ADR                          ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_WINDOW_H_OFFSET) )
#define MIPI5_RX_HS_WINDOW_EN_ADR                         ( (APB_MIPI5_HS_BASE_ADR + MIPI_RX_HS_WINDOW_EN_OFFSET) )
#define APB_MIPI6_HS_BASE_ADR                             ( (APB_MIPI_BASE_ADR + 0x01c00) )
#define MIPI6_RX_HS_BOTTOM_ADR                            ( (APB_MIPI6_HS_BASE_ADR + 0x000) )
#define MIPI6_RX_HS_TOP_ADR                               ( (APB_MIPI6_HS_BASE_ADR + 0x23c) )
#define MIPI6_RX_HS_CTRL_ADR                              ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_CTRL_OFFSET) )
#define MIPI6_RX_HS_CHAN_CTRL_ADR                         ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_CHAN_CTRL_OFFSET) )
#define MIPI6_RX_HS_SYNC_CFG_ADR                          ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_SYNC_CFG_OFFSET) )
#define MIPI6_RX_HS_VC_FILTER_ADR                         ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_VC_FILTER_OFFSET) )
#define MIPI6_RX_HS_LINE_COUNT_01_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_LINE_COUNT_01_OFFSET) )
#define MIPI6_RX_HS_LINE_COUNT_23_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_LINE_COUNT_23_OFFSET) )
#define MIPI6_RX_HS_LINE_COMPARE_CFG_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_LINE_COMPARE_CFG_OFFSET) )
#define MIPI6_RX_HS_IRQ_STATUS_ADR                        ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_IRQ_STATUS_OFFSET) )
#define MIPI6_RX_HS_IRQ_ENABLE_ADR                        ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_IRQ_ENABLE_OFFSET) )
#define MIPI6_RX_HS_IRQ_CLEAR_ADR                         ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_IRQ_CLEAR_OFFSET) )
#define MIPI6_RX_HS_PH_ADR                                ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_PH_OFFSET) )
#define MIPI6_RX_HS_LINE_SYNC_ERR_CNT_ADR                 ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_LINE_SYNC_ERR_CNT_OFFSET) )
#define MIPI6_RX_HS_FRM_SYNC_ERR_CNT_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_FRM_SYNC_ERR_CNT_OFFSET) )
#define MIPI6_RX_HS_FRM_DATA_ERR_CNT_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_FRM_DATA_ERR_CNT_OFFSET) )
#define MIPI6_RX_HS_CRC_ERR_CNT_ADR                       ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_CRC_ERR_CNT_OFFSET) )
#define MIPI6_RX_HS_FIFO_FULL_ERR_CNT_ADR                 ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_FIFO_FULL_ERR_CNT_OFFSET) )
#define MIPI6_RX_HS_WC_ERR_CNT_ADR                        ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI6_RX_HS_ECC_WRN_CNT_ADR                       ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_ECC_WRN_CNT_OFFSET) )
#define MIPI6_RX_HS_ECC_ERR_CNT_ADR                       ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_ECC_ERR_CNT_OFFSET) )
#define MIPI6_RX_HS_EID_ERR_CNT_ADR                       ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_EID_ERR_CNT_OFFSET) )
#define MIPI6_RX_HS_MC_FIFO_ERR_CNT_ADR                   ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_ERR_CNT_OFFSET) )
#define MIPI6_RX_HS_DT_FILTER_0_ADR                       ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DT_FILTER_0_OFFSET) )
#define MIPI6_RX_HS_DT_FILTER_1_ADR                       ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DT_FILTER_1_OFFSET) )
#define MIPI6_RX_HS_MC_FIFO_CTRL_EN_ADR                   ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CTRL_EN_OFFSET) )
#define MIPI6_RX_HS_MC_FIFO_CHAN_ALLOC0_ADR               ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CHAN_ALLOC0_OFFSET) )
#define MIPI6_RX_HS_MC_FIFO_CHAN_ALLOC1_ADR               ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CHAN_ALLOC1_OFFSET) )
#define MIPI6_RX_HS_MC_FIFO_RTHRESH0_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_RTHRESH0_OFFSET) )
#define MIPI6_RX_HS_MC_FIFO_RTHRESH1_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_RTHRESH1_OFFSET) )
#define MIPI6_RX_HS_DMA_CFG_ADR                           ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_CFG_OFFSET) )
#define MIPI6_RX_HS_DMA_START_ADR_CHAN0_ADR               ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN0_OFFSET) )
#define MIPI6_RX_HS_DMA_START_SHADOW_CHAN0_ADR            ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN0_OFFSET) )
#define MIPI6_RX_HS_DMA_LEN_CHAN0_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN0_OFFSET) )
#define MIPI6_RX_HS_DMA_LEN_SHADOW_CHAN0_ADR              ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN0_OFFSET) )
#define MIPI6_RX_HS_DMA_STATUS_CHAN0_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN0_OFFSET) )
#define MIPI6_RX_HS_DMA_START_ADR_CHAN1_ADR               ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN1_OFFSET) )
#define MIPI6_RX_HS_DMA_START_SHADOW_CHAN1_ADR            ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN1_OFFSET) )
#define MIPI6_RX_HS_DMA_LEN_CHAN1_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN1_OFFSET) )
#define MIPI6_RX_HS_DMA_LEN_SHADOW_CHAN1_ADR              ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN1_OFFSET) )
#define MIPI6_RX_HS_DMA_STATUS_CHAN1_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN1_OFFSET) )
#define MIPI6_RX_HS_DMA_START_ADR_CHAN2_ADR               ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN2_OFFSET) )
#define MIPI6_RX_HS_DMA_START_SHADOW_CHAN2_ADR            ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN2_OFFSET) )
#define MIPI6_RX_HS_DMA_LEN_CHAN2_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN2_OFFSET) )
#define MIPI6_RX_HS_DMA_LEN_SHADOW_CHAN2_ADR              ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN2_OFFSET) )
#define MIPI6_RX_HS_DMA_STATUS_CHAN2_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN2_OFFSET) )
#define MIPI6_RX_HS_DMA_START_ADR_CHAN3_ADR               ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN3_OFFSET) )
#define MIPI6_RX_HS_DMA_START_SHADOW_CHAN3_ADR            ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN3_OFFSET) )
#define MIPI6_RX_HS_DMA_LEN_CHAN3_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN3_OFFSET) )
#define MIPI6_RX_HS_DMA_LEN_SHADOW_CHAN3_ADR              ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN3_OFFSET) )
#define MIPI6_RX_HS_DMA_STATUS_CHAN3_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN3_OFFSET) )
#define MIPI6_RX_HS_DMA_LINE_WIDTH0_ADR                   ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH0_OFFSET) )
#define MIPI6_RX_HS_DMA_LINE_WIDTH1_ADR                   ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH1_OFFSET) )
#define MIPI6_RX_HS_DMA_LINE_WIDTH2_ADR                   ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH2_OFFSET) )
#define MIPI6_RX_HS_DMA_LINE_WIDTH3_ADR                   ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH3_OFFSET) )
#define MIPI6_RX_HS_DMA_V_STRIDE_CFG_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE_CFG_OFFSET) )
#define MIPI6_RX_HS_DMA_V_STRIDE0_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE0_OFFSET) )
#define MIPI6_RX_HS_DMA_V_STRIDE1_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE1_OFFSET) )
#define MIPI6_RX_HS_DMA_V_STRIDE2_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE2_OFFSET) )
#define MIPI6_RX_HS_DMA_V_STRIDE3_ADR                     ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE3_OFFSET) )
#define MIPI6_RX_HS_DMA_H_STRIDE_ADR                      ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_H_STRIDE_OFFSET) )
#define MIPI6_RX_HS_DMA_V_SCALE_CFG0_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_V_SCALE_CFG0_OFFSET) )
#define MIPI6_RX_HS_DMA_V_SCALE_CFG1_ADR                  ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_V_SCALE_CFG1_OFFSET) )
#define MIPI6_RX_HS_DMA_DEBUG_STATE_ADR                   ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_DMA_DEBUG_STATE_OFFSET) )
#define MIPI6_RX_HS_SIPP_FRAME_DIMS_ADR                   ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_SIPP_FRAME_DIMS_OFFSET) )
#define MIPI6_RX_HS_WINDOW_V_ADR                          ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_WINDOW_V_OFFSET) )
#define MIPI6_RX_HS_WINDOW_H_ADR                          ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_WINDOW_H_OFFSET) )
#define MIPI6_RX_HS_WINDOW_EN_ADR                         ( (APB_MIPI6_HS_BASE_ADR + MIPI_RX_HS_WINDOW_EN_OFFSET) )
#define APB_MIPI7_HS_BASE_ADR                             ( (APB_MIPI_BASE_ADR + 0x02000) )
#define MIPI7_RX_HS_BOTTOM_ADR                            ( (APB_MIPI7_HS_BASE_ADR + 0x000) )
#define MIPI7_RX_HS_TOP_ADR                               ( (APB_MIPI7_HS_BASE_ADR + 0x23c) )
#define MIPI7_RX_HS_CTRL_ADR                              ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_CTRL_OFFSET) )
#define MIPI7_RX_HS_CHAN_CTRL_ADR                         ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_CHAN_CTRL_OFFSET) )
#define MIPI7_RX_HS_SYNC_CFG_ADR                          ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_SYNC_CFG_OFFSET) )
#define MIPI7_RX_HS_VC_FILTER_ADR                         ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_VC_FILTER_OFFSET) )
#define MIPI7_RX_HS_LINE_COUNT_01_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_LINE_COUNT_01_OFFSET) )
#define MIPI7_RX_HS_LINE_COUNT_23_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_LINE_COUNT_23_OFFSET) )
#define MIPI7_RX_HS_LINE_COMPARE_CFG_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_LINE_COMPARE_CFG_OFFSET) )
#define MIPI7_RX_HS_IRQ_STATUS_ADR                        ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_IRQ_STATUS_OFFSET) )
#define MIPI7_RX_HS_IRQ_ENABLE_ADR                        ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_IRQ_ENABLE_OFFSET) )
#define MIPI7_RX_HS_IRQ_CLEAR_ADR                         ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_IRQ_CLEAR_OFFSET) )
#define MIPI7_RX_HS_PH_ADR                                ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_PH_OFFSET) )
#define MIPI7_RX_HS_LINE_SYNC_ERR_CNT_ADR                 ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_LINE_SYNC_ERR_CNT_OFFSET) )
#define MIPI7_RX_HS_FRM_SYNC_ERR_CNT_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_FRM_SYNC_ERR_CNT_OFFSET) )
#define MIPI7_RX_HS_FRM_DATA_ERR_CNT_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_FRM_DATA_ERR_CNT_OFFSET) )
#define MIPI7_RX_HS_CRC_ERR_CNT_ADR                       ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_CRC_ERR_CNT_OFFSET) )
#define MIPI7_RX_HS_FIFO_FULL_ERR_CNT_ADR                 ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_FIFO_FULL_ERR_CNT_OFFSET) )
#define MIPI7_RX_HS_WC_ERR_CNT_ADR                        ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI7_RX_HS_ECC_WRN_CNT_ADR                       ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_ECC_WRN_CNT_OFFSET) )
#define MIPI7_RX_HS_ECC_ERR_CNT_ADR                       ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_ECC_ERR_CNT_OFFSET) )
#define MIPI7_RX_HS_EID_ERR_CNT_ADR                       ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_EID_ERR_CNT_OFFSET) )
#define MIPI7_RX_HS_MC_FIFO_ERR_CNT_ADR                   ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_ERR_CNT_OFFSET) )
#define MIPI7_RX_HS_DT_FILTER_0_ADR                       ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DT_FILTER_0_OFFSET) )
#define MIPI7_RX_HS_DT_FILTER_1_ADR                       ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DT_FILTER_1_OFFSET) )
#define MIPI7_RX_HS_MC_FIFO_CTRL_EN_ADR                   ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CTRL_EN_OFFSET) )
#define MIPI7_RX_HS_MC_FIFO_CHAN_ALLOC0_ADR               ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CHAN_ALLOC0_OFFSET) )
#define MIPI7_RX_HS_MC_FIFO_CHAN_ALLOC1_ADR               ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_CHAN_ALLOC1_OFFSET) )
#define MIPI7_RX_HS_MC_FIFO_RTHRESH0_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_RTHRESH0_OFFSET) )
#define MIPI7_RX_HS_MC_FIFO_RTHRESH1_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_MC_FIFO_RTHRESH1_OFFSET) )
#define MIPI7_RX_HS_DMA_CFG_ADR                           ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_CFG_OFFSET) )
#define MIPI7_RX_HS_DMA_START_ADR_CHAN0_ADR               ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN0_OFFSET) )
#define MIPI7_RX_HS_DMA_START_SHADOW_CHAN0_ADR            ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN0_OFFSET) )
#define MIPI7_RX_HS_DMA_LEN_CHAN0_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN0_OFFSET) )
#define MIPI7_RX_HS_DMA_LEN_SHADOW_CHAN0_ADR              ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN0_OFFSET) )
#define MIPI7_RX_HS_DMA_STATUS_CHAN0_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN0_OFFSET) )
#define MIPI7_RX_HS_DMA_START_ADR_CHAN1_ADR               ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN1_OFFSET) )
#define MIPI7_RX_HS_DMA_START_SHADOW_CHAN1_ADR            ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN1_OFFSET) )
#define MIPI7_RX_HS_DMA_LEN_CHAN1_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN1_OFFSET) )
#define MIPI7_RX_HS_DMA_LEN_SHADOW_CHAN1_ADR              ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN1_OFFSET) )
#define MIPI7_RX_HS_DMA_STATUS_CHAN1_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN1_OFFSET) )
#define MIPI7_RX_HS_DMA_START_ADR_CHAN2_ADR               ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN2_OFFSET) )
#define MIPI7_RX_HS_DMA_START_SHADOW_CHAN2_ADR            ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN2_OFFSET) )
#define MIPI7_RX_HS_DMA_LEN_CHAN2_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN2_OFFSET) )
#define MIPI7_RX_HS_DMA_LEN_SHADOW_CHAN2_ADR              ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN2_OFFSET) )
#define MIPI7_RX_HS_DMA_STATUS_CHAN2_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN2_OFFSET) )
#define MIPI7_RX_HS_DMA_START_ADR_CHAN3_ADR               ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_START_ADR_CHAN3_OFFSET) )
#define MIPI7_RX_HS_DMA_START_SHADOW_CHAN3_ADR            ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_START_SHADOW_CHAN3_OFFSET) )
#define MIPI7_RX_HS_DMA_LEN_CHAN3_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_CHAN3_OFFSET) )
#define MIPI7_RX_HS_DMA_LEN_SHADOW_CHAN3_ADR              ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_LEN_SHADOW_CHAN3_OFFSET) )
#define MIPI7_RX_HS_DMA_STATUS_CHAN3_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_STATUS_CHAN3_OFFSET) )
#define MIPI7_RX_HS_DMA_LINE_WIDTH0_ADR                   ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH0_OFFSET) )
#define MIPI7_RX_HS_DMA_LINE_WIDTH1_ADR                   ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH1_OFFSET) )
#define MIPI7_RX_HS_DMA_LINE_WIDTH2_ADR                   ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH2_OFFSET) )
#define MIPI7_RX_HS_DMA_LINE_WIDTH3_ADR                   ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_LINE_WIDTH3_OFFSET) )
#define MIPI7_RX_HS_DMA_V_STRIDE_CFG_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE_CFG_OFFSET) )
#define MIPI7_RX_HS_DMA_V_STRIDE0_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE0_OFFSET) )
#define MIPI7_RX_HS_DMA_V_STRIDE1_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE1_OFFSET) )
#define MIPI7_RX_HS_DMA_V_STRIDE2_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE2_OFFSET) )
#define MIPI7_RX_HS_DMA_V_STRIDE3_ADR                     ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_V_STRIDE3_OFFSET) )
#define MIPI7_RX_HS_DMA_H_STRIDE_ADR                      ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_H_STRIDE_OFFSET) )
#define MIPI7_RX_HS_DMA_V_SCALE_CFG0_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_V_SCALE_CFG0_OFFSET) )
#define MIPI7_RX_HS_DMA_V_SCALE_CFG1_ADR                  ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_V_SCALE_CFG1_OFFSET) )
#define MIPI7_RX_HS_DMA_DEBUG_STATE_ADR                   ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_DMA_DEBUG_STATE_OFFSET) )
#define MIPI7_RX_HS_SIPP_FRAME_DIMS_ADR                   ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_SIPP_FRAME_DIMS_OFFSET) )
#define MIPI7_RX_HS_WINDOW_V_ADR                          ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_WINDOW_V_OFFSET) )
#define MIPI7_RX_HS_WINDOW_H_ADR                          ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_WINDOW_H_OFFSET) )
#define MIPI7_RX_HS_WINDOW_EN_ADR                         ( (APB_MIPI7_HS_BASE_ADR + MIPI_RX_HS_WINDOW_EN_OFFSET) )
#define APB_MIPI8_HS_BASE_ADR                             ( (APB_MIPI_BASE_ADR + 0x02400) )
#define MIPI8_TX_HS_BOTTOM_ADR                            ( (APB_MIPI8_HS_BASE_ADR + 0x000) )
#define MIPI8_TX_HS_TOP_ADR                               ( (APB_MIPI8_HS_BASE_ADR + 0x23c) )
#define MIPI8_TX_HS_CTRL_ADR                              ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_CTRL_OFFSET) )
#define MIPI8_TX_HS_SYNC_CFG_ADR                          ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_SYNC_CFG_OFFSET) )
#define MIPI8_TX_HS_START_TRIGGER_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_START_TRIGGER_OFFSET) )
#define MIPI8_TX_HS_LINE_COUNT_01_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LINE_COUNT_01_OFFSET) )
#define MIPI8_TX_HS_LINE_COUNT_23_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LINE_COUNT_23_OFFSET) )
#define MIPI8_TX_HS_LINE_COMPARE_CFG_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LINE_COMPARE_CFG_OFFSET) )
#define MIPI8_TX_HS_IRQ_STATUS_ADR                        ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_IRQ_STATUS_OFFSET) )
#define MIPI8_TX_HS_IRQ_ENABLE_ADR                        ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_IRQ_ENABLE_OFFSET) )
#define MIPI8_TX_HS_IRQ_CLEAR_ADR                         ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_IRQ_CLEAR_OFFSET) )
#define MIPI8_TX_HS_LLP_FIFO_EMPTY_ERR_CNT_ADR            ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LLP_FIFO_EMPTY_ERR_CNT_OFFSET) )
#define MIPI8_TX_HS_MC_FIFO_ERR_CNT_ADR                   ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_ERR_CNT_OFFSET) )
#define MIPI8_TX_HS_WC_ERR_CNT_ADR                        ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI8_TX_HS_REQUEST_QUEUE_CNT_ADR                 ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_REQUEST_QUEUE_CNT_OFFSET) )
#define MIPI8_TX_HS_SP_DATA_ADR                           ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_SP_DATA_OFFSET) )
#define MIPI8_TX_HS_SP_REQ_ADR                            ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_SP_REQ_OFFSET) )
#define MIPI8_TX_HS_FG0_SECT0_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT0_PH_OFFSET) )
#define MIPI8_TX_HS_FG0_SECT0_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT0_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG0_SECT1_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT1_PH_OFFSET) )
#define MIPI8_TX_HS_FG0_SECT1_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT1_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG0_SECT2_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT2_PH_OFFSET) )
#define MIPI8_TX_HS_FG0_SECT2_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT2_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG0_SECT3_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT3_PH_OFFSET) )
#define MIPI8_TX_HS_FG0_SECT3_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT3_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG0_SECT_UNPACKED_BYTES0_ADR          ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI8_TX_HS_FG0_SECT_UNPACKED_BYTES1_ADR          ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI8_TX_HS_FG0_NUM_LINES_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG0_NUM_LINES_OFFSET) )
#define MIPI8_TX_HS_FG1_SECT0_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT0_PH_OFFSET) )
#define MIPI8_TX_HS_FG1_SECT0_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT0_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG1_SECT1_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT1_PH_OFFSET) )
#define MIPI8_TX_HS_FG1_SECT1_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT1_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG1_SECT2_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT2_PH_OFFSET) )
#define MIPI8_TX_HS_FG1_SECT2_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT2_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG1_SECT3_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT3_PH_OFFSET) )
#define MIPI8_TX_HS_FG1_SECT3_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT3_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG1_SECT_UNPACKED_BYTES0_ADR          ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI8_TX_HS_FG1_SECT_UNPACKED_BYTES1_ADR          ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI8_TX_HS_FG1_NUM_LINES_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG1_NUM_LINES_OFFSET) )
#define MIPI8_TX_HS_FG2_SECT0_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT0_PH_OFFSET) )
#define MIPI8_TX_HS_FG2_SECT0_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT0_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG2_SECT1_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT1_PH_OFFSET) )
#define MIPI8_TX_HS_FG2_SECT1_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT1_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG2_SECT2_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT2_PH_OFFSET) )
#define MIPI8_TX_HS_FG2_SECT2_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT2_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG2_SECT3_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT3_PH_OFFSET) )
#define MIPI8_TX_HS_FG2_SECT3_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT3_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG2_SECT_UNPACKED_BYTES0_ADR          ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI8_TX_HS_FG2_SECT_UNPACKED_BYTES1_ADR          ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI8_TX_HS_FG2_NUM_LINES_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG2_NUM_LINES_OFFSET) )
#define MIPI8_TX_HS_FG3_SECT0_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT0_PH_OFFSET) )
#define MIPI8_TX_HS_FG3_SECT0_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT0_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG3_SECT1_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT1_PH_OFFSET) )
#define MIPI8_TX_HS_FG3_SECT1_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT1_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG3_SECT2_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT2_PH_OFFSET) )
#define MIPI8_TX_HS_FG3_SECT2_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT2_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG3_SECT3_PH_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT3_PH_OFFSET) )
#define MIPI8_TX_HS_FG3_SECT3_LINE_CFG_ADR                ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT3_LINE_CFG_OFFSET) )
#define MIPI8_TX_HS_FG3_SECT_UNPACKED_BYTES0_ADR          ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI8_TX_HS_FG3_SECT_UNPACKED_BYTES1_ADR          ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI8_TX_HS_FG3_NUM_LINES_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_FG3_NUM_LINES_OFFSET) )
#define MIPI8_TX_HS_DCS_PH_ADR                            ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DCS_PH_OFFSET) )
#define MIPI8_TX_HS_DCS_DATA0_ADR                         ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DCS_DATA0_OFFSET) )
#define MIPI8_TX_HS_DCS_DATA1_ADR                         ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DCS_DATA1_OFFSET) )
#define MIPI8_TX_HS_DCS_DATA2_ADR                         ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DCS_DATA2_OFFSET) )
#define MIPI8_TX_HS_DCS_REQ_ADR                           ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DCS_REQ_OFFSET) )
#define MIPI8_TX_HS_VSYNC_WIDTHS0_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_VSYNC_WIDTHS0_OFFSET) )
#define MIPI8_TX_HS_VSYNC_WIDTHS1_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_VSYNC_WIDTHS1_OFFSET) )
#define MIPI8_TX_HS_HSYNC_WIDTH0_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH0_OFFSET) )
#define MIPI8_TX_HS_HSYNC_WIDTH1_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH1_OFFSET) )
#define MIPI8_TX_HS_HSYNC_WIDTH2_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH2_OFFSET) )
#define MIPI8_TX_HS_HSYNC_WIDTH3_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH3_OFFSET) )
#define MIPI8_TX_HS_H_BACKPORCH0_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH0_OFFSET) )
#define MIPI8_TX_HS_H_BACKPORCH1_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH1_OFFSET) )
#define MIPI8_TX_HS_H_BACKPORCH2_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH2_OFFSET) )
#define MIPI8_TX_HS_H_BACKPORCH3_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH3_OFFSET) )
#define MIPI8_TX_HS_H_FRONTPORCH0_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH0_OFFSET) )
#define MIPI8_TX_HS_H_FRONTPORCH1_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH1_OFFSET) )
#define MIPI8_TX_HS_H_FRONTPORCH2_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH2_OFFSET) )
#define MIPI8_TX_HS_H_FRONTPORCH3_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH3_OFFSET) )
#define MIPI8_TX_HS_LLP_HSYNC_WIDTH0_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH0_OFFSET) )
#define MIPI8_TX_HS_LLP_HSYNC_WIDTH1_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH1_OFFSET) )
#define MIPI8_TX_HS_LLP_HSYNC_WIDTH2_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH2_OFFSET) )
#define MIPI8_TX_HS_LLP_HSYNC_WIDTH3_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH3_OFFSET) )
#define MIPI8_TX_HS_LLP_H_BACKPORCH0_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH0_OFFSET) )
#define MIPI8_TX_HS_LLP_H_BACKPORCH1_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH1_OFFSET) )
#define MIPI8_TX_HS_LLP_H_BACKPORCH2_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH2_OFFSET) )
#define MIPI8_TX_HS_LLP_H_BACKPORCH3_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH3_OFFSET) )
#define MIPI8_TX_HS_LLP_H_FRONTPORCH0_ADR                 ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH0_OFFSET) )
#define MIPI8_TX_HS_LLP_H_FRONTPORCH1_ADR                 ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH1_OFFSET) )
#define MIPI8_TX_HS_LLP_H_FRONTPORCH2_ADR                 ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH2_OFFSET) )
#define MIPI8_TX_HS_LLP_H_FRONTPORCH3_ADR                 ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH3_OFFSET) )
#define MIPI8_TX_HS_V_BACKPORCHES0_ADR                    ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_V_BACKPORCHES0_OFFSET) )
#define MIPI8_TX_HS_V_BACKPORCHES1_ADR                    ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_V_BACKPORCHES1_OFFSET) )
#define MIPI8_TX_HS_V_FRONTPORCHES0_ADR                   ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_V_FRONTPORCHES0_OFFSET) )
#define MIPI8_TX_HS_V_FRONTPORCHES1_ADR                   ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_V_FRONTPORCHES1_OFFSET) )
#define MIPI8_TX_HS_V_ACTIVE0_ADR                         ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_V_ACTIVE0_OFFSET) )
#define MIPI8_TX_HS_V_ACTIVE1_ADR                         ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_V_ACTIVE1_OFFSET) )
#define MIPI8_TX_HS_H_ACTIVE0_ADR                         ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE0_OFFSET) )
#define MIPI8_TX_HS_H_ACTIVE1_ADR                         ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE1_OFFSET) )
#define MIPI8_TX_HS_H_ACTIVE2_ADR                         ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE2_OFFSET) )
#define MIPI8_TX_HS_H_ACTIVE3_ADR                         ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE3_OFFSET) )
#define MIPI8_TX_HS_MC_FIFO_CTRL_EN_ADR                   ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_CTRL_EN_OFFSET) )
#define MIPI8_TX_HS_MC_FIFO_CHAN_ALLOC0_ADR               ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_CHAN_ALLOC0_OFFSET) )
#define MIPI8_TX_HS_MC_FIFO_CHAN_ALLOC1_ADR               ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_CHAN_ALLOC1_OFFSET) )
#define MIPI8_TX_HS_MC_FIFO_RTHRESH0_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_RTHRESH0_OFFSET) )
#define MIPI8_TX_HS_MC_FIFO_RTHRESH1_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_RTHRESH1_OFFSET) )
#define MIPI8_TX_HS_DMA_CFG_ADR                           ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_CFG_OFFSET) )
#define MIPI8_TX_HS_DMA_START_ADR_CHAN0_ADR               ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN0_OFFSET) )
#define MIPI8_TX_HS_DMA_START_SHADOW_CHAN0_ADR            ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN0_OFFSET) )
#define MIPI8_TX_HS_DMA_LEN_CHAN0_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN0_OFFSET) )
#define MIPI8_TX_HS_DMA_LEN_SHADOW_CHAN0_ADR              ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN0_OFFSET) )
#define MIPI8_TX_HS_DMA_STATUS_CHAN0_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN0_OFFSET) )
#define MIPI8_TX_HS_DMA_START_ADR_CHAN1_ADR               ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN1_OFFSET) )
#define MIPI8_TX_HS_DMA_START_SHADOW_CHAN1_ADR            ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN1_OFFSET) )
#define MIPI8_TX_HS_DMA_LEN_CHAN1_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN1_OFFSET) )
#define MIPI8_TX_HS_DMA_LEN_SHADOW_CHAN1_ADR              ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN1_OFFSET) )
#define MIPI8_TX_HS_DMA_STATUS_CHAN1_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN1_OFFSET) )
#define MIPI8_TX_HS_DMA_START_ADR_CHAN2_ADR               ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN2_OFFSET) )
#define MIPI8_TX_HS_DMA_START_SHADOW_CHAN2_ADR            ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN2_OFFSET) )
#define MIPI8_TX_HS_DMA_LEN_CHAN2_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN2_OFFSET) )
#define MIPI8_TX_HS_DMA_LEN_SHADOW_CHAN2_ADR              ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN2_OFFSET) )
#define MIPI8_TX_HS_DMA_STATUS_CHAN2_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN2_OFFSET) )
#define MIPI8_TX_HS_DMA_START_ADR_CHAN3_ADR               ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN3_OFFSET) )
#define MIPI8_TX_HS_DMA_START_SHADOW_CHAN3_ADR            ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN3_OFFSET) )
#define MIPI8_TX_HS_DMA_LEN_CHAN3_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN3_OFFSET) )
#define MIPI8_TX_HS_DMA_LEN_SHADOW_CHAN3_ADR              ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN3_OFFSET) )
#define MIPI8_TX_HS_DMA_STATUS_CHAN3_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN3_OFFSET) )
#define MIPI8_TX_HS_DMA_LINE_WIDTH0_ADR                   ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH0_OFFSET) )
#define MIPI8_TX_HS_DMA_LINE_WIDTH1_ADR                   ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH1_OFFSET) )
#define MIPI8_TX_HS_DMA_LINE_WIDTH2_ADR                   ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH2_OFFSET) )
#define MIPI8_TX_HS_DMA_LINE_WIDTH3_ADR                   ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH3_OFFSET) )
#define MIPI8_TX_HS_DMA_V_STRIDE_CFG_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE_CFG_OFFSET) )
#define MIPI8_TX_HS_DMA_V_STRIDE0_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE0_OFFSET) )
#define MIPI8_TX_HS_DMA_V_STRIDE1_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE1_OFFSET) )
#define MIPI8_TX_HS_DMA_V_STRIDE2_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE2_OFFSET) )
#define MIPI8_TX_HS_DMA_V_STRIDE3_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE3_OFFSET) )
#define MIPI8_TX_HS_DMA_H_STRIDE_ADR                      ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_H_STRIDE_OFFSET) )
#define MIPI8_TX_HS_DMA_V_SCALE_CFG0_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_V_SCALE_CFG0_OFFSET) )
#define MIPI8_TX_HS_DMA_V_SCALE_CFG1_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_V_SCALE_CFG1_OFFSET) )
#define MIPI8_TX_HS_DMA_DEBUG_STATE_ADR                   ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DMA_DEBUG_STATE_OFFSET) )
#define MIPI8_TX_HS_TEST_PAT_CTRL_ADR                     ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_TEST_PAT_CTRL_OFFSET) )
#define MIPI8_TX_HS_TEST_PAT_COLOR_0_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_TEST_PAT_COLOR_0_OFFSET) )
#define MIPI8_TX_HS_TEST_PAT_COLOR_1_ADR                  ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_TEST_PAT_COLOR_1_OFFSET) )
#define MIPI8_TX_HS_DEBUG_ADR                             ( (APB_MIPI8_HS_BASE_ADR + MIPI_TX_HS_DEBUG_OFFSET) )
#define APB_MIPI9_HS_BASE_ADR                             ( (APB_MIPI_BASE_ADR + 0x02800) )
#define MIPI9_TX_HS_BOTTOM_ADR                            ( (APB_MIPI9_HS_BASE_ADR + 0x000) )
#define MIPI9_TX_HS_TOP_ADR                               ( (APB_MIPI9_HS_BASE_ADR + 0x23c) )
#define MIPI9_TX_HS_CTRL_ADR                              ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_CTRL_OFFSET) )
#define MIPI9_TX_HS_SYNC_CFG_ADR                          ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_SYNC_CFG_OFFSET) )
#define MIPI9_TX_HS_START_TRIGGER_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_START_TRIGGER_OFFSET) )
#define MIPI9_TX_HS_LINE_COUNT_01_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LINE_COUNT_01_OFFSET) )
#define MIPI9_TX_HS_LINE_COUNT_23_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LINE_COUNT_23_OFFSET) )
#define MIPI9_TX_HS_LINE_COMPARE_CFG_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LINE_COMPARE_CFG_OFFSET) )
#define MIPI9_TX_HS_IRQ_STATUS_ADR                        ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_IRQ_STATUS_OFFSET) )
#define MIPI9_TX_HS_IRQ_ENABLE_ADR                        ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_IRQ_ENABLE_OFFSET) )
#define MIPI9_TX_HS_IRQ_CLEAR_ADR                         ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_IRQ_CLEAR_OFFSET) )
#define MIPI9_TX_HS_LLP_FIFO_EMPTY_ERR_CNT_ADR            ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LLP_FIFO_EMPTY_ERR_CNT_OFFSET) )
#define MIPI9_TX_HS_MC_FIFO_ERR_CNT_ADR                   ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_ERR_CNT_OFFSET) )
#define MIPI9_TX_HS_WC_ERR_CNT_ADR                        ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI9_TX_HS_REQUEST_QUEUE_CNT_ADR                 ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_REQUEST_QUEUE_CNT_OFFSET) )
#define MIPI9_TX_HS_SP_DATA_ADR                           ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_SP_DATA_OFFSET) )
#define MIPI9_TX_HS_SP_REQ_ADR                            ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_SP_REQ_OFFSET) )
#define MIPI9_TX_HS_FG0_SECT0_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT0_PH_OFFSET) )
#define MIPI9_TX_HS_FG0_SECT0_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT0_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG0_SECT1_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT1_PH_OFFSET) )
#define MIPI9_TX_HS_FG0_SECT1_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT1_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG0_SECT2_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT2_PH_OFFSET) )
#define MIPI9_TX_HS_FG0_SECT2_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT2_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG0_SECT3_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT3_PH_OFFSET) )
#define MIPI9_TX_HS_FG0_SECT3_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT3_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG0_SECT_UNPACKED_BYTES0_ADR          ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI9_TX_HS_FG0_SECT_UNPACKED_BYTES1_ADR          ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI9_TX_HS_FG0_NUM_LINES_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG0_NUM_LINES_OFFSET) )
#define MIPI9_TX_HS_FG1_SECT0_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT0_PH_OFFSET) )
#define MIPI9_TX_HS_FG1_SECT0_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT0_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG1_SECT1_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT1_PH_OFFSET) )
#define MIPI9_TX_HS_FG1_SECT1_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT1_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG1_SECT2_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT2_PH_OFFSET) )
#define MIPI9_TX_HS_FG1_SECT2_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT2_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG1_SECT3_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT3_PH_OFFSET) )
#define MIPI9_TX_HS_FG1_SECT3_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT3_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG1_SECT_UNPACKED_BYTES0_ADR          ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI9_TX_HS_FG1_SECT_UNPACKED_BYTES1_ADR          ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI9_TX_HS_FG1_NUM_LINES_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG1_NUM_LINES_OFFSET) )
#define MIPI9_TX_HS_FG2_SECT0_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT0_PH_OFFSET) )
#define MIPI9_TX_HS_FG2_SECT0_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT0_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG2_SECT1_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT1_PH_OFFSET) )
#define MIPI9_TX_HS_FG2_SECT1_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT1_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG2_SECT2_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT2_PH_OFFSET) )
#define MIPI9_TX_HS_FG2_SECT2_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT2_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG2_SECT3_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT3_PH_OFFSET) )
#define MIPI9_TX_HS_FG2_SECT3_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT3_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG2_SECT_UNPACKED_BYTES0_ADR          ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI9_TX_HS_FG2_SECT_UNPACKED_BYTES1_ADR          ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI9_TX_HS_FG2_NUM_LINES_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG2_NUM_LINES_OFFSET) )
#define MIPI9_TX_HS_FG3_SECT0_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT0_PH_OFFSET) )
#define MIPI9_TX_HS_FG3_SECT0_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT0_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG3_SECT1_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT1_PH_OFFSET) )
#define MIPI9_TX_HS_FG3_SECT1_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT1_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG3_SECT2_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT2_PH_OFFSET) )
#define MIPI9_TX_HS_FG3_SECT2_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT2_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG3_SECT3_PH_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT3_PH_OFFSET) )
#define MIPI9_TX_HS_FG3_SECT3_LINE_CFG_ADR                ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT3_LINE_CFG_OFFSET) )
#define MIPI9_TX_HS_FG3_SECT_UNPACKED_BYTES0_ADR          ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI9_TX_HS_FG3_SECT_UNPACKED_BYTES1_ADR          ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI9_TX_HS_FG3_NUM_LINES_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_FG3_NUM_LINES_OFFSET) )
#define MIPI9_TX_HS_DCS_PH_ADR                            ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DCS_PH_OFFSET) )
#define MIPI9_TX_HS_DCS_DATA0_ADR                         ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DCS_DATA0_OFFSET) )
#define MIPI9_TX_HS_DCS_DATA1_ADR                         ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DCS_DATA1_OFFSET) )
#define MIPI9_TX_HS_DCS_DATA2_ADR                         ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DCS_DATA2_OFFSET) )
#define MIPI9_TX_HS_DCS_REQ_ADR                           ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DCS_REQ_OFFSET) )
#define MIPI9_TX_HS_VSYNC_WIDTHS0_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_VSYNC_WIDTHS0_OFFSET) )
#define MIPI9_TX_HS_VSYNC_WIDTHS1_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_VSYNC_WIDTHS1_OFFSET) )
#define MIPI9_TX_HS_HSYNC_WIDTH0_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH0_OFFSET) )
#define MIPI9_TX_HS_HSYNC_WIDTH1_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH1_OFFSET) )
#define MIPI9_TX_HS_HSYNC_WIDTH2_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH2_OFFSET) )
#define MIPI9_TX_HS_HSYNC_WIDTH3_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH3_OFFSET) )
#define MIPI9_TX_HS_H_BACKPORCH0_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH0_OFFSET) )
#define MIPI9_TX_HS_H_BACKPORCH1_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH1_OFFSET) )
#define MIPI9_TX_HS_H_BACKPORCH2_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH2_OFFSET) )
#define MIPI9_TX_HS_H_BACKPORCH3_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH3_OFFSET) )
#define MIPI9_TX_HS_H_FRONTPORCH0_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH0_OFFSET) )
#define MIPI9_TX_HS_H_FRONTPORCH1_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH1_OFFSET) )
#define MIPI9_TX_HS_H_FRONTPORCH2_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH2_OFFSET) )
#define MIPI9_TX_HS_H_FRONTPORCH3_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH3_OFFSET) )
#define MIPI9_TX_HS_LLP_HSYNC_WIDTH0_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH0_OFFSET) )
#define MIPI9_TX_HS_LLP_HSYNC_WIDTH1_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH1_OFFSET) )
#define MIPI9_TX_HS_LLP_HSYNC_WIDTH2_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH2_OFFSET) )
#define MIPI9_TX_HS_LLP_HSYNC_WIDTH3_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH3_OFFSET) )
#define MIPI9_TX_HS_LLP_H_BACKPORCH0_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH0_OFFSET) )
#define MIPI9_TX_HS_LLP_H_BACKPORCH1_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH1_OFFSET) )
#define MIPI9_TX_HS_LLP_H_BACKPORCH2_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH2_OFFSET) )
#define MIPI9_TX_HS_LLP_H_BACKPORCH3_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH3_OFFSET) )
#define MIPI9_TX_HS_LLP_H_FRONTPORCH0_ADR                 ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH0_OFFSET) )
#define MIPI9_TX_HS_LLP_H_FRONTPORCH1_ADR                 ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH1_OFFSET) )
#define MIPI9_TX_HS_LLP_H_FRONTPORCH2_ADR                 ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH2_OFFSET) )
#define MIPI9_TX_HS_LLP_H_FRONTPORCH3_ADR                 ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH3_OFFSET) )
#define MIPI9_TX_HS_V_BACKPORCHES0_ADR                    ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_V_BACKPORCHES0_OFFSET) )
#define MIPI9_TX_HS_V_BACKPORCHES1_ADR                    ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_V_BACKPORCHES1_OFFSET) )
#define MIPI9_TX_HS_V_FRONTPORCHES0_ADR                   ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_V_FRONTPORCHES0_OFFSET) )
#define MIPI9_TX_HS_V_FRONTPORCHES1_ADR                   ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_V_FRONTPORCHES1_OFFSET) )
#define MIPI9_TX_HS_V_ACTIVE0_ADR                         ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_V_ACTIVE0_OFFSET) )
#define MIPI9_TX_HS_V_ACTIVE1_ADR                         ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_V_ACTIVE1_OFFSET) )
#define MIPI9_TX_HS_H_ACTIVE0_ADR                         ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE0_OFFSET) )
#define MIPI9_TX_HS_H_ACTIVE1_ADR                         ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE1_OFFSET) )
#define MIPI9_TX_HS_H_ACTIVE2_ADR                         ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE2_OFFSET) )
#define MIPI9_TX_HS_H_ACTIVE3_ADR                         ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE3_OFFSET) )
#define MIPI9_TX_HS_MC_FIFO_CTRL_EN_ADR                   ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_CTRL_EN_OFFSET) )
#define MIPI9_TX_HS_MC_FIFO_CHAN_ALLOC0_ADR               ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_CHAN_ALLOC0_OFFSET) )
#define MIPI9_TX_HS_MC_FIFO_CHAN_ALLOC1_ADR               ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_CHAN_ALLOC1_OFFSET) )
#define MIPI9_TX_HS_MC_FIFO_RTHRESH0_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_RTHRESH0_OFFSET) )
#define MIPI9_TX_HS_MC_FIFO_RTHRESH1_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_RTHRESH1_OFFSET) )
#define MIPI9_TX_HS_DMA_CFG_ADR                           ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_CFG_OFFSET) )
#define MIPI9_TX_HS_DMA_START_ADR_CHAN0_ADR               ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN0_OFFSET) )
#define MIPI9_TX_HS_DMA_START_SHADOW_CHAN0_ADR            ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN0_OFFSET) )
#define MIPI9_TX_HS_DMA_LEN_CHAN0_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN0_OFFSET) )
#define MIPI9_TX_HS_DMA_LEN_SHADOW_CHAN0_ADR              ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN0_OFFSET) )
#define MIPI9_TX_HS_DMA_STATUS_CHAN0_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN0_OFFSET) )
#define MIPI9_TX_HS_DMA_START_ADR_CHAN1_ADR               ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN1_OFFSET) )
#define MIPI9_TX_HS_DMA_START_SHADOW_CHAN1_ADR            ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN1_OFFSET) )
#define MIPI9_TX_HS_DMA_LEN_CHAN1_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN1_OFFSET) )
#define MIPI9_TX_HS_DMA_LEN_SHADOW_CHAN1_ADR              ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN1_OFFSET) )
#define MIPI9_TX_HS_DMA_STATUS_CHAN1_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN1_OFFSET) )
#define MIPI9_TX_HS_DMA_START_ADR_CHAN2_ADR               ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN2_OFFSET) )
#define MIPI9_TX_HS_DMA_START_SHADOW_CHAN2_ADR            ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN2_OFFSET) )
#define MIPI9_TX_HS_DMA_LEN_CHAN2_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN2_OFFSET) )
#define MIPI9_TX_HS_DMA_LEN_SHADOW_CHAN2_ADR              ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN2_OFFSET) )
#define MIPI9_TX_HS_DMA_STATUS_CHAN2_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN2_OFFSET) )
#define MIPI9_TX_HS_DMA_START_ADR_CHAN3_ADR               ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN3_OFFSET) )
#define MIPI9_TX_HS_DMA_START_SHADOW_CHAN3_ADR            ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN3_OFFSET) )
#define MIPI9_TX_HS_DMA_LEN_CHAN3_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN3_OFFSET) )
#define MIPI9_TX_HS_DMA_LEN_SHADOW_CHAN3_ADR              ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN3_OFFSET) )
#define MIPI9_TX_HS_DMA_STATUS_CHAN3_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN3_OFFSET) )
#define MIPI9_TX_HS_DMA_LINE_WIDTH0_ADR                   ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH0_OFFSET) )
#define MIPI9_TX_HS_DMA_LINE_WIDTH1_ADR                   ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH1_OFFSET) )
#define MIPI9_TX_HS_DMA_LINE_WIDTH2_ADR                   ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH2_OFFSET) )
#define MIPI9_TX_HS_DMA_LINE_WIDTH3_ADR                   ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH3_OFFSET) )
#define MIPI9_TX_HS_DMA_V_STRIDE_CFG_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE_CFG_OFFSET) )
#define MIPI9_TX_HS_DMA_V_STRIDE0_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE0_OFFSET) )
#define MIPI9_TX_HS_DMA_V_STRIDE1_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE1_OFFSET) )
#define MIPI9_TX_HS_DMA_V_STRIDE2_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE2_OFFSET) )
#define MIPI9_TX_HS_DMA_V_STRIDE3_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE3_OFFSET) )
#define MIPI9_TX_HS_DMA_H_STRIDE_ADR                      ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_H_STRIDE_OFFSET) )
#define MIPI9_TX_HS_DMA_V_SCALE_CFG0_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_V_SCALE_CFG0_OFFSET) )
#define MIPI9_TX_HS_DMA_V_SCALE_CFG1_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_V_SCALE_CFG1_OFFSET) )
#define MIPI9_TX_HS_DMA_DEBUG_STATE_ADR                   ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DMA_DEBUG_STATE_OFFSET) )
#define MIPI9_TX_HS_TEST_PAT_CTRL_ADR                     ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_TEST_PAT_CTRL_OFFSET) )
#define MIPI9_TX_HS_TEST_PAT_COLOR_0_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_TEST_PAT_COLOR_0_OFFSET) )
#define MIPI9_TX_HS_TEST_PAT_COLOR_1_ADR                  ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_TEST_PAT_COLOR_1_OFFSET) )
#define MIPI9_TX_HS_DEBUG_ADR                             ( (APB_MIPI9_HS_BASE_ADR + MIPI_TX_HS_DEBUG_OFFSET) )
#define APB_MIPI10_HS_BASE_ADR                            ( (APB_MIPI_BASE_ADR + 0x02c00) )
#define MIPI10_TX_HS_BOTTOM_ADR                           ( (APB_MIPI10_HS_BASE_ADR + 0x000) )
#define MIPI10_TX_HS_TOP_ADR                              ( (APB_MIPI10_HS_BASE_ADR + 0x23c) )
#define MIPI10_TX_HS_CTRL_ADR                             ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_CTRL_OFFSET) )
#define MIPI10_TX_HS_SYNC_CFG_ADR                         ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_SYNC_CFG_OFFSET) )
#define MIPI10_TX_HS_START_TRIGGER_ADR                    ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_START_TRIGGER_OFFSET) )
#define MIPI10_TX_HS_LINE_COUNT_01_ADR                    ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_LINE_COUNT_01_OFFSET) )
#define MIPI10_TX_HS_LINE_COUNT_23_ADR                    ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_LINE_COUNT_23_OFFSET) )
#define MIPI10_TX_HS_LINE_COMPARE_CFG_ADR                 ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_LINE_COMPARE_CFG_OFFSET) )
#define MIPI10_TX_HS_IRQ_STATUS_ADR                       ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_IRQ_STATUS_OFFSET) )
#define MIPI10_TX_HS_IRQ_ENABLE_ADR                       ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_IRQ_ENABLE_OFFSET) )
#define MIPI10_TX_HS_IRQ_CLEAR_ADR                        ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_IRQ_CLEAR_OFFSET) )
#define MIPI10_TX_HS_LLP_FIFO_EMPTY_ERR_CNT_ADR           ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_LLP_FIFO_EMPTY_ERR_CNT_OFFSET) )
#define MIPI10_TX_HS_MC_FIFO_ERR_CNT_ADR                  ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_ERR_CNT_OFFSET) )
#define MIPI10_TX_HS_WC_ERR_CNT_ADR                       ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI10_TX_HS_REQUEST_QUEUE_CNT_ADR                ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_REQUEST_QUEUE_CNT_OFFSET) )
#define MIPI10_TX_HS_SP_DATA_ADR                          ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_SP_DATA_OFFSET) )
#define MIPI10_TX_HS_SP_REQ_ADR                           ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_SP_REQ_OFFSET) )
#define MIPI10_TX_HS_FG0_SECT0_PH_ADR                     ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT0_PH_OFFSET) )
#define MIPI10_TX_HS_FG0_SECT0_LINE_CFG_ADR               ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT0_LINE_CFG_OFFSET) )
#define MIPI10_TX_HS_FG0_SECT1_PH_ADR                     ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT1_PH_OFFSET) )
#define MIPI10_TX_HS_FG0_SECT1_LINE_CFG_ADR               ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT1_LINE_CFG_OFFSET) )
#define MIPI10_TX_HS_FG0_SECT2_PH_ADR                     ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT2_PH_OFFSET) )
#define MIPI10_TX_HS_FG0_SECT2_LINE_CFG_ADR               ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT2_LINE_CFG_OFFSET) )
#define MIPI10_TX_HS_FG0_SECT3_PH_ADR                     ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT3_PH_OFFSET) )
#define MIPI10_TX_HS_FG0_SECT3_LINE_CFG_ADR               ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT3_LINE_CFG_OFFSET) )
#define MIPI10_TX_HS_FG0_SECT_UNPACKED_BYTES0_ADR         ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI10_TX_HS_FG0_SECT_UNPACKED_BYTES1_ADR         ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI10_TX_HS_FG0_NUM_LINES_ADR                    ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG0_NUM_LINES_OFFSET) )
#define MIPI10_TX_HS_FG1_SECT0_PH_ADR                     ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT0_PH_OFFSET) )
#define MIPI10_TX_HS_FG1_SECT0_LINE_CFG_ADR               ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT0_LINE_CFG_OFFSET) )
#define MIPI10_TX_HS_FG1_SECT1_PH_ADR                     ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT1_PH_OFFSET) )
#define MIPI10_TX_HS_FG1_SECT1_LINE_CFG_ADR               ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT1_LINE_CFG_OFFSET) )
#define MIPI10_TX_HS_FG1_SECT2_PH_ADR                     ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT2_PH_OFFSET) )
#define MIPI10_TX_HS_FG1_SECT2_LINE_CFG_ADR               ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT2_LINE_CFG_OFFSET) )
#define MIPI10_TX_HS_FG1_SECT3_PH_ADR                     ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT3_PH_OFFSET) )
#define MIPI10_TX_HS_FG1_SECT3_LINE_CFG_ADR               ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT3_LINE_CFG_OFFSET) )
#define MIPI10_TX_HS_FG1_SECT_UNPACKED_BYTES0_ADR         ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI10_TX_HS_FG1_SECT_UNPACKED_BYTES1_ADR         ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI10_TX_HS_FG1_NUM_LINES_ADR                    ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG1_NUM_LINES_OFFSET) )
#define MIPI10_TX_HS_FG2_SECT0_PH_ADR                     ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT0_PH_OFFSET) )
#define MIPI10_TX_HS_FG2_SECT0_LINE_CFG_ADR               ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT0_LINE_CFG_OFFSET) )
#define MIPI10_TX_HS_FG2_SECT1_PH_ADR                     ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT1_PH_OFFSET) )
#define MIPI10_TX_HS_FG2_SECT1_LINE_CFG_ADR               ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT1_LINE_CFG_OFFSET) )
#define MIPI10_TX_HS_FG2_SECT2_PH_ADR                     ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT2_PH_OFFSET) )
#define MIPI10_TX_HS_FG2_SECT2_LINE_CFG_ADR               ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT2_LINE_CFG_OFFSET) )
#define MIPI10_TX_HS_FG2_SECT3_PH_ADR                     ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT3_PH_OFFSET) )
#define MIPI10_TX_HS_FG2_SECT3_LINE_CFG_ADR               ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT3_LINE_CFG_OFFSET) )
#define MIPI10_TX_HS_FG2_SECT_UNPACKED_BYTES0_ADR         ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI10_TX_HS_FG2_SECT_UNPACKED_BYTES1_ADR         ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI10_TX_HS_FG2_NUM_LINES_ADR                    ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG2_NUM_LINES_OFFSET) )
#define MIPI10_TX_HS_FG3_SECT0_PH_ADR                     ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT0_PH_OFFSET) )
#define MIPI10_TX_HS_FG3_SECT0_LINE_CFG_ADR               ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT0_LINE_CFG_OFFSET) )
#define MIPI10_TX_HS_FG3_SECT1_PH_ADR                     ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT1_PH_OFFSET) )
#define MIPI10_TX_HS_FG3_SECT1_LINE_CFG_ADR               ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT1_LINE_CFG_OFFSET) )
#define MIPI10_TX_HS_FG3_SECT2_PH_ADR                     ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT2_PH_OFFSET) )
#define MIPI10_TX_HS_FG3_SECT2_LINE_CFG_ADR               ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT2_LINE_CFG_OFFSET) )
#define MIPI10_TX_HS_FG3_SECT3_PH_ADR                     ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT3_PH_OFFSET) )
#define MIPI10_TX_HS_FG3_SECT3_LINE_CFG_ADR               ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT3_LINE_CFG_OFFSET) )
#define MIPI10_TX_HS_FG3_SECT_UNPACKED_BYTES0_ADR         ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI10_TX_HS_FG3_SECT_UNPACKED_BYTES1_ADR         ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI10_TX_HS_FG3_NUM_LINES_ADR                    ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_FG3_NUM_LINES_OFFSET) )
#define MIPI10_TX_HS_DCS_PH_ADR                           ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DCS_PH_OFFSET) )
#define MIPI10_TX_HS_DCS_DATA0_ADR                        ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DCS_DATA0_OFFSET) )
#define MIPI10_TX_HS_DCS_DATA1_ADR                        ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DCS_DATA1_OFFSET) )
#define MIPI10_TX_HS_DCS_DATA2_ADR                        ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DCS_DATA2_OFFSET) )
#define MIPI10_TX_HS_DCS_REQ_ADR                          ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DCS_REQ_OFFSET) )
#define MIPI10_TX_HS_VSYNC_WIDTHS0_ADR                    ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_VSYNC_WIDTHS0_OFFSET) )
#define MIPI10_TX_HS_VSYNC_WIDTHS1_ADR                    ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_VSYNC_WIDTHS1_OFFSET) )
#define MIPI10_TX_HS_HSYNC_WIDTH0_ADR                     ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH0_OFFSET) )
#define MIPI10_TX_HS_HSYNC_WIDTH1_ADR                     ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH1_OFFSET) )
#define MIPI10_TX_HS_HSYNC_WIDTH2_ADR                     ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH2_OFFSET) )
#define MIPI10_TX_HS_HSYNC_WIDTH3_ADR                     ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH3_OFFSET) )
#define MIPI10_TX_HS_H_BACKPORCH0_ADR                     ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH0_OFFSET) )
#define MIPI10_TX_HS_H_BACKPORCH1_ADR                     ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH1_OFFSET) )
#define MIPI10_TX_HS_H_BACKPORCH2_ADR                     ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH2_OFFSET) )
#define MIPI10_TX_HS_H_BACKPORCH3_ADR                     ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH3_OFFSET) )
#define MIPI10_TX_HS_H_FRONTPORCH0_ADR                    ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH0_OFFSET) )
#define MIPI10_TX_HS_H_FRONTPORCH1_ADR                    ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH1_OFFSET) )
#define MIPI10_TX_HS_H_FRONTPORCH2_ADR                    ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH2_OFFSET) )
#define MIPI10_TX_HS_H_FRONTPORCH3_ADR                    ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH3_OFFSET) )
#define MIPI10_TX_HS_LLP_HSYNC_WIDTH0_ADR                 ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH0_OFFSET) )
#define MIPI10_TX_HS_LLP_HSYNC_WIDTH1_ADR                 ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH1_OFFSET) )
#define MIPI10_TX_HS_LLP_HSYNC_WIDTH2_ADR                 ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH2_OFFSET) )
#define MIPI10_TX_HS_LLP_HSYNC_WIDTH3_ADR                 ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH3_OFFSET) )
#define MIPI10_TX_HS_LLP_H_BACKPORCH0_ADR                 ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH0_OFFSET) )
#define MIPI10_TX_HS_LLP_H_BACKPORCH1_ADR                 ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH1_OFFSET) )
#define MIPI10_TX_HS_LLP_H_BACKPORCH2_ADR                 ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH2_OFFSET) )
#define MIPI10_TX_HS_LLP_H_BACKPORCH3_ADR                 ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH3_OFFSET) )
#define MIPI10_TX_HS_LLP_H_FRONTPORCH0_ADR                ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH0_OFFSET) )
#define MIPI10_TX_HS_LLP_H_FRONTPORCH1_ADR                ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH1_OFFSET) )
#define MIPI10_TX_HS_LLP_H_FRONTPORCH2_ADR                ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH2_OFFSET) )
#define MIPI10_TX_HS_LLP_H_FRONTPORCH3_ADR                ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH3_OFFSET) )
#define MIPI10_TX_HS_V_BACKPORCHES0_ADR                   ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_V_BACKPORCHES0_OFFSET) )
#define MIPI10_TX_HS_V_BACKPORCHES1_ADR                   ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_V_BACKPORCHES1_OFFSET) )
#define MIPI10_TX_HS_V_FRONTPORCHES0_ADR                  ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_V_FRONTPORCHES0_OFFSET) )
#define MIPI10_TX_HS_V_FRONTPORCHES1_ADR                  ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_V_FRONTPORCHES1_OFFSET) )
#define MIPI10_TX_HS_V_ACTIVE0_ADR                        ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_V_ACTIVE0_OFFSET) )
#define MIPI10_TX_HS_V_ACTIVE1_ADR                        ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_V_ACTIVE1_OFFSET) )
#define MIPI10_TX_HS_H_ACTIVE0_ADR                        ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE0_OFFSET) )
#define MIPI10_TX_HS_H_ACTIVE1_ADR                        ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE1_OFFSET) )
#define MIPI10_TX_HS_H_ACTIVE2_ADR                        ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE2_OFFSET) )
#define MIPI10_TX_HS_H_ACTIVE3_ADR                        ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE3_OFFSET) )
#define MIPI10_TX_HS_MC_FIFO_CTRL_EN_ADR                  ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_CTRL_EN_OFFSET) )
#define MIPI10_TX_HS_MC_FIFO_CHAN_ALLOC0_ADR              ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_CHAN_ALLOC0_OFFSET) )
#define MIPI10_TX_HS_MC_FIFO_CHAN_ALLOC1_ADR              ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_CHAN_ALLOC1_OFFSET) )
#define MIPI10_TX_HS_MC_FIFO_RTHRESH0_ADR                 ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_RTHRESH0_OFFSET) )
#define MIPI10_TX_HS_MC_FIFO_RTHRESH1_ADR                 ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_RTHRESH1_OFFSET) )
#define MIPI10_TX_HS_DMA_CFG_ADR                          ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_CFG_OFFSET) )
#define MIPI10_TX_HS_DMA_START_ADR_CHAN0_ADR              ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN0_OFFSET) )
#define MIPI10_TX_HS_DMA_START_SHADOW_CHAN0_ADR           ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN0_OFFSET) )
#define MIPI10_TX_HS_DMA_LEN_CHAN0_ADR                    ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN0_OFFSET) )
#define MIPI10_TX_HS_DMA_LEN_SHADOW_CHAN0_ADR             ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN0_OFFSET) )
#define MIPI10_TX_HS_DMA_STATUS_CHAN0_ADR                 ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN0_OFFSET) )
#define MIPI10_TX_HS_DMA_START_ADR_CHAN1_ADR              ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN1_OFFSET) )
#define MIPI10_TX_HS_DMA_START_SHADOW_CHAN1_ADR           ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN1_OFFSET) )
#define MIPI10_TX_HS_DMA_LEN_CHAN1_ADR                    ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN1_OFFSET) )
#define MIPI10_TX_HS_DMA_LEN_SHADOW_CHAN1_ADR             ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN1_OFFSET) )
#define MIPI10_TX_HS_DMA_STATUS_CHAN1_ADR                 ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN1_OFFSET) )
#define MIPI10_TX_HS_DMA_START_ADR_CHAN2_ADR              ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN2_OFFSET) )
#define MIPI10_TX_HS_DMA_START_SHADOW_CHAN2_ADR           ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN2_OFFSET) )
#define MIPI10_TX_HS_DMA_LEN_CHAN2_ADR                    ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN2_OFFSET) )
#define MIPI10_TX_HS_DMA_LEN_SHADOW_CHAN2_ADR             ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN2_OFFSET) )
#define MIPI10_TX_HS_DMA_STATUS_CHAN2_ADR                 ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN2_OFFSET) )
#define MIPI10_TX_HS_DMA_START_ADR_CHAN3_ADR              ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN3_OFFSET) )
#define MIPI10_TX_HS_DMA_START_SHADOW_CHAN3_ADR           ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN3_OFFSET) )
#define MIPI10_TX_HS_DMA_LEN_CHAN3_ADR                    ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN3_OFFSET) )
#define MIPI10_TX_HS_DMA_LEN_SHADOW_CHAN3_ADR             ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN3_OFFSET) )
#define MIPI10_TX_HS_DMA_STATUS_CHAN3_ADR                 ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN3_OFFSET) )
#define MIPI10_TX_HS_DMA_LINE_WIDTH0_ADR                  ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH0_OFFSET) )
#define MIPI10_TX_HS_DMA_LINE_WIDTH1_ADR                  ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH1_OFFSET) )
#define MIPI10_TX_HS_DMA_LINE_WIDTH2_ADR                  ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH2_OFFSET) )
#define MIPI10_TX_HS_DMA_LINE_WIDTH3_ADR                  ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH3_OFFSET) )
#define MIPI10_TX_HS_DMA_V_STRIDE_CFG_ADR                 ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE_CFG_OFFSET) )
#define MIPI10_TX_HS_DMA_V_STRIDE0_ADR                    ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE0_OFFSET) )
#define MIPI10_TX_HS_DMA_V_STRIDE1_ADR                    ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE1_OFFSET) )
#define MIPI10_TX_HS_DMA_V_STRIDE2_ADR                    ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE2_OFFSET) )
#define MIPI10_TX_HS_DMA_V_STRIDE3_ADR                    ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE3_OFFSET) )
#define MIPI10_TX_HS_DMA_H_STRIDE_ADR                     ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_H_STRIDE_OFFSET) )
#define MIPI10_TX_HS_DMA_V_SCALE_CFG0_ADR                 ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_V_SCALE_CFG0_OFFSET) )
#define MIPI10_TX_HS_DMA_V_SCALE_CFG1_ADR                 ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_V_SCALE_CFG1_OFFSET) )
#define MIPI10_TX_HS_DMA_DEBUG_STATE_ADR                  ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DMA_DEBUG_STATE_OFFSET) )
#define MIPI10_TX_HS_TEST_PAT_CTRL_ADR                    ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_TEST_PAT_CTRL_OFFSET) )
#define MIPI10_TX_HS_TEST_PAT_COLOR_0_ADR                 ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_TEST_PAT_COLOR_0_OFFSET) )
#define MIPI10_TX_HS_TEST_PAT_COLOR_1_ADR                 ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_TEST_PAT_COLOR_1_OFFSET) )
#define MIPI10_TX_HS_DEBUG_ADR                            ( (APB_MIPI10_HS_BASE_ADR + MIPI_TX_HS_DEBUG_OFFSET) )
#define APB_MIPI11_HS_BASE_ADR                            ( (APB_MIPI_BASE_ADR + 0x03000) )
#define MIPI11_TX_HS_BOTTOM_ADR                           ( (APB_MIPI11_HS_BASE_ADR + 0x000) )
#define MIPI11_TX_HS_TOP_ADR                              ( (APB_MIPI11_HS_BASE_ADR + 0x23c) )
#define MIPI11_TX_HS_CTRL_ADR                             ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_CTRL_OFFSET) )
#define MIPI11_TX_HS_SYNC_CFG_ADR                         ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_SYNC_CFG_OFFSET) )
#define MIPI11_TX_HS_START_TRIGGER_ADR                    ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_START_TRIGGER_OFFSET) )
#define MIPI11_TX_HS_LINE_COUNT_01_ADR                    ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_LINE_COUNT_01_OFFSET) )
#define MIPI11_TX_HS_LINE_COUNT_23_ADR                    ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_LINE_COUNT_23_OFFSET) )
#define MIPI11_TX_HS_LINE_COMPARE_CFG_ADR                 ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_LINE_COMPARE_CFG_OFFSET) )
#define MIPI11_TX_HS_IRQ_STATUS_ADR                       ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_IRQ_STATUS_OFFSET) )
#define MIPI11_TX_HS_IRQ_ENABLE_ADR                       ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_IRQ_ENABLE_OFFSET) )
#define MIPI11_TX_HS_IRQ_CLEAR_ADR                        ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_IRQ_CLEAR_OFFSET) )
#define MIPI11_TX_HS_LLP_FIFO_EMPTY_ERR_CNT_ADR           ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_LLP_FIFO_EMPTY_ERR_CNT_OFFSET) )
#define MIPI11_TX_HS_MC_FIFO_ERR_CNT_ADR                  ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_ERR_CNT_OFFSET) )
#define MIPI11_TX_HS_WC_ERR_CNT_ADR                       ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_WC_ERR_CNT_OFFSET) )
#define MIPI11_TX_HS_REQUEST_QUEUE_CNT_ADR                ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_REQUEST_QUEUE_CNT_OFFSET) )
#define MIPI11_TX_HS_SP_DATA_ADR                          ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_SP_DATA_OFFSET) )
#define MIPI11_TX_HS_SP_REQ_ADR                           ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_SP_REQ_OFFSET) )
#define MIPI11_TX_HS_FG0_SECT0_PH_ADR                     ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT0_PH_OFFSET) )
#define MIPI11_TX_HS_FG0_SECT0_LINE_CFG_ADR               ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT0_LINE_CFG_OFFSET) )
#define MIPI11_TX_HS_FG0_SECT1_PH_ADR                     ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT1_PH_OFFSET) )
#define MIPI11_TX_HS_FG0_SECT1_LINE_CFG_ADR               ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT1_LINE_CFG_OFFSET) )
#define MIPI11_TX_HS_FG0_SECT2_PH_ADR                     ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT2_PH_OFFSET) )
#define MIPI11_TX_HS_FG0_SECT2_LINE_CFG_ADR               ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT2_LINE_CFG_OFFSET) )
#define MIPI11_TX_HS_FG0_SECT3_PH_ADR                     ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT3_PH_OFFSET) )
#define MIPI11_TX_HS_FG0_SECT3_LINE_CFG_ADR               ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT3_LINE_CFG_OFFSET) )
#define MIPI11_TX_HS_FG0_SECT_UNPACKED_BYTES0_ADR         ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI11_TX_HS_FG0_SECT_UNPACKED_BYTES1_ADR         ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG0_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI11_TX_HS_FG0_NUM_LINES_ADR                    ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG0_NUM_LINES_OFFSET) )
#define MIPI11_TX_HS_FG1_SECT0_PH_ADR                     ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT0_PH_OFFSET) )
#define MIPI11_TX_HS_FG1_SECT0_LINE_CFG_ADR               ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT0_LINE_CFG_OFFSET) )
#define MIPI11_TX_HS_FG1_SECT1_PH_ADR                     ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT1_PH_OFFSET) )
#define MIPI11_TX_HS_FG1_SECT1_LINE_CFG_ADR               ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT1_LINE_CFG_OFFSET) )
#define MIPI11_TX_HS_FG1_SECT2_PH_ADR                     ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT2_PH_OFFSET) )
#define MIPI11_TX_HS_FG1_SECT2_LINE_CFG_ADR               ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT2_LINE_CFG_OFFSET) )
#define MIPI11_TX_HS_FG1_SECT3_PH_ADR                     ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT3_PH_OFFSET) )
#define MIPI11_TX_HS_FG1_SECT3_LINE_CFG_ADR               ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT3_LINE_CFG_OFFSET) )
#define MIPI11_TX_HS_FG1_SECT_UNPACKED_BYTES0_ADR         ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI11_TX_HS_FG1_SECT_UNPACKED_BYTES1_ADR         ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG1_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI11_TX_HS_FG1_NUM_LINES_ADR                    ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG1_NUM_LINES_OFFSET) )
#define MIPI11_TX_HS_FG2_SECT0_PH_ADR                     ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT0_PH_OFFSET) )
#define MIPI11_TX_HS_FG2_SECT0_LINE_CFG_ADR               ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT0_LINE_CFG_OFFSET) )
#define MIPI11_TX_HS_FG2_SECT1_PH_ADR                     ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT1_PH_OFFSET) )
#define MIPI11_TX_HS_FG2_SECT1_LINE_CFG_ADR               ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT1_LINE_CFG_OFFSET) )
#define MIPI11_TX_HS_FG2_SECT2_PH_ADR                     ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT2_PH_OFFSET) )
#define MIPI11_TX_HS_FG2_SECT2_LINE_CFG_ADR               ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT2_LINE_CFG_OFFSET) )
#define MIPI11_TX_HS_FG2_SECT3_PH_ADR                     ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT3_PH_OFFSET) )
#define MIPI11_TX_HS_FG2_SECT3_LINE_CFG_ADR               ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT3_LINE_CFG_OFFSET) )
#define MIPI11_TX_HS_FG2_SECT_UNPACKED_BYTES0_ADR         ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI11_TX_HS_FG2_SECT_UNPACKED_BYTES1_ADR         ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG2_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI11_TX_HS_FG2_NUM_LINES_ADR                    ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG2_NUM_LINES_OFFSET) )
#define MIPI11_TX_HS_FG3_SECT0_PH_ADR                     ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT0_PH_OFFSET) )
#define MIPI11_TX_HS_FG3_SECT0_LINE_CFG_ADR               ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT0_LINE_CFG_OFFSET) )
#define MIPI11_TX_HS_FG3_SECT1_PH_ADR                     ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT1_PH_OFFSET) )
#define MIPI11_TX_HS_FG3_SECT1_LINE_CFG_ADR               ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT1_LINE_CFG_OFFSET) )
#define MIPI11_TX_HS_FG3_SECT2_PH_ADR                     ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT2_PH_OFFSET) )
#define MIPI11_TX_HS_FG3_SECT2_LINE_CFG_ADR               ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT2_LINE_CFG_OFFSET) )
#define MIPI11_TX_HS_FG3_SECT3_PH_ADR                     ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT3_PH_OFFSET) )
#define MIPI11_TX_HS_FG3_SECT3_LINE_CFG_ADR               ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT3_LINE_CFG_OFFSET) )
#define MIPI11_TX_HS_FG3_SECT_UNPACKED_BYTES0_ADR         ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT_UNPACKED_BYTES0_OFFSET) )
#define MIPI11_TX_HS_FG3_SECT_UNPACKED_BYTES1_ADR         ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG3_SECT_UNPACKED_BYTES1_OFFSET) )
#define MIPI11_TX_HS_FG3_NUM_LINES_ADR                    ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_FG3_NUM_LINES_OFFSET) )
#define MIPI11_TX_HS_DCS_PH_ADR                           ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DCS_PH_OFFSET) )
#define MIPI11_TX_HS_DCS_DATA0_ADR                        ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DCS_DATA0_OFFSET) )
#define MIPI11_TX_HS_DCS_DATA1_ADR                        ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DCS_DATA1_OFFSET) )
#define MIPI11_TX_HS_DCS_DATA2_ADR                        ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DCS_DATA2_OFFSET) )
#define MIPI11_TX_HS_DCS_REQ_ADR                          ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DCS_REQ_OFFSET) )
#define MIPI11_TX_HS_VSYNC_WIDTHS0_ADR                    ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_VSYNC_WIDTHS0_OFFSET) )
#define MIPI11_TX_HS_VSYNC_WIDTHS1_ADR                    ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_VSYNC_WIDTHS1_OFFSET) )
#define MIPI11_TX_HS_HSYNC_WIDTH0_ADR                     ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH0_OFFSET) )
#define MIPI11_TX_HS_HSYNC_WIDTH1_ADR                     ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH1_OFFSET) )
#define MIPI11_TX_HS_HSYNC_WIDTH2_ADR                     ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH2_OFFSET) )
#define MIPI11_TX_HS_HSYNC_WIDTH3_ADR                     ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_HSYNC_WIDTH3_OFFSET) )
#define MIPI11_TX_HS_H_BACKPORCH0_ADR                     ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH0_OFFSET) )
#define MIPI11_TX_HS_H_BACKPORCH1_ADR                     ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH1_OFFSET) )
#define MIPI11_TX_HS_H_BACKPORCH2_ADR                     ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH2_OFFSET) )
#define MIPI11_TX_HS_H_BACKPORCH3_ADR                     ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_H_BACKPORCH3_OFFSET) )
#define MIPI11_TX_HS_H_FRONTPORCH0_ADR                    ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH0_OFFSET) )
#define MIPI11_TX_HS_H_FRONTPORCH1_ADR                    ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH1_OFFSET) )
#define MIPI11_TX_HS_H_FRONTPORCH2_ADR                    ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH2_OFFSET) )
#define MIPI11_TX_HS_H_FRONTPORCH3_ADR                    ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_H_FRONTPORCH3_OFFSET) )
#define MIPI11_TX_HS_LLP_HSYNC_WIDTH0_ADR                 ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH0_OFFSET) )
#define MIPI11_TX_HS_LLP_HSYNC_WIDTH1_ADR                 ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH1_OFFSET) )
#define MIPI11_TX_HS_LLP_HSYNC_WIDTH2_ADR                 ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH2_OFFSET) )
#define MIPI11_TX_HS_LLP_HSYNC_WIDTH3_ADR                 ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_LLP_HSYNC_WIDTH3_OFFSET) )
#define MIPI11_TX_HS_LLP_H_BACKPORCH0_ADR                 ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH0_OFFSET) )
#define MIPI11_TX_HS_LLP_H_BACKPORCH1_ADR                 ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH1_OFFSET) )
#define MIPI11_TX_HS_LLP_H_BACKPORCH2_ADR                 ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH2_OFFSET) )
#define MIPI11_TX_HS_LLP_H_BACKPORCH3_ADR                 ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_LLP_H_BACKPORCH3_OFFSET) )
#define MIPI11_TX_HS_LLP_H_FRONTPORCH0_ADR                ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH0_OFFSET) )
#define MIPI11_TX_HS_LLP_H_FRONTPORCH1_ADR                ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH1_OFFSET) )
#define MIPI11_TX_HS_LLP_H_FRONTPORCH2_ADR                ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH2_OFFSET) )
#define MIPI11_TX_HS_LLP_H_FRONTPORCH3_ADR                ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_LLP_H_FRONTPORCH3_OFFSET) )
#define MIPI11_TX_HS_V_BACKPORCHES0_ADR                   ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_V_BACKPORCHES0_OFFSET) )
#define MIPI11_TX_HS_V_BACKPORCHES1_ADR                   ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_V_BACKPORCHES1_OFFSET) )
#define MIPI11_TX_HS_V_FRONTPORCHES0_ADR                  ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_V_FRONTPORCHES0_OFFSET) )
#define MIPI11_TX_HS_V_FRONTPORCHES1_ADR                  ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_V_FRONTPORCHES1_OFFSET) )
#define MIPI11_TX_HS_V_ACTIVE0_ADR                        ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_V_ACTIVE0_OFFSET) )
#define MIPI11_TX_HS_V_ACTIVE1_ADR                        ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_V_ACTIVE1_OFFSET) )
#define MIPI11_TX_HS_H_ACTIVE0_ADR                        ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE0_OFFSET) )
#define MIPI11_TX_HS_H_ACTIVE1_ADR                        ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE1_OFFSET) )
#define MIPI11_TX_HS_H_ACTIVE2_ADR                        ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE2_OFFSET) )
#define MIPI11_TX_HS_H_ACTIVE3_ADR                        ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_H_ACTIVE3_OFFSET) )
#define MIPI11_TX_HS_MC_FIFO_CTRL_EN_ADR                  ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_CTRL_EN_OFFSET) )
#define MIPI11_TX_HS_MC_FIFO_CHAN_ALLOC0_ADR              ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_CHAN_ALLOC0_OFFSET) )
#define MIPI11_TX_HS_MC_FIFO_CHAN_ALLOC1_ADR              ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_CHAN_ALLOC1_OFFSET) )
#define MIPI11_TX_HS_MC_FIFO_RTHRESH0_ADR                 ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_RTHRESH0_OFFSET) )
#define MIPI11_TX_HS_MC_FIFO_RTHRESH1_ADR                 ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_MC_FIFO_RTHRESH1_OFFSET) )
#define MIPI11_TX_HS_DMA_CFG_ADR                          ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_CFG_OFFSET) )
#define MIPI11_TX_HS_DMA_START_ADR_CHAN0_ADR              ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN0_OFFSET) )
#define MIPI11_TX_HS_DMA_START_SHADOW_CHAN0_ADR           ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN0_OFFSET) )
#define MIPI11_TX_HS_DMA_LEN_CHAN0_ADR                    ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN0_OFFSET) )
#define MIPI11_TX_HS_DMA_LEN_SHADOW_CHAN0_ADR             ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN0_OFFSET) )
#define MIPI11_TX_HS_DMA_STATUS_CHAN0_ADR                 ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN0_OFFSET) )
#define MIPI11_TX_HS_DMA_START_ADR_CHAN1_ADR              ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN1_OFFSET) )
#define MIPI11_TX_HS_DMA_START_SHADOW_CHAN1_ADR           ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN1_OFFSET) )
#define MIPI11_TX_HS_DMA_LEN_CHAN1_ADR                    ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN1_OFFSET) )
#define MIPI11_TX_HS_DMA_LEN_SHADOW_CHAN1_ADR             ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN1_OFFSET) )
#define MIPI11_TX_HS_DMA_STATUS_CHAN1_ADR                 ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN1_OFFSET) )
#define MIPI11_TX_HS_DMA_START_ADR_CHAN2_ADR              ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN2_OFFSET) )
#define MIPI11_TX_HS_DMA_START_SHADOW_CHAN2_ADR           ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN2_OFFSET) )
#define MIPI11_TX_HS_DMA_LEN_CHAN2_ADR                    ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN2_OFFSET) )
#define MIPI11_TX_HS_DMA_LEN_SHADOW_CHAN2_ADR             ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN2_OFFSET) )
#define MIPI11_TX_HS_DMA_STATUS_CHAN2_ADR                 ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN2_OFFSET) )
#define MIPI11_TX_HS_DMA_START_ADR_CHAN3_ADR              ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_START_ADR_CHAN3_OFFSET) )
#define MIPI11_TX_HS_DMA_START_SHADOW_CHAN3_ADR           ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_START_SHADOW_CHAN3_OFFSET) )
#define MIPI11_TX_HS_DMA_LEN_CHAN3_ADR                    ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_CHAN3_OFFSET) )
#define MIPI11_TX_HS_DMA_LEN_SHADOW_CHAN3_ADR             ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_LEN_SHADOW_CHAN3_OFFSET) )
#define MIPI11_TX_HS_DMA_STATUS_CHAN3_ADR                 ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_STATUS_CHAN3_OFFSET) )
#define MIPI11_TX_HS_DMA_LINE_WIDTH0_ADR                  ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH0_OFFSET) )
#define MIPI11_TX_HS_DMA_LINE_WIDTH1_ADR                  ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH1_OFFSET) )
#define MIPI11_TX_HS_DMA_LINE_WIDTH2_ADR                  ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH2_OFFSET) )
#define MIPI11_TX_HS_DMA_LINE_WIDTH3_ADR                  ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_LINE_WIDTH3_OFFSET) )
#define MIPI11_TX_HS_DMA_V_STRIDE_CFG_ADR                 ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE_CFG_OFFSET) )
#define MIPI11_TX_HS_DMA_V_STRIDE0_ADR                    ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE0_OFFSET) )
#define MIPI11_TX_HS_DMA_V_STRIDE1_ADR                    ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE1_OFFSET) )
#define MIPI11_TX_HS_DMA_V_STRIDE2_ADR                    ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE2_OFFSET) )
#define MIPI11_TX_HS_DMA_V_STRIDE3_ADR                    ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_V_STRIDE3_OFFSET) )
#define MIPI11_TX_HS_DMA_H_STRIDE_ADR                     ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_H_STRIDE_OFFSET) )
#define MIPI11_TX_HS_DMA_V_SCALE_CFG0_ADR                 ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_V_SCALE_CFG0_OFFSET) )
#define MIPI11_TX_HS_DMA_V_SCALE_CFG1_ADR                 ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_V_SCALE_CFG1_OFFSET) )
#define MIPI11_TX_HS_DMA_DEBUG_STATE_ADR                  ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DMA_DEBUG_STATE_OFFSET) )
#define MIPI11_TX_HS_TEST_PAT_CTRL_ADR                    ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_TEST_PAT_CTRL_OFFSET) )
#define MIPI11_TX_HS_TEST_PAT_COLOR_0_ADR                 ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_TEST_PAT_COLOR_0_OFFSET) )
#define MIPI11_TX_HS_TEST_PAT_COLOR_1_ADR                 ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_TEST_PAT_COLOR_1_OFFSET) )
#define MIPI11_TX_HS_DEBUG_ADR                            ( (APB_MIPI11_HS_BASE_ADR + MIPI_TX_HS_DEBUG_OFFSET) )
#define IIC_CON_OFFSET                 (   (0x00) )
#define IIC_TAR_OFFSET                 (   (0x04) )
#define IIC_SAR_OFFSET                 (   (0x08) )
#define IIC_HS_MADDR_OFFSET            (   (0x0c) )
#define IIC_DATA_CMD_OFFSET            (   (0x10) )
#define IIC_SS_HCNT_OFFSET             (   (0x14) )
#define IIC_SS_LCNT_OFFSET             (   (0x18) )
#define IIC_FS_HCNT_OFFSET             (   (0x1c) )
#define IIC_FS_LCNT_OFFSET             (   (0x20) )
#define IIC_HS_HCNT_OFFSET             (   (0x24) )
#define IIC_HS_LCNT_OFFSET             (   (0x28) )
#define IIC_INTR_STAT_OFFSET           (   (0x2c) )
#define IIC_INTR_MASK_OFFSET           (   (0x30) )
#define IIC_RAW_INTR_STAT_OFFSET       (   (0x34) )
#define IIC_RX_TL_OFFSET               (   (0x38) )
#define IIC_TX_TL_OFFSET               (   (0x3c) )
#define IIC_CLR_INTR_OFFSET            (   (0x40) )
#define IIC_CLR_RX_UNDER_OFFSET        (   (0x44) )
#define IIC_CLR_RX_OVER_OFFSET         (   (0x48) )
#define IIC_CLR_TX_OVER_OFFSET         (   (0x4c) )
#define IIC_CLR_RD_REQ_OFFSET          (   (0x50) )
#define IIC_CLR_TX_ABRT_OFFSET         (   (0x54) )
#define IIC_CLR_RX_DONE_OFFSET         (   (0x58) )
#define IIC_CLR_ACTIVITY_OFFSET        (   (0x5c) )
#define IIC_CLR_STOP_DET_OFFSET        (   (0x60) )
#define IIC_CLR_START_DET_OFFSET       (   (0x64) )
#define IIC_CLR_GEN_CALL_OFFSET        (   (0x68) )
#define IIC_ENABLE_OFFSET              (   (0x6c) )
#define IIC_STATUS_OFFSET              (   (0x70) )
#define IIC_TXFLR_OFFSET               (   (0x74) )
#define IIC_RXFLR_OFFSET               (   (0x78) )
#define IIC_SDA_HOLD_OFFSET            (   (0x7c) )
#define IIC_TX_ABRT_SOURCE_OFFSET      (   (0x80) )
#define IIC_SLV_DATA_NACL_ONLY_OFFSET  (   (0x84) )
#define IIC_DMA_CR_OFFSET              (   (0x88) )
#define IIC_DMA_TDLR_OFFSET            (   (0x8c) )
#define IIC_DMA_RDLR_OFFSET            (   (0x90) )
#define IIC_SDA_SETUP_OFFSET           (   (0x94) )
#define IIC_ACK_GENERAL_CALL_OFFSET    (   (0x98) )
#define IIC_ENABLE_STATUS_OFFSET       (   (0x9c) )
#define IIC_FS_SPKLEN_OFFSET           (   (0xa0) )
#define IIC_HS_SPKLEN_OFFSET           (   (0xa4) )
#define IIC_COMP_PARAM_1_OFFSET        (   (0xf4) )
#define IIC_COMP_VERSION_OFFSET        (   (0xf8) )
#define IIC_COMP_TYPE_OFFSET           (   (0xfc) )
#define IIC0_BASE_ADR                (   (PBI_AP2_CONTROL_ADR + 0x00000) )
#define IIC0_CON_ADR                 (   (IIC0_BASE_ADR + IIC_CON_OFFSET) )
#define IIC0_TAR_ADR                 (   (IIC0_BASE_ADR + IIC_TAR_OFFSET) )
#define IIC0_SAR_ADR                 (   (IIC0_BASE_ADR + IIC_SAR_OFFSET) )
#define IIC0_HS_MADDR_ADR            (   (IIC0_BASE_ADR + IIC_HS_MADDR_OFFSET) )
#define IIC0_DATA_CMD_ADR            (   (IIC0_BASE_ADR + IIC_DATA_CMD_OFFSET) )
#define IIC0_SS_HCNT_ADR             (   (IIC0_BASE_ADR + IIC_SS_HCNT_OFFSET) )
#define IIC0_SS_LCNT_ADR             (   (IIC0_BASE_ADR + IIC_SS_LCNT_OFFSET) )
#define IIC0_FS_HCNT_ADR             (   (IIC0_BASE_ADR + IIC_FS_HCNT_OFFSET) )
#define IIC0_FS_LCNT_ADR             (   (IIC0_BASE_ADR + IIC_FS_LCNT_OFFSET) )
#define IIC0_HS_HCNT_ADR             (   (IIC0_BASE_ADR + IIC_HS_HCNT_OFFSET) )
#define IIC0_HS_LCNT_ADR             (   (IIC0_BASE_ADR + IIC_HS_LCNT_OFFSET) )
#define IIC0_INTR_STAT_ADR           (   (IIC0_BASE_ADR + IIC_INTR_STAT_OFFSET) )
#define IIC0_INTR_MASK_ADR           (   (IIC0_BASE_ADR + IIC_INTR_MASK_OFFSET) )
#define IIC0_RAW_INTR_STAT_ADR       (   (IIC0_BASE_ADR + IIC_RAW_INTR_STAT_OFFSET) )
#define IIC0_RX_TL_ADR               (   (IIC0_BASE_ADR + IIC_RX_TL_OFFSET) )
#define IIC0_TX_TL_ADR               (   (IIC0_BASE_ADR + IIC_TX_TL_OFFSET) )
#define IIC0_CLR_INTR_ADR            (   (IIC0_BASE_ADR + IIC_CLR_INTR_OFFSET) )
#define IIC0_CLR_RX_UNDER_ADR        (   (IIC0_BASE_ADR + IIC_CLR_RX_UNDER_OFFSET) )
#define IIC0_CLR_RX_OVER_ADR         (   (IIC0_BASE_ADR + IIC_CLR_RX_OVER_OFFSET) )
#define IIC0_CLR_TX_OVER_ADR         (   (IIC0_BASE_ADR + IIC_CLR_TX_OVER_OFFSET) )
#define IIC0_CLR_RD_REQ_ADR          (   (IIC0_BASE_ADR + IIC_CLR_RD_REQ_OFFSET) )
#define IIC0_CLR_TX_ABRT_ADR         (   (IIC0_BASE_ADR + IIC_CLR_TX_ABRT_OFFSET) )
#define IIC0_CLR_RX_DONE_ADR         (   (IIC0_BASE_ADR + IIC_CLR_RX_DONE_OFFSET) )
#define IIC0_CLR_ACTIVITY_ADR        (   (IIC0_BASE_ADR + IIC_CLR_ACTIVITY_OFFSET) )
#define IIC0_CLR_STOP_DET_ADR        (   (IIC0_BASE_ADR + IIC_CLR_STOP_DET_OFFSET) )
#define IIC0_CLR_START_DET_ADR       (   (IIC0_BASE_ADR + IIC_CLR_START_DET_OFFSET) )
#define IIC0_CLR_GEN_CALL_ADR        (   (IIC0_BASE_ADR + IIC_CLR_GEN_CALL_OFFSET) )
#define IIC0_ENABLE_ADR              (   (IIC0_BASE_ADR + IIC_ENABLE_OFFSET) )
#define IIC0_STATUS_ADR              (   (IIC0_BASE_ADR + IIC_STATUS_OFFSET) )
#define IIC0_TXFLR_ADR               (   (IIC0_BASE_ADR + IIC_TXFLR_OFFSET) )
#define IIC0_RXFLR_ADR               (   (IIC0_BASE_ADR + IIC_RXFLR_OFFSET) )
#define IIC0_SDA_HOLD_ADR            (   (IIC0_BASE_ADR + IIC_SDA_HOLD_OFFSET) )
#define IIC0_TX_ABRT_SOURCE_ADR      (   (IIC0_BASE_ADR + IIC_TX_ABRT_SOURCE_OFFSET) )
#define IIC0_SLV_DATA_NACL_ONLY_ADR  (   (IIC0_BASE_ADR + IIC_SLV_DATA_NACL_ONLY_OFFSET) )
#define IIC0_DMA_CR_ADR              (   (IIC0_BASE_ADR + IIC_DMA_CR_OFFSET) )
#define IIC0_DMA_TDLR_ADR            (   (IIC0_BASE_ADR + IIC_DMA_TDLR_OFFSET) )
#define IIC0_DMA_RDLR_ADR            (   (IIC0_BASE_ADR + IIC_DMA_RDLR_OFFSET) )
#define IIC0_SDA_SETUP_ADR           (   (IIC0_BASE_ADR + IIC_SDA_SETUP_OFFSET) )
#define IIC0_ACK_GENERAL_CALL_ADR    (   (IIC0_BASE_ADR + IIC_ACK_GENERAL_CALL_OFFSET) )
#define IIC0_ENABLE_STATUS_ADR       (   (IIC0_BASE_ADR + IIC_ENABLE_STATUS_OFFSET) )
#define IIC0_FS_SPKLEN_ADR           (   (IIC0_BASE_ADR + IIC_FS_SPKLEN_OFFSET) )
#define IIC0_HS_SPKLEN_ADR           (   (IIC0_BASE_ADR + IIC_HS_SPKLEN_OFFSET) )
#define IIC0_COMP_PARAM_1_ADR        (   (IIC0_BASE_ADR + IIC_COMP_PARAM_1_OFFSET) )
#define IIC0_COMP_VERSION_ADR        (   (IIC0_BASE_ADR + IIC_COMP_VERSION_OFFSET) )
#define IIC0_COMP_TYPE_ADR           (   (IIC0_BASE_ADR + IIC_COMP_TYPE_OFFSET) )
#define IIC0_CPING_1BIT_WR           (   IIC0_TAR_ADR )
#define IIC1_BASE_ADR                (   (PBI_AP2_CONTROL_ADR + 0x10000) )
#define IIC1_CON_ADR                 (   (IIC1_BASE_ADR + IIC_CON_OFFSET) )
#define IIC1_TAR_ADR                 (   (IIC1_BASE_ADR + IIC_TAR_OFFSET) )
#define IIC1_SAR_ADR                 (   (IIC1_BASE_ADR + IIC_SAR_OFFSET) )
#define IIC1_HS_MADDR_ADR            (   (IIC1_BASE_ADR + IIC_HS_MADDR_OFFSET) )
#define IIC1_DATA_CMD_ADR            (   (IIC1_BASE_ADR + IIC_DATA_CMD_OFFSET) )
#define IIC1_SS_HCNT_ADR             (   (IIC1_BASE_ADR + IIC_SS_HCNT_OFFSET) )
#define IIC1_SS_LCNT_ADR             (   (IIC1_BASE_ADR + IIC_SS_LCNT_OFFSET) )
#define IIC1_FS_HCNT_ADR             (   (IIC1_BASE_ADR + IIC_FS_HCNT_OFFSET) )
#define IIC1_FS_LCNT_ADR             (   (IIC1_BASE_ADR + IIC_FS_LCNT_OFFSET) )
#define IIC1_HS_HCNT_ADR             (   (IIC1_BASE_ADR + IIC_HS_HCNT_OFFSET) )
#define IIC1_HS_LCNT_ADR             (   (IIC1_BASE_ADR + IIC_HS_LCNT_OFFSET) )
#define IIC1_INTR_STAT_ADR           (   (IIC1_BASE_ADR + IIC_INTR_STAT_OFFSET) )
#define IIC1_INTR_MASK_ADR           (   (IIC1_BASE_ADR + IIC_INTR_MASK_OFFSET) )
#define IIC1_RAW_INTR_STAT_ADR       (   (IIC1_BASE_ADR + IIC_RAW_INTR_STAT_OFFSET) )
#define IIC1_RX_TL_ADR               (   (IIC1_BASE_ADR + IIC_RX_TL_OFFSET) )
#define IIC1_TX_TL_ADR               (   (IIC1_BASE_ADR + IIC_TX_TL_OFFSET) )
#define IIC1_CLR_INTR_ADR            (   (IIC1_BASE_ADR + IIC_CLR_INTR_OFFSET) )
#define IIC1_CLR_RX_UNDER_ADR        (   (IIC1_BASE_ADR + IIC_CLR_RX_UNDER_OFFSET) )
#define IIC1_CLR_RX_OVER_ADR         (   (IIC1_BASE_ADR + IIC_CLR_RX_OVER_OFFSET) )
#define IIC1_CLR_TX_OVER_ADR         (   (IIC1_BASE_ADR + IIC_CLR_TX_OVER_OFFSET) )
#define IIC1_CLR_RD_REQ_ADR          (   (IIC1_BASE_ADR + IIC_CLR_RD_REQ_OFFSET) )
#define IIC1_CLR_TX_ABRT_ADR         (   (IIC1_BASE_ADR + IIC_CLR_TX_ABRT_OFFSET) )
#define IIC1_CLR_RX_DONE_ADR         (   (IIC1_BASE_ADR + IIC_CLR_RX_DONE_OFFSET) )
#define IIC1_CLR_ACTIVITY_ADR        (   (IIC1_BASE_ADR + IIC_CLR_ACTIVITY_OFFSET) )
#define IIC1_CLR_STOP_DET_ADR        (   (IIC1_BASE_ADR + IIC_CLR_STOP_DET_OFFSET) )
#define IIC1_CLR_START_DET_ADR       (   (IIC1_BASE_ADR + IIC_CLR_START_DET_OFFSET) )
#define IIC1_CLR_GEN_CALL_ADR        (   (IIC1_BASE_ADR + IIC_CLR_GEN_CALL_OFFSET) )
#define IIC1_ENABLE_ADR              (   (IIC1_BASE_ADR + IIC_ENABLE_OFFSET) )
#define IIC1_STATUS_ADR              (   (IIC1_BASE_ADR + IIC_STATUS_OFFSET) )
#define IIC1_TXFLR_ADR               (   (IIC1_BASE_ADR + IIC_TXFLR_OFFSET) )
#define IIC1_RXFLR_ADR               (   (IIC1_BASE_ADR + IIC_RXFLR_OFFSET) )
#define IIC1_SDA_HOLD_ADR            (   (IIC1_BASE_ADR + IIC_SDA_HOLD_OFFSET) )
#define IIC1_TX_ABRT_SOURCE_ADR      (   (IIC1_BASE_ADR + IIC_TX_ABRT_SOURCE_OFFSET) )
#define IIC1_SLV_DATA_NACL_ONLY_ADR  (   (IIC1_BASE_ADR + IIC_SLV_DATA_NACL_ONLY_OFFSET) )
#define IIC1_DMA_CR_ADR              (   (IIC1_BASE_ADR + IIC_DMA_CR_OFFSET) )
#define IIC1_DMA_TDLR_ADR            (   (IIC1_BASE_ADR + IIC_DMA_TDLR_OFFSET) )
#define IIC1_DMA_RDLR_ADR            (   (IIC1_BASE_ADR + IIC_DMA_RDLR_OFFSET) )
#define IIC1_SDA_SETUP_ADR           (   (IIC1_BASE_ADR + IIC_SDA_SETUP_OFFSET) )
#define IIC1_ACK_GENERAL_CALL_ADR    (   (IIC1_BASE_ADR + IIC_ACK_GENERAL_CALL_OFFSET) )
#define IIC1_ENABLE_STATUS_ADR       (   (IIC1_BASE_ADR + IIC_ENABLE_STATUS_OFFSET) )
#define IIC1_FS_SPKLEN_ADR           (   (IIC1_BASE_ADR + IIC_FS_SPKLEN_OFFSET) )
#define IIC1_HS_SPKLEN_ADR           (   (IIC1_BASE_ADR + IIC_HS_SPKLEN_OFFSET) )
#define IIC1_COMP_PARAM_1_ADR        (   (IIC1_BASE_ADR + IIC_COMP_PARAM_1_OFFSET) )
#define IIC1_COMP_VERSION_ADR        (   (IIC1_BASE_ADR + IIC_COMP_VERSION_OFFSET) )
#define IIC1_COMP_TYPE_ADR           (   (IIC1_BASE_ADR + IIC_COMP_TYPE_OFFSET) )
#define IIC1_CPING_1BIT_WR           (   IIC1_TAR_ADR )
#define IIC2_BASE_ADR                (   (PBI_AP2_CONTROL_ADR + 0x20000) )
#define IIC2_CON_ADR                 (   (IIC2_BASE_ADR + IIC_CON_OFFSET) )
#define IIC2_TAR_ADR                 (   (IIC2_BASE_ADR + IIC_TAR_OFFSET) )
#define IIC2_SAR_ADR                 (   (IIC2_BASE_ADR + IIC_SAR_OFFSET) )
#define IIC2_HS_MADDR_ADR            (   (IIC2_BASE_ADR + IIC_HS_MADDR_OFFSET) )
#define IIC2_DATA_CMD_ADR            (   (IIC2_BASE_ADR + IIC_DATA_CMD_OFFSET) )
#define IIC2_SS_HCNT_ADR             (   (IIC2_BASE_ADR + IIC_SS_HCNT_OFFSET) )
#define IIC2_SS_LCNT_ADR             (   (IIC2_BASE_ADR + IIC_SS_LCNT_OFFSET) )
#define IIC2_FS_HCNT_ADR             (   (IIC2_BASE_ADR + IIC_FS_HCNT_OFFSET) )
#define IIC2_FS_LCNT_ADR             (   (IIC2_BASE_ADR + IIC_FS_LCNT_OFFSET) )
#define IIC2_HS_HCNT_ADR             (   (IIC2_BASE_ADR + IIC_HS_HCNT_OFFSET) )
#define IIC2_HS_LCNT_ADR             (   (IIC2_BASE_ADR + IIC_HS_LCNT_OFFSET) )
#define IIC2_INTR_STAT_ADR           (   (IIC2_BASE_ADR + IIC_INTR_STAT_OFFSET) )
#define IIC2_INTR_MASK_ADR           (   (IIC2_BASE_ADR + IIC_INTR_MASK_OFFSET) )
#define IIC2_RAW_INTR_STAT_ADR       (   (IIC2_BASE_ADR + IIC_RAW_INTR_STAT_OFFSET) )
#define IIC2_RX_TL_ADR               (   (IIC2_BASE_ADR + IIC_RX_TL_OFFSET) )
#define IIC2_TX_TL_ADR               (   (IIC2_BASE_ADR + IIC_TX_TL_OFFSET) )
#define IIC2_CLR_INTR_ADR            (   (IIC2_BASE_ADR + IIC_CLR_INTR_OFFSET) )
#define IIC2_CLR_RX_UNDER_ADR        (   (IIC2_BASE_ADR + IIC_CLR_RX_UNDER_OFFSET) )
#define IIC2_CLR_RX_OVER_ADR         (   (IIC2_BASE_ADR + IIC_CLR_RX_OVER_OFFSET) )
#define IIC2_CLR_TX_OVER_ADR         (   (IIC2_BASE_ADR + IIC_CLR_TX_OVER_OFFSET) )
#define IIC2_CLR_RD_REQ_ADR          (   (IIC2_BASE_ADR + IIC_CLR_RD_REQ_OFFSET) )
#define IIC2_CLR_TX_ABRT_ADR         (   (IIC2_BASE_ADR + IIC_CLR_TX_ABRT_OFFSET) )
#define IIC2_CLR_RX_DONE_ADR         (   (IIC2_BASE_ADR + IIC_CLR_RX_DONE_OFFSET) )
#define IIC2_CLR_ACTIVITY_ADR        (   (IIC2_BASE_ADR + IIC_CLR_ACTIVITY_OFFSET) )
#define IIC2_CLR_STOP_DET_ADR        (   (IIC2_BASE_ADR + IIC_CLR_STOP_DET_OFFSET) )
#define IIC2_CLR_START_DET_ADR       (   (IIC2_BASE_ADR + IIC_CLR_START_DET_OFFSET) )
#define IIC2_CLR_GEN_CALL_ADR        (   (IIC2_BASE_ADR + IIC_CLR_GEN_CALL_OFFSET) )
#define IIC2_ENABLE_ADR              (   (IIC2_BASE_ADR + IIC_ENABLE_OFFSET) )
#define IIC2_STATUS_ADR              (   (IIC2_BASE_ADR + IIC_STATUS_OFFSET) )
#define IIC2_TXFLR_ADR               (   (IIC2_BASE_ADR + IIC_TXFLR_OFFSET) )
#define IIC2_RXFLR_ADR               (   (IIC2_BASE_ADR + IIC_RXFLR_OFFSET) )
#define IIC2_SDA_HOLD_ADR            (   (IIC2_BASE_ADR + IIC_SDA_HOLD_OFFSET) )
#define IIC2_TX_ABRT_SOURCE_ADR      (   (IIC2_BASE_ADR + IIC_TX_ABRT_SOURCE_OFFSET) )
#define IIC2_SLV_DATA_NACL_ONLY_ADR  (   (IIC2_BASE_ADR + IIC_SLV_DATA_NACL_ONLY_OFFSET) )
#define IIC2_DMA_CR_ADR              (   (IIC2_BASE_ADR + IIC_DMA_CR_OFFSET) )
#define IIC2_DMA_TDLR_ADR            (   (IIC2_BASE_ADR + IIC_DMA_TDLR_OFFSET) )
#define IIC2_DMA_RDLR_ADR            (   (IIC2_BASE_ADR + IIC_DMA_RDLR_OFFSET) )
#define IIC2_SDA_SETUP_ADR           (   (IIC2_BASE_ADR + IIC_SDA_SETUP_OFFSET) )
#define IIC2_ACK_GENERAL_CALL_ADR    (   (IIC2_BASE_ADR + IIC_ACK_GENERAL_CALL_OFFSET) )
#define IIC2_ENABLE_STATUS_ADR       (   (IIC2_BASE_ADR + IIC_ENABLE_STATUS_OFFSET) )
#define IIC2_FS_SPKLEN_ADR           (   (IIC2_BASE_ADR + IIC_FS_SPKLEN_OFFSET) )
#define IIC2_HS_SPKLEN_ADR           (   (IIC2_BASE_ADR + IIC_HS_SPKLEN_OFFSET) )
#define IIC2_COMP_PARAM_1_ADR        (   (IIC2_BASE_ADR + IIC_COMP_PARAM_1_OFFSET) )
#define IIC2_COMP_VERSION_ADR        (   (IIC2_BASE_ADR + IIC_COMP_VERSION_OFFSET) )
#define IIC2_COMP_TYPE_ADR           (   (IIC2_BASE_ADR + IIC_COMP_TYPE_OFFSET) )
#define IIC2_CPING_1BIT_WR           (   IIC2_TAR_ADR )
#define IIC3_BASE_ADR                (   (PBI_AP2_CONTROL_ADR + 0x30000) )
#define IIC3_CON_ADR                 (   (IIC3_BASE_ADR + IIC_CON_OFFSET) )
#define IIC3_TAR_ADR                 (   (IIC3_BASE_ADR + IIC_TAR_OFFSET) )
#define IIC3_SAR_ADR                 (   (IIC3_BASE_ADR + IIC_SAR_OFFSET) )
#define IIC3_HS_MADDR_ADR            (   (IIC3_BASE_ADR + IIC_HS_MADDR_OFFSET) )
#define IIC3_DATA_CMD_ADR            (   (IIC3_BASE_ADR + IIC_DATA_CMD_OFFSET) )
#define IIC3_SS_HCNT_ADR             (   (IIC3_BASE_ADR + IIC_SS_HCNT_OFFSET) )
#define IIC3_SS_LCNT_ADR             (   (IIC3_BASE_ADR + IIC_SS_LCNT_OFFSET) )
#define IIC3_FS_HCNT_ADR             (   (IIC3_BASE_ADR + IIC_FS_HCNT_OFFSET) )
#define IIC3_FS_LCNT_ADR             (   (IIC3_BASE_ADR + IIC_FS_LCNT_OFFSET) )
#define IIC3_HS_HCNT_ADR             (   (IIC3_BASE_ADR + IIC_HS_HCNT_OFFSET) )
#define IIC3_HS_LCNT_ADR             (   (IIC3_BASE_ADR + IIC_HS_LCNT_OFFSET) )
#define IIC3_INTR_STAT_ADR           (   (IIC3_BASE_ADR + IIC_INTR_STAT_OFFSET) )
#define IIC3_INTR_MASK_ADR           (   (IIC3_BASE_ADR + IIC_INTR_MASK_OFFSET) )
#define IIC3_RAW_INTR_STAT_ADR       (   (IIC3_BASE_ADR + IIC_RAW_INTR_STAT_OFFSET) )
#define IIC3_RX_TL_ADR               (   (IIC3_BASE_ADR + IIC_RX_TL_OFFSET) )
#define IIC3_TX_TL_ADR               (   (IIC3_BASE_ADR + IIC_TX_TL_OFFSET) )
#define IIC3_CLR_INTR_ADR            (   (IIC3_BASE_ADR + IIC_CLR_INTR_OFFSET) )
#define IIC3_CLR_RX_UNDER_ADR        (   (IIC3_BASE_ADR + IIC_CLR_RX_UNDER_OFFSET) )
#define IIC3_CLR_RX_OVER_ADR         (   (IIC3_BASE_ADR + IIC_CLR_RX_OVER_OFFSET) )
#define IIC3_CLR_TX_OVER_ADR         (   (IIC3_BASE_ADR + IIC_CLR_TX_OVER_OFFSET) )
#define IIC3_CLR_RD_REQ_ADR          (   (IIC3_BASE_ADR + IIC_CLR_RD_REQ_OFFSET) )
#define IIC3_CLR_TX_ABRT_ADR         (   (IIC3_BASE_ADR + IIC_CLR_TX_ABRT_OFFSET) )
#define IIC3_CLR_RX_DONE_ADR         (   (IIC3_BASE_ADR + IIC_CLR_RX_DONE_OFFSET) )
#define IIC3_CLR_ACTIVITY_ADR        (   (IIC3_BASE_ADR + IIC_CLR_ACTIVITY_OFFSET) )
#define IIC3_CLR_STOP_DET_ADR        (   (IIC3_BASE_ADR + IIC_CLR_STOP_DET_OFFSET) )
#define IIC3_CLR_START_DET_ADR       (   (IIC3_BASE_ADR + IIC_CLR_START_DET_OFFSET) )
#define IIC3_CLR_GEN_CALL_ADR        (   (IIC3_BASE_ADR + IIC_CLR_GEN_CALL_OFFSET) )
#define IIC3_ENABLE_ADR              (   (IIC3_BASE_ADR + IIC_ENABLE_OFFSET) )
#define IIC3_STATUS_ADR              (   (IIC3_BASE_ADR + IIC_STATUS_OFFSET) )
#define IIC3_TXFLR_ADR               (   (IIC3_BASE_ADR + IIC_TXFLR_OFFSET) )
#define IIC3_RXFLR_ADR               (   (IIC3_BASE_ADR + IIC_RXFLR_OFFSET) )
#define IIC3_SDA_HOLD_ADR            (   (IIC3_BASE_ADR + IIC_SDA_HOLD_OFFSET) )
#define IIC3_TX_ABRT_SOURCE_ADR      (   (IIC3_BASE_ADR + IIC_TX_ABRT_SOURCE_OFFSET) )
#define IIC3_SLV_DATA_NACL_ONLY_ADR  (   (IIC3_BASE_ADR + IIC_SLV_DATA_NACL_ONLY_OFFSET) )
#define IIC3_DMA_CR_ADR              (   (IIC3_BASE_ADR + IIC_DMA_CR_OFFSET) )
#define IIC3_DMA_TDLR_ADR            (   (IIC3_BASE_ADR + IIC_DMA_TDLR_OFFSET) )
#define IIC3_DMA_RDLR_ADR            (   (IIC3_BASE_ADR + IIC_DMA_RDLR_OFFSET) )
#define IIC3_SDA_SETUP_ADR           (   (IIC3_BASE_ADR + IIC_SDA_SETUP_OFFSET) )
#define IIC3_ACK_GENERAL_CALL_ADR    (   (IIC3_BASE_ADR + IIC_ACK_GENERAL_CALL_OFFSET) )
#define IIC3_ENABLE_STATUS_ADR       (   (IIC3_BASE_ADR + IIC_ENABLE_STATUS_OFFSET) )
#define IIC3_FS_SPKLEN_ADR           (   (IIC3_BASE_ADR + IIC_FS_SPKLEN_OFFSET) )
#define IIC3_HS_SPKLEN_ADR           (   (IIC3_BASE_ADR + IIC_HS_SPKLEN_OFFSET) )
#define IIC3_COMP_PARAM_1_ADR        (   (IIC3_BASE_ADR + IIC_COMP_PARAM_1_OFFSET) )
#define IIC3_COMP_VERSION_ADR        (   (IIC3_BASE_ADR + IIC_COMP_VERSION_OFFSET) )
#define IIC3_COMP_TYPE_ADR           (   (IIC3_BASE_ADR + IIC_COMP_TYPE_OFFSET) )
#define IIC3_CPING_1BIT_WR           (   IIC3_TAR_ADR )
#define IIC4_BASE_ADR                (   (PBI_AP2_CONTROL_ADR + 0x40000) )
#define IIC4_CON_ADR                 (   (IIC4_BASE_ADR + IIC_CON_OFFSET) )
#define IIC4_TAR_ADR                 (   (IIC4_BASE_ADR + IIC_TAR_OFFSET) )
#define IIC4_SAR_ADR                 (   (IIC4_BASE_ADR + IIC_SAR_OFFSET) )
#define IIC4_HS_MADDR_ADR            (   (IIC4_BASE_ADR + IIC_HS_MADDR_OFFSET) )
#define IIC4_DATA_CMD_ADR            (   (IIC4_BASE_ADR + IIC_DATA_CMD_OFFSET) )
#define IIC4_SS_HCNT_ADR             (   (IIC4_BASE_ADR + IIC_SS_HCNT_OFFSET) )
#define IIC4_SS_LCNT_ADR             (   (IIC4_BASE_ADR + IIC_SS_LCNT_OFFSET) )
#define IIC4_FS_HCNT_ADR             (   (IIC4_BASE_ADR + IIC_FS_HCNT_OFFSET) )
#define IIC4_FS_LCNT_ADR             (   (IIC4_BASE_ADR + IIC_FS_LCNT_OFFSET) )
#define IIC4_HS_HCNT_ADR             (   (IIC4_BASE_ADR + IIC_HS_HCNT_OFFSET) )
#define IIC4_HS_LCNT_ADR             (   (IIC4_BASE_ADR + IIC_HS_LCNT_OFFSET) )
#define IIC4_INTR_STAT_ADR           (   (IIC4_BASE_ADR + IIC_INTR_STAT_OFFSET) )
#define IIC4_INTR_MASK_ADR           (   (IIC4_BASE_ADR + IIC_INTR_MASK_OFFSET) )
#define IIC4_RAW_INTR_STAT_ADR       (   (IIC4_BASE_ADR + IIC_RAW_INTR_STAT_OFFSET) )
#define IIC4_RX_TL_ADR               (   (IIC4_BASE_ADR + IIC_RX_TL_OFFSET) )
#define IIC4_TX_TL_ADR               (   (IIC4_BASE_ADR + IIC_TX_TL_OFFSET) )
#define IIC4_CLR_INTR_ADR            (   (IIC4_BASE_ADR + IIC_CLR_INTR_OFFSET) )
#define IIC4_CLR_RX_UNDER_ADR        (   (IIC4_BASE_ADR + IIC_CLR_RX_UNDER_OFFSET) )
#define IIC4_CLR_RX_OVER_ADR         (   (IIC4_BASE_ADR + IIC_CLR_RX_OVER_OFFSET) )
#define IIC4_CLR_TX_OVER_ADR         (   (IIC4_BASE_ADR + IIC_CLR_TX_OVER_OFFSET) )
#define IIC4_CLR_RD_REQ_ADR          (   (IIC4_BASE_ADR + IIC_CLR_RD_REQ_OFFSET) )
#define IIC4_CLR_TX_ABRT_ADR         (   (IIC4_BASE_ADR + IIC_CLR_TX_ABRT_OFFSET) )
#define IIC4_CLR_RX_DONE_ADR         (   (IIC4_BASE_ADR + IIC_CLR_RX_DONE_OFFSET) )
#define IIC4_CLR_ACTIVITY_ADR        (   (IIC4_BASE_ADR + IIC_CLR_ACTIVITY_OFFSET) )
#define IIC4_CLR_STOP_DET_ADR        (   (IIC4_BASE_ADR + IIC_CLR_STOP_DET_OFFSET) )
#define IIC4_CLR_START_DET_ADR       (   (IIC4_BASE_ADR + IIC_CLR_START_DET_OFFSET) )
#define IIC4_CLR_GEN_CALL_ADR        (   (IIC4_BASE_ADR + IIC_CLR_GEN_CALL_OFFSET) )
#define IIC4_ENABLE_ADR              (   (IIC4_BASE_ADR + IIC_ENABLE_OFFSET) )
#define IIC4_STATUS_ADR              (   (IIC4_BASE_ADR + IIC_STATUS_OFFSET) )
#define IIC4_TXFLR_ADR               (   (IIC4_BASE_ADR + IIC_TXFLR_OFFSET) )
#define IIC4_RXFLR_ADR               (   (IIC4_BASE_ADR + IIC_RXFLR_OFFSET) )
#define IIC4_SDA_HOLD_ADR            (   (IIC4_BASE_ADR + IIC_SDA_HOLD_OFFSET) )
#define IIC4_TX_ABRT_SOURCE_ADR      (   (IIC4_BASE_ADR + IIC_TX_ABRT_SOURCE_OFFSET) )
#define IIC4_SLV_DATA_NACL_ONLY_ADR  (   (IIC4_BASE_ADR + IIC_SLV_DATA_NACL_ONLY_OFFSET) )
#define IIC4_DMA_CR_ADR              (   (IIC4_BASE_ADR + IIC_DMA_CR_OFFSET) )
#define IIC4_DMA_TDLR_ADR            (   (IIC4_BASE_ADR + IIC_DMA_TDLR_OFFSET) )
#define IIC4_DMA_RDLR_ADR            (   (IIC4_BASE_ADR + IIC_DMA_RDLR_OFFSET) )
#define IIC4_SDA_SETUP_ADR           (   (IIC4_BASE_ADR + IIC_SDA_SETUP_OFFSET) )
#define IIC4_ACK_GENERAL_CALL_ADR    (   (IIC4_BASE_ADR + IIC_ACK_GENERAL_CALL_OFFSET) )
#define IIC4_ENABLE_STATUS_ADR       (   (IIC4_BASE_ADR + IIC_ENABLE_STATUS_OFFSET) )
#define IIC4_FS_SPKLEN_ADR           (   (IIC4_BASE_ADR + IIC_FS_SPKLEN_OFFSET) )
#define IIC4_HS_SPKLEN_ADR           (   (IIC4_BASE_ADR + IIC_HS_SPKLEN_OFFSET) )
#define IIC4_COMP_PARAM_1_ADR        (   (IIC4_BASE_ADR + IIC_COMP_PARAM_1_OFFSET) )
#define IIC4_COMP_VERSION_ADR        (   (IIC4_BASE_ADR + IIC_COMP_VERSION_OFFSET) )
#define IIC4_COMP_TYPE_ADR           (   (IIC4_BASE_ADR + IIC_COMP_TYPE_OFFSET) )
#define IIC4_CPING_1BIT_WR           (   IIC4_TAR_ADR )
#define SPI0_BASE_ADR                       (  (PBI_AP1_CONTROL_ADR + 0x40000) )
#define SPI0_CTRLR0_ADR                     (  (SPI0_BASE_ADR +  0x0) )
#define SPI0_CTRLR1_ADR                     (  (SPI0_BASE_ADR +  0x4) )
#define SPI0_SSIENR_ADR                     (  (SPI0_BASE_ADR +  0x8) )
#define SPI0_MWCR_ADR                       (  (SPI0_BASE_ADR +  0xc) )
#define SPI0_SER_ADR                        (  (SPI0_BASE_ADR + 0x10) )
#define SPI0_BAUDR_ADR                      (  (SPI0_BASE_ADR + 0x14) )
#define SPI0_TXFTLR_ADR                     (  (SPI0_BASE_ADR + 0x18) )
#define SPI0_RXFTLR_ADR                     (  (SPI0_BASE_ADR + 0x1c) )
#define SPI0_TXFLR_ADR                      (  (SPI0_BASE_ADR + 0x20) )
#define SPI0_RXFLR_ADR                      (  (SPI0_BASE_ADR + 0x24) )
#define SPI0_SR_ADR                         (  (SPI0_BASE_ADR + 0x28) )
#define SPI0_IMR_ADR                        (  (SPI0_BASE_ADR + 0x2c) )
#define SPI0_ISR_ADR                        (  (SPI0_BASE_ADR + 0x30) )
#define SPI0_RISR_ADR                       (  (SPI0_BASE_ADR + 0x34) )
#define SPI0_TXOICR_ADR                     (  (SPI0_BASE_ADR + 0x38) )
#define SPI0_RXOICR_ADR                     (  (SPI0_BASE_ADR + 0x3c) )
#define SPI0_RXUICR_ADR                     (  (SPI0_BASE_ADR + 0x40) )
#define SPI0_MSTICR_ADR                     (  (SPI0_BASE_ADR + 0x44) )
#define SPI0_ICR_ADR                        (  (SPI0_BASE_ADR + 0x48) )
#define SPI0_DMACR_ADR                      (  (SPI0_BASE_ADR + 0x4c) )
#define SPI0_DMATDLR_ADR                    (  (SPI0_BASE_ADR + 0x50) )
#define SPI0_DMARDLR_ADR                    (  (SPI0_BASE_ADR + 0x54) )
#define SPI0_IDR_ADR                        (  (SPI0_BASE_ADR + 0x58) )
#define SPI0_SSI_COMP_VERSION_ADR           (  (SPI0_BASE_ADR + 0x5c) )
#define SPI0_DR_ADR                         (  (SPI0_BASE_ADR + 0x60) )
#define SPI0_RX_SAMPLE_DLY_ADR              (  (SPI0_BASE_ADR + 0xf0) )
#define SPI0_SPI_CTRLR0_OFFSET              (  (SPI0_BASE_ADR + 0xf4) )
#define SPI0_RSVD_1_ADR                     (  (SPI0_BASE_ADR + 0xf8) )
#define SPI0_RSVD_2_ADR                     (  (SPI0_BASE_ADR + 0xfc) )
#define SPI1_BASE_ADR                       (  (PBI_AP1_CONTROL_ADR + 0x50000) )
#define SPI1_CTRLR0_ADR                     (  (SPI1_BASE_ADR +  0x0) )
#define SPI1_CTRLR1_ADR                     (  (SPI1_BASE_ADR +  0x4) )
#define SPI1_SSIENR_ADR                     (  (SPI1_BASE_ADR +  0x8) )
#define SPI1_MWCR_ADR                       (  (SPI1_BASE_ADR +  0xc) )
#define SPI1_SER_ADR                        (  (SPI1_BASE_ADR + 0x10) )
#define SPI1_BAUDR_ADR                      (  (SPI1_BASE_ADR + 0x14) )
#define SPI1_TXFTLR_ADR                     (  (SPI1_BASE_ADR + 0x18) )
#define SPI1_RXFTLR_ADR                     (  (SPI1_BASE_ADR + 0x1c) )
#define SPI1_TXFLR_ADR                      (  (SPI1_BASE_ADR + 0x20) )
#define SPI1_RXFLR_ADR                      (  (SPI1_BASE_ADR + 0x24) )
#define SPI1_SR_ADR                         (  (SPI1_BASE_ADR + 0x28) )
#define SPI1_IMR_ADR                        (  (SPI1_BASE_ADR + 0x2c) )
#define SPI1_ISR_ADR                        (  (SPI1_BASE_ADR + 0x30) )
#define SPI1_RISR_ADR                       (  (SPI1_BASE_ADR + 0x34) )
#define SPI1_TXOICR_ADR                     (  (SPI1_BASE_ADR + 0x38) )
#define SPI1_RXOICR_ADR                     (  (SPI1_BASE_ADR + 0x3c) )
#define SPI1_RXUICR_ADR                     (  (SPI1_BASE_ADR + 0x40) )
#define SPI1_MSTICR_ADR                     (  (SPI1_BASE_ADR + 0x44) )
#define SPI1_ICR_ADR                        (  (SPI1_BASE_ADR + 0x48) )
#define SPI1_DMACR_ADR                      (  (SPI1_BASE_ADR + 0x4c) )
#define SPI1_DMATDLR_ADR                    (  (SPI1_BASE_ADR + 0x50) )
#define SPI1_DMARDLR_ADR                    (  (SPI1_BASE_ADR + 0x54) )
#define SPI1_IDR_ADR                        (  (SPI1_BASE_ADR + 0x58) )
#define SPI1_SSI_COMP_VERSION_ADR           (  (SPI1_BASE_ADR + 0x5c) )
#define SPI1_DR_ADR                         (  (SPI1_BASE_ADR + 0x60) )
#define SPI1_RX_SAMPLE_DLY_ADR              (  (SPI1_BASE_ADR + 0xf0) )
#define SPI1_SPI_CTRLR0_OFFSET              (  (SPI1_BASE_ADR + 0xf4) )
#define SPI1_RSVD_1_ADR                     (  (SPI1_BASE_ADR + 0xf8) )
#define SPI1_RSVD_2_ADR                     (  (SPI1_BASE_ADR + 0xfc) )
#define SPI2_BASE_ADR                       (  (PBI_AP1_CONTROL_ADR + 0x60000) )
#define SPI2_CTRLR0_ADR                     (  (SPI2_BASE_ADR +  0x0) )
#define SPI2_CTRLR1_ADR                     (  (SPI2_BASE_ADR +  0x4) )
#define SPI2_SSIENR_ADR                     (  (SPI2_BASE_ADR +  0x8) )
#define SPI2_MWCR_ADR                       (  (SPI2_BASE_ADR +  0xc) )
#define SPI2_SER_ADR                        (  (SPI2_BASE_ADR + 0x10) )
#define SPI2_BAUDR_ADR                      (  (SPI2_BASE_ADR + 0x14) )
#define SPI2_TXFTLR_ADR                     (  (SPI2_BASE_ADR + 0x18) )
#define SPI2_RXFTLR_ADR                     (  (SPI2_BASE_ADR + 0x1c) )
#define SPI2_TXFLR_ADR                      (  (SPI2_BASE_ADR + 0x20) )
#define SPI2_RXFLR_ADR                      (  (SPI2_BASE_ADR + 0x24) )
#define SPI2_SR_ADR                         (  (SPI2_BASE_ADR + 0x28) )
#define SPI2_IMR_ADR                        (  (SPI2_BASE_ADR + 0x2c) )
#define SPI2_ISR_ADR                        (  (SPI2_BASE_ADR + 0x30) )
#define SPI2_RISR_ADR                       (  (SPI2_BASE_ADR + 0x34) )
#define SPI2_TXOICR_ADR                     (  (SPI2_BASE_ADR + 0x38) )
#define SPI2_RXOICR_ADR                     (  (SPI2_BASE_ADR + 0x3c) )
#define SPI2_RXUICR_ADR                     (  (SPI2_BASE_ADR + 0x40) )
#define SPI2_MSTICR_ADR                     (  (SPI2_BASE_ADR + 0x44) )
#define SPI2_ICR_ADR                        (  (SPI2_BASE_ADR + 0x48) )
#define SPI2_DMACR_ADR                      (  (SPI2_BASE_ADR + 0x4c) )
#define SPI2_DMATDLR_ADR                    (  (SPI2_BASE_ADR + 0x50) )
#define SPI2_DMARDLR_ADR                    (  (SPI2_BASE_ADR + 0x54) )
#define SPI2_IDR_ADR                        (  (SPI2_BASE_ADR + 0x58) )
#define SPI2_SSI_COMP_VERSION_ADR           (  (SPI2_BASE_ADR + 0x5c) )
#define SPI2_DR_ADR                         (  (SPI2_BASE_ADR + 0x60) )
#define SPI2_RX_SAMPLE_DLY_ADR              (  (SPI2_BASE_ADR + 0xf0) )
#define SPI2_SPI_CTRLR0_OFFSET              (  (SPI2_BASE_ADR + 0xf4) )
#define SPI2_RSVD_1_ADR                     (  (SPI2_BASE_ADR + 0xf8) )
#define SPI2_RSVD_2_ADR                     (  (SPI2_BASE_ADR + 0xfc) )
#define SPI3_BASE_ADR                       (  (PBI_AP1_CONTROL_ADR + 0x70000) )
#define SPI3_CTRLR0_ADR                     (  (SPI3_BASE_ADR +  0x0) )
#define SPI3_CTRLR1_ADR                     (  (SPI3_BASE_ADR +  0x4) )
#define SPI3_SSIENR_ADR                     (  (SPI3_BASE_ADR +  0x8) )
#define SPI3_MWCR_ADR                       (  (SPI3_BASE_ADR +  0xc) )
#define SPI3_SER_ADR                        (  (SPI3_BASE_ADR + 0x10) )
#define SPI3_BAUDR_ADR                      (  (SPI3_BASE_ADR + 0x14) )
#define SPI3_TXFTLR_ADR                     (  (SPI3_BASE_ADR + 0x18) )
#define SPI3_RXFTLR_ADR                     (  (SPI3_BASE_ADR + 0x1c) )
#define SPI3_TXFLR_ADR                      (  (SPI3_BASE_ADR + 0x20) )
#define SPI3_RXFLR_ADR                      (  (SPI3_BASE_ADR + 0x24) )
#define SPI3_SR_ADR                         (  (SPI3_BASE_ADR + 0x28) )
#define SPI3_IMR_ADR                        (  (SPI3_BASE_ADR + 0x2c) )
#define SPI3_ISR_ADR                        (  (SPI3_BASE_ADR + 0x30) )
#define SPI3_RISR_ADR                       (  (SPI3_BASE_ADR + 0x34) )
#define SPI3_TXOICR_ADR                     (  (SPI3_BASE_ADR + 0x38) )
#define SPI3_RXOICR_ADR                     (  (SPI3_BASE_ADR + 0x3c) )
#define SPI3_RXUICR_ADR                     (  (SPI3_BASE_ADR + 0x40) )
#define SPI3_MSTICR_ADR                     (  (SPI3_BASE_ADR + 0x44) )
#define SPI3_ICR_ADR                        (  (SPI3_BASE_ADR + 0x48) )
#define SPI3_DMACR_ADR                      (  (SPI3_BASE_ADR + 0x4c) )
#define SPI3_DMATDLR_ADR                    (  (SPI3_BASE_ADR + 0x50) )
#define SPI3_DMARDLR_ADR                    (  (SPI3_BASE_ADR + 0x54) )
#define SPI3_IDR_ADR                        (  (SPI3_BASE_ADR + 0x58) )
#define SPI3_SSI_COMP_VERSION_ADR           (  (SPI3_BASE_ADR + 0x5c) )
#define SPI3_DR_ADR                         (  (SPI3_BASE_ADR + 0x60) )
#define SPI3_RX_SAMPLE_DLY_ADR              (  (SPI3_BASE_ADR + 0xf0) )
#define SPI3_SPI_CTRLR0_OFFSET              (  (SPI3_BASE_ADR + 0xf4) )
#define SPI3_RSVD_1_ADR                     (  (SPI3_BASE_ADR + 0xf8) )
#define SPI3_RSVD_2_ADR                     (  (SPI3_BASE_ADR + 0xfc) )
#define SPI_CTRLR0_OFFSET                     (  ( 0x0) )
#define SPI_CTRLR1_OFFSET                     (  ( 0x4) )
#define SPI_SSIENR_OFFSET                     (  ( 0x8) )
#define SPI_MWCR_OFFSET                       (  ( 0xc) )
#define SPI_SER_OFFSET                        (  (0x10) )
#define SPI_BAUDR_OFFSET                      (  (0x14) )
#define SPI_TXFTLR_OFFSET                     (  (0x18) )
#define SPI_RXFTLR_OFFSET                     (  (0x1c) )
#define SPI_TXFLR_OFFSET                      (  (0x20) )
#define SPI_RXFLR_OFFSET                      (  (0x24) )
#define SPI_SR_OFFSET                         (  (0x28) )
#define SPI_IMR_OFFSET                        (  (0x2c) )
#define SPI_ISR_OFFSET                        (  (0x30) )
#define SPI_RISR_OFFSET                       (  (0x34) )
#define SPI_TXOICR_OFFSET                     (  (0x38) )
#define SPI_RXOICR_OFFSET                     (  (0x3c) )
#define SPI_RXUICR_OFFSET                     (  (0x40) )
#define SPI_MSTICR_OFFSET                     (  (0x44) )
#define SPI_ICR_OFFSET                        (  (0x48) )
#define SPI_DMACR_OFFSET                      (  (0x4c) )
#define SPI_DMATDLR_OFFSET                    (  (0x50) )
#define SPI_DMARDLR_OFFSET                    (  (0x54) )
#define SPI_IDR_OFFSET                        (  (0x58) )
#define SPI_SSI_COMP_VERSION_OFFSET           (  (0x5c) )
#define SPI_DR_OFFSET                         (  (0x60) )
#define SPI_RX_SAMPLE_DLY_OFFSET              (  (0xf0) )
#define SPI_SPI_CTRLR0_OFFSET                 (  (0xf4) )
#define SPI_RSVD_1_OFFSET                     (  (0xf8) )
#define SPI_RSVD_2_OFFSET                     (  (0xfc) )
#define I2S_IER                                   (   0x000 )
#define I2S_IRER                                  (   0x004 )
#define I2S_ITER                                  (   0x008 )
#define I2S_CER                                   (   0x00c )
#define I2S_CCR                                   (   0x010 )
#define I2S_RXFFR                                 (   0x014 )
#define I2S_TXFFR                                 (   0x018 )
#define I2S_LRBR0                                 (   0x020 )
#define I2S_LTHR0                                 (   0x020 )
#define I2S_RRBR0                                 (   0x024 )
#define I2S_RTHR0                                 (   0x024 )
#define I2S_RER0                                  (   0x028 )
#define I2S_TER0                                  (   0x02c )
#define I2S_RCR0                                  (   0x030 )
#define I2S_TCR0                                  (   0x034 )
#define I2S_ISR0                                  (   0x038 )
#define I2S_IMR0                                  (   0x03c )
#define I2S_ROR0                                  (   0x040 )
#define I2S_TOR0                                  (   0x044 )
#define I2S_RFCR0                                 (   0x048 )
#define I2S_TFCR0                                 (   0x04c )
#define I2S_RFF0                                  (   0x050 )
#define I2S_TFF0                                  (   0x054 )
#define I2S_LRBR1                                 (   0x060 )
#define I2S_LTHR1                                 (   0x060 )
#define I2S_RRBR1                                 (   0x064 )
#define I2S_RTHR1                                 (   0x064 )
#define I2S_RER1                                  (   0x068 )
#define I2S_TER1                                  (   0x06c )
#define I2S_RCR1                                  (   0x070 )
#define I2S_TCR1                                  (   0x074 )
#define I2S_ISR1                                  (   0x078 )
#define I2S_IMR1                                  (   0x07c )
#define I2S_ROR1                                  (   0x080 )
#define I2S_TOR1                                  (   0x084 )
#define I2S_RFCR1                                 (   0x088 )
#define I2S_TFCR1                                 (   0x08c )
#define I2S_RFF1                                  (   0x090 )
#define I2S_TFF1                                  (   0x094 )
#define I2S_LRBR2                                 (   0x0a0 )
#define I2S_LTHR2                                 (   0x0a0 )
#define I2S_RRBR2                                 (   0x0a4 )
#define I2S_RTHR2                                 (   0x0a4 )
#define I2S_RER2                                  (   0x0a8 )
#define I2S_TER2                                  (   0x0ac )
#define I2S_RCR2                                  (   0x0b0 )
#define I2S_TCR2                                  (   0x0b4 )
#define I2S_ISR2                                  (   0x0b8 )
#define I2S_IMR2                                  (   0x0bc )
#define I2S_ROR2                                  (   0x0c0 )
#define I2S_TOR2                                  (   0x0c4 )
#define I2S_RFCR2                                 (   0x0c8 )
#define I2S_TFCR2                                 (   0x0cc )
#define I2S_RFF2                                  (   0x0d0 )
#define I2S_TFF2                                  (   0x0d4 )
#define I2S_LRBR3                                 (   0x0e0 )
#define I2S_LTHR3                                 (   0x0e0 )
#define I2S_RRBR3                                 (   0x0e4 )
#define I2S_RTHR3                                 (   0x0e4 )
#define I2S_RER3                                  (   0x0e8 )
#define I2S_TER3                                  (   0x0ec )
#define I2S_RCR3                                  (   0x0f0 )
#define I2S_TCR3                                  (   0x0f4 )
#define I2S_ISR3                                  (   0x0f8 )
#define I2S_IMR3                                  (   0x0fc )
#define I2S_ROR3                                  (   0x100 )
#define I2S_TOR3                                  (   0x104 )
#define I2S_RFCR3                                 (   0x108 )
#define I2S_TFCR3                                 (   0x10c )
#define I2S_RFF3                                  (   0x110 )
#define I2S_TFF3                                  (   0x114 )
#define I2S_RXDMA                                 (   0x1c0 )
#define I2S_RRXDMA                                (   0x1c4 )
#define I2S_TXDMA                                 (   0x1c8 )
#define I2S_RTXDMA                                (   0x1cc )
#define I2S_COMP_PARAM_2                          (   0x1f0 )
#define I2S_COMP_PARAM_1                          (   0x1f4 )
#define I2S_COMP_VERSION                          (   0x1f8 )
#define I2S_COMP_TYPE                             (   0x1fc )
#define I2S0_BASE_ADR                              (   (PBI_AP1_CONTROL_ADR + 0x00000     ) )
#define I2S0_IER                                   (   (I2S0_BASE_ADR + I2S_IER          ) )
#define I2S0_IRER                                  (   (I2S0_BASE_ADR + I2S_IRER         ) )
#define I2S0_ITER                                  (   (I2S0_BASE_ADR + I2S_ITER         ) )
#define I2S0_CER                                   (   (I2S0_BASE_ADR + I2S_CER          ) )
#define I2S0_CCR                                   (   (I2S0_BASE_ADR + I2S_CCR          ) )
#define I2S0_RXFFR                                 (   (I2S0_BASE_ADR + I2S_RXFFR        ) )
#define I2S0_TXFFR                                 (   (I2S0_BASE_ADR + I2S_TXFFR        ) )
#define I2S0_LRBR0                                 (   (I2S0_BASE_ADR + I2S_LRBR0        ) )
#define I2S0_LTHR0                                 (   (I2S0_BASE_ADR + I2S_LTHR0        ) )
#define I2S0_RRBR0                                 (   (I2S0_BASE_ADR + I2S_RRBR0        ) )
#define I2S0_RTHR0                                 (   (I2S0_BASE_ADR + I2S_RTHR0        ) )
#define I2S0_RER0                                  (   (I2S0_BASE_ADR + I2S_RER0         ) )
#define I2S0_TER0                                  (   (I2S0_BASE_ADR + I2S_TER0         ) )
#define I2S0_RCR0                                  (   (I2S0_BASE_ADR + I2S_RCR0         ) )
#define I2S0_TCR0                                  (   (I2S0_BASE_ADR + I2S_TCR0         ) )
#define I2S0_ISR0                                  (   (I2S0_BASE_ADR + I2S_ISR0         ) )
#define I2S0_IMR0                                  (   (I2S0_BASE_ADR + I2S_IMR0         ) )
#define I2S0_ROR0                                  (   (I2S0_BASE_ADR + I2S_ROR0         ) )
#define I2S0_TOR0                                  (   (I2S0_BASE_ADR + I2S_TOR0         ) )
#define I2S0_RFCR0                                 (   (I2S0_BASE_ADR + I2S_RFCR0        ) )
#define I2S0_TFCR0                                 (   (I2S0_BASE_ADR + I2S_TFCR0        ) )
#define I2S0_RFF0                                  (   (I2S0_BASE_ADR + I2S_RFF0         ) )
#define I2S0_TFF0                                  (   (I2S0_BASE_ADR + I2S_TFF0         ) )
#define I2S0_LRBR1                                 (   (I2S0_BASE_ADR + I2S_LRBR1        ) )
#define I2S0_LTHR1                                 (   (I2S0_BASE_ADR + I2S_LTHR1        ) )
#define I2S0_RRBR1                                 (   (I2S0_BASE_ADR + I2S_RRBR1        ) )
#define I2S0_RTHR1                                 (   (I2S0_BASE_ADR + I2S_RTHR1        ) )
#define I2S0_RER1                                  (   (I2S0_BASE_ADR + I2S_RER1         ) )
#define I2S0_TER1                                  (   (I2S0_BASE_ADR + I2S_TER1         ) )
#define I2S0_RCR1                                  (   (I2S0_BASE_ADR + I2S_RCR1         ) )
#define I2S0_TCR1                                  (   (I2S0_BASE_ADR + I2S_TCR1         ) )
#define I2S0_ISR1                                  (   (I2S0_BASE_ADR + I2S_ISR1         ) )
#define I2S0_IMR1                                  (   (I2S0_BASE_ADR + I2S_IMR1         ) )
#define I2S0_ROR1                                  (   (I2S0_BASE_ADR + I2S_ROR1         ) )
#define I2S0_TOR1                                  (   (I2S0_BASE_ADR + I2S_TOR1         ) )
#define I2S0_RFCR1                                 (   (I2S0_BASE_ADR + I2S_RFCR1        ) )
#define I2S0_TFCR1                                 (   (I2S0_BASE_ADR + I2S_TFCR1        ) )
#define I2S0_RFF1                                  (   (I2S0_BASE_ADR + I2S_RFF1         ) )
#define I2S0_TFF1                                  (   (I2S0_BASE_ADR + I2S_TFF1         ) )
#define I2S0_LRBR2                                 (   (I2S0_BASE_ADR + I2S_LRBR2        ) )
#define I2S0_LTHR2                                 (   (I2S0_BASE_ADR + I2S_LTHR2        ) )
#define I2S0_RRBR2                                 (   (I2S0_BASE_ADR + I2S_RRBR2        ) )
#define I2S0_RTHR2                                 (   (I2S0_BASE_ADR + I2S_RTHR2        ) )
#define I2S0_RER2                                  (   (I2S0_BASE_ADR + I2S_RER2         ) )
#define I2S0_TER2                                  (   (I2S0_BASE_ADR + I2S_TER2         ) )
#define I2S0_RCR2                                  (   (I2S0_BASE_ADR + I2S_RCR2         ) )
#define I2S0_TCR2                                  (   (I2S0_BASE_ADR + I2S_TCR2         ) )
#define I2S0_ISR2                                  (   (I2S0_BASE_ADR + I2S_ISR2         ) )
#define I2S0_IMR2                                  (   (I2S0_BASE_ADR + I2S_IMR2         ) )
#define I2S0_ROR2                                  (   (I2S0_BASE_ADR + I2S_ROR2         ) )
#define I2S0_TOR2                                  (   (I2S0_BASE_ADR + I2S_TOR2         ) )
#define I2S0_RFCR2                                 (   (I2S0_BASE_ADR + I2S_RFCR2        ) )
#define I2S0_TFCR2                                 (   (I2S0_BASE_ADR + I2S_TFCR2        ) )
#define I2S0_RFF2                                  (   (I2S0_BASE_ADR + I2S_RFF2         ) )
#define I2S0_TFF2                                  (   (I2S0_BASE_ADR + I2S_TFF2         ) )
#define I2S0_LRBR3                                 (   (I2S0_BASE_ADR + I2S_LRBR3        ) )
#define I2S0_LTHR3                                 (   (I2S0_BASE_ADR + I2S_LTHR3        ) )
#define I2S0_RRBR3                                 (   (I2S0_BASE_ADR + I2S_RRBR3        ) )
#define I2S0_RTHR3                                 (   (I2S0_BASE_ADR + I2S_RTHR3        ) )
#define I2S0_RER3                                  (   (I2S0_BASE_ADR + I2S_RER3         ) )
#define I2S0_TER3                                  (   (I2S0_BASE_ADR + I2S_TER3         ) )
#define I2S0_RCR3                                  (   (I2S0_BASE_ADR + I2S_RCR3         ) )
#define I2S0_TCR3                                  (   (I2S0_BASE_ADR + I2S_TCR3         ) )
#define I2S0_ISR3                                  (   (I2S0_BASE_ADR + I2S_ISR3         ) )
#define I2S0_IMR3                                  (   (I2S0_BASE_ADR + I2S_IMR3         ) )
#define I2S0_ROR3                                  (   (I2S0_BASE_ADR + I2S_ROR3         ) )
#define I2S0_TOR3                                  (   (I2S0_BASE_ADR + I2S_TOR3         ) )
#define I2S0_RFCR3                                 (   (I2S0_BASE_ADR + I2S_RFCR3        ) )
#define I2S0_TFCR3                                 (   (I2S0_BASE_ADR + I2S_TFCR3        ) )
#define I2S0_RFF3                                  (   (I2S0_BASE_ADR + I2S_RFF3         ) )
#define I2S0_TFF3                                  (   (I2S0_BASE_ADR + I2S_TFF3         ) )
#define I2S0_RXDMA                                 (   (I2S0_BASE_ADR + I2S_RXDMA        ) )
#define I2S0_RRXDMA                                (   (I2S0_BASE_ADR + I2S_RRXDMA       ) )
#define I2S0_TXDMA                                 (   (I2S0_BASE_ADR + I2S_TXDMA        ) )
#define I2S0_RTXDMA                                (   (I2S0_BASE_ADR + I2S_RTXDMA       ) )
#define I2S0_COMP_PARAM_2                          (   (I2S0_BASE_ADR + I2S_COMP_PARAM_2 ) )
#define I2S0_COMP_PARAM_1                          (   (I2S0_BASE_ADR + I2S_COMP_PARAM_1 ) )
#define I2S0_COMP_VERSION                          (   (I2S0_BASE_ADR + I2S_COMP_VERSION ) )
#define I2S0_COMP_TYPE                             (   (I2S0_BASE_ADR + I2S_COMP_TYPE    ) )
#define I2S1_BASE_ADR                              (   (PBI_AP1_CONTROL_ADR + 0x10000     ) )
#define I2S1_IER                                   (   (I2S1_BASE_ADR + I2S_IER          ) )
#define I2S1_IRER                                  (   (I2S1_BASE_ADR + I2S_IRER         ) )
#define I2S1_ITER                                  (   (I2S1_BASE_ADR + I2S_ITER         ) )
#define I2S1_CER                                   (   (I2S1_BASE_ADR + I2S_CER          ) )
#define I2S1_CCR                                   (   (I2S1_BASE_ADR + I2S_CCR          ) )
#define I2S1_RXFFR                                 (   (I2S1_BASE_ADR + I2S_RXFFR        ) )
#define I2S1_TXFFR                                 (   (I2S1_BASE_ADR + I2S_TXFFR        ) )
#define I2S1_LRBR0                                 (   (I2S1_BASE_ADR + I2S_LRBR0        ) )
#define I2S1_LTHR0                                 (   (I2S1_BASE_ADR + I2S_LTHR0        ) )
#define I2S1_RRBR0                                 (   (I2S1_BASE_ADR + I2S_RRBR0        ) )
#define I2S1_RTHR0                                 (   (I2S1_BASE_ADR + I2S_RTHR0        ) )
#define I2S1_RER0                                  (   (I2S1_BASE_ADR + I2S_RER0         ) )
#define I2S1_TER0                                  (   (I2S1_BASE_ADR + I2S_TER0         ) )
#define I2S1_RCR0                                  (   (I2S1_BASE_ADR + I2S_RCR0         ) )
#define I2S1_TCR0                                  (   (I2S1_BASE_ADR + I2S_TCR0         ) )
#define I2S1_ISR0                                  (   (I2S1_BASE_ADR + I2S_ISR0         ) )
#define I2S1_IMR0                                  (   (I2S1_BASE_ADR + I2S_IMR0         ) )
#define I2S1_ROR0                                  (   (I2S1_BASE_ADR + I2S_ROR0         ) )
#define I2S1_TOR0                                  (   (I2S1_BASE_ADR + I2S_TOR0         ) )
#define I2S1_RFCR0                                 (   (I2S1_BASE_ADR + I2S_RFCR0        ) )
#define I2S1_TFCR0                                 (   (I2S1_BASE_ADR + I2S_TFCR0        ) )
#define I2S1_RFF0                                  (   (I2S1_BASE_ADR + I2S_RFF0         ) )
#define I2S1_TFF0                                  (   (I2S1_BASE_ADR + I2S_TFF0         ) )
#define I2S1_LRBR1                                 (   (I2S1_BASE_ADR + I2S_LRBR1        ) )
#define I2S1_LTHR1                                 (   (I2S1_BASE_ADR + I2S_LTHR1        ) )
#define I2S1_RRBR1                                 (   (I2S1_BASE_ADR + I2S_RRBR1        ) )
#define I2S1_RTHR1                                 (   (I2S1_BASE_ADR + I2S_RTHR1        ) )
#define I2S1_RER1                                  (   (I2S1_BASE_ADR + I2S_RER1         ) )
#define I2S1_TER1                                  (   (I2S1_BASE_ADR + I2S_TER1         ) )
#define I2S1_RCR1                                  (   (I2S1_BASE_ADR + I2S_RCR1         ) )
#define I2S1_TCR1                                  (   (I2S1_BASE_ADR + I2S_TCR1         ) )
#define I2S1_ISR1                                  (   (I2S1_BASE_ADR + I2S_ISR1         ) )
#define I2S1_IMR1                                  (   (I2S1_BASE_ADR + I2S_IMR1         ) )
#define I2S1_ROR1                                  (   (I2S1_BASE_ADR + I2S_ROR1         ) )
#define I2S1_TOR1                                  (   (I2S1_BASE_ADR + I2S_TOR1         ) )
#define I2S1_RFCR1                                 (   (I2S1_BASE_ADR + I2S_RFCR1        ) )
#define I2S1_TFCR1                                 (   (I2S1_BASE_ADR + I2S_TFCR1        ) )
#define I2S1_RFF1                                  (   (I2S1_BASE_ADR + I2S_RFF1         ) )
#define I2S1_TFF1                                  (   (I2S1_BASE_ADR + I2S_TFF1         ) )
#define I2S1_LRBR2                                 (   (I2S1_BASE_ADR + I2S_LRBR2        ) )
#define I2S1_LTHR2                                 (   (I2S1_BASE_ADR + I2S_LTHR2        ) )
#define I2S1_RRBR2                                 (   (I2S1_BASE_ADR + I2S_RRBR2        ) )
#define I2S1_RTHR2                                 (   (I2S1_BASE_ADR + I2S_RTHR2        ) )
#define I2S1_RER2                                  (   (I2S1_BASE_ADR + I2S_RER2         ) )
#define I2S1_TER2                                  (   (I2S1_BASE_ADR + I2S_TER2         ) )
#define I2S1_RCR2                                  (   (I2S1_BASE_ADR + I2S_RCR2         ) )
#define I2S1_TCR2                                  (   (I2S1_BASE_ADR + I2S_TCR2         ) )
#define I2S1_ISR2                                  (   (I2S1_BASE_ADR + I2S_ISR2         ) )
#define I2S1_IMR2                                  (   (I2S1_BASE_ADR + I2S_IMR2         ) )
#define I2S1_ROR2                                  (   (I2S1_BASE_ADR + I2S_ROR2         ) )
#define I2S1_TOR2                                  (   (I2S1_BASE_ADR + I2S_TOR2         ) )
#define I2S1_RFCR2                                 (   (I2S1_BASE_ADR + I2S_RFCR2        ) )
#define I2S1_TFCR2                                 (   (I2S1_BASE_ADR + I2S_TFCR2        ) )
#define I2S1_RFF2                                  (   (I2S1_BASE_ADR + I2S_RFF2         ) )
#define I2S1_TFF2                                  (   (I2S1_BASE_ADR + I2S_TFF2         ) )
#define I2S1_LRBR3                                 (   (I2S1_BASE_ADR + I2S_LRBR3        ) )
#define I2S1_LTHR3                                 (   (I2S1_BASE_ADR + I2S_LTHR3        ) )
#define I2S1_RRBR3                                 (   (I2S1_BASE_ADR + I2S_RRBR3        ) )
#define I2S1_RTHR3                                 (   (I2S1_BASE_ADR + I2S_RTHR3        ) )
#define I2S1_RER3                                  (   (I2S1_BASE_ADR + I2S_RER3         ) )
#define I2S1_TER3                                  (   (I2S1_BASE_ADR + I2S_TER3         ) )
#define I2S1_RCR3                                  (   (I2S1_BASE_ADR + I2S_RCR3         ) )
#define I2S1_TCR3                                  (   (I2S1_BASE_ADR + I2S_TCR3         ) )
#define I2S1_ISR3                                  (   (I2S1_BASE_ADR + I2S_ISR3         ) )
#define I2S1_IMR3                                  (   (I2S1_BASE_ADR + I2S_IMR3         ) )
#define I2S1_ROR3                                  (   (I2S1_BASE_ADR + I2S_ROR3         ) )
#define I2S1_TOR3                                  (   (I2S1_BASE_ADR + I2S_TOR3         ) )
#define I2S1_RFCR3                                 (   (I2S1_BASE_ADR + I2S_RFCR3        ) )
#define I2S1_TFCR3                                 (   (I2S1_BASE_ADR + I2S_TFCR3        ) )
#define I2S1_RFF3                                  (   (I2S1_BASE_ADR + I2S_RFF3         ) )
#define I2S1_TFF3                                  (   (I2S1_BASE_ADR + I2S_TFF3         ) )
#define I2S1_RXDMA                                 (   (I2S1_BASE_ADR + I2S_RXDMA        ) )
#define I2S1_RRXDMA                                (   (I2S1_BASE_ADR + I2S_RRXDMA       ) )
#define I2S1_TXDMA                                 (   (I2S1_BASE_ADR + I2S_TXDMA        ) )
#define I2S1_RTXDMA                                (   (I2S1_BASE_ADR + I2S_RTXDMA       ) )
#define I2S1_COMP_PARAM_2                          (   (I2S1_BASE_ADR + I2S_COMP_PARAM_2 ) )
#define I2S1_COMP_PARAM_1                          (   (I2S1_BASE_ADR + I2S_COMP_PARAM_1 ) )
#define I2S1_COMP_VERSION                          (   (I2S1_BASE_ADR + I2S_COMP_VERSION ) )
#define I2S1_COMP_TYPE                             (   (I2S1_BASE_ADR + I2S_COMP_TYPE    ) )
#define I2S2_BASE_ADR                              (   (PBI_AP1_CONTROL_ADR + 0x20000) )
#define I2S2_IER                                   (   (I2S2_BASE_ADR + I2S_IER          ) )
#define I2S2_IRER                                  (   (I2S2_BASE_ADR + I2S_IRER         ) )
#define I2S2_ITER                                  (   (I2S2_BASE_ADR + I2S_ITER         ) )
#define I2S2_CER                                   (   (I2S2_BASE_ADR + I2S_CER          ) )
#define I2S2_CCR                                   (   (I2S2_BASE_ADR + I2S_CCR          ) )
#define I2S2_RXFFR                                 (   (I2S2_BASE_ADR + I2S_RXFFR        ) )
#define I2S2_TXFFR                                 (   (I2S2_BASE_ADR + I2S_TXFFR        ) )
#define I2S2_LRBR0                                 (   (I2S2_BASE_ADR + I2S_LRBR0        ) )
#define I2S2_LTHR0                                 (   (I2S2_BASE_ADR + I2S_LTHR0        ) )
#define I2S2_RRBR0                                 (   (I2S2_BASE_ADR + I2S_RRBR0        ) )
#define I2S2_RTHR0                                 (   (I2S2_BASE_ADR + I2S_RTHR0        ) )
#define I2S2_RER0                                  (   (I2S2_BASE_ADR + I2S_RER0         ) )
#define I2S2_TER0                                  (   (I2S2_BASE_ADR + I2S_TER0         ) )
#define I2S2_RCR0                                  (   (I2S2_BASE_ADR + I2S_RCR0         ) )
#define I2S2_TCR0                                  (   (I2S2_BASE_ADR + I2S_TCR0         ) )
#define I2S2_ISR0                                  (   (I2S2_BASE_ADR + I2S_ISR0         ) )
#define I2S2_IMR0                                  (   (I2S2_BASE_ADR + I2S_IMR0         ) )
#define I2S2_ROR0                                  (   (I2S2_BASE_ADR + I2S_ROR0         ) )
#define I2S2_TOR0                                  (   (I2S2_BASE_ADR + I2S_TOR0         ) )
#define I2S2_RFCR0                                 (   (I2S2_BASE_ADR + I2S_RFCR0        ) )
#define I2S2_TFCR0                                 (   (I2S2_BASE_ADR + I2S_TFCR0        ) )
#define I2S2_RFF0                                  (   (I2S2_BASE_ADR + I2S_RFF0         ) )
#define I2S2_TFF0                                  (   (I2S2_BASE_ADR + I2S_TFF0         ) )
#define I2S2_LRBR1                                 (   (I2S2_BASE_ADR + I2S_LRBR1        ) )
#define I2S2_LTHR1                                 (   (I2S2_BASE_ADR + I2S_LTHR1        ) )
#define I2S2_RRBR1                                 (   (I2S2_BASE_ADR + I2S_RRBR1        ) )
#define I2S2_RTHR1                                 (   (I2S2_BASE_ADR + I2S_RTHR1        ) )
#define I2S2_RER1                                  (   (I2S2_BASE_ADR + I2S_RER1         ) )
#define I2S2_TER1                                  (   (I2S2_BASE_ADR + I2S_TER1         ) )
#define I2S2_RCR1                                  (   (I2S2_BASE_ADR + I2S_RCR1         ) )
#define I2S2_TCR1                                  (   (I2S2_BASE_ADR + I2S_TCR1         ) )
#define I2S2_ISR1                                  (   (I2S2_BASE_ADR + I2S_ISR1         ) )
#define I2S2_IMR1                                  (   (I2S2_BASE_ADR + I2S_IMR1         ) )
#define I2S2_ROR1                                  (   (I2S2_BASE_ADR + I2S_ROR1         ) )
#define I2S2_TOR1                                  (   (I2S2_BASE_ADR + I2S_TOR1         ) )
#define I2S2_RFCR1                                 (   (I2S2_BASE_ADR + I2S_RFCR1        ) )
#define I2S2_TFCR1                                 (   (I2S2_BASE_ADR + I2S_TFCR1        ) )
#define I2S2_RFF1                                  (   (I2S2_BASE_ADR + I2S_RFF1         ) )
#define I2S2_TFF1                                  (   (I2S2_BASE_ADR + I2S_TFF1         ) )
#define I2S2_LRBR2                                 (   (I2S2_BASE_ADR + I2S_LRBR2        ) )
#define I2S2_LTHR2                                 (   (I2S2_BASE_ADR + I2S_LTHR2        ) )
#define I2S2_RRBR2                                 (   (I2S2_BASE_ADR + I2S_RRBR2        ) )
#define I2S2_RTHR2                                 (   (I2S2_BASE_ADR + I2S_RTHR2        ) )
#define I2S2_RER2                                  (   (I2S2_BASE_ADR + I2S_RER2         ) )
#define I2S2_TER2                                  (   (I2S2_BASE_ADR + I2S_TER2         ) )
#define I2S2_RCR2                                  (   (I2S2_BASE_ADR + I2S_RCR2         ) )
#define I2S2_TCR2                                  (   (I2S2_BASE_ADR + I2S_TCR2         ) )
#define I2S2_ISR2                                  (   (I2S2_BASE_ADR + I2S_ISR2         ) )
#define I2S2_IMR2                                  (   (I2S2_BASE_ADR + I2S_IMR2         ) )
#define I2S2_ROR2                                  (   (I2S2_BASE_ADR + I2S_ROR2         ) )
#define I2S2_TOR2                                  (   (I2S2_BASE_ADR + I2S_TOR2         ) )
#define I2S2_RFCR2                                 (   (I2S2_BASE_ADR + I2S_RFCR2        ) )
#define I2S2_TFCR2                                 (   (I2S2_BASE_ADR + I2S_TFCR2        ) )
#define I2S2_RFF2                                  (   (I2S2_BASE_ADR + I2S_RFF2         ) )
#define I2S2_TFF2                                  (   (I2S2_BASE_ADR + I2S_TFF2         ) )
#define I2S2_LRBR3                                 (   (I2S2_BASE_ADR + I2S_LRBR3        ) )
#define I2S2_LTHR3                                 (   (I2S2_BASE_ADR + I2S_LTHR3        ) )
#define I2S2_RRBR3                                 (   (I2S2_BASE_ADR + I2S_RRBR3        ) )
#define I2S2_RTHR3                                 (   (I2S2_BASE_ADR + I2S_RTHR3        ) )
#define I2S2_RER3                                  (   (I2S2_BASE_ADR + I2S_RER3         ) )
#define I2S2_TER3                                  (   (I2S2_BASE_ADR + I2S_TER3         ) )
#define I2S2_RCR3                                  (   (I2S2_BASE_ADR + I2S_RCR3         ) )
#define I2S2_TCR3                                  (   (I2S2_BASE_ADR + I2S_TCR3         ) )
#define I2S2_ISR3                                  (   (I2S2_BASE_ADR + I2S_ISR3         ) )
#define I2S2_IMR3                                  (   (I2S2_BASE_ADR + I2S_IMR3         ) )
#define I2S2_ROR3                                  (   (I2S2_BASE_ADR + I2S_ROR3         ) )
#define I2S2_TOR3                                  (   (I2S2_BASE_ADR + I2S_TOR3         ) )
#define I2S2_RFCR3                                 (   (I2S2_BASE_ADR + I2S_RFCR3        ) )
#define I2S2_TFCR3                                 (   (I2S2_BASE_ADR + I2S_TFCR3        ) )
#define I2S2_RFF3                                  (   (I2S2_BASE_ADR + I2S_RFF3         ) )
#define I2S2_TFF3                                  (   (I2S2_BASE_ADR + I2S_TFF3         ) )
#define I2S2_RXDMA                                 (   (I2S2_BASE_ADR + I2S_RXDMA        ) )
#define I2S2_RRXDMA                                (   (I2S2_BASE_ADR + I2S_RRXDMA       ) )
#define I2S2_TXDMA                                 (   (I2S2_BASE_ADR + I2S_TXDMA        ) )
#define I2S2_RTXDMA                                (   (I2S2_BASE_ADR + I2S_RTXDMA       ) )
#define I2S2_COMP_PARAM_2                          (   (I2S2_BASE_ADR + I2S_COMP_PARAM_2 ) )
#define I2S2_COMP_PARAM_1                          (   (I2S2_BASE_ADR + I2S_COMP_PARAM_1 ) )
#define I2S2_COMP_VERSION                          (   (I2S2_BASE_ADR + I2S_COMP_VERSION ) )
#define I2S2_COMP_TYPE                             (   (I2S2_BASE_ADR + I2S_COMP_TYPE    ) )
#define I2S3_BASE_ADR                              (   (PBI_AP1_CONTROL_ADR + 0x30000) )
#define I2S3_IER                                   (   (I2S3_BASE_ADR + I2S_IER          ) )
#define I2S3_IRER                                  (   (I2S3_BASE_ADR + I2S_IRER         ) )
#define I2S3_ITER                                  (   (I2S3_BASE_ADR + I2S_ITER         ) )
#define I2S3_CER                                   (   (I2S3_BASE_ADR + I2S_CER          ) )
#define I2S3_CCR                                   (   (I2S3_BASE_ADR + I2S_CCR          ) )
#define I2S3_RXFFR                                 (   (I2S3_BASE_ADR + I2S_RXFFR        ) )
#define I2S3_TXFFR                                 (   (I2S3_BASE_ADR + I2S_TXFFR        ) )
#define I2S3_LRBR0                                 (   (I2S3_BASE_ADR + I2S_LRBR0        ) )
#define I2S3_LTHR0                                 (   (I2S3_BASE_ADR + I2S_LTHR0        ) )
#define I2S3_RRBR0                                 (   (I2S3_BASE_ADR + I2S_RRBR0        ) )
#define I2S3_RTHR0                                 (   (I2S3_BASE_ADR + I2S_RTHR0        ) )
#define I2S3_RER0                                  (   (I2S3_BASE_ADR + I2S_RER0         ) )
#define I2S3_TER0                                  (   (I2S3_BASE_ADR + I2S_TER0         ) )
#define I2S3_RCR0                                  (   (I2S3_BASE_ADR + I2S_RCR0         ) )
#define I2S3_TCR0                                  (   (I2S3_BASE_ADR + I2S_TCR0         ) )
#define I2S3_ISR0                                  (   (I2S3_BASE_ADR + I2S_ISR0         ) )
#define I2S3_IMR0                                  (   (I2S3_BASE_ADR + I2S_IMR0         ) )
#define I2S3_ROR0                                  (   (I2S3_BASE_ADR + I2S_ROR0         ) )
#define I2S3_TOR0                                  (   (I2S3_BASE_ADR + I2S_TOR0         ) )
#define I2S3_RFCR0                                 (   (I2S3_BASE_ADR + I2S_RFCR0        ) )
#define I2S3_TFCR0                                 (   (I2S3_BASE_ADR + I2S_TFCR0        ) )
#define I2S3_RFF0                                  (   (I2S3_BASE_ADR + I2S_RFF0         ) )
#define I2S3_TFF0                                  (   (I2S3_BASE_ADR + I2S_TFF0         ) )
#define I2S3_LRBR1                                 (   (I2S3_BASE_ADR + I2S_LRBR1        ) )
#define I2S3_LTHR1                                 (   (I2S3_BASE_ADR + I2S_LTHR1        ) )
#define I2S3_RRBR1                                 (   (I2S3_BASE_ADR + I2S_RRBR1        ) )
#define I2S3_RTHR1                                 (   (I2S3_BASE_ADR + I2S_RTHR1        ) )
#define I2S3_RER1                                  (   (I2S3_BASE_ADR + I2S_RER1         ) )
#define I2S3_TER1                                  (   (I2S3_BASE_ADR + I2S_TER1         ) )
#define I2S3_RCR1                                  (   (I2S3_BASE_ADR + I2S_RCR1         ) )
#define I2S3_TCR1                                  (   (I2S3_BASE_ADR + I2S_TCR1         ) )
#define I2S3_ISR1                                  (   (I2S3_BASE_ADR + I2S_ISR1         ) )
#define I2S3_IMR1                                  (   (I2S3_BASE_ADR + I2S_IMR1         ) )
#define I2S3_ROR1                                  (   (I2S3_BASE_ADR + I2S_ROR1         ) )
#define I2S3_TOR1                                  (   (I2S3_BASE_ADR + I2S_TOR1         ) )
#define I2S3_RFCR1                                 (   (I2S3_BASE_ADR + I2S_RFCR1        ) )
#define I2S3_TFCR1                                 (   (I2S3_BASE_ADR + I2S_TFCR1        ) )
#define I2S3_RFF1                                  (   (I2S3_BASE_ADR + I2S_RFF1         ) )
#define I2S3_TFF1                                  (   (I2S3_BASE_ADR + I2S_TFF1         ) )
#define I2S3_LRBR2                                 (   (I2S3_BASE_ADR + I2S_LRBR2        ) )
#define I2S3_LTHR2                                 (   (I2S3_BASE_ADR + I2S_LTHR2        ) )
#define I2S3_RRBR2                                 (   (I2S3_BASE_ADR + I2S_RRBR2        ) )
#define I2S3_RTHR2                                 (   (I2S3_BASE_ADR + I2S_RTHR2        ) )
#define I2S3_RER2                                  (   (I2S3_BASE_ADR + I2S_RER2         ) )
#define I2S3_TER2                                  (   (I2S3_BASE_ADR + I2S_TER2         ) )
#define I2S3_RCR2                                  (   (I2S3_BASE_ADR + I2S_RCR2         ) )
#define I2S3_TCR2                                  (   (I2S3_BASE_ADR + I2S_TCR2         ) )
#define I2S3_ISR2                                  (   (I2S3_BASE_ADR + I2S_ISR2         ) )
#define I2S3_IMR2                                  (   (I2S3_BASE_ADR + I2S_IMR2         ) )
#define I2S3_ROR2                                  (   (I2S3_BASE_ADR + I2S_ROR2         ) )
#define I2S3_TOR2                                  (   (I2S3_BASE_ADR + I2S_TOR2         ) )
#define I2S3_RFCR2                                 (   (I2S3_BASE_ADR + I2S_RFCR2        ) )
#define I2S3_TFCR2                                 (   (I2S3_BASE_ADR + I2S_TFCR2        ) )
#define I2S3_RFF2                                  (   (I2S3_BASE_ADR + I2S_RFF2         ) )
#define I2S3_TFF2                                  (   (I2S3_BASE_ADR + I2S_TFF2         ) )
#define I2S3_LRBR3                                 (   (I2S3_BASE_ADR + I2S_LRBR3        ) )
#define I2S3_LTHR3                                 (   (I2S3_BASE_ADR + I2S_LTHR3        ) )
#define I2S3_RRBR3                                 (   (I2S3_BASE_ADR + I2S_RRBR3        ) )
#define I2S3_RTHR3                                 (   (I2S3_BASE_ADR + I2S_RTHR3        ) )
#define I2S3_RER3                                  (   (I2S3_BASE_ADR + I2S_RER3         ) )
#define I2S3_TER3                                  (   (I2S3_BASE_ADR + I2S_TER3         ) )
#define I2S3_RCR3                                  (   (I2S3_BASE_ADR + I2S_RCR3         ) )
#define I2S3_TCR3                                  (   (I2S3_BASE_ADR + I2S_TCR3         ) )
#define I2S3_ISR3                                  (   (I2S3_BASE_ADR + I2S_ISR3         ) )
#define I2S3_IMR3                                  (   (I2S3_BASE_ADR + I2S_IMR3         ) )
#define I2S3_ROR3                                  (   (I2S3_BASE_ADR + I2S_ROR3         ) )
#define I2S3_TOR3                                  (   (I2S3_BASE_ADR + I2S_TOR3         ) )
#define I2S3_RFCR3                                 (   (I2S3_BASE_ADR + I2S_RFCR3        ) )
#define I2S3_TFCR3                                 (   (I2S3_BASE_ADR + I2S_TFCR3        ) )
#define I2S3_RFF3                                  (   (I2S3_BASE_ADR + I2S_RFF3         ) )
#define I2S3_TFF3                                  (   (I2S3_BASE_ADR + I2S_TFF3         ) )
#define I2S3_RXDMA                                 (   (I2S3_BASE_ADR + I2S_RXDMA        ) )
#define I2S3_RRXDMA                                (   (I2S3_BASE_ADR + I2S_RRXDMA       ) )
#define I2S3_TXDMA                                 (   (I2S3_BASE_ADR + I2S_TXDMA        ) )
#define I2S3_RTXDMA                                (   (I2S3_BASE_ADR + I2S_RTXDMA       ) )
#define I2S3_COMP_PARAM_2                          (   (I2S3_BASE_ADR + I2S_COMP_PARAM_2 ) )
#define I2S3_COMP_PARAM_1                          (   (I2S3_BASE_ADR + I2S_COMP_PARAM_1 ) )
#define I2S3_COMP_VERSION                          (   (I2S3_BASE_ADR + I2S_COMP_VERSION ) )
#define I2S3_COMP_TYPE                             (   (I2S3_BASE_ADR + I2S_COMP_TYPE    ) )
#define MSS_CPU_BASE_ADR               (  (PBI_AP8_CONTROL_ADR + 0x10000) )
#define MSS_CPU_CLK_CTRL_ADR           (  (MSS_CPU_BASE_ADR + 0x03c) )
#define MSS_CPU_RSTN_CTRL_ADR          (  (MSS_CPU_BASE_ADR + 0x040) )
#define MSS_CPU_CLK_SET_ADR            (  (MSS_CPU_BASE_ADR + 0x044) )
#define MSS_CPU_CLK_CLR_ADR            (  (MSS_CPU_BASE_ADR + 0x048) )
#define MSS_CLK_CTRL_ADR               (  MSS_CPU_CLK_CTRL_ADR )
#define MSS_RSTN_CTRL_ADR              (  MSS_CPU_RSTN_CTRL_ADR )
#define MSS_SP_BASE_ADR                (  (PBI_AP9_CONTROL_ADR+ 0x10000) )
#define MSS_MIPI_CIF_CFG_ADR           (  (MSS_SP_BASE_ADR + 0x004) )
#define MSS_LCD_MIPI_CFG_ADR           (  (MSS_SP_BASE_ADR + 0x008) )
#define MSS_GPIO_CFG_ADR               (  (MSS_SP_BASE_ADR + 0x014) )
#define MSS_LOOPBACK_CFG_ADR           (  (MSS_SP_BASE_ADR + 0x018) )
#define MSS_SIPP_CLK_CTRL_ADR          (  (MSS_SP_BASE_ADR + 0x03c) )
#define MSS_SIPP_RSTN_CTRL_ADR         (  (MSS_SP_BASE_ADR + 0x040) )
#define MSS_SIPP_CLK_SET_ADR           (  (MSS_SP_BASE_ADR + 0x044) )
#define MSS_SIPP_CLK_CLR_ADR           (  (MSS_SP_BASE_ADR + 0x048) )
#define MSS_AMC_BASE_ADR               (  (PBI_AP8_CONTROL_ADR + 0x30000) )
#define MSS_AMC_RD_PRI_ADR             (  (MSS_AMC_BASE_ADR + 0x01c) )
#define MSS_AMC_WR_PRI_ADR             (  (MSS_AMC_BASE_ADR + 0x020) )
#define MSS_SUPER_RD_PRI_ADR           (  (MSS_AMC_BASE_ADR + 0x024) )
#define MSS_SUPER_WR_PRI_ADR           (  (MSS_AMC_BASE_ADR + 0x028) )
#define MSS_AMC_DBG_TPRV_ADR           (  (MSS_AMC_BASE_ADR + 0x02c) )
#define MSS_AMC_DBG_TPWV_ADR           (  (MSS_AMC_BASE_ADR + 0x030) )
#define MSS_AMC_DBG_SPAV_ADR           (  (MSS_AMC_BASE_ADR + 0x034) )
#define MSS_AMC_RD_PRI_1_ADR           (  (MSS_AMC_BASE_ADR + 0x038) )
#define MSS_SUPER_RD_PRI_1_ADR         (  (MSS_AMC_BASE_ADR + 0x03c) )
#define MSS_AMC_DBG_TPRV_1_ADR         (  (MSS_AMC_BASE_ADR + 0x040) )
#define  VIDEO_ENC_BASE_ADR  ( (PBI_AP8_CONTROL_ADR + 0x40000) )
#define  VIDEO_ENC_UID_OFFSET               (    0x8000 )
#define  VIDEO_ENC_ARCHI_OFFSET             (    0x8004 )
#define  VIDEO_ENC_DATE_OFFSET              (    0x8008 )
#define  VIDEO_ENC_VERSION_OFFSET           (    0x800c )
#define  VIDEO_ENC_RESET_OFFSET             (    0x8010 )
#define  VIDEO_ENC_INTERRUPT_MASK_OFFSET    (    0x8014 )
#define  VIDEO_ENC_INTERRUPT_OFFSET         (    0x8018 )
#define  VIDEO_ENC_INTERRUPT_DELAY_OFFSET   (    0x801c )
#define  VIDEO_ENC_GATED_CLOCK_OFFSET       (    0x8020 )
#define  VIDEO_ENC_WDT_CTRL_OFFSET          (    0x8028 )
#define  VIDEO_ENC_WDT_TIMEOUT_OFFSET       (    0x802c )
#define  VIDEO_ENC_TIMER_OFFSET             (    0x8030 )
#define  VIDEO_ENC_PERF_0_OFFSET            (    0x8070 )
#define  VIDEO_ENC_START_ADDR_0_OFFSET      (    0x8080 )
#define  VIDEO_ENC_START_CMD_0_OFFSET       (    0x8084 )
#define  VIDEO_ENC_IRQ_COUNT_0_OFFSET       (    0x808c )
#define  VIDEO_ENC_RAM_CTRL_OFFSET             ( 0x80C0 )
#define  VIDEO_ENC_REG_CMD_00_OFFSET        (    0x8200 )
#define  VIDEO_ENC_REG_CMD_01_OFFSET        (    0x8204 )
#define  VIDEO_ENC_REG_CMD_02_OFFSET        (    0x8208 )
#define  VIDEO_ENC_REG_CMD_03_OFFSET        (    0x820c )
#define  VIDEO_ENC_REG_CMD_04_OFFSET        (    0x8210 )
#define  VIDEO_ENC_REG_CMD_05_OFFSET        (    0x8214 )
#define  VIDEO_ENC_REG_CMD_06_OFFSET        (    0x8218 )
#define  VIDEO_ENC_REG_CMD_07_OFFSET        (    0x821c )
#define  VIDEO_ENC_REG_CMD_08_OFFSET        (    0x8220 )
#define  VIDEO_ENC_REG_CMD_09_OFFSET        (    0x8224 )
#define  VIDEO_ENC_REG_CMD_10_OFFSET        (    0x8228 )
#define  VIDEO_ENC_REG_CMD_11_OFFSET        (    0x822c )
#define  VIDEO_ENC_REG_CMD_12_OFFSET        (    0x8230 )
#define  VIDEO_ENC_REG_CMD_13_OFFSET        (    0x8234 )
#define  VIDEO_ENC_REG_CMD_14_OFFSET        (    0x8238 )
#define  VIDEO_ENC_REG_CMD_15_OFFSET        (    0x823c )
#define  VIDEO_ENC_REG_CMD_16_OFFSET        (    0x8240 )
#define  VIDEO_ENC_REG_CMD_17_OFFSET        (    0x8244 )
#define  VIDEO_ENC_REG_CMD_18_OFFSET        (    0x8248 )
#define  VIDEO_ENC_REG_CMD_19_OFFSET        (    0x824c )
#define  VIDEO_ENC_REG_CMD_20_OFFSET        (    0x8250 )
#define  VIDEO_ENC_REG_CMD_21_OFFSET        (    0x8254 )
#define  VIDEO_ENC_REG_CMD_22_OFFSET        (    0x8258 )
#define  VIDEO_ENC_REG_CMD_23_OFFSET        (    0x825c )
#define  VIDEO_ENC_REG_CMD_24_OFFSET        (    0x8260 )
#define  VIDEO_ENC_REG_CMD_25_OFFSET        (    0x8264 )
#define  VIDEO_ENC_REG_CMD_26_OFFSET        (    0x8268 )
#define  VIDEO_ENC_REG_CMD_27_OFFSET        (    0x826c )
#define  VIDEO_ENC_REG_CMD_28_OFFSET        (    0x8270 )
#define  VIDEO_ENC_REG_CMD_29_OFFSET        (    0x8274 )
#define  VIDEO_ENC_REG_CMD_30_OFFSET        (    0x8278 )
#define  VIDEO_ENC_REG_CMD_31_OFFSET        (    0x827c )
#define  VIDEO_ENC_REG_ADD_00_OFFSET        (    0x8280 )
#define  VIDEO_ENC_REG_ADD_01_OFFSET        (    0x8284 )
#define  VIDEO_ENC_REG_ADD_02_OFFSET        (    0x8288 )
#define  VIDEO_ENC_REG_ADD_03_OFFSET        (    0x828c )
#define  VIDEO_ENC_REG_ADD_04_OFFSET        (    0x8290 )
#define  VIDEO_ENC_REG_ADD_05_OFFSET        (    0x8294 )
#define  VIDEO_ENC_REG_ADD_06_OFFSET        (    0x8298 )
#define  VIDEO_ENC_REG_ADD_07_OFFSET        (    0x829c )
#define  VIDEO_ENC_REG_ADD_08_OFFSET        (    0x82a0 )
#define  VIDEO_ENC_REG_ADD_09_OFFSET        (    0x82a4 )
#define  VIDEO_ENC_REG_ADD_10_OFFSET        (    0x82a8 )
#define  VIDEO_ENC_REG_ADD_11_OFFSET        (    0x82ac )
#define  VIDEO_ENC_REG_ADD_12_OFFSET        (    0x82b0 )
#define  VIDEO_ENC_REG_ADD_13_OFFSET        (    0x82b4 )
#define  VIDEO_ENC_REG_ADD_14_OFFSET        (    0x82b8 )
#define  VIDEO_ENC_REG_ADD_15_OFFSET        (    0x82bc )
#define  VIDEO_ENC_REG_ADD_16_OFFSET        (    0x82c0 )
#define  VIDEO_ENC_REG_ADD_17_OFFSET        (    0x82c4 )
#define  VIDEO_ENC_REG_ADD_18_OFFSET        (    0x82c8 )
#define  VIDEO_ENC_REG_ADD_19_OFFSET        (    0x82cc )
#define  VIDEO_ENC_REG_ADD_20_OFFSET        (    0x82d0 )
#define  VIDEO_ENC_REG_ADD_21_OFFSET        (    0x82d4 )
#define  VIDEO_ENC_REG_ADD_22_OFFSET        (    0x82d8 )
#define  VIDEO_ENC_REG_ADD_23_OFFSET        (    0x82dc )
#define  VIDEO_ENC_REG_ADD_24_OFFSET        (    0x82e0 )
#define  VIDEO_ENC_REG_ADD_25_OFFSET        (    0x82e4 )
#define  VIDEO_ENC_REG_ADD_26_OFFSET        (    0x82e8 )
#define  VIDEO_ENC_REG_ADD_27_OFFSET        (    0x82ec )
#define  VIDEO_ENC_REG_ADD_28_OFFSET        (    0x82f0 )
#define  VIDEO_ENC_REG_ADD_29_OFFSET        (    0x82f4 )
#define  VIDEO_ENC_REG_ADD_30_OFFSET        (    0x82f8 )
#define  VIDEO_ENC_REG_ADD_31_OFFSET        (    0x82fc )
#define  VIDEO_ENC_REG_STA_00_OFFSET        (    0x8300 )
#define  VIDEO_ENC_REG_STA_01_OFFSET        (    0x8304 )
#define  VIDEO_ENC_REG_STA_02_OFFSET        (    0x8308 )
#define  VIDEO_ENC_REG_STA_03_OFFSET        (    0x830c )
#define  VIDEO_ENC_REG_STA_04_OFFSET        (    0x8310 )
#define  VIDEO_ENC_REG_STA_05_OFFSET        (    0x8314 )
#define  VIDEO_ENC_REG_STA_06_OFFSET        (    0x8318 )
#define  VIDEO_ENC_REG_STA_07_OFFSET        (    0x831c )
#define  VIDEO_ENC_REG_STA_08_OFFSET        (    0x8320 )
#define  VIDEO_ENC_REG_STA_09_OFFSET        (    0x8324 )
#define  VIDEO_ENC_REG_STA_10_OFFSET        (    0x8328 )
#define  VIDEO_ENC_REG_STA_12_OFFSET        (    0x8330 )
#define  VIDEO_ENC_REG_STA_13_OFFSET        (    0x8334 )
#define  VIDEO_ENC_REG_STA_14_OFFSET        (    0x8338 )
#define  VIDEO_ENC_REG_STA_15_OFFSET        (    0x833c )
#define  VIDEO_ENC_REG_STA_16_OFFSET        (    0x8340 )
#define  VIDEO_ENC_REG_STA_17_OFFSET        (    0x8344 )
#define  VIDEO_ENC_REG_STA_18_OFFSET        (    0x8348 )
#define  VIDEO_ENC_REG_STA_19_OFFSET        (    0x834c )
#define  VIDEO_ENC_REG_STA_20_OFFSET        (    0x8350 )
#define  VIDEO_ENC_REG_STA_21_OFFSET        (    0x8354 )
#define  VIDEO_ENC_REG_STA_22_OFFSET        (    0x8358 )
#define  VIDEO_ENC_REG_STA_23_OFFSET        (    0x835c )
#define  VIDEO_ENC_REG_STA_24_OFFSET        (    0x8360 )
#define  VIDEO_ENC_REG_STA_25_OFFSET        (    0x8364 )
#define  VIDEO_ENC_REG_STA_26_OFFSET        (    0x8368 )
#define  VIDEO_ENC_REG_STA_27_OFFSET        (    0x836c )
#define  VIDEO_ENC_REG_STA_28_OFFSET        (    0x8370 )
#define  VIDEO_ENC_REG_STA_29_OFFSET        (    0x8374 )
#define  VIDEO_ENC_REG_STA_30_OFFSET        (    0x8378 )
#define  VIDEO_ENC_REG_STA_31_OFFSET        (    0x837c )
#define  VIDEO_ENC_REG_CMD_JPEG_00_OFFSET    (   0x83c0 )
#define  VIDEO_ENC_REG_CMD_JPEG_01_OFFSET    (   0x83c4 )
#define  VIDEO_ENC_REG_CMD_JPEG_02_OFFSET    (   0x83c8 )
#define  VIDEO_ENC_REG_CMD_JPEG_03_OFFSET    (   0x83cc )
#define  VIDEO_ENC_REG_ADDR_JPEG_00_OFFSET   (   0x83d0 )
#define  VIDEO_ENC_REG_ADDR_JPEG_01_OFFSET   (   0x83d4 )
#define  VIDEO_ENC_REG_ADDR_JPEG_02_OFFSET   (   0x83d8 )
#define  VIDEO_ENC_REG_ADDR_JPEG_03_OFFSET   (   0x83dc )
#define  VIDEO_ENC_REG_ADDR_JPEG_04_OFFSET   (   0x83e0 )
#define  VIDEO_ENC_REG_ADDR_JPEG_05_OFFSET   (   0x83e4 )
#define  VIDEO_ENC_REG_ADDR_JPEG_06_OFFSET   (   0x83e8 )
#define  VIDEO_ENC_REG_STATUS_JPEG_00_OFFSET   ( 0x83f0 )
#define  VIDEO_ENC_REG_STATUS_JPEG_01_OFFSET   ( 0x83f4 )
#define  VIDEO_ENC_REG_STATUS_JPEG_02_OFFSET   ( 0x83f8 )
#define  VIDEO_ENC_AXI_BW_OFFSET               ( 0x9204 )
#define  VIDEO_ENC_AXI_ADDR_OFFSET_IP_OFFSET   ( 0x9208 )
#define  VIDEO_ENC_AXI_RBW0_OFFSET             ( 0x9210 )
#define  VIDEO_ENC_RESERVED_OFFSET             ( 0x9214 )
#define  VIDEO_ENC_AXI_WBW0_OFFSET             ( 0x9218 )
#define  VIDEO_ENC_AXI_RBL0_OFFSET             ( 0x9220 )
#define  VIDEO_ENC_REG_EXT_CMD_00_OFFSET        (    0x8380 )
#define  VIDEO_ENC_REG_EXT_CMD_01_OFFSET        (    0x8384 )
#define  VIDEO_ENC_REG_EXT_CMD_02_OFFSET        (    0x8388 )
#define  VIDEO_ENC_REG_EXT_CMD_03_OFFSET        (    0x838c )
#define  VIDEO_ENC_REG_EXT_CMD_04_OFFSET        (    0x8390 )
#define  VIDEO_ENC_REG_EXT_CMD_05_OFFSET        (    0x8394 )
#define  VIDEO_ENC_REG_EXT_CMD_06_OFFSET        (    0x8398 )
#define  VIDEO_ENC_REG_EXT_CMD_07_OFFSET        (    0x839c )
#define  VIDEO_ENC_REG_EXT_CMD_08_OFFSET        (    0x83a0 )
#define  VIDEO_ENC_REG_EXT_CMD_09_OFFSET        (    0x83a4 )
#define  VIDEO_ENC_REG_EXT_CMD_10_OFFSET        (    0x83a8 )
#define  VIDEO_ENC_REG_EXT_CMD_11_OFFSET        (    0x83ac )
#define  VIDEO_ENC_REG_EXT_CMD_12_OFFSET        (    0x83b0 )
#define  VIDEO_ENC_REG_EXT_CMD_13_OFFSET        (    0x83b4 )
#define  VIDEO_ENC_REG_EXT_CMD_14_OFFSET        (    0x83b8 )
#define  VIDEO_ENC_REG_EXT_CMD_15_OFFSET        (    0x83bc )
#define  VIDEO_ENC_UID_ADR               (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_UID_OFFSET) )
#define  VIDEO_ENC_ARCHI_ADR             (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_ARCHI_OFFSET) )
#define  VIDEO_ENC_DATE_ADR              (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_DATE_OFFSET) )
#define  VIDEO_ENC_VERSION_ADR           (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_VERSION_OFFSET) )
#define  VIDEO_ENC_RESET_ADR             (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_RESET_OFFSET) )
#define  VIDEO_ENC_INTERRUPT_MASK_ADR    (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_INTERRUPT_MASK_OFFSET) )
#define  VIDEO_ENC_INTERRUPT_ADR         (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_INTERRUPT_OFFSET) )
#define  VIDEO_ENC_INTERRUPT_DELAY_ADR   (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_INTERRUPT_DELAY_OFFSET) )
#define  VIDEO_ENC_GATED_CLOCK_ADR       (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_GATED_CLOCK_OFFSET) )
#define  VIDEO_ENC_WDT_CTRL_ADR          (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_WDT_CTRL_OFFSET) )
#define  VIDEO_ENC_WDT_TIMEOUT_ADR       (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_WDT_TIMEOUT_OFFSET) )
#define  VIDEO_ENC_TIMER_ADR             (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_TIMER_OFFSET) )
#define  VIDEO_ENC_PERF_0_ADR            (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_PERF_0_OFFSET) )
#define  VIDEO_ENC_START_ADDR_0_ADR      (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_START_ADDR_0_OFFSET) )
#define  VIDEO_ENC_START_CMD_0_ADR       (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_START_CMD_0_OFFSET) )
#define  VIDEO_ENC_IRQ_COUNT_0_ADR       (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_IRQ_COUNT_0_OFFSET) )
#define  VIDEO_ENC_RAM_CTRL_ADR          (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_RAM_CTRL_OFFSET) )
#define  VIDEO_ENC_REG_CMD_00_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_00_OFFSET) )
#define  VIDEO_ENC_REG_CMD_01_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_01_OFFSET) )
#define  VIDEO_ENC_REG_CMD_02_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_02_OFFSET) )
#define  VIDEO_ENC_REG_CMD_03_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_03_OFFSET) )
#define  VIDEO_ENC_REG_CMD_04_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_04_OFFSET) )
#define  VIDEO_ENC_REG_CMD_05_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_05_OFFSET) )
#define  VIDEO_ENC_REG_CMD_06_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_06_OFFSET) )
#define  VIDEO_ENC_REG_CMD_07_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_07_OFFSET) )
#define  VIDEO_ENC_REG_CMD_08_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_08_OFFSET) )
#define  VIDEO_ENC_REG_CMD_09_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_09_OFFSET) )
#define  VIDEO_ENC_REG_CMD_10_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_10_OFFSET) )
#define  VIDEO_ENC_REG_CMD_11_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_11_OFFSET) )
#define  VIDEO_ENC_REG_CMD_12_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_12_OFFSET) )
#define  VIDEO_ENC_REG_CMD_13_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_13_OFFSET) )
#define  VIDEO_ENC_REG_CMD_14_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_14_OFFSET) )
#define  VIDEO_ENC_REG_CMD_15_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_15_OFFSET) )
#define  VIDEO_ENC_REG_CMD_16_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_16_OFFSET) )
#define  VIDEO_ENC_REG_CMD_17_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_17_OFFSET) )
#define  VIDEO_ENC_REG_CMD_18_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_18_OFFSET) )
#define  VIDEO_ENC_REG_CMD_19_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_19_OFFSET) )
#define  VIDEO_ENC_REG_CMD_20_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_20_OFFSET) )
#define  VIDEO_ENC_REG_CMD_21_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_21_OFFSET) )
#define  VIDEO_ENC_REG_CMD_22_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_22_OFFSET) )
#define  VIDEO_ENC_REG_CMD_23_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_23_OFFSET) )
#define  VIDEO_ENC_REG_CMD_24_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_24_OFFSET) )
#define  VIDEO_ENC_REG_CMD_25_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_25_OFFSET) )
#define  VIDEO_ENC_REG_CMD_26_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_26_OFFSET) )
#define  VIDEO_ENC_REG_CMD_27_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_27_OFFSET) )
#define  VIDEO_ENC_REG_CMD_28_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_28_OFFSET) )
#define  VIDEO_ENC_REG_CMD_29_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_29_OFFSET) )
#define  VIDEO_ENC_REG_CMD_30_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_30_OFFSET) )
#define  VIDEO_ENC_REG_CMD_31_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_31_OFFSET) )
#define  VIDEO_ENC_REG_EXT_CMD_00_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_EXT_CMD_00_OFFSET) )
#define  VIDEO_ENC_REG_EXT_CMD_01_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_EXT_CMD_01_OFFSET) )
#define  VIDEO_ENC_REG_EXT_CMD_02_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_EXT_CMD_02_OFFSET) )
#define  VIDEO_ENC_REG_EXT_CMD_03_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_EXT_CMD_03_OFFSET) )
#define  VIDEO_ENC_REG_EXT_CMD_04_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_EXT_CMD_04_OFFSET) )
#define  VIDEO_ENC_REG_EXT_CMD_05_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_EXT_CMD_05_OFFSET) )
#define  VIDEO_ENC_REG_EXT_CMD_06_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_EXT_CMD_06_OFFSET) )
#define  VIDEO_ENC_REG_EXT_CMD_07_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_EXT_CMD_07_OFFSET) )
#define  VIDEO_ENC_REG_EXT_CMD_08_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_EXT_CMD_08_OFFSET) )
#define  VIDEO_ENC_REG_EXT_CMD_09_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_EXT_CMD_09_OFFSET) )
#define  VIDEO_ENC_REG_EXT_CMD_10_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_EXT_CMD_10_OFFSET) )
#define  VIDEO_ENC_REG_EXT_CMD_11_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_EXT_CMD_11_OFFSET) )
#define  VIDEO_ENC_REG_EXT_CMD_12_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_EXT_CMD_12_OFFSET) )
#define  VIDEO_ENC_REG_EXT_CMD_13_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_EXT_CMD_13_OFFSET) )
#define  VIDEO_ENC_REG_EXT_CMD_14_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_EXT_CMD_14_OFFSET) )
#define  VIDEO_ENC_REG_EXT_CMD_15_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_EXT_CMD_15_OFFSET) )
#define  VIDEO_ENC_REG_ADD_00_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_00_OFFSET) )
#define  VIDEO_ENC_REG_ADD_01_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_01_OFFSET) )
#define  VIDEO_ENC_REG_ADD_02_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_02_OFFSET) )
#define  VIDEO_ENC_REG_ADD_03_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_03_OFFSET) )
#define  VIDEO_ENC_REG_ADD_04_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_04_OFFSET) )
#define  VIDEO_ENC_REG_ADD_05_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_05_OFFSET) )
#define  VIDEO_ENC_REG_ADD_06_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_06_OFFSET) )
#define  VIDEO_ENC_REG_ADD_07_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_07_OFFSET) )
#define  VIDEO_ENC_REG_ADD_08_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_08_OFFSET) )
#define  VIDEO_ENC_REG_ADD_09_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_09_OFFSET) )
#define  VIDEO_ENC_REG_ADD_10_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_10_OFFSET) )
#define  VIDEO_ENC_REG_ADD_11_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_11_OFFSET) )
#define  VIDEO_ENC_REG_ADD_12_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_12_OFFSET) )
#define  VIDEO_ENC_REG_ADD_13_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_13_OFFSET) )
#define  VIDEO_ENC_REG_ADD_14_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_14_OFFSET) )
#define  VIDEO_ENC_REG_ADD_15_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_15_OFFSET) )
#define  VIDEO_ENC_REG_ADD_16_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_16_OFFSET) )
#define  VIDEO_ENC_REG_ADD_17_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_17_OFFSET) )
#define  VIDEO_ENC_REG_ADD_18_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_18_OFFSET) )
#define  VIDEO_ENC_REG_ADD_19_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_19_OFFSET) )
#define  VIDEO_ENC_REG_ADD_20_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_20_OFFSET) )
#define  VIDEO_ENC_REG_ADD_21_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_21_OFFSET) )
#define  VIDEO_ENC_REG_ADD_22_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_22_OFFSET) )
#define  VIDEO_ENC_REG_ADD_23_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_23_OFFSET) )
#define  VIDEO_ENC_REG_ADD_24_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_24_OFFSET) )
#define  VIDEO_ENC_REG_ADD_25_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_25_OFFSET) )
#define  VIDEO_ENC_REG_ADD_26_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_26_OFFSET) )
#define  VIDEO_ENC_REG_ADD_27_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_27_OFFSET) )
#define  VIDEO_ENC_REG_ADD_28_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_28_OFFSET) )
#define  VIDEO_ENC_REG_ADD_29_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_29_OFFSET) )
#define  VIDEO_ENC_REG_ADD_30_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_30_OFFSET) )
#define  VIDEO_ENC_REG_ADD_31_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADD_31_OFFSET) )
#define  VIDEO_ENC_REG_STA_00_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STA_00_OFFSET) )
#define  VIDEO_ENC_REG_STA_01_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STA_01_OFFSET) )
#define  VIDEO_ENC_REG_STA_02_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STA_02_OFFSET) )
#define  VIDEO_ENC_REG_STA_03_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STA_03_OFFSET) )
#define  VIDEO_ENC_REG_STA_04_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STA_04_OFFSET) )
#define  VIDEO_ENC_REG_STA_05_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STA_05_OFFSET) )
#define  VIDEO_ENC_REG_STA_06_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STA_06_OFFSET) )
#define  VIDEO_ENC_REG_STA_07_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STA_07_OFFSET) )
#define  VIDEO_ENC_REG_STA_08_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STA_08_OFFSET) )
#define  VIDEO_ENC_REG_STA_09_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STA_09_OFFSET) )
#define  VIDEO_ENC_REG_STA_10_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STA_10_OFFSET) )
#define  VIDEO_ENC_REG_STA_12_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STA_12_OFFSET) )
#define  VIDEO_ENC_REG_STA_13_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STA_13_OFFSET) )
#define  VIDEO_ENC_REG_STA_14_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STA_14_OFFSET) )
#define  VIDEO_ENC_REG_STA_15_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STA_15_OFFSET) )
#define  VIDEO_ENC_REG_STA_16_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STA_16_OFFSET) )
#define  VIDEO_ENC_REG_STA_17_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STA_17_OFFSET) )
#define  VIDEO_ENC_REG_STA_18_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STA_18_OFFSET) )
#define  VIDEO_ENC_REG_STA_19_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STA_19_OFFSET) )
#define  VIDEO_ENC_REG_STA_20_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STA_20_OFFSET) )
#define  VIDEO_ENC_REG_STA_21_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STA_21_OFFSET) )
#define  VIDEO_ENC_REG_STA_22_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STA_22_OFFSET) )
#define  VIDEO_ENC_REG_STA_23_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STA_23_OFFSET) )
#define  VIDEO_ENC_REG_STA_24_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STA_24_OFFSET) )
#define  VIDEO_ENC_REG_STA_25_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STA_25_OFFSET) )
#define  VIDEO_ENC_REG_STA_26_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STA_26_OFFSET) )
#define  VIDEO_ENC_REG_STA_27_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STA_27_OFFSET) )
#define  VIDEO_ENC_REG_STA_28_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STA_28_OFFSET) )
#define  VIDEO_ENC_REG_STA_29_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STA_29_OFFSET) )
#define  VIDEO_ENC_REG_STA_30_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STA_30_OFFSET) )
#define  VIDEO_ENC_REG_STA_31_ADR        (    (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STA_31_OFFSET) )
#define  VIDEO_ENC_REG_CMD_JPEG_00_ADR    (   (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_JPEG_00_OFFSET) )
#define  VIDEO_ENC_REG_CMD_JPEG_01_ADR    (   (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_JPEG_01_OFFSET) )
#define  VIDEO_ENC_REG_CMD_JPEG_02_ADR    (   (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_JPEG_02_OFFSET) )
#define  VIDEO_ENC_REG_CMD_JPEG_03_ADR    (   (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_CMD_JPEG_03_OFFSET) )
#define  VIDEO_ENC_REG_ADDR_JPEG_00_ADR   (   (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADDR_JPEG_00_OFFSET) )
#define  VIDEO_ENC_REG_ADDR_JPEG_01_ADR   (   (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADDR_JPEG_01_OFFSET) )
#define  VIDEO_ENC_REG_ADDR_JPEG_02_ADR   (   (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADDR_JPEG_02_OFFSET) )
#define  VIDEO_ENC_REG_ADDR_JPEG_03_ADR   (   (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADDR_JPEG_03_OFFSET) )
#define  VIDEO_ENC_REG_ADDR_JPEG_04_ADR   (   (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADDR_JPEG_04_OFFSET) )
#define  VIDEO_ENC_REG_ADDR_JPEG_05_ADR   (   (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADDR_JPEG_05_OFFSET) )
#define  VIDEO_ENC_REG_ADDR_JPEG_06_ADR   (   (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_ADDR_JPEG_06_OFFSET) )
#define  VIDEO_ENC_REG_STATUS_JPEG_00_ADR   ( (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STATUS_JPEG_00_OFFSET) )
#define  VIDEO_ENC_REG_STATUS_JPEG_01_ADR   ( (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STATUS_JPEG_01_OFFSET) )
#define  VIDEO_ENC_REG_STATUS_JPEG_02_ADR   ( (VIDEO_ENC_BASE_ADR + VIDEO_ENC_REG_STATUS_JPEG_02_OFFSET) )
#define  VIDEO_ENC_AXI_BW_ADR               ( (VIDEO_ENC_BASE_ADR + VIDEO_ENC_AXI_BW_OFFSET) )
#define  VIDEO_ENC_AXI_ADDR_OFFSET_IP_ADR   ( (VIDEO_ENC_BASE_ADR + VIDEO_ENC_AXI_ADDR_OFFSET_IP_OFFSET) )
#define  VIDEO_ENC_AXI_RBW0_ADR             ( (VIDEO_ENC_BASE_ADR + VIDEO_ENC_AXI_RBW0_OFFSET) )
#define  VIDEO_ENC_AXI_WBW0_ADR             ( (VIDEO_ENC_BASE_ADR + VIDEO_ENC_AXI_WBW0_OFFSET) )
#define  VIDEO_ENC_AXI_RBL0_ADR             ( (VIDEO_ENC_BASE_ADR + VIDEO_ENC_AXI_RBL0_OFFSET) )
#define LEON_BIST_CONTROLLER_NUM       (   25 )
#define DTB_CTRL_OFFSET                                   ( 0x000 )
#define DTB_CONFIG_OFFSET                                 ( 0x004 )
#define DTB_SOURCE_ADDR_OFFSET                            ( 0x008 )
#define DTB_DEST_ADDR_OFFSET                              ( 0x00c )
#define DTB_IMG_SIZE_OFFSET                               ( 0x010 )
#define DTB_STATUS_OFFSET                                 ( 0x014 )
#define DTB_CLR_OFFSET                                    ( 0x018 )
#define DTB_SYNC_2P2C_RAM_CFG_OFFSET                      ( 0x01c )
#define DTB_SYNC_2P1C_RAM_CFG_OFFSET                      ( 0x020 )
#define DTB_SYNC_1P_RAM_CFG_OFFSET                        ( 0x024 )
#define APB_DTB_BASE_ADR                                  ( (PBI_AP8_CONTROL_ADR + 0x50000) )
#define DTB_BOTTOM_ADR                                    ( (APB_DTB_BASE_ADR + 0x000) )
#define DTB_TOP_ADR                                       ( (APB_DTB_BASE_ADR + 0x024) )
#define DTB_CTRL_ADR                                      ( (APB_DTB_BASE_ADR + DTB_CTRL_OFFSET) )
#define DTB_CONFIG_ADR                                    ( (APB_DTB_BASE_ADR + DTB_CONFIG_OFFSET) )
#define DTB_SOURCE_ADDR_ADR                               ( (APB_DTB_BASE_ADR + DTB_SOURCE_ADDR_OFFSET) )
#define DTB_DEST_ADDR_ADR                                 ( (APB_DTB_BASE_ADR + DTB_DEST_ADDR_OFFSET) )
#define DTB_IMG_SIZE_ADR                                  ( (APB_DTB_BASE_ADR + DTB_IMG_SIZE_OFFSET) )
#define DTB_STATUS_ADR                                    ( (APB_DTB_BASE_ADR + DTB_STATUS_OFFSET) )
#define DTB_CLR_ADR                                       ( (APB_DTB_BASE_ADR + DTB_CLR_OFFSET) )
#define DTB_SYNC_2P2C_RAM_CFG_ADR                         ( (APB_DTB_BASE_ADR + DTB_SYNC_2P2C_RAM_CFG_OFFSET) )
#define DTB_SYNC_2P1C_RAM_CFG_ADR                         ( (APB_DTB_BASE_ADR + DTB_SYNC_2P1C_RAM_CFG_OFFSET) )
#define DTB_SYNC_1P_RAM_CFG_ADR                           ( (APB_DTB_BASE_ADR + DTB_SYNC_1P_RAM_CFG_OFFSET) )
#define   SHAVE_0_BASE_ADR        ( (PBI_AP6_CONTROL_ADR +  0*0x00010000) )
#define   SHAVE_1_BASE_ADR        ( (PBI_AP6_CONTROL_ADR +  1*0x00010000) )
#define   SHAVE_2_BASE_ADR        ( (PBI_AP6_CONTROL_ADR +  2*0x00010000) )
#define   SHAVE_3_BASE_ADR        ( (PBI_AP6_CONTROL_ADR +  3*0x00010000) )
#define   SHAVE_4_BASE_ADR        ( (PBI_AP6_CONTROL_ADR +  4*0x00010000) )
#define   SHAVE_5_BASE_ADR        ( (PBI_AP6_CONTROL_ADR +  5*0x00010000) )
#define   SHAVE_6_BASE_ADR        ( (PBI_AP6_CONTROL_ADR +  6*0x00010000) )
#define   SHAVE_7_BASE_ADR        ( (PBI_AP6_CONTROL_ADR +  7*0x00010000) )
#define   SHAVE_8_BASE_ADR        ( (PBI_AP6_CONTROL_ADR +  8*0x00010000) )
#define   SHAVE_9_BASE_ADR        ( (PBI_AP6_CONTROL_ADR +  9*0x00010000) )
#define   SHAVE_10_BASE_ADR       ( (PBI_AP6_CONTROL_ADR + 10*0x00010000) )
#define   SHAVE_11_BASE_ADR       ( (PBI_AP6_CONTROL_ADR + 11*0x00010000) )
#define   SHAVE_12_BASE_ADR       ( (PBI_AP6_CONTROL_ADR + 12*0x00010000) )
#define   SHAVE_13_BASE_ADR       ( (PBI_AP6_CONTROL_ADR + 13*0x00010000) )
#define   SHAVE_14_BASE_ADR       ( (PBI_AP6_CONTROL_ADR + 14*0x00010000) )
#define   SHAVE_15_BASE_ADR       ( (PBI_AP6_CONTROL_ADR + 15*0x00010000) )
#define   SLC_OFFSET_TOP          ( 0x0000 )
#define   SLC_OFFSET_SVU          ( 0x1000 )
#define   SLC_OFFSET_TLB          ( 0x2000 )
#define   SLC_OFFSET_DMA          ( 0x4000 )
#define   SLC_OFFSET_FIFO         ( 0x5000 )
#define   SLC_OFFSET_IL1          ( 0x6000 )
#define   SLC_OFFSET_CACHE        ( 0x7000 )
#define   SLC_OFFSET_CDATA        ( 0x8000 )
#define   SLC_OFFSET_CTAG         ( 0xc000 )
#define   SHV_IL1_CTRL            ( 0x000 )
#define   SHV_HIT_CNT             ( 0x004 )
#define   SHV_MISS_CNT            ( 0x008 )
#define   SHV_IL1_RAM_CFG         ( 0x00c )
#define   SHV_IL1_STATUS          ( 0x010 )
#define   SHV_IL1_TAG_ACCESS      ( 0x400 )
#define   SHV_IL1_DATA_ACCESS     ( 0x800 )
#define   SLC_TOP_SLICE_RST       ( 0x0000 )
#define   SLC_TOP_SLICE_CTRL      ( 0x0004 )
#define   SLC_TOP_SLICE_DBG       ( 0x0008 )
#define   SLC_TOP_OFFSET_WIN_A    ( 0x0010 )
#define   SLC_TOP_OFFSET_WIN_B    ( 0x0014 )
#define   SLC_TOP_OFFSET_WIN_C    ( 0x0018 )
#define   SLC_TOP_OFFSET_WIN_D    ( 0x001c )
#define   SLC_TOP_WIN_CPC         ( 0x0020 )
#define   SLC_TOP_NW_CPC          ( 0x0024 )
#define   SLC_TOP_MX              ( 0x0028 ) // Obsolete
#define   SLC_TLB_RAM_CFG         ( 0x0028 )
#define   SLC_TOP_DBG             ( 0x003c )
#define   SHV_DMA_CFG_ALL         ( 0x000 )
#define   SHV_DMA_TASK_REQ        ( 0x004 )
#define   SHV_DMA_TASK_STAT       ( 0x008 )
#define   SHV_DMA_0_CFG           ( 0x100 )
#define   SHV_DMA_0_SRC_ADDR      ( 0x104 )
#define   SHV_DMA_0_DST_ADDR      ( 0x108 )
#define   SHV_DMA_0_SIZE          ( 0x10c )
#define   SHV_DMA_0_LINE_WIDTH    ( 0x110 )
#define   SHV_DMA_0_LINE_STRIDE   ( 0x114 )
#define   SHV_DMA_1_CFG           ( 0x200 )
#define   SHV_DMA_1_SRC_ADDR      ( 0x204 )
#define   SHV_DMA_1_DST_ADDR      ( 0x208 )
#define   SHV_DMA_1_SIZE          ( 0x20c )
#define   SHV_DMA_1_LINE_WIDTH    ( 0x210 )
#define   SHV_DMA_1_LINE_STRIDE   ( 0x214 )
#define   SHV_DMA_2_CFG           ( 0x300 )
#define   SHV_DMA_2_SRC_ADDR      ( 0x304 )
#define   SHV_DMA_2_DST_ADDR      ( 0x308 )
#define   SHV_DMA_2_SIZE          ( 0x30c )
#define   SHV_DMA_2_LINE_WIDTH    ( 0x310 )
#define   SHV_DMA_2_LINE_STRIDE   ( 0x314 )
#define   SHV_DMA_3_CFG           ( 0x400 )
#define   SHV_DMA_3_SRC_ADDR      ( 0x404 )
#define   SHV_DMA_3_DST_ADDR      ( 0x408 )
#define   SHV_DMA_3_SIZE          ( 0x40c )
#define   SHV_DMA_3_LINE_WIDTH    ( 0x410 )
#define   SHV_DMA_3_LINE_STRIDE   ( 0x414 )
#define   SHV_FIFO0_L             ( 0x000  )     //  SHV_FIFO element 0 low
#define   SHV_FIFO0_H             ( 0x004  )     //  SHV_FIFO element 0 high
#define   SHV_FIFO1_L             ( 0x008  )     //  SHV_FIFO element 1 low
#define   SHV_FIFO1_H             ( 0x00c  )     //  SHV_FIFO element 1 high
#define   SHV_FIFO2_L             ( 0x010  )     //  SHV_FIFO element 0 low
#define   SHV_FIFO2_H             ( 0x014  )     //  SHV_FIFO element 0 high
#define   SHV_FIFO3_L             ( 0x018  )     //  SHV_FIFO element 1 low
#define   SHV_FIFO3_H             ( 0x01c  )     //  SHV_FIFO element 1 high
#define   SHV_FIFO_FRONT_NB_L     ( 0x040  )     //  SHV_FIFO front non blocking low
#define   SHV_FIFO_FRONT_NB_H     ( 0x044  )     //  SHV_FIFO front non blocking high
#define   SHV_FIFO_BACK_NB_L      ( 0x048  )     //  SHV_FIFO back blocking write low
#define   SHV_FIFO_BACK_NB_H      ( 0x04c  )     //  SHV_FIFO back blocking write high
#define   SHV_FIFO_RD_FRONT_L     ( 0x050  )     //  Read only destructive read ofSHV_FIFO front - low
#define   SHV_FIFO_RD_FRONT_H     ( 0x054  )     //  Read only destructive read ofSHV_FIFO front - high
#define   SHV_FIFO_WR_BACK_L      ( 0x058  )     //  Read only destructive read ofSHV_FIFO back - low
#define   SHV_FIFO_WR_BACK_H      ( 0x05c  )     //  Read only destructive read ofSHV_FIFO back - high
#define   SHV_FIFO_SRC_ALL        ( 0x060  )     //
#define   SHV_FIFO_SRC_FRONT      ( 0x068  )     //
#define   SHV_FIFO_SRC_BACK       ( 0x070  )     //
#define   SHV_FIFO_NUM_VALID      ( 0x080  )     //
#define   SHV_FIFO_NUM_FREE       ( 0x088  )     //
#define   SHV_FIFO_CLEAR          ( 0x090  )     //  Empty the fifo -- both leon and SVU can do this
#define   SHV_FIFO_STATUS         ( 0x098  )     //
#define   SHV_CACHE_CTRL          ( 0x000 )
#define   SHV_CACHE_SVU_CTRL      ( 0x004 )
#define   SHV_CACHE_CNT_IN        ( 0x008 )
#define   SHV_CACHE_CNT_OUT       ( 0x00c )
#define   SHV_CACHE_DBG_TXN_ADDR  ( 0x010 )
#define   SHV_CACHE_DBG_TXN_TYPE  ( 0x014 )
#define   SHV_CACHE_STATUS        ( 0x018 )
#define   SHV_CACHE_RAM_CFG       ( 0x01c )
#define NOC_DDR_SCHED_BASE                                 ( MBI_NOC_BASE_ADR + 0x0000 )
#define NOC_DDR_SCHED_ID_CORE_ID_ADR                       ( NOC_DDR_SCHED_BASE + 0x0000 ) //
#define NOC_DDR_SCHED_ID_REVISION_ID_ADR                   ( NOC_DDR_SCHED_BASE + 0x0004 ) //
#define NOC_DDR_SCHED_DEVICE_CONF_ADR                      ( NOC_DDR_SCHED_BASE + 0x0008 ) //
#define NOC_DDR_SCHED_DEVICE_SIZE_ADR                      ( NOC_DDR_SCHED_BASE + 0x000C ) //
#define NOC_DDR_SCHED_DDR_TIMING_A0_ADR                    ( NOC_DDR_SCHED_BASE + 0x0010 ) //
#define NOC_DDR_SCHED_DDR_TIMING_B0_ADR                    ( NOC_DDR_SCHED_BASE + 0x0014 ) //
#define NOC_DDR_SCHED_DDR_TIMING_C0_ADR                    ( NOC_DDR_SCHED_BASE + 0x0018 ) //
#define NOC_DDR_SCHED_DEV_TO_DEV0_ADR                      ( NOC_DDR_SCHED_BASE + 0x001C ) //
#define NOC_DDR_SCHED_DDR_MODE_ADR                         ( NOC_DDR_SCHED_BASE + 0x0110 ) //
#define NOC_DDR_SCHED_AGING_X0_ADR                         ( NOC_DDR_SCHED_BASE + 0x1000 ) //
#define NOC_DDR_SCHED_AGING0_ADR                           ( NOC_DDR_SCHED_BASE + 0x1040 ) //
#define NOC_DDR_SCHED_AGING1_ADR                           ( NOC_DDR_SCHED_BASE + 0x1044 ) //
#define NOC_DDR_SCHED_AGING2_ADR                           ( NOC_DDR_SCHED_BASE + 0x1048 ) //
#define NOC_CSS_PROBE_BASE                                 ( MBI_NOC_BASE_ADR + 0x2000 )
#define NOC_CSS_PROBE_ID_CORE_ID_ADR                       ( NOC_CSS_PROBE_BASE + 0x0000 ) //
#define NOC_CSS_PROBE_ID_REVISION_ID_ADR                   ( NOC_CSS_PROBE_BASE + 0x0004 ) //
#define NOC_CSS_PROBE_MAIN_CTL_ADR                         ( NOC_CSS_PROBE_BASE + 0x0008 ) //
#define NOC_CSS_PROBE_CFG_CTL_ADR                          ( NOC_CSS_PROBE_BASE + 0x000C ) //
#define NOC_CSS_PROBE_TRACE_PORT_SEL_ADR                   ( NOC_CSS_PROBE_BASE + 0x0010 ) //
#define NOC_CSS_PROBE_FILTER_LUT_ADR                       ( NOC_CSS_PROBE_BASE + 0x0014 ) //
#define NOC_CSS_PROBE_TRACE_ALARM_EN_ADR                   ( NOC_CSS_PROBE_BASE + 0x0018 ) //
#define NOC_CSS_PROBE_TRACE_ALARM_STATUS_ADR               ( NOC_CSS_PROBE_BASE + 0x001C ) //
#define NOC_CSS_PROBE_TRACE_ALARM_CLR_ADR                  ( NOC_CSS_PROBE_BASE + 0x0020 ) //
#define NOC_CSS_PROBE_STAT_PERIOD_ADR                      ( NOC_CSS_PROBE_BASE + 0x0024 ) //
#define NOC_CSS_PROBE_STAT_GO_ADR                          ( NOC_CSS_PROBE_BASE + 0x0028 ) //
#define NOC_CSS_PROBE_STAT_ALARM_MIN_ADR                   ( NOC_CSS_PROBE_BASE + 0x002C ) //
#define NOC_CSS_PROBE_STAT_ALARM_MAX_ADR                   ( NOC_CSS_PROBE_BASE + 0x0030 ) //
#define NOC_CSS_PROBE_STAT_ALARM_STATUS_ADR                ( NOC_CSS_PROBE_BASE + 0x0034 ) //
#define NOC_CSS_PROBE_STAT_ALARM_CLR_ADR                   ( NOC_CSS_PROBE_BASE + 0x0038 ) //
#define NOC_CSS_PROBE_STAT_ALARM_EN_ADR                    ( NOC_CSS_PROBE_BASE + 0x003C ) //
#define NOC_CSS_PROBE_FILTERS_0_ROUTE_ID_BASE_ADR          ( NOC_CSS_PROBE_BASE + 0x0044 ) //
#define NOC_CSS_PROBE_FILTERS_0_ROUTE_ID_MASK_ADR          ( NOC_CSS_PROBE_BASE + 0x0048 ) //
#define NOC_CSS_PROBE_FILTERS_0_ADDR_BASE_LOW_ADR          ( NOC_CSS_PROBE_BASE + 0x004C ) //
#define NOC_CSS_PROBE_FILTERS_0_WINDOW_SIZE_ADR            ( NOC_CSS_PROBE_BASE + 0x0054 ) //
#define NOC_CSS_PROBE_FILTERS_0_OPCODE_ADR                 ( NOC_CSS_PROBE_BASE + 0x0060 ) //
#define NOC_CSS_PROBE_FILTERS_0_STATUS_ADR                 ( NOC_CSS_PROBE_BASE + 0x0064 ) //
#define NOC_CSS_PROBE_FILTERS_0_LENGTH_ADR                 ( NOC_CSS_PROBE_BASE + 0x0068 ) //
#define NOC_CSS_PROBE_FILTERS_0_URGENCY_ADR                ( NOC_CSS_PROBE_BASE + 0x006C ) //
#define NOC_CSS_PROBE_FILTERS_0_USER_BASE_ADR              ( NOC_CSS_PROBE_BASE + 0x0070 ) //
#define NOC_CSS_PROBE_FILTERS_0_USER_MASK_ADR              ( NOC_CSS_PROBE_BASE + 0x0074 ) //
#define NOC_CSS_PROBE_FILTERS_1_ROUTE_ID_BASE_ADR          ( NOC_CSS_PROBE_BASE + 0x0080 ) //
#define NOC_CSS_PROBE_FILTERS_1_ROUTE_ID_MASK_ADR          ( NOC_CSS_PROBE_BASE + 0x0084 ) //
#define NOC_CSS_PROBE_FILTERS_1_ADDR_BASE_LOW_ADR          ( NOC_CSS_PROBE_BASE + 0x0088 ) //
#define NOC_CSS_PROBE_FILTERS_1_WINDOW_SIZE_ADR            ( NOC_CSS_PROBE_BASE + 0x0090 ) //
#define NOC_CSS_PROBE_FILTERS_1_OPCODE_ADR                 ( NOC_CSS_PROBE_BASE + 0x009C ) //
#define NOC_CSS_PROBE_FILTERS_1_STATUS_ADR                 ( NOC_CSS_PROBE_BASE + 0x00A0 ) //
#define NOC_CSS_PROBE_FILTERS_1_LENGTH_ADR                 ( NOC_CSS_PROBE_BASE + 0x00A4 ) //
#define NOC_CSS_PROBE_FILTERS_1_URGENCY_ADR                ( NOC_CSS_PROBE_BASE + 0x00A8 ) //
#define NOC_CSS_PROBE_FILTERS_1_USER_BASE_ADR              ( NOC_CSS_PROBE_BASE + 0x00AC ) //
#define NOC_CSS_PROBE_FILTERS_1_USER_MASK_ADR              ( NOC_CSS_PROBE_BASE + 0x00B0 ) //
#define NOC_CSS_PROBE_FILTERS_2_ROUTE_ID_BASE_ADR          ( NOC_CSS_PROBE_BASE + 0x00BC ) //
#define NOC_CSS_PROBE_FILTERS_2_ROUTE_ID_MASK_ADR          ( NOC_CSS_PROBE_BASE + 0x00C0 ) //
#define NOC_CSS_PROBE_FILTERS_2_ADDR_BASE_LOW_ADR          ( NOC_CSS_PROBE_BASE + 0x00C4 ) //
#define NOC_CSS_PROBE_FILTERS_2_WINDOW_SIZE_ADR            ( NOC_CSS_PROBE_BASE + 0x00CC ) //
#define NOC_CSS_PROBE_FILTERS_2_OPCODE_ADR                 ( NOC_CSS_PROBE_BASE + 0x00D8 ) //
#define NOC_CSS_PROBE_FILTERS_2_STATUS_ADR                 ( NOC_CSS_PROBE_BASE + 0x00DC ) //
#define NOC_CSS_PROBE_FILTERS_2_LENGTH_ADR                 ( NOC_CSS_PROBE_BASE + 0x00E0 ) //
#define NOC_CSS_PROBE_FILTERS_2_URGENCY_ADR                ( NOC_CSS_PROBE_BASE + 0x00E4 ) //
#define NOC_CSS_PROBE_FILTERS_2_USER_BASE_ADR              ( NOC_CSS_PROBE_BASE + 0x00E8 ) //
#define NOC_CSS_PROBE_FILTERS_2_USER_MASK_ADR              ( NOC_CSS_PROBE_BASE + 0x00EC ) //
#define NOC_CSS_PROBE_FILTERS_3_ROUTE_ID_BASE_ADR          ( NOC_CSS_PROBE_BASE + 0x00F8 ) //
#define NOC_CSS_PROBE_FILTERS_3_ROUTE_ID_MASK_ADR          ( NOC_CSS_PROBE_BASE + 0x00FC ) //
#define NOC_CSS_PROBE_FILTERS_3_ADDR_BASE_LOW_ADR          ( NOC_CSS_PROBE_BASE + 0x0100 ) //
#define NOC_CSS_PROBE_FILTERS_3_WINDOW_SIZE_ADR            ( NOC_CSS_PROBE_BASE + 0x0108 ) //
#define NOC_CSS_PROBE_FILTERS_3_OPCODE_ADR                 ( NOC_CSS_PROBE_BASE + 0x0114 ) //
#define NOC_CSS_PROBE_FILTERS_3_STATUS_ADR                 ( NOC_CSS_PROBE_BASE + 0x0118 ) //
#define NOC_CSS_PROBE_FILTERS_3_LENGTH_ADR                 ( NOC_CSS_PROBE_BASE + 0x011C ) //
#define NOC_CSS_PROBE_FILTERS_3_URGENCY_ADR                ( NOC_CSS_PROBE_BASE + 0x0120 ) //
#define NOC_CSS_PROBE_FILTERS_3_USER_BASE_ADR              ( NOC_CSS_PROBE_BASE + 0x0124 ) //
#define NOC_CSS_PROBE_FILTERS_3_USER_MASK_ADR              ( NOC_CSS_PROBE_BASE + 0x0128 ) //
#define NOC_CSS_PROBE_COUNTERS_0_PORT_SEL_ADR              ( NOC_CSS_PROBE_BASE + 0x0134 ) //
#define NOC_CSS_PROBE_COUNTERS_0_SRC_ADR                   ( NOC_CSS_PROBE_BASE + 0x0138 ) //
#define NOC_CSS_PROBE_COUNTERS_0_ALARM_MODE_ADR            ( NOC_CSS_PROBE_BASE + 0x013C ) //
#define NOC_CSS_PROBE_COUNTERS_0_VAL_ADR                   ( NOC_CSS_PROBE_BASE + 0x0140 ) //
#define NOC_CSS_PROBE_COUNTERS_1_PORT_SEL_ADR              ( NOC_CSS_PROBE_BASE + 0x0148 ) //
#define NOC_CSS_PROBE_COUNTERS_1_SRC_ADR                   ( NOC_CSS_PROBE_BASE + 0x014C ) //
#define NOC_CSS_PROBE_COUNTERS_1_ALARM_MODE_ADR            ( NOC_CSS_PROBE_BASE + 0x0150 ) //
#define NOC_CSS_PROBE_COUNTERS_1_VAL_ADR                   ( NOC_CSS_PROBE_BASE + 0x0154 ) //
#define NOC_CSS_PROBE_COUNTERS_2_PORT_SEL_ADR              ( NOC_CSS_PROBE_BASE + 0x015C ) //
#define NOC_CSS_PROBE_COUNTERS_2_SRC_ADR                   ( NOC_CSS_PROBE_BASE + 0x0160 ) //
#define NOC_CSS_PROBE_COUNTERS_2_ALARM_MODE_ADR            ( NOC_CSS_PROBE_BASE + 0x0164 ) //
#define NOC_CSS_PROBE_COUNTERS_2_VAL_ADR                   ( NOC_CSS_PROBE_BASE + 0x0168 ) //
#define NOC_CSS_PROBE_COUNTERS_3_PORT_SEL_ADR              ( NOC_CSS_PROBE_BASE + 0x0170 ) //
#define NOC_CSS_PROBE_COUNTERS_3_SRC_ADR                   ( NOC_CSS_PROBE_BASE + 0x0174 ) //
#define NOC_CSS_PROBE_COUNTERS_3_ALARM_MODE_ADR            ( NOC_CSS_PROBE_BASE + 0x0178 ) //
#define NOC_CSS_PROBE_COUNTERS_3_VAL_ADR                   ( NOC_CSS_PROBE_BASE + 0x017C ) //
#define NOC_CSS_PROBE_COUNTERS_4_PORT_SEL_ADR              ( NOC_CSS_PROBE_BASE + 0x0184 ) //
#define NOC_CSS_PROBE_COUNTERS_4_SRC_ADR                   ( NOC_CSS_PROBE_BASE + 0x0188 ) //
#define NOC_CSS_PROBE_COUNTERS_4_ALARM_MODE_ADR            ( NOC_CSS_PROBE_BASE + 0x018C ) //
#define NOC_CSS_PROBE_COUNTERS_4_VAL_ADR                   ( NOC_CSS_PROBE_BASE + 0x0190 ) //
#define NOC_DDR_PROBE_BASE                             ( MBI_NOC_BASE_ADR + 0x2400 )
#define NOC_DDR_PROBE_ID_CORE_ID_ADR                   ( NOC_DDR_PROBE_BASE + 0x0000 ) //
#define NOC_DDR_PROBE_ID_REVISION_ID_ADR               ( NOC_DDR_PROBE_BASE + 0x0004 ) //
#define NOC_DDR_PROBE_MAIN_CTL_ADR                     ( NOC_DDR_PROBE_BASE + 0x0008 ) //
#define NOC_DDR_PROBE_CFG_CTL_ADR                      ( NOC_DDR_PROBE_BASE + 0x000C ) //
#define NOC_DDR_PROBE_FILTER_LUT_ADR                   ( NOC_DDR_PROBE_BASE + 0x0014 ) //
#define NOC_DDR_PROBE_TRACE_ALARM_EN_ADR               ( NOC_DDR_PROBE_BASE + 0x0018 ) //
#define NOC_DDR_PROBE_TRACE_ALARM_STATUS_ADR           ( NOC_DDR_PROBE_BASE + 0x001C ) //
#define NOC_DDR_PROBE_TRACE_ALARM_CLR_ADR              ( NOC_DDR_PROBE_BASE + 0x0020 ) //
#define NOC_DDR_PROBE_STAT_PERIOD_ADR                  ( NOC_DDR_PROBE_BASE + 0x0024 ) //
#define NOC_DDR_PROBE_STAT_GO_ADR                      ( NOC_DDR_PROBE_BASE + 0x0028 ) //
#define NOC_DDR_PROBE_STAT_ALARM_MIN_ADR               ( NOC_DDR_PROBE_BASE + 0x002C ) //
#define NOC_DDR_PROBE_STAT_ALARM_MAX_ADR               ( NOC_DDR_PROBE_BASE + 0x0030 ) //
#define NOC_DDR_PROBE_STAT_ALARM_STATUS_ADR            ( NOC_DDR_PROBE_BASE + 0x0034 ) //
#define NOC_DDR_PROBE_STAT_ALARM_CLR_ADR               ( NOC_DDR_PROBE_BASE + 0x0038 ) //
#define NOC_DDR_PROBE_STAT_ALARM_EN_ADR                ( NOC_DDR_PROBE_BASE + 0x003C ) //
#define NOC_DDR_PROBE_FILTERS_0_ROUTE_ID_BASE_ADR      ( NOC_DDR_PROBE_BASE + 0x0044 ) //
#define NOC_DDR_PROBE_FILTERS_0_ROUTE_ID_MASK_ADR      ( NOC_DDR_PROBE_BASE + 0x0048 ) //
#define NOC_DDR_PROBE_FILTERS_0_ADDR_BASE_LOW_ADR      ( NOC_DDR_PROBE_BASE + 0x004C ) //
#define NOC_DDR_PROBE_FILTERS_0_WINDOW_SIZE_ADR        ( NOC_DDR_PROBE_BASE + 0x0054 ) //
#define NOC_DDR_PROBE_FILTERS_0_OPCODE_ADR             ( NOC_DDR_PROBE_BASE + 0x0060 ) //
#define NOC_DDR_PROBE_FILTERS_0_STATUS_ADR             ( NOC_DDR_PROBE_BASE + 0x0064 ) //
#define NOC_DDR_PROBE_FILTERS_0_LENGTH_ADR             ( NOC_DDR_PROBE_BASE + 0x0068 ) //
#define NOC_DDR_PROBE_FILTERS_0_URGENCY_ADR            ( NOC_DDR_PROBE_BASE + 0x006C ) //
#define NOC_DDR_PROBE_FILTERS_0_USER_BASE_ADR          ( NOC_DDR_PROBE_BASE + 0x0070 ) //
#define NOC_DDR_PROBE_FILTERS_0_USER_MASK_ADR          ( NOC_DDR_PROBE_BASE + 0x0074 ) //
#define NOC_DDR_PROBE_FILTERS_1_ROUTE_ID_BASE_ADR      ( NOC_DDR_PROBE_BASE + 0x0080 ) //
#define NOC_DDR_PROBE_FILTERS_1_ROUTE_ID_MASK_ADR      ( NOC_DDR_PROBE_BASE + 0x0084 ) //
#define NOC_DDR_PROBE_FILTERS_1_ADDR_BASE_LOW_ADR      ( NOC_DDR_PROBE_BASE + 0x0088 ) //
#define NOC_DDR_PROBE_FILTERS_1_WINDOW_SIZE_ADR        ( NOC_DDR_PROBE_BASE + 0x0090 ) //
#define NOC_DDR_PROBE_FILTERS_1_OPCODE_ADR             ( NOC_DDR_PROBE_BASE + 0x009C ) //
#define NOC_DDR_PROBE_FILTERS_1_STATUS_ADR             ( NOC_DDR_PROBE_BASE + 0x00A0 ) //
#define NOC_DDR_PROBE_FILTERS_1_LENGTH_ADR             ( NOC_DDR_PROBE_BASE + 0x00A4 ) //
#define NOC_DDR_PROBE_FILTERS_1_URGENCY_ADR            ( NOC_DDR_PROBE_BASE + 0x00A8 ) //
#define NOC_DDR_PROBE_FILTERS_1_USER_BASE_ADR          ( NOC_DDR_PROBE_BASE + 0x00AC ) //
#define NOC_DDR_PROBE_FILTERS_1_USER_MASK_ADR          ( NOC_DDR_PROBE_BASE + 0x00B0 ) //
#define NOC_DDR_PROBE_FILTERS_2_ROUTE_ID_BASE_ADR      ( NOC_DDR_PROBE_BASE + 0x00BC ) //
#define NOC_DDR_PROBE_FILTERS_2_ROUTE_ID_MASK_ADR      ( NOC_DDR_PROBE_BASE + 0x00C0 ) //
#define NOC_DDR_PROBE_FILTERS_2_ADDR_BASE_LOW_ADR      ( NOC_DDR_PROBE_BASE + 0x00C4 ) //
#define NOC_DDR_PROBE_FILTERS_2_WINDOW_SIZE_ADR        ( NOC_DDR_PROBE_BASE + 0x00CC ) //
#define NOC_DDR_PROBE_FILTERS_2_OPCODE_ADR             ( NOC_DDR_PROBE_BASE + 0x00D8 ) //
#define NOC_DDR_PROBE_FILTERS_2_STATUS_ADR             ( NOC_DDR_PROBE_BASE + 0x00DC ) //
#define NOC_DDR_PROBE_FILTERS_2_LENGTH_ADR             ( NOC_DDR_PROBE_BASE + 0x00E0 ) //
#define NOC_DDR_PROBE_FILTERS_2_URGENCY_ADR            ( NOC_DDR_PROBE_BASE + 0x00E4 ) //
#define NOC_DDR_PROBE_FILTERS_2_USER_BASE_ADR          ( NOC_DDR_PROBE_BASE + 0x00E8 ) //
#define NOC_DDR_PROBE_FILTERS_2_USER_MASK_ADR          ( NOC_DDR_PROBE_BASE + 0x00EC ) //
#define NOC_DDR_PROBE_FILTERS_3_ROUTE_ID_BASE_ADR      ( NOC_DDR_PROBE_BASE + 0x00F8 ) //
#define NOC_DDR_PROBE_FILTERS_3_ROUTE_ID_MASK_ADR      ( NOC_DDR_PROBE_BASE + 0x00FC ) //
#define NOC_DDR_PROBE_FILTERS_3_ADDR_BASE_LOW_ADR      ( NOC_DDR_PROBE_BASE + 0x0100 ) //
#define NOC_DDR_PROBE_FILTERS_3_WINDOW_SIZE_ADR        ( NOC_DDR_PROBE_BASE + 0x0108 ) //
#define NOC_DDR_PROBE_FILTERS_3_OPCODE_ADR             ( NOC_DDR_PROBE_BASE + 0x0114 ) //
#define NOC_DDR_PROBE_FILTERS_3_STATUS_ADR             ( NOC_DDR_PROBE_BASE + 0x0118 ) //
#define NOC_DDR_PROBE_FILTERS_3_LENGTH_ADR             ( NOC_DDR_PROBE_BASE + 0x011C ) //
#define NOC_DDR_PROBE_FILTERS_3_URGENCY_ADR            ( NOC_DDR_PROBE_BASE + 0x0120 ) //
#define NOC_DDR_PROBE_FILTERS_3_USER_BASE_ADR          ( NOC_DDR_PROBE_BASE + 0x0124 ) //
#define NOC_DDR_PROBE_FILTERS_3_USER_MASK_ADR          ( NOC_DDR_PROBE_BASE + 0x0128 ) //
#define NOC_DDR_PROBE_COUNTERS_0_SRC_ADR               ( NOC_DDR_PROBE_BASE + 0x0138 ) //
#define NOC_DDR_PROBE_COUNTERS_0_ALARM_MODE_ADR        ( NOC_DDR_PROBE_BASE + 0x013C ) //
#define NOC_DDR_PROBE_COUNTERS_0_VAL_ADR               ( NOC_DDR_PROBE_BASE + 0x0140 ) //
#define NOC_DDR_PROBE_COUNTERS_1_SRC_ADR               ( NOC_DDR_PROBE_BASE + 0x014C ) //
#define NOC_DDR_PROBE_COUNTERS_1_ALARM_MODE_ADR        ( NOC_DDR_PROBE_BASE + 0x0150 ) //
#define NOC_DDR_PROBE_COUNTERS_1_VAL_ADR               ( NOC_DDR_PROBE_BASE + 0x0154 ) //
#define NOC_DDR_PROBE_COUNTERS_2_SRC_ADR               ( NOC_DDR_PROBE_BASE + 0x0160 ) //
#define NOC_DDR_PROBE_COUNTERS_2_ALARM_MODE_ADR        ( NOC_DDR_PROBE_BASE + 0x0164 ) //
#define NOC_DDR_PROBE_COUNTERS_2_VAL_ADR               ( NOC_DDR_PROBE_BASE + 0x0168 ) //
#define NOC_DDR_PROBE_COUNTERS_3_SRC_ADR               ( NOC_DDR_PROBE_BASE + 0x0174 ) //
#define NOC_DDR_PROBE_COUNTERS_3_ALARM_MODE_ADR        ( NOC_DDR_PROBE_BASE + 0x0178 ) //
#define NOC_DDR_PROBE_COUNTERS_3_VAL_ADR               ( NOC_DDR_PROBE_BASE + 0x017C ) //
#define NOC_DDR_PROBE_COUNTERS_4_SRC_ADR               ( NOC_DDR_PROBE_BASE + 0x0188 ) //
#define NOC_DDR_PROBE_COUNTERS_4_ALARM_MODE_ADR        ( NOC_DDR_PROBE_BASE + 0x018C ) //
#define NOC_DDR_PROBE_COUNTERS_4_VAL_ADR               ( NOC_DDR_PROBE_BASE + 0x0190 ) //
#define NOC_DDR_PROBE_COUNTERS_5_SRC_ADR               ( NOC_DDR_PROBE_BASE + 0x019C ) //
#define NOC_DDR_PROBE_COUNTERS_5_ALARM_MODE_ADR        ( NOC_DDR_PROBE_BASE + 0x01A0 ) //
#define NOC_DDR_PROBE_COUNTERS_5_VAL_ADR               ( NOC_DDR_PROBE_BASE + 0x01A4 ) //
#define NOC_DDR_PROBE_COUNTERS_6_SRC_ADR               ( NOC_DDR_PROBE_BASE + 0x01B0 ) //
#define NOC_DDR_PROBE_COUNTERS_6_ALARM_MODE_ADR        ( NOC_DDR_PROBE_BASE + 0x01B4 ) //
#define NOC_DDR_PROBE_COUNTERS_6_VAL_ADR               ( NOC_DDR_PROBE_BASE + 0x01B8 ) //
#define NOC_DDR_PROBE_COUNTERS_7_SRC_ADR               ( NOC_DDR_PROBE_BASE + 0x01C4 ) //
#define NOC_DDR_PROBE_COUNTERS_7_ALARM_MODE_ADR        ( NOC_DDR_PROBE_BASE + 0x01C8 ) //
#define NOC_DDR_PROBE_COUNTERS_7_VAL_ADR               ( NOC_DDR_PROBE_BASE + 0x01CC ) //
#define NOC_QOS_EMMC_BASE  ( PBI_NOC_BASE_ADR + 0x3500 )
#define NOC_QOS_EMMC_ID_CORE_ID_ADR                        ( NOC_QOS_EMMC_BASE + 0x0000 ) //
#define NOC_QOS_EMMC_ID_REVISION_ID_ADR                    ( NOC_QOS_EMMC_BASE + 0x0004 ) //
#define NOC_QOS_EMMC_PRIORITY_ADR                          ( NOC_QOS_EMMC_BASE + 0x0008 ) //
#define NOC_QOS_EMMC_MODE_ADR                              ( NOC_QOS_EMMC_BASE + 0x000C ) //
#define NOC_QOS_EMMC_BANDWIDTH_ADR                         ( NOC_QOS_EMMC_BASE + 0x0010 ) //
#define NOC_QOS_EMMC_SATURATION_ADR                        ( NOC_QOS_EMMC_BASE + 0x0014 ) //
#define NOC_QOS_EMMC_EXT_CONTROL_ADR                       ( NOC_QOS_EMMC_BASE + 0x0018 ) //
#define NOC_QOS_ETH_BASE  ( PBI_NOC_BASE_ADR + 0x3580 )
#define NOC_QOS_ETH_ID_CORE_ID_ADR                         ( NOC_QOS_ETH_BASE + 0x0000 ) //
#define NOC_QOS_ETH_ID_REVISION_ID_ADR                     ( NOC_QOS_ETH_BASE + 0x0004 ) //
#define NOC_QOS_ETH_PRIORITY_ADR                           ( NOC_QOS_ETH_BASE + 0x0008 ) //
#define NOC_QOS_ETH_MODE_ADR                               ( NOC_QOS_ETH_BASE + 0x000C ) //
#define NOC_QOS_ETH_BANDWIDTH_ADR                          ( NOC_QOS_ETH_BASE + 0x0010 ) //
#define NOC_QOS_ETH_SATURATION_ADR                         ( NOC_QOS_ETH_BASE + 0x0014 ) //
#define NOC_QOS_ETH_EXT_CONTROL_ADR                        ( NOC_QOS_ETH_BASE + 0x0018 ) //
#define NOC_QOS_PCI_BASE  ( PBI_NOC_BASE_ADR + 0x3600 )
#define NOC_QOS_PCI_ID_CORE_ID_ADR                         ( NOC_QOS_PCI_BASE + 0x0000 ) //
#define NOC_QOS_PCI_ID_REVISION_ID_ADR                     ( NOC_QOS_PCI_BASE + 0x0004 ) //
#define NOC_QOS_PCI_PRIORITY_ADR                           ( NOC_QOS_PCI_BASE + 0x0008 ) //
#define NOC_QOS_PCI_MODE_ADR                               ( NOC_QOS_PCI_BASE + 0x000C ) //
#define NOC_QOS_PCI_BANDWIDTH_ADR                          ( NOC_QOS_PCI_BASE + 0x0010 ) //
#define NOC_QOS_PCI_SATURATION_ADR                         ( NOC_QOS_PCI_BASE + 0x0014 ) //
#define NOC_QOS_PCI_EXT_CONTROL_ADR                        ( NOC_QOS_PCI_BASE + 0x0018 ) //
#define NOC_QOS_UPA_L2C_BASE  ( MBI_NOC_BASE_ADR + 0x2b80 )
#define NOC_QOS_UPA_L2C_ID_CORE_ID_ADR                     ( NOC_QOS_UPA_L2C_BASE + 0x0000 ) //
#define NOC_QOS_UPA_L2C_ID_REVISION_ID_ADR                 ( NOC_QOS_UPA_L2C_BASE + 0x0004 ) //
#define NOC_QOS_UPA_L2C_PRIORITY_ADR                       ( NOC_QOS_UPA_L2C_BASE + 0x0008 ) //
#define NOC_QOS_UPA_L2C_MODE_ADR                           ( NOC_QOS_UPA_L2C_BASE + 0x000C ) //
#define NOC_QOS_UPA_L2C_BANDWIDTH_ADR                      ( NOC_QOS_UPA_L2C_BASE + 0x0010 ) //
#define NOC_QOS_UPA_L2C_SATURATION_ADR                     ( NOC_QOS_UPA_L2C_BASE + 0x0014 ) //
#define NOC_QOS_UPA_L2C_EXT_CONTROL_ADR                    ( NOC_QOS_UPA_L2C_BASE + 0x0018 ) //
#define NOC_QOS_USB_BASE  ( PBI_NOC_BASE_ADR + 0x3780 )
#define NOC_QOS_USB_ID_CORE_ID_ADR                         ( NOC_QOS_USB_BASE + 0x0000 ) //
#define NOC_QOS_USB_ID_REVISION_ID_ADR                     ( NOC_QOS_USB_BASE + 0x0004 ) //
#define NOC_QOS_USB_PRIORITY_ADR                           ( NOC_QOS_USB_BASE + 0x0008 ) //
#define NOC_QOS_USB_MODE_ADR                               ( NOC_QOS_USB_BASE + 0x000C ) //
#define NOC_QOS_USB_BANDWIDTH_ADR                          ( NOC_QOS_USB_BASE + 0x0010 ) //
#define NOC_QOS_USB_SATURATION_ADR                         ( NOC_QOS_USB_BASE + 0x0014 ) //
#define NOC_QOS_USB_EXT_CONTROL_ADR                        ( NOC_QOS_USB_BASE + 0x0018 ) //
#define NOC_QOS_CSS_CPUL2C_BASE  ( PBI_NOC_BASE_ADR + 0x3800 )
#define NOC_QOS_CSS_CPUL2C_ID_CORE_ID_ADR                  ( NOC_QOS_CSS_CPUL2C_BASE + 0x0000 ) //
#define NOC_QOS_CSS_CPUL2C_ID_REVISION_ID_ADR              ( NOC_QOS_CSS_CPUL2C_BASE + 0x0004 ) //
#define NOC_QOS_CSS_CPUL2C_PRIORITY_ADR                    ( NOC_QOS_CSS_CPUL2C_BASE + 0x0008 ) //
#define NOC_QOS_CSS_CPUL2C_MODE_ADR                        ( NOC_QOS_CSS_CPUL2C_BASE + 0x000C ) //
#define NOC_QOS_CSS_CPUL2C_BANDWIDTH_ADR                   ( NOC_QOS_CSS_CPUL2C_BASE + 0x0010 ) //
#define NOC_QOS_CSS_CPUL2C_SATURATION_ADR                  ( NOC_QOS_CSS_CPUL2C_BASE + 0x0014 ) //
#define NOC_QOS_CSS_CPUL2C_EXT_CONTROL_ADR                 ( NOC_QOS_CSS_CPUL2C_BASE + 0x0018 ) //
#define NOC_QOS_MSS_CPUL2C_BASE  ( MBI_NOC_BASE_ADR + 0x2a80 )
#define NOC_QOS_MSS_CPUL2C_ID_CORE_ID_ADR                  ( NOC_QOS_MSS_CPUL2C_BASE + 0x0000 ) //
#define NOC_QOS_MSS_CPUL2C_ID_REVISION_ID_ADR              ( NOC_QOS_MSS_CPUL2C_BASE + 0x0004 ) //
#define NOC_QOS_MSS_CPUL2C_PRIORITY_ADR                    ( NOC_QOS_MSS_CPUL2C_BASE + 0x0008 ) //
#define NOC_QOS_MSS_CPUL2C_MODE_ADR                        ( NOC_QOS_MSS_CPUL2C_BASE + 0x000C ) //
#define NOC_QOS_MSS_CPUL2C_BANDWIDTH_ADR                   ( NOC_QOS_MSS_CPUL2C_BASE + 0x0010 ) //
#define NOC_QOS_MSS_CPUL2C_SATURATION_ADR                  ( NOC_QOS_MSS_CPUL2C_BASE + 0x0014 ) //
#define NOC_QOS_MSS_CPUL2C_EXT_CONTROL_ADR                 ( NOC_QOS_MSS_CPUL2C_BASE + 0x0018 ) //
#define NOC_QOS_UPA_DMA_BASE  ( MBI_NOC_BASE_ADR + 0x2b00 )
#define NOC_QOS_UPA_DMA_ID_CORE_ID_ADR                     ( NOC_QOS_UPA_DMA_BASE + 0x0000 ) //
#define NOC_QOS_UPA_DMA_ID_REVISION_ID_ADR                 ( NOC_QOS_UPA_DMA_BASE + 0x0004 ) //
#define NOC_QOS_UPA_DMA_PRIORITY_ADR                       ( NOC_QOS_UPA_DMA_BASE + 0x0008 ) //
#define NOC_QOS_UPA_DMA_MODE_ADR                           ( NOC_QOS_UPA_DMA_BASE + 0x000C ) //
#define NOC_QOS_UPA_DMA_BANDWIDTH_ADR                      ( NOC_QOS_UPA_DMA_BASE + 0x0010 ) //
#define NOC_QOS_UPA_DMA_SATURATION_ADR                     ( NOC_QOS_UPA_DMA_BASE + 0x0014 ) //
#define NOC_QOS_UPA_DMA_EXT_CONTROL_ADR                    ( NOC_QOS_UPA_DMA_BASE + 0x0018 ) //
#define NOC_CSS_CPUL2C_TXSTATFLT_BASE  ( PBI_NOC_BASE_ADR + 0x3b00 )
#define NOC_CSS_CPUL2C_TXSTATFLT_ID_CORE_ID_ADR            ( NOC_CSS_CPUL2C_TXSTATFLT_BASE + 0x0000 ) //
#define NOC_CSS_CPUL2C_TXSTATFLT_ID_REVISION_ID_ADR        ( NOC_CSS_CPUL2C_TXSTATFLT_BASE + 0x0004 ) //
#define NOC_CSS_CPUL2C_TXSTATFLT_MODE_ADR                  ( NOC_CSS_CPUL2C_TXSTATFLT_BASE + 0x0008 ) //
#define NOC_CSS_CPUL2C_TXSTATFLT_ADDR_BASE_LOW_ADR         ( NOC_CSS_CPUL2C_TXSTATFLT_BASE + 0x000C ) //
#define NOC_CSS_CPUL2C_TXSTATFLT_ADDR_WINDOW_SIZE_ADR      ( NOC_CSS_CPUL2C_TXSTATFLT_BASE + 0x0014 ) //
#define NOC_CSS_CPUL2C_TXSTATFLT_OPCODE_ADR                ( NOC_CSS_CPUL2C_TXSTATFLT_BASE + 0x0020 ) //
#define NOC_CSS_CPUL2C_TXSTATFLT_USER_BASE_ADR             ( NOC_CSS_CPUL2C_TXSTATFLT_BASE + 0x0024 ) //
#define NOC_CSS_CPUL2C_TXSTATFLT_USER_MASK_ADR             ( NOC_CSS_CPUL2C_TXSTATFLT_BASE + 0x0028 ) //
#define NOC_PBI_DMA_TXSTATFLT_BASE  ( PBI_NOC_BASE_ADR + 0x3c00 )
#define NOC_PBI_DMA_TXSTATFLT_ID_CORE_ID_ADR               ( NOC_PBI_DMA_TXSTATFLT_BASE + 0x0000 ) //
#define NOC_PBI_DMA_TXSTATFLT_ID_REVISION_ID_ADR           ( NOC_PBI_DMA_TXSTATFLT_BASE + 0x0004 ) //
#define NOC_PBI_DMA_TXSTATFLT_MODE_ADR                     ( NOC_PBI_DMA_TXSTATFLT_BASE + 0x0008 ) //
#define NOC_PBI_DMA_TXSTATFLT_ADDR_BASE_LOW_ADR            ( NOC_PBI_DMA_TXSTATFLT_BASE + 0x000C ) //
#define NOC_PBI_DMA_TXSTATFLT_ADDR_WINDOW_SIZE_ADR         ( NOC_PBI_DMA_TXSTATFLT_BASE + 0x0014 ) //
#define NOC_PBI_DMA_TXSTATFLT_OPCODE_ADR                   ( NOC_PBI_DMA_TXSTATFLT_BASE + 0x0020 ) //
#define NOC_PBI_DMA_TXSTATFLT_USER_BASE_ADR                ( NOC_PBI_DMA_TXSTATFLT_BASE + 0x0024 ) //
#define NOC_PBI_DMA_TXSTATFLT_USER_MASK_ADR                ( NOC_PBI_DMA_TXSTATFLT_BASE + 0x0028 ) //
#define NOC_MSS_CPUL2C_TXSTATFLT_BASE  ( MBI_NOC_BASE_ADR + 0x2f00 )
#define NOC_MSS_CPUL2C_TXSTATFLT_ID_CORE_ID_ADR            ( NOC_MSS_CPUL2C_TXSTATFLT_BASE + 0x0000 ) //
#define NOC_MSS_CPUL2C_TXSTATFLT_ID_REVISION_ID_ADR        ( NOC_MSS_CPUL2C_TXSTATFLT_BASE + 0x0004 ) //
#define NOC_MSS_CPUL2C_TXSTATFLT_MODE_ADR                  ( NOC_MSS_CPUL2C_TXSTATFLT_BASE + 0x0008 ) //
#define NOC_MSS_CPUL2C_TXSTATFLT_ADDR_BASE_LOW_ADR         ( NOC_MSS_CPUL2C_TXSTATFLT_BASE + 0x000C ) //
#define NOC_MSS_CPUL2C_TXSTATFLT_ADDR_WINDOW_SIZE_ADR      ( NOC_MSS_CPUL2C_TXSTATFLT_BASE + 0x0014 ) //
#define NOC_MSS_CPUL2C_TXSTATFLT_OPCODE_ADR                ( NOC_MSS_CPUL2C_TXSTATFLT_BASE + 0x0020 ) //
#define NOC_MSS_CPUL2C_TXSTATFLT_USER_BASE_ADR             ( NOC_MSS_CPUL2C_TXSTATFLT_BASE + 0x0024 ) //
#define NOC_MSS_CPUL2C_TXSTATFLT_USER_MASK_ADR             ( NOC_MSS_CPUL2C_TXSTATFLT_BASE + 0x0028 ) //
#define NOC_UPA_DMA_TXSTATFLT_BASE  ( MBI_NOC_BASE_ADR + 0x2f80 )
#define NOC_UPA_DMA_TXSTATFLT_ID_CORE_ID_ADR               ( NOC_UPA_DMA_TXSTATFLT_BASE + 0x0000 ) //
#define NOC_UPA_DMA_TXSTATFLT_ID_REVISION_ID_ADR           ( NOC_UPA_DMA_TXSTATFLT_BASE + 0x0004 ) //
#define NOC_UPA_DMA_TXSTATFLT_MODE_ADR                     ( NOC_UPA_DMA_TXSTATFLT_BASE + 0x0008 ) //
#define NOC_UPA_DMA_TXSTATFLT_ADDR_BASE_LOW_ADR            ( NOC_UPA_DMA_TXSTATFLT_BASE + 0x000C ) //
#define NOC_UPA_DMA_TXSTATFLT_ADDR_WINDOW_SIZE_ADR         ( NOC_UPA_DMA_TXSTATFLT_BASE + 0x0014 ) //
#define NOC_UPA_DMA_TXSTATFLT_OPCODE_ADR                   ( NOC_UPA_DMA_TXSTATFLT_BASE + 0x0020 ) //
#define NOC_UPA_DMA_TXSTATFLT_USER_BASE_ADR                ( NOC_UPA_DMA_TXSTATFLT_BASE + 0x0024 ) //
#define NOC_UPA_DMA_TXSTATFLT_USER_MASK_ADR                ( NOC_UPA_DMA_TXSTATFLT_BASE + 0x0028 ) //
#define NOC_UPA_L2C_TXSTATFLT_BASE  ( MBI_NOC_BASE_ADR + 0x3000 )
#define NOC_UPA_L2C_TXSTATFLT_ID_CORE_ID_ADR               ( NOC_UPA_L2C_TXSTATFLT_BASE + 0x0000 ) //
#define NOC_UPA_L2C_TXSTATFLT_ID_REVISION_ID_ADR           ( NOC_UPA_L2C_TXSTATFLT_BASE + 0x0004 ) //
#define NOC_UPA_L2C_TXSTATFLT_MODE_ADR                     ( NOC_UPA_L2C_TXSTATFLT_BASE + 0x0008 ) //
#define NOC_UPA_L2C_TXSTATFLT_ADDR_BASE_LOW_ADR            ( NOC_UPA_L2C_TXSTATFLT_BASE + 0x000C ) //
#define NOC_UPA_L2C_TXSTATFLT_ADDR_WINDOW_SIZE_ADR         ( NOC_UPA_L2C_TXSTATFLT_BASE + 0x0014 ) //
#define NOC_UPA_L2C_TXSTATFLT_OPCODE_ADR                   ( NOC_UPA_L2C_TXSTATFLT_BASE + 0x0020 ) //
#define NOC_UPA_L2C_TXSTATFLT_USER_BASE_ADR                ( NOC_UPA_L2C_TXSTATFLT_BASE + 0x0024 ) //
#define NOC_UPA_L2C_TXSTATFLT_USER_MASK_ADR                ( NOC_UPA_L2C_TXSTATFLT_BASE + 0x0028 ) //
#define NOC_CSS_TXSTATPROF_BASE  ( PBI_NOC_BASE_ADR + 0x3f00 )
#define NOC_CSS_TXSTATPROF_ID_CORE_ID_ADR                  ( NOC_CSS_TXSTATPROF_BASE + 0x0000 ) //
#define NOC_CSS_TXSTATPROF_ID_REVISION_ID_ADR              ( NOC_CSS_TXSTATPROF_BASE + 0x0004 ) //
#define NOC_CSS_TXSTATPROF_EN_ADR                          ( NOC_CSS_TXSTATPROF_BASE + 0x0008 ) //
#define NOC_CSS_TXSTATPROF_MODE_ADR                        ( NOC_CSS_TXSTATPROF_BASE + 0x000C ) //
#define NOC_CSS_TXSTATPROF_OBSERVED_SEL_0_ADR              ( NOC_CSS_TXSTATPROF_BASE + 0x0010 ) //
#define NOC_CSS_TXSTATPROF_THRESHOLDS_0_0_ADR              ( NOC_CSS_TXSTATPROF_BASE + 0x002C ) //
#define NOC_CSS_TXSTATPROF_THRESHOLDS_0_1_ADR              ( NOC_CSS_TXSTATPROF_BASE + 0x0030 ) //
#define NOC_CSS_TXSTATPROF_THRESHOLDS_0_2_ADR              ( NOC_CSS_TXSTATPROF_BASE + 0x0034 ) //
#define NOC_CSS_TXSTATPROF_THRESHOLDS_0_3_ADR              ( NOC_CSS_TXSTATPROF_BASE + 0x0038 ) //
#define NOC_CSS_TXSTATPROF_OVERFLOW_STATUS_ADR             ( NOC_CSS_TXSTATPROF_BASE + 0x006C ) //
#define NOC_CSS_TXSTATPROF_OVERFLOW_RESET_ADR              ( NOC_CSS_TXSTATPROF_BASE + 0x0070 ) //
#define NOC_CSS_TXSTATPROF_PENDING_EVENT_MODE_ADR          ( NOC_CSS_TXSTATPROF_BASE + 0x0074 ) //
#define NOC_CSS_TXSTATPROF_PRE_SCALER_ADR                  ( NOC_CSS_TXSTATPROF_BASE + 0x0078 ) //
#define NOC_CSS_SIDEBAND_BASE  ( PBI_NOC_BASE_ADR + 0x4000 )
#define NOC_CSS_SIDEBAND_ID_CORE_ID_ADR                    ( NOC_CSS_SIDEBAND_BASE + 0x0000 ) //
#define NOC_CSS_SIDEBAND_ID_REVISION_ID_ADR                ( NOC_CSS_SIDEBAND_BASE + 0x0004 ) //
#define NOC_CSS_SIDEBAND_FAULT_EN_ADR                      ( NOC_CSS_SIDEBAND_BASE + 0x0008 ) //
#define NOC_CSS_SIDEBAND_FAULT_STATUS_ADR                  ( NOC_CSS_SIDEBAND_BASE + 0x000C ) //
#define NOC_CSS_SIDEBAND_FLAG_IN_EN0_ADR                   ( NOC_CSS_SIDEBAND_BASE + 0x0010 ) //
#define NOC_CSS_SIDEBAND_FLAG_IN_STATUS0_ADR               ( NOC_CSS_SIDEBAND_BASE + 0x0014 ) //
#define NOC_CSS_SIDEBAND_FLAG_OUT_SET0_ADR                 ( NOC_CSS_SIDEBAND_BASE + 0x0050 ) //
#define NOC_CSS_SIDEBAND_FLAG_OUT_CLR0_ADR                 ( NOC_CSS_SIDEBAND_BASE + 0x0054 ) //
#define NOC_CSS_SIDEBAND_FLAG_OUT_STATUS0_ADR              ( NOC_CSS_SIDEBAND_BASE + 0x0058 ) //
#define NOC_CSS_ERRLOGGER_BASE  ( PBI_NOC_BASE_ADR + 0x4100 )
#define NOC_CSS_ERRLOGGER_ID_CORE_ID_ADR                   ( NOC_CSS_ERRLOGGER_BASE + 0x0000 ) //
#define NOC_CSS_ERRLOGGER_ID_REVISION_ID_ADR               ( NOC_CSS_ERRLOGGER_BASE + 0x0004 ) //
#define NOC_CSS_ERRLOGGER_FAULT_EN_ADR                     ( NOC_CSS_ERRLOGGER_BASE + 0x0008 ) //
#define NOC_CSS_ERRLOGGER_ERR_VLD_ADR                      ( NOC_CSS_ERRLOGGER_BASE + 0x000C ) //
#define NOC_CSS_ERRLOGGER_ERR_CLR_ADR                      ( NOC_CSS_ERRLOGGER_BASE + 0x0010 ) //
#define NOC_CSS_ERRLOGGER_ERR_LOG0_ADR                     ( NOC_CSS_ERRLOGGER_BASE + 0x0014 ) //
#define NOC_CSS_ERRLOGGER_ERR_LOG1_ADR                     ( NOC_CSS_ERRLOGGER_BASE + 0x0018 ) //
#define NOC_CSS_ERRLOGGER_ERR_LOG3_ADR                     ( NOC_CSS_ERRLOGGER_BASE + 0x0020 ) //
#define NOC_CSS_ERRLOGGER_ERR_LOG5_ADR                     ( NOC_CSS_ERRLOGGER_BASE + 0x0028 ) //
#define NOC_CSS_ERRLOGGER_STALL_EN_ADR                     ( NOC_CSS_ERRLOGGER_BASE + 0x0038 ) //
#define NOC_QOS_AXIDMA_BASE  ( PBI_NOC_BASE_ADR + 0x4180 )
#define NOC_QOS_AXIDMA_ID_CORE_ID_ADR                      ( NOC_QOS_AXIDMA_BASE + 0x0000 ) //
#define NOC_QOS_AXIDMA_ID_REVISION_ID_ADR                  ( NOC_QOS_AXIDMA_BASE + 0x0004 ) //
#define NOC_QOS_AXIDMA_PRIORITY_ADR                        ( NOC_QOS_AXIDMA_BASE + 0x0008 ) //
#define NOC_QOS_AXIDMA_MODE_ADR                            ( NOC_QOS_AXIDMA_BASE + 0x000C ) //
#define NOC_QOS_AXIDMA_BANDWIDTH_ADR                       ( NOC_QOS_AXIDMA_BASE + 0x0010 ) //
#define NOC_QOS_AXIDMA_SATURATION_ADR                      ( NOC_QOS_AXIDMA_BASE + 0x0014 ) //
#define NOC_QOS_AXIDMA_EXT_CONTROL_ADR                     ( NOC_QOS_AXIDMA_BASE + 0x0018 ) //
#define NOC_MSS_PROBE_BASE  ( MBI_NOC_BASE_ADR + 0x2000 )
#define NOC_MSS_PROBE_ID_CORE_ID_ADR                        ( NOC_MSS_PROBE_BASE + 0x0000 ) //
#define NOC_MSS_PROBE_ID_REVISION_ID_ADR                    ( NOC_MSS_PROBE_BASE + 0x0004 ) //
#define NOC_MSS_PROBE_MAIN_CTL_ADR                          ( NOC_MSS_PROBE_BASE + 0x0008 ) //
#define NOC_MSS_PROBE_CFG_CTL_ADR                           ( NOC_MSS_PROBE_BASE + 0x000C ) //
#define NOC_MSS_PROBE_FILTER_LUT_ADR                        ( NOC_MSS_PROBE_BASE + 0x0014 ) //
#define NOC_MSS_PROBE_TRACE_ALARM_EN_ADR                    ( NOC_MSS_PROBE_BASE + 0x0018 ) //
#define NOC_MSS_PROBE_TRACE_ALARM_STATUS_ADR                ( NOC_MSS_PROBE_BASE + 0x001C ) //
#define NOC_MSS_PROBE_TRACE_ALARM_CLR_ADR                   ( NOC_MSS_PROBE_BASE + 0x0020 ) //
#define NOC_MSS_PROBE_STAT_PERIOD_ADR                       ( NOC_MSS_PROBE_BASE + 0x0024 ) //
#define NOC_MSS_PROBE_STAT_GO_ADR                           ( NOC_MSS_PROBE_BASE + 0x0028 ) //
#define NOC_MSS_PROBE_FILTERS_0_ROUTE_ID_BASE_ADR           ( NOC_MSS_PROBE_BASE + 0x0044 ) //
#define NOC_MSS_PROBE_FILTERS_0_ROUTE_ID_MASK_ADR           ( NOC_MSS_PROBE_BASE + 0x0048 ) //
#define NOC_MSS_PROBE_FILTERS_0_ADDR_BASE_LOW_ADR           ( NOC_MSS_PROBE_BASE + 0x004C ) //
#define NOC_MSS_PROBE_FILTERS_0_WINDOW_SIZE_ADR             ( NOC_MSS_PROBE_BASE + 0x0054 ) //
#define NOC_MSS_PROBE_FILTERS_0_OPCODE_ADR                  ( NOC_MSS_PROBE_BASE + 0x0060 ) //
#define NOC_MSS_PROBE_FILTERS_0_STATUS_ADR                  ( NOC_MSS_PROBE_BASE + 0x0064 ) //
#define NOC_MSS_PROBE_FILTERS_0_LENGTH_ADR                  ( NOC_MSS_PROBE_BASE + 0x0068 ) //
#define NOC_MSS_PROBE_FILTERS_0_URGENCY_ADR                 ( NOC_MSS_PROBE_BASE + 0x006C ) //
#define NOC_MSS_PROBE_FILTERS_0_USER_BASE_ADR               ( NOC_MSS_PROBE_BASE + 0x0070 ) //
#define NOC_MSS_PROBE_FILTERS_0_USER_MASK_ADR               ( NOC_MSS_PROBE_BASE + 0x0074 ) //
#define NOC_MSS_PROBE_FILTERS_1_ROUTE_ID_BASE_ADR           ( NOC_MSS_PROBE_BASE + 0x0080 ) //
#define NOC_MSS_PROBE_FILTERS_1_ROUTE_ID_MASK_ADR           ( NOC_MSS_PROBE_BASE + 0x0084 ) //
#define NOC_MSS_PROBE_FILTERS_1_ADDR_BASE_LOW_ADR           ( NOC_MSS_PROBE_BASE + 0x0088 ) //
#define NOC_MSS_PROBE_FILTERS_1_WINDOW_SIZE_ADR             ( NOC_MSS_PROBE_BASE + 0x0090 ) //
#define NOC_MSS_PROBE_FILTERS_1_OPCODE_ADR                  ( NOC_MSS_PROBE_BASE + 0x009C ) //
#define NOC_MSS_PROBE_FILTERS_1_STATUS_ADR                  ( NOC_MSS_PROBE_BASE + 0x00A0 ) //
#define NOC_MSS_PROBE_FILTERS_1_LENGTH_ADR                  ( NOC_MSS_PROBE_BASE + 0x00A4 ) //
#define NOC_MSS_PROBE_FILTERS_1_URGENCY_ADR                 ( NOC_MSS_PROBE_BASE + 0x00A8 ) //
#define NOC_MSS_PROBE_FILTERS_1_USER_BASE_ADR               ( NOC_MSS_PROBE_BASE + 0x00AC ) //
#define NOC_MSS_PROBE_FILTERS_1_USER_MASK_ADR               ( NOC_MSS_PROBE_BASE + 0x00B0 ) //
#define NOC_MSS_PROBE_FILTERS_2_ROUTE_ID_BASE_ADR           ( NOC_MSS_PROBE_BASE + 0x00BC ) //
#define NOC_MSS_PROBE_FILTERS_2_ROUTE_ID_MASK_ADR           ( NOC_MSS_PROBE_BASE + 0x00C0 ) //
#define NOC_MSS_PROBE_FILTERS_2_ADDR_BASE_LOW_ADR           ( NOC_MSS_PROBE_BASE + 0x00C4 ) //
#define NOC_MSS_PROBE_FILTERS_2_WINDOW_SIZE_ADR             ( NOC_MSS_PROBE_BASE + 0x00CC ) //
#define NOC_MSS_PROBE_FILTERS_2_OPCODE_ADR                  ( NOC_MSS_PROBE_BASE + 0x00D8 ) //
#define NOC_MSS_PROBE_FILTERS_2_STATUS_ADR                  ( NOC_MSS_PROBE_BASE + 0x00DC ) //
#define NOC_MSS_PROBE_FILTERS_2_LENGTH_ADR                  ( NOC_MSS_PROBE_BASE + 0x00E0 ) //
#define NOC_MSS_PROBE_FILTERS_2_URGENCY_ADR                 ( NOC_MSS_PROBE_BASE + 0x00E4 ) //
#define NOC_MSS_PROBE_FILTERS_2_USER_BASE_ADR               ( NOC_MSS_PROBE_BASE + 0x00E8 ) //
#define NOC_MSS_PROBE_FILTERS_2_USER_MASK_ADR               ( NOC_MSS_PROBE_BASE + 0x00EC ) //
#define NOC_MSS_PROBE_FILTERS_3_ROUTE_ID_BASE_ADR           ( NOC_MSS_PROBE_BASE + 0x00F8 ) //
#define NOC_MSS_PROBE_FILTERS_3_ROUTE_ID_MASK_ADR           ( NOC_MSS_PROBE_BASE + 0x00FC ) //
#define NOC_MSS_PROBE_FILTERS_3_ADDR_BASE_LOW_ADR           ( NOC_MSS_PROBE_BASE + 0x0100 ) //
#define NOC_MSS_PROBE_FILTERS_3_WINDOW_SIZE_ADR             ( NOC_MSS_PROBE_BASE + 0x0108 ) //
#define NOC_MSS_PROBE_FILTERS_3_OPCODE_ADR                  ( NOC_MSS_PROBE_BASE + 0x0114 ) //
#define NOC_MSS_PROBE_FILTERS_3_STATUS_ADR                  ( NOC_MSS_PROBE_BASE + 0x0118 ) //
#define NOC_MSS_PROBE_FILTERS_3_LENGTH_ADR                  ( NOC_MSS_PROBE_BASE + 0x011C ) //
#define NOC_MSS_PROBE_FILTERS_3_URGENCY_ADR                 ( NOC_MSS_PROBE_BASE + 0x0120 ) //
#define NOC_MSS_PROBE_FILTERS_3_USER_BASE_ADR               ( NOC_MSS_PROBE_BASE + 0x0124 ) //
#define NOC_MSS_PROBE_FILTERS_3_USER_MASK_ADR               ( NOC_MSS_PROBE_BASE + 0x0128 ) //
#define NOC_MSS_PROBE_COUNTERS_0_PORT_SEL_ADR               ( NOC_MSS_PROBE_BASE + 0x0134 ) //
#define NOC_MSS_PROBE_COUNTERS_0_SRC_ADR                    ( NOC_MSS_PROBE_BASE + 0x0138 ) //
#define NOC_MSS_PROBE_COUNTERS_0_ALARM_MODE_ADR             ( NOC_MSS_PROBE_BASE + 0x013C ) //
#define NOC_MSS_PROBE_COUNTERS_0_VAL_ADR                    ( NOC_MSS_PROBE_BASE + 0x0140 ) //
#define NOC_MSS_PROBE_COUNTERS_1_PORT_SEL_ADR               ( NOC_MSS_PROBE_BASE + 0x0148 ) //
#define NOC_MSS_PROBE_COUNTERS_1_SRC_ADR                    ( NOC_MSS_PROBE_BASE + 0x014C ) //
#define NOC_MSS_PROBE_COUNTERS_1_ALARM_MODE_ADR             ( NOC_MSS_PROBE_BASE + 0x0150 ) //
#define NOC_MSS_PROBE_COUNTERS_1_VAL_ADR                    ( NOC_MSS_PROBE_BASE + 0x0154 ) //
#define NOC_MSS_PROBE_COUNTERS_2_PORT_SEL_ADR               ( NOC_MSS_PROBE_BASE + 0x015C ) //
#define NOC_MSS_PROBE_COUNTERS_2_SRC_ADR                    ( NOC_MSS_PROBE_BASE + 0x0160 ) //
#define NOC_MSS_PROBE_COUNTERS_2_ALARM_MODE_ADR             ( NOC_MSS_PROBE_BASE + 0x0164 ) //
#define NOC_MSS_PROBE_COUNTERS_2_VAL_ADR                    ( NOC_MSS_PROBE_BASE + 0x0168 ) //
#define NOC_MSS_PROBE_COUNTERS_3_PORT_SEL_ADR               ( NOC_MSS_PROBE_BASE + 0x0170 ) //
#define NOC_MSS_PROBE_COUNTERS_3_SRC_ADR                    ( NOC_MSS_PROBE_BASE + 0x0174 ) //
#define NOC_MSS_PROBE_COUNTERS_3_ALARM_MODE_ADR             ( NOC_MSS_PROBE_BASE + 0x0178 ) //
#define NOC_MSS_PROBE_COUNTERS_3_VAL_ADR                    ( NOC_MSS_PROBE_BASE + 0x017C ) //
#define NOC_MSS_SIDEBAND_BASE  ( MBI_NOC_BASE_ADR + 0x2800 )
#define NOC_MSS_SIDEBAND_ID_CORE_ID_ADR                     ( NOC_MSS_SIDEBAND_BASE + 0x0000 ) //
#define NOC_MSS_SIDEBAND_ID_REVISION_ID_ADR                 ( NOC_MSS_SIDEBAND_BASE + 0x0004 ) //
#define NOC_MSS_SIDEBAND_FAULT_EN_ADR                       ( NOC_MSS_SIDEBAND_BASE + 0x0008 ) //
#define NOC_MSS_SIDEBAND_FAULT_STATUS_ADR                   ( NOC_MSS_SIDEBAND_BASE + 0x000C ) //
#define NOC_MSS_SIDEBAND_FLAG_IN_EN0_ADR                    ( NOC_MSS_SIDEBAND_BASE + 0x0010 ) //
#define NOC_MSS_SIDEBAND_FLAG_IN_STATUS0_ADR                ( NOC_MSS_SIDEBAND_BASE + 0x0014 ) //
#define NOC_MSS_SIDEBAND_FLAG_OUT_SET0_ADR                  ( NOC_MSS_SIDEBAND_BASE + 0x0050 ) //
#define NOC_MSS_SIDEBAND_FLAG_OUT_CLR0_ADR                  ( NOC_MSS_SIDEBAND_BASE + 0x0054 ) //
#define NOC_MSS_SIDEBAND_FLAG_OUT_STATUS0_ADR               ( NOC_MSS_SIDEBAND_BASE + 0x0058 ) //
#define NOC_QOS_AMC_BASE  ( MBI_NOC_BASE_ADR + 0x2980 )
#define NOC_QOS_AMC_ID_CORE_ID_ADR                          ( NOC_QOS_AMC_BASE + 0x0000 ) //
#define NOC_QOS_AMC_ID_REVISION_ID_ADR                      ( NOC_QOS_AMC_BASE + 0x0004 ) //
#define NOC_QOS_AMC_PRIORITY_ADR                            ( NOC_QOS_AMC_BASE + 0x0008 ) //
#define NOC_QOS_AMC_MODE_ADR                                ( NOC_QOS_AMC_BASE + 0x000C ) //
#define NOC_QOS_AMC_BANDWIDTH_ADR                           ( NOC_QOS_AMC_BASE + 0x0010 ) //
#define NOC_QOS_AMC_SATURATION_ADR                          ( NOC_QOS_AMC_BASE + 0x0014 ) //
#define NOC_QOS_AMC_EXT_CONTROL_ADR                         ( NOC_QOS_AMC_BASE + 0x0018 ) //
#define NOC_QOS_CIF_BASE  ( MBI_NOC_BASE_ADR + 0x0800 )
#define NOC_QOS_CIF_ID_CORE_ID_ADR                          ( NOC_QOS_CIF_BASE + 0x0000 ) //
#define NOC_QOS_CIF_ID_REVISION_ID_ADR                      ( NOC_QOS_CIF_BASE + 0x0004 ) //
#define NOC_QOS_CIF_PRIORITY_ADR                            ( NOC_QOS_CIF_BASE + 0x0008 ) //
#define NOC_QOS_CIF_MODE_ADR                                ( NOC_QOS_CIF_BASE + 0x000C ) //
#define NOC_QOS_CIF_BANDWIDTH_ADR                           ( NOC_QOS_CIF_BASE + 0x0010 ) //
#define NOC_QOS_CIF_SATURATION_ADR                          ( NOC_QOS_CIF_BASE + 0x0014 ) //
#define NOC_QOS_CIF_EXT_CONTROL_ADR                         ( NOC_QOS_CIF_BASE + 0x0018 ) //
#define NOC_QOS_LCD_BASE  ( MBI_NOC_BASE_ADR + 0x0980 )
#define NOC_QOS_LCD_ID_CORE_ID_ADR                          ( NOC_QOS_LCD_BASE + 0x0000 ) //
#define NOC_QOS_LCD_ID_REVISION_ID_ADR                      ( NOC_QOS_LCD_BASE + 0x0004 ) //
#define NOC_QOS_LCD_PRIORITY_ADR                            ( NOC_QOS_LCD_BASE + 0x0008 ) //
#define NOC_QOS_LCD_MODE_ADR                                ( NOC_QOS_LCD_BASE + 0x000C ) //
#define NOC_QOS_LCD_BANDWIDTH_ADR                           ( NOC_QOS_LCD_BASE + 0x0010 ) //
#define NOC_QOS_LCD_SATURATION_ADR                          ( NOC_QOS_LCD_BASE + 0x0014 ) //
#define NOC_QOS_LCD_EXT_CONTROL_ADR                         ( NOC_QOS_LCD_BASE + 0x0018 ) //
#define NOC_QOS_MIPI0_BASE  ( MBI_NOC_BASE_ADR + 0x0a00 )
#define NOC_QOS_MIPI0_ID_CORE_ID_ADR                        ( NOC_QOS_MIPI0_BASE + 0x0000 ) //
#define NOC_QOS_MIPI0_ID_REVISION_ID_ADR                    ( NOC_QOS_MIPI0_BASE + 0x0004 ) //
#define NOC_QOS_MIPI0_PRIORITY_ADR                          ( NOC_QOS_MIPI0_BASE + 0x0008 ) //
#define NOC_QOS_MIPI0_MODE_ADR                              ( NOC_QOS_MIPI0_BASE + 0x000C ) //
#define NOC_QOS_MIPI0_BANDWIDTH_ADR                         ( NOC_QOS_MIPI0_BASE + 0x0010 ) //
#define NOC_QOS_MIPI0_SATURATION_ADR                        ( NOC_QOS_MIPI0_BASE + 0x0014 ) //
#define NOC_QOS_MIPI0_EXT_CONTROL_ADR                       ( NOC_QOS_MIPI0_BASE + 0x0018 ) //
#define NOC_QOS_MIPI1_BASE  ( MBI_NOC_BASE_ADR + 0x0a80 )
#define NOC_QOS_MIPI1_ID_CORE_ID_ADR                        ( NOC_QOS_MIPI1_BASE + 0x0000 ) //
#define NOC_QOS_MIPI1_ID_REVISION_ID_ADR                    ( NOC_QOS_MIPI1_BASE + 0x0004 ) //
#define NOC_QOS_MIPI1_PRIORITY_ADR                          ( NOC_QOS_MIPI1_BASE + 0x0008 ) //
#define NOC_QOS_MIPI1_MODE_ADR                              ( NOC_QOS_MIPI1_BASE + 0x000C ) //
#define NOC_QOS_MIPI1_BANDWIDTH_ADR                         ( NOC_QOS_MIPI1_BASE + 0x0010 ) //
#define NOC_QOS_MIPI1_SATURATION_ADR                        ( NOC_QOS_MIPI1_BASE + 0x0014 ) //
#define NOC_QOS_MIPI1_EXT_CONTROL_ADR                       ( NOC_QOS_MIPI1_BASE + 0x0018 ) //
#define NOC_QOS_MIPI2_BASE  ( MBI_NOC_BASE_ADR + 0x0b00 )
#define NOC_QOS_MIPI2_ID_CORE_ID_ADR                        ( NOC_QOS_MIPI2_BASE + 0x0000 ) //
#define NOC_QOS_MIPI2_ID_REVISION_ID_ADR                    ( NOC_QOS_MIPI2_BASE + 0x0004 ) //
#define NOC_QOS_MIPI2_PRIORITY_ADR                          ( NOC_QOS_MIPI2_BASE + 0x0008 ) //
#define NOC_QOS_MIPI2_MODE_ADR                              ( NOC_QOS_MIPI2_BASE + 0x000C ) //
#define NOC_QOS_MIPI2_BANDWIDTH_ADR                         ( NOC_QOS_MIPI2_BASE + 0x0010 ) //
#define NOC_QOS_MIPI2_SATURATION_ADR                        ( NOC_QOS_MIPI2_BASE + 0x0014 ) //
#define NOC_QOS_MIPI2_EXT_CONTROL_ADR                       ( NOC_QOS_MIPI2_BASE + 0x0018 ) //
#define NOC_QOS_MIPI3_BASE  ( MBI_NOC_BASE_ADR + 0x0b80 )
#define NOC_QOS_MIPI3_ID_CORE_ID_ADR                        ( NOC_QOS_MIPI3_BASE + 0x0000 ) //
#define NOC_QOS_MIPI3_ID_REVISION_ID_ADR                    ( NOC_QOS_MIPI3_BASE + 0x0004 ) //
#define NOC_QOS_MIPI3_PRIORITY_ADR                          ( NOC_QOS_MIPI3_BASE + 0x0008 ) //
#define NOC_QOS_MIPI3_MODE_ADR                              ( NOC_QOS_MIPI3_BASE + 0x000C ) //
#define NOC_QOS_MIPI3_BANDWIDTH_ADR                         ( NOC_QOS_MIPI3_BASE + 0x0010 ) //
#define NOC_QOS_MIPI3_SATURATION_ADR                        ( NOC_QOS_MIPI3_BASE + 0x0014 ) //
#define NOC_QOS_MIPI3_EXT_CONTROL_ADR                       ( NOC_QOS_MIPI3_BASE + 0x0018 ) //
#define NOC_QOS_MIPI4_BASE  ( MBI_NOC_BASE_ADR + 0x0c00 )
#define NOC_QOS_MIPI4_ID_CORE_ID_ADR                        ( NOC_QOS_MIPI4_BASE + 0x0000 ) //
#define NOC_QOS_MIPI4_ID_REVISION_ID_ADR                    ( NOC_QOS_MIPI4_BASE + 0x0004 ) //
#define NOC_QOS_MIPI4_PRIORITY_ADR                          ( NOC_QOS_MIPI4_BASE + 0x0008 ) //
#define NOC_QOS_MIPI4_MODE_ADR                              ( NOC_QOS_MIPI4_BASE + 0x000C ) //
#define NOC_QOS_MIPI4_BANDWIDTH_ADR                         ( NOC_QOS_MIPI4_BASE + 0x0010 ) //
#define NOC_QOS_MIPI4_SATURATION_ADR                        ( NOC_QOS_MIPI4_BASE + 0x0014 ) //
#define NOC_QOS_MIPI4_EXT_CONTROL_ADR                       ( NOC_QOS_MIPI4_BASE + 0x0018 ) //
#define NOC_QOS_MIPI5_BASE  ( MBI_NOC_BASE_ADR + 0x0c80 )
#define NOC_QOS_MIPI5_ID_CORE_ID_ADR                        ( NOC_QOS_MIPI5_BASE + 0x0000 ) //
#define NOC_QOS_MIPI5_ID_REVISION_ID_ADR                    ( NOC_QOS_MIPI5_BASE + 0x0004 ) //
#define NOC_QOS_MIPI5_PRIORITY_ADR                          ( NOC_QOS_MIPI5_BASE + 0x0008 ) //
#define NOC_QOS_MIPI5_MODE_ADR                              ( NOC_QOS_MIPI5_BASE + 0x000C ) //
#define NOC_QOS_MIPI5_BANDWIDTH_ADR                         ( NOC_QOS_MIPI5_BASE + 0x0010 ) //
#define NOC_QOS_MIPI5_SATURATION_ADR                        ( NOC_QOS_MIPI5_BASE + 0x0014 ) //
#define NOC_QOS_MIPI5_EXT_CONTROL_ADR                       ( NOC_QOS_MIPI5_BASE + 0x0018 ) //
#define NOC_QOS_MIPI6_BASE  ( MBI_NOC_BASE_ADR + 0x0d00 )
#define NOC_QOS_MIPI6_ID_CORE_ID_ADR                        ( NOC_QOS_MIPI6_BASE + 0x0000 ) //
#define NOC_QOS_MIPI6_ID_REVISION_ID_ADR                    ( NOC_QOS_MIPI6_BASE + 0x0004 ) //
#define NOC_QOS_MIPI6_PRIORITY_ADR                          ( NOC_QOS_MIPI6_BASE + 0x0008 ) //
#define NOC_QOS_MIPI6_MODE_ADR                              ( NOC_QOS_MIPI6_BASE + 0x000C ) //
#define NOC_QOS_MIPI6_BANDWIDTH_ADR                         ( NOC_QOS_MIPI6_BASE + 0x0010 ) //
#define NOC_QOS_MIPI6_SATURATION_ADR                        ( NOC_QOS_MIPI6_BASE + 0x0014 ) //
#define NOC_QOS_MIPI6_EXT_CONTROL_ADR                       ( NOC_QOS_MIPI6_BASE + 0x0018 ) //
#define NOC_QOS_MIPI7_BASE  ( MBI_NOC_BASE_ADR + 0x0d80 )
#define NOC_QOS_MIPI7_ID_CORE_ID_ADR                        ( NOC_QOS_MIPI7_BASE + 0x0000 ) //
#define NOC_QOS_MIPI7_ID_REVISION_ID_ADR                    ( NOC_QOS_MIPI7_BASE + 0x0004 ) //
#define NOC_QOS_MIPI7_PRIORITY_ADR                          ( NOC_QOS_MIPI7_BASE + 0x0008 ) //
#define NOC_QOS_MIPI7_MODE_ADR                              ( NOC_QOS_MIPI7_BASE + 0x000C ) //
#define NOC_QOS_MIPI7_BANDWIDTH_ADR                         ( NOC_QOS_MIPI7_BASE + 0x0010 ) //
#define NOC_QOS_MIPI7_SATURATION_ADR                        ( NOC_QOS_MIPI7_BASE + 0x0014 ) //
#define NOC_QOS_MIPI7_EXT_CONTROL_ADR                       ( NOC_QOS_MIPI7_BASE + 0x0018 ) //
#define NOC_QOS_MIPI8_BASE  ( MBI_NOC_BASE_ADR + 0x0e00 )
#define NOC_QOS_MIPI8_ID_CORE_ID_ADR                        ( NOC_QOS_MIPI8_BASE + 0x0000 ) //
#define NOC_QOS_MIPI8_ID_REVISION_ID_ADR                    ( NOC_QOS_MIPI8_BASE + 0x0004 ) //
#define NOC_QOS_MIPI8_PRIORITY_ADR                          ( NOC_QOS_MIPI8_BASE + 0x0008 ) //
#define NOC_QOS_MIPI8_MODE_ADR                              ( NOC_QOS_MIPI8_BASE + 0x000C ) //
#define NOC_QOS_MIPI8_BANDWIDTH_ADR                         ( NOC_QOS_MIPI8_BASE + 0x0010 ) //
#define NOC_QOS_MIPI8_SATURATION_ADR                        ( NOC_QOS_MIPI8_BASE + 0x0014 ) //
#define NOC_QOS_MIPI8_EXT_CONTROL_ADR                       ( NOC_QOS_MIPI8_BASE + 0x0018 ) //
#define NOC_QOS_MIPI9_BASE  ( MBI_NOC_BASE_ADR + 0x0e80 )
#define NOC_QOS_MIPI9_ID_CORE_ID_ADR                        ( NOC_QOS_MIPI9_BASE + 0x0000 ) //
#define NOC_QOS_MIPI9_ID_REVISION_ID_ADR                    ( NOC_QOS_MIPI9_BASE + 0x0004 ) //
#define NOC_QOS_MIPI9_PRIORITY_ADR                          ( NOC_QOS_MIPI9_BASE + 0x0008 ) //
#define NOC_QOS_MIPI9_MODE_ADR                              ( NOC_QOS_MIPI9_BASE + 0x000C ) //
#define NOC_QOS_MIPI9_BANDWIDTH_ADR                         ( NOC_QOS_MIPI9_BASE + 0x0010 ) //
#define NOC_QOS_MIPI9_SATURATION_ADR                        ( NOC_QOS_MIPI9_BASE + 0x0014 ) //
#define NOC_QOS_MIPI9_EXT_CONTROL_ADR                       ( NOC_QOS_MIPI9_BASE + 0x0018 ) //
#define NOC_QOS_MIPI10_BASE  ( MBI_NOC_BASE_ADR + 0x0f00 )
#define NOC_QOS_MIPI10_ID_CORE_ID_ADR                       ( NOC_QOS_MIPI10_BASE + 0x0000 ) //
#define NOC_QOS_MIPI10_ID_REVISION_ID_ADR                   ( NOC_QOS_MIPI10_BASE + 0x0004 ) //
#define NOC_QOS_MIPI10_PRIORITY_ADR                         ( NOC_QOS_MIPI10_BASE + 0x0008 ) //
#define NOC_QOS_MIPI10_MODE_ADR                             ( NOC_QOS_MIPI10_BASE + 0x000C ) //
#define NOC_QOS_MIPI10_BANDWIDTH_ADR                        ( NOC_QOS_MIPI10_BASE + 0x0010 ) //
#define NOC_QOS_MIPI10_SATURATION_ADR                       ( NOC_QOS_MIPI10_BASE + 0x0014 ) //
#define NOC_QOS_MIPI10_EXT_CONTROL_ADR                      ( NOC_QOS_MIPI10_BASE + 0x0018 ) //
#define NOC_QOS_MIPI11_BASE  ( MBI_NOC_BASE_ADR + 0x0f80 )
#define NOC_QOS_MIPI11_ID_CORE_ID_ADR                       ( NOC_QOS_MIPI11_BASE + 0x0000 ) //
#define NOC_QOS_MIPI11_ID_REVISION_ID_ADR                   ( NOC_QOS_MIPI11_BASE + 0x0004 ) //
#define NOC_QOS_MIPI11_PRIORITY_ADR                         ( NOC_QOS_MIPI11_BASE + 0x0008 ) //
#define NOC_QOS_MIPI11_MODE_ADR                             ( NOC_QOS_MIPI11_BASE + 0x000C ) //
#define NOC_QOS_MIPI11_BANDWIDTH_ADR                        ( NOC_QOS_MIPI11_BASE + 0x0010 ) //
#define NOC_QOS_MIPI11_SATURATION_ADR                       ( NOC_QOS_MIPI11_BASE + 0x0014 ) //
#define NOC_QOS_MIPI11_EXT_CONTROL_ADR                      ( NOC_QOS_MIPI11_BASE + 0x0018 ) //
#define NOC_QOS_VENC_BASE  ( MBI_NOC_BASE_ADR + 0x1080 )
#define NOC_QOS_VENC_ID_CORE_ID_ADR                         ( NOC_QOS_VENC_BASE + 0x0000 ) //
#define NOC_QOS_VENC_ID_REVISION_ID_ADR                     ( NOC_QOS_VENC_BASE + 0x0004 ) //
#define NOC_QOS_VENC_PRIORITY_ADR                           ( NOC_QOS_VENC_BASE + 0x0008 ) //
#define NOC_QOS_VENC_MODE_ADR                               ( NOC_QOS_VENC_BASE + 0x000C ) //
#define NOC_QOS_VENC_BANDWIDTH_ADR                          ( NOC_QOS_VENC_BASE + 0x0010 ) //
#define NOC_QOS_VENC_SATURATION_ADR                         ( NOC_QOS_VENC_BASE + 0x0014 ) //
#define NOC_QOS_VENC_EXT_CONTROL_ADR                        ( NOC_QOS_VENC_BASE + 0x0018 ) //
#define NOC_AMC_TXSTATFLT_BASE  ( MBI_NOC_BASE_ADR + 0x2c00 )
#define NOC_AMC_TXSTATFLT_ID_CORE_ID_ADR                    ( NOC_AMC_TXSTATFLT_BASE + 0x0000 ) //
#define NOC_AMC_TXSTATFLT_ID_REVISION_ID_ADR                ( NOC_AMC_TXSTATFLT_BASE + 0x0004 ) //
#define NOC_AMC_TXSTATFLT_MODE_ADR                          ( NOC_AMC_TXSTATFLT_BASE + 0x0008 ) //
#define NOC_AMC_TXSTATFLT_ADDR_BASE_LOW_ADR                 ( NOC_AMC_TXSTATFLT_BASE + 0x000C ) //
#define NOC_AMC_TXSTATFLT_ADDR_WINDOW_SIZE_ADR              ( NOC_AMC_TXSTATFLT_BASE + 0x0014 ) //
#define NOC_AMC_TXSTATFLT_OPCODE_ADR                        ( NOC_AMC_TXSTATFLT_BASE + 0x0020 ) //
#define NOC_AMC_TXSTATFLT_USER_BASE_ADR                     ( NOC_AMC_TXSTATFLT_BASE + 0x0024 ) //
#define NOC_AMC_TXSTATFLT_USER_MASK_ADR                     ( NOC_AMC_TXSTATFLT_BASE + 0x0028 ) //
#define NOC_MSS_TXSTATPROF_BASE  ( MBI_NOC_BASE_ADR + 0x2e80 )
#define NOC_MSS_TXSTATPROF_ID_CORE_ID_ADR                   ( NOC_MSS_TXSTATPROF_BASE + 0x0000 ) //
#define NOC_MSS_TXSTATPROF_ID_REVISION_ID_ADR               ( NOC_MSS_TXSTATPROF_BASE + 0x0004 ) //
#define NOC_MSS_TXSTATPROF_EN_ADR                           ( NOC_MSS_TXSTATPROF_BASE + 0x0008 ) //
#define NOC_MSS_TXSTATPROF_MODE_ADR                         ( NOC_MSS_TXSTATPROF_BASE + 0x000C ) //
#define NOC_MSS_TXSTATPROF_OBSERVED_SEL_0_ADR               ( NOC_MSS_TXSTATPROF_BASE + 0x0010 ) //
#define NOC_MSS_TXSTATPROF_THRESHOLDS_0_0_ADR               ( NOC_MSS_TXSTATPROF_BASE + 0x002C ) //
#define NOC_MSS_TXSTATPROF_OVERFLOW_STATUS_ADR              ( NOC_MSS_TXSTATPROF_BASE + 0x006C ) //
#define NOC_MSS_TXSTATPROF_OVERFLOW_RESET_ADR               ( NOC_MSS_TXSTATPROF_BASE + 0x0070 ) //
#define NOC_MSS_TXSTATPROF_PENDING_EVENT_MODE_ADR           ( NOC_MSS_TXSTATPROF_BASE + 0x0074 ) //
#define NOC_MSS_TXSTATPROF_PRE_SCALER_ADR                   ( NOC_MSS_TXSTATPROF_BASE + 0x0078 ) //
#define NOC_MIPI_0_TXSTATFLT_BASE  ( MBI_NOC_BASE_ADR + 0x1280 )
#define NOC_MIPI_0_TXSTATFLT_ID_CORE_ID_ADR                 ( NOC_MIPI_0_TXSTATFLT_BASE + 0x0000 ) //
#define NOC_MIPI_0_TXSTATFLT_ID_REVISION_ID_ADR             ( NOC_MIPI_0_TXSTATFLT_BASE + 0x0004 ) //
#define NOC_MIPI_0_TXSTATFLT_MODE_ADR                       ( NOC_MIPI_0_TXSTATFLT_BASE + 0x0008 ) //
#define NOC_MIPI_0_TXSTATFLT_ADDR_BASE_LOW_ADR              ( NOC_MIPI_0_TXSTATFLT_BASE + 0x000C ) //
#define NOC_MIPI_0_TXSTATFLT_ADDR_WINDOW_SIZE_ADR           ( NOC_MIPI_0_TXSTATFLT_BASE + 0x0014 ) //
#define NOC_MIPI_0_TXSTATFLT_OPCODE_ADR                     ( NOC_MIPI_0_TXSTATFLT_BASE + 0x0020 ) //
#define NOC_MIPI_0_TXSTATFLT_USER_BASE_ADR                  ( NOC_MIPI_0_TXSTATFLT_BASE + 0x0024 ) //
#define NOC_MIPI_0_TXSTATFLT_USER_MASK_ADR                  ( NOC_MIPI_0_TXSTATFLT_BASE + 0x0028 ) //
#define NOC_MIPI_8_TXSTATFLT_BASE  ( MBI_NOC_BASE_ADR + 0x1300 )
#define NOC_MIPI_8_TXSTATFLT_ID_CORE_ID_ADR                 ( NOC_MIPI_8_TXSTATFLT_BASE + 0x0000 ) //
#define NOC_MIPI_8_TXSTATFLT_ID_REVISION_ID_ADR             ( NOC_MIPI_8_TXSTATFLT_BASE + 0x0004 ) //
#define NOC_MIPI_8_TXSTATFLT_MODE_ADR                       ( NOC_MIPI_8_TXSTATFLT_BASE + 0x0008 ) //
#define NOC_MIPI_8_TXSTATFLT_ADDR_BASE_LOW_ADR              ( NOC_MIPI_8_TXSTATFLT_BASE + 0x000C ) //
#define NOC_MIPI_8_TXSTATFLT_ADDR_WINDOW_SIZE_ADR           ( NOC_MIPI_8_TXSTATFLT_BASE + 0x0014 ) //
#define NOC_MIPI_8_TXSTATFLT_OPCODE_ADR                     ( NOC_MIPI_8_TXSTATFLT_BASE + 0x0020 ) //
#define NOC_MIPI_8_TXSTATFLT_USER_BASE_ADR                  ( NOC_MIPI_8_TXSTATFLT_BASE + 0x0024 ) //
#define NOC_MIPI_8_TXSTATFLT_USER_MASK_ADR                  ( NOC_MIPI_8_TXSTATFLT_BASE + 0x0028 ) //
#define NOC_VENC_TXSTATFLT_BASE  ( MBI_NOC_BASE_ADR + 0x1380 )
#define NOC_VENC_TXSTATFLT_ID_CORE_ID_ADR                   ( NOC_VENC_TXSTATFLT_BASE + 0x0000 ) //
#define NOC_VENC_TXSTATFLT_ID_REVISION_ID_ADR               ( NOC_VENC_TXSTATFLT_BASE + 0x0004 ) //
#define NOC_VENC_TXSTATFLT_MODE_ADR                         ( NOC_VENC_TXSTATFLT_BASE + 0x0008 ) //
#define NOC_VENC_TXSTATFLT_ADDR_BASE_LOW_ADR                ( NOC_VENC_TXSTATFLT_BASE + 0x000C ) //
#define NOC_VENC_TXSTATFLT_ADDR_WINDOW_SIZE_ADR             ( NOC_VENC_TXSTATFLT_BASE + 0x0014 ) //
#define NOC_VENC_TXSTATFLT_OPCODE_ADR                       ( NOC_VENC_TXSTATFLT_BASE + 0x0020 ) //
#define NOC_VENC_TXSTATFLT_USER_BASE_ADR                    ( NOC_VENC_TXSTATFLT_BASE + 0x0024 ) //
#define NOC_VENC_TXSTATFLT_USER_MASK_ADR                    ( NOC_VENC_TXSTATFLT_BASE + 0x0028 ) //
#define NOC_MSS_ERRLOGGER_BASE  ( MBI_NOC_BASE_ADR + 0x2900 )
#define NOC_MSS_ERRLOGGER_ID_CORE_ID_ADR                    ( NOC_MSS_ERRLOGGER_BASE + 0x0000 ) //
#define NOC_MSS_ERRLOGGER_ID_REVISION_ID_ADR                ( NOC_MSS_ERRLOGGER_BASE + 0x0004 ) //
#define NOC_MSS_ERRLOGGER_FAULT_EN_ADR                      ( NOC_MSS_ERRLOGGER_BASE + 0x0008 ) //
#define NOC_MSS_ERRLOGGER_ERR_VLD_ADR                       ( NOC_MSS_ERRLOGGER_BASE + 0x000C ) //
#define NOC_MSS_ERRLOGGER_ERR_CLR_ADR                       ( NOC_MSS_ERRLOGGER_BASE + 0x0010 ) //
#define NOC_MSS_ERRLOGGER_ERR_LOG0_ADR                      ( NOC_MSS_ERRLOGGER_BASE + 0x0014 ) //
#define NOC_MSS_ERRLOGGER_ERR_LOG1_ADR                      ( NOC_MSS_ERRLOGGER_BASE + 0x0018 ) //
#define NOC_MSS_ERRLOGGER_ERR_LOG3_ADR                      ( NOC_MSS_ERRLOGGER_BASE + 0x0020 ) //
#define NOC_MSS_ERRLOGGER_ERR_LOG5_ADR                      ( NOC_MSS_ERRLOGGER_BASE + 0x0028 ) //
#define NOC_MSS_ERRLOGGER_STALL_EN_ADR                      ( NOC_MSS_ERRLOGGER_BASE + 0x0038 ) //
#define   VCS_HOOK_FUNC_MEM_DISPLAY         ( 0x100 )
#define   VCS_HOOK_FUNC_MEM_COMPARE         ( 0x101 )
#define   VCS_HOOK_FUNC_MEM_CHKSUM_VERIFY   ( 0x102 )
#define   VCS_HOOK_FUNC_MEM_CRC_VERIFY      ( 0x103 )
#define   VCS_HOOK_FUNC_SET_VERBOSITY       ( 0x104 )
#define   VCS_HOOK_FUNC_INVERT_TESTING      ( 0x105 )
#define   VCS_HOOK_FUNC_MEM_CPY             ( 0x106 )
#define   VCS_HOOK_FUNC_WORD_CMP            ( 0x107 )
#define   VCS_HOOK_FUNC_WORD_CMP_ADR        ( 0x108 )
#define   VCS_HOOK_FUNC_ASSERT              ( 0x109 )
#define   VCS_HOOK_FUNC_SET_TEST_TYPE       ( 0x10a )
#define   VCS_HOOK_FUNC_MEM_FILE_DUMP       ( 0x10b )
#define   VCS_HOOK_FUNC_MEM_FILE_LOAD       ( 0x10c )
#define   VCS_HOOK_FUNC_VERILOG_TRIGGER     ( 0x10d )
#define   VCS_HOOK_FUNC_FAST_PUTS           ( 0x10e )
#define   VCS_HOOK_FUNC_DISPLAY_RESULT      ( 0x10f )
#define   VCS_HOOK_FUNC_DWORD_CMP           ( 0x110 )
#define   VCS_HOOK_FUNC_MEM_SET             ( 0x111 )
#define   VCS_HOOK_ID_UNIT_TEST_COMPARE     ( 0x50 )
#define   VCS_HOOK_ID_UNIT_TEST_WORD_CHK    ( 0x51 )
#define   VCS_HOOK_ID_UNIT_TEST_HALF_CHK    ( 0x52 )
#define   VCS_HOOK_ID_UNIT_TEST_BYTE_CHK    ( 0x53 )
#define   VCS_HOOK_ID_UNIT_TEST_BIT_CHK     ( 0x54 )
#define   VCS_HOOK_ID_UNIT_TEST_ASSERT      ( 0x55 )
#define   VCS_HOOK_ID_UNIT_TEST_DWCOMPARE   ( 0x56 )
#define   VCS_HOOK_ID_UNIT_TEST_DWORD_CHK   ( 0x57 )
#define   VCS_HOOK_EVENT_POWER_MONITOR      ( 0xffff0000 )
#define   VCS_HOOK_EVENT_GENERIC_EVENT      ( 0xffff0001 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH1   ( 0xffff0002 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH2   ( 0xffff0102 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH3   ( 0xffff0202 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH4   ( 0xffff0302 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH5   ( 0xffff0402 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH6   ( 0xffff0502 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH7   ( 0xffff0602 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH8   ( 0xffff0702 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH9   ( 0xffff0802 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH10  ( 0xffff0902 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH11  ( 0xffff0a02 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH12  ( 0xffff0b02 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH13  ( 0xffff0c02 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH14  ( 0xffff0d02 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH15  ( 0xffff0e02 )
#define   VCS_HOOK_EVENT_WAVEDUMP_START_DEPTH16  ( 0xffff0f02 )
#define   VCS_HOOK_EVENT_WAVEDUMP_STOP           ( 0xffff1002 )
#define BOOT_SPI_BCFG0_PID              ( 0 )
#define BOOT_SPI_BCFG0_MOSI_PIN         ( 0 )
#define BOOT_SPI_BCFG0_MOSI_MODE        ( 0 )
#define BOOT_SPI_BCFG0_MISO_PIN         ( 1 )
#define BOOT_SPI_BCFG0_MISO_MODE        ( 0 )
#define BOOT_SPI_BCFG0_DIO2_PIN         ( 2 )
#define BOOT_SPI_BCFG0_DIO2_MODE        ( 0 )
#define BOOT_SPI_BCFG0_DIO3_PIN         ( 3 )
#define BOOT_SPI_BCFG0_DIO3_MODE        ( 0 )
#define BOOT_SPI_BCFG0_SCK_PIN          ( 4 )
#define BOOT_SPI_BCFG0_SCK_MODE         ( 0 )
#define BOOT_SPI_BCFG0_SS0_PIN          ( 5 )
#define BOOT_SPI_BCFG0_SS0_MODE         ( 0 )
#define BOOT_SPI_BCFG0_SS1_PIN          ( 8 )
#define BOOT_SPI_BCFG0_SS1_MODE         ( 4 )
#define BOOT_SPI_BCFG0_SS2_PIN          ( 9 )
#define BOOT_SPI_BCFG0_SS2_MODE         ( 4 )
#define BOOT_SPI_BCFG0_SS3_PIN          ( 14 )
#define BOOT_SPI_BCFG0_SS3_MODE         ( 4 )
#define BOOT_SPI_BCFG1_PID              ( 1 )
#define BOOT_SPI_BCFG1_MOSI_PIN         ( 6 )
#define BOOT_SPI_BCFG1_MOSI_MODE        ( 0 )
#define BOOT_SPI_BCFG1_MISO_PIN         ( 7 )
#define BOOT_SPI_BCFG1_MISO_MODE        ( 0 )
#define BOOT_SPI_BCFG1_DIO2_PIN         ( 8 )
#define BOOT_SPI_BCFG1_DIO2_MODE        ( 0 )
#define BOOT_SPI_BCFG1_DIO3_PIN         ( 9 )
#define BOOT_SPI_BCFG1_DIO3_MODE        ( 0 )
#define BOOT_SPI_BCFG1_SCK_PIN          ( 10 )
#define BOOT_SPI_BCFG1_SCK_MODE         ( 0 )
#define BOOT_SPI_BCFG1_SS0_PIN          ( 11 )
#define BOOT_SPI_BCFG1_SS0_MODE         ( 0 )
#define BOOT_SPI_BCFG1_SS1_PIN          ( 2 )
#define BOOT_SPI_BCFG1_SS1_MODE         ( 4 )
#define BOOT_SPI_BCFG1_SS2_PIN          ( 3 )
#define BOOT_SPI_BCFG1_SS2_MODE         ( 4 )
#define BOOT_SPI_BCFG1_SS3_PIN          ( 15 )
#define BOOT_SPI_BCFG1_SS3_MODE         ( 4 )
#define BOOT_SPI_BCFG2_PID              ( 2 )
#define BOOT_SPI_BCFG2_MOSI_PIN         ( 12 )
#define BOOT_SPI_BCFG2_MOSI_MODE        ( 0 )
#define BOOT_SPI_BCFG2_MISO_PIN         ( 13 )
#define BOOT_SPI_BCFG2_MISO_MODE        ( 0 )
#define BOOT_SPI_BCFG2_DIO2_PIN         ( 14 )
#define BOOT_SPI_BCFG2_DIO2_MODE        ( 0 )
#define BOOT_SPI_BCFG2_DIO3_PIN         ( 15 )
#define BOOT_SPI_BCFG2_DIO3_MODE        ( 0 )
#define BOOT_SPI_BCFG2_SCK_PIN          ( 16 )
#define BOOT_SPI_BCFG2_SCK_MODE         ( 0 )
#define BOOT_SPI_BCFG2_SS0_PIN          ( 17 )
#define BOOT_SPI_BCFG2_SS0_MODE         ( 0 )
#define BOOT_SPI_BCFG2_SS1_PIN          ( 24 )
#define BOOT_SPI_BCFG2_SS1_MODE         ( 3 )
#define BOOT_SPI_BCFG2_SS2_PIN          ( 25 )
#define BOOT_SPI_BCFG2_SS2_MODE         ( 3 )
#define BOOT_SPI_BCFG2_SS3_PIN          ( 26 )
#define BOOT_SPI_BCFG2_SS3_MODE         ( 3 )
#define BOOT_SPI_BCFG3_PID              ( 3 )
#define BOOT_SPI_BCFG3_MOSI_PIN         ( 9 )
#define BOOT_SPI_BCFG3_MOSI_MODE        ( 2 )
#define BOOT_SPI_BCFG3_MISO_PIN         ( 10 )
#define BOOT_SPI_BCFG3_MISO_MODE        ( 2 )
#define BOOT_SPI_BCFG3_DIO2_PIN         ( 11 )
#define BOOT_SPI_BCFG3_DIO2_MODE        ( 2 )
#define BOOT_SPI_BCFG3_DIO3_PIN         ( 12 )
#define BOOT_SPI_BCFG3_DIO3_MODE        ( 2 )
#define BOOT_SPI_BCFG3_SCK_PIN          ( 13 )
#define BOOT_SPI_BCFG3_SCK_MODE         ( 2 )
#define BOOT_SPI_BCFG3_SS0_PIN          ( 14 )
#define BOOT_SPI_BCFG3_SS0_MODE         ( 2 )
#define BOOT_SPI_BCFG3_SS1_PIN          ( 21 )
#define BOOT_SPI_BCFG3_SS1_MODE         ( 3 )
#define BOOT_SPI_BCFG3_SS2_PIN          ( 22 )
#define BOOT_SPI_BCFG3_SS2_MODE         ( 3 )
#define BOOT_SPI_BCFG3_SS3_PIN          ( 23 )
#define BOOT_SPI_BCFG3_SS3_MODE         ( 3 )
#define BOOT_SPI_BCFG4_PID              ( 0 )
#define BOOT_SPI_BCFG4_MOSI_PIN         ( 26 )
#define BOOT_SPI_BCFG4_MOSI_MODE        ( 1 )
#define BOOT_SPI_BCFG4_MISO_PIN         ( 27 )
#define BOOT_SPI_BCFG4_MISO_MODE        ( 1 )
#define BOOT_SPI_BCFG4_DIO2_PIN         ( 28 )
#define BOOT_SPI_BCFG4_DIO2_MODE        ( 1 )
#define BOOT_SPI_BCFG4_DIO3_PIN         ( 29 )
#define BOOT_SPI_BCFG4_DIO3_MODE        ( 1 )
#define BOOT_SPI_BCFG4_SCK_PIN          ( 24 )
#define BOOT_SPI_BCFG4_SCK_MODE         ( 1 )
#define BOOT_SPI_BCFG4_SS0_PIN          ( 25 )
#define BOOT_SPI_BCFG4_SS0_MODE         ( 1 )
#define BOOT_SPI_BCFG4_SS1_PIN          ( 60 )
#define BOOT_SPI_BCFG4_SS1_MODE         ( 5 )
#define BOOT_SPI_BCFG4_SS2_PIN          ( 61 )
#define BOOT_SPI_BCFG4_SS2_MODE         ( 5 )
#define BOOT_SPI_BCFG4_SS3_PIN          ( 62 )
#define BOOT_SPI_BCFG4_SS3_MODE         ( 5 )
#define BOOT_SPI_BCFG5_PID              ( 1 )
#define BOOT_SPI_BCFG5_MOSI_PIN         ( 38 )
#define BOOT_SPI_BCFG5_MOSI_MODE        ( 3 )
#define BOOT_SPI_BCFG5_MISO_PIN         ( 39 )
#define BOOT_SPI_BCFG5_MISO_MODE        ( 3 )
#define BOOT_SPI_BCFG5_DIO2_PIN         ( 40 )
#define BOOT_SPI_BCFG5_DIO2_MODE        ( 3 )
#define BOOT_SPI_BCFG5_DIO3_PIN         ( 41 )
#define BOOT_SPI_BCFG5_DIO3_MODE        ( 3 )
#define BOOT_SPI_BCFG5_SCK_PIN          ( 42 )
#define BOOT_SPI_BCFG5_SCK_MODE         ( 3 )
#define BOOT_SPI_BCFG5_SS0_PIN          ( 43 )
#define BOOT_SPI_BCFG5_SS0_MODE         ( 3 )
#define BOOT_SPI_BCFG5_SS1_PIN          ( 61 )
#define BOOT_SPI_BCFG5_SS1_MODE         ( 3 )
#define BOOT_SPI_BCFG5_SS2_PIN          ( 62 )
#define BOOT_SPI_BCFG5_SS2_MODE         ( 3 )
#define BOOT_SPI_BCFG5_SS3_PIN          ( 63 )
#define BOOT_SPI_BCFG5_SS3_MODE         ( 3 )
#define BOOT_SPI_BCFG6_PID              ( 2 )
#define BOOT_SPI_BCFG6_MOSI_PIN         ( 32 )
#define BOOT_SPI_BCFG6_MOSI_MODE        ( 3 )
#define BOOT_SPI_BCFG6_MISO_PIN         ( 33 )
#define BOOT_SPI_BCFG6_MISO_MODE        ( 3 )
#define BOOT_SPI_BCFG6_DIO2_PIN         ( 34 )
#define BOOT_SPI_BCFG6_DIO2_MODE        ( 3 )
#define BOOT_SPI_BCFG6_DIO3_PIN         ( 35 )
#define BOOT_SPI_BCFG6_DIO3_MODE        ( 3 )
#define BOOT_SPI_BCFG6_SCK_PIN          ( 36 )
#define BOOT_SPI_BCFG6_SCK_MODE         ( 3 )
#define BOOT_SPI_BCFG6_SS0_PIN          ( 37 )
#define BOOT_SPI_BCFG6_SS0_MODE         ( 3 )
#define BOOT_SPI_BCFG6_SS1_PIN          ( 63 )
#define BOOT_SPI_BCFG6_SS1_MODE         ( 5 )
#define BOOT_SPI_BCFG6_SS2_PIN          ( 35 )
#define BOOT_SPI_BCFG6_SS2_MODE         ( 6 )
#define BOOT_SPI_BCFG6_SS3_PIN          ( 26 )
#define BOOT_SPI_BCFG6_SS3_MODE         ( 3 )
#define BOOT_SPI_BCFG7_PID              ( 0 )
#define BOOT_SPI_BCFG7_MOSI_PIN         ( 26 )
#define BOOT_SPI_BCFG7_MOSI_MODE        ( 1 )
#define BOOT_SPI_BCFG7_MISO_PIN         ( 27 )
#define BOOT_SPI_BCFG7_MISO_MODE        ( 1 )
#define BOOT_SPI_BCFG7_DIO2_PIN         ( 28 )
#define BOOT_SPI_BCFG7_DIO2_MODE        ( 1 )
#define BOOT_SPI_BCFG7_DIO3_PIN         ( 29 )
#define BOOT_SPI_BCFG7_DIO3_MODE        ( 1 )
#define BOOT_SPI_BCFG7_SCK_PIN          ( 24 )
#define BOOT_SPI_BCFG7_SCK_MODE         ( 1 )
#define BOOT_SPI_BCFG7_SS0_PIN          ( 5 )
#define BOOT_SPI_BCFG7_SS0_MODE         ( 0 )
#define BOOT_SPI_BCFG7_SS1_PIN          ( 8 )
#define BOOT_SPI_BCFG7_SS1_MODE         ( 4 )
#define BOOT_SPI_BCFG7_SS2_PIN          ( 9 )
#define BOOT_SPI_BCFG7_SS2_MODE         ( 4 )
#define BOOT_SPI_BCFG7_SS3_PIN          ( 59 )
#define BOOT_SPI_BCFG7_SS3_MODE         ( 5 )
#define BOOT_EMMC_BCFG0_PID             ( 0 )
#define BOOT_EMMC_BCFG0_CLK_PIN         ( 32 )
#define BOOT_EMMC_BCFG0_CLK_MODE        ( 0 )
#define BOOT_EMMC_BCFG0_CMD_PIN         ( 33 )
#define BOOT_EMMC_BCFG0_CMD_MODE        ( 0 )
#define BOOT_EMMC_BCFG0_DAT0_PIN        ( 34 )
#define BOOT_EMMC_BCFG0_DAT0_MODE       ( 0 )
#define BOOT_EMMC_BCFG0_DAT1_PIN        ( 35 )
#define BOOT_EMMC_BCFG0_DAT1_MODE       ( 0 )
#define BOOT_EMMC_BCFG0_DAT2_PIN        ( 36 )
#define BOOT_EMMC_BCFG0_DAT2_MODE       ( 0 )
#define BOOT_EMMC_BCFG0_DAT3_PIN        ( 37 )
#define BOOT_EMMC_BCFG0_DAT3_MODE       ( 0 )
#define BOOT_EMMC_BCFG0_DAT4_PIN        ( 38 )
#define BOOT_EMMC_BCFG0_DAT4_MODE       ( 0 )
#define BOOT_EMMC_BCFG0_DAT5_PIN        ( 39 )
#define BOOT_EMMC_BCFG0_DAT5_MODE       ( 0 )
#define BOOT_EMMC_BCFG0_DAT6_PIN        ( 40 )
#define BOOT_EMMC_BCFG0_DAT6_MODE       ( 0 )
#define BOOT_EMMC_BCFG0_DAT7_PIN        ( 41 )
#define BOOT_EMMC_BCFG0_DAT7_MODE       ( 0 )
#define BOOT_EMMC_BCFG1_PID             ( 1 )
#define BOOT_EMMC_BCFG1_CLK_PIN         ( 38 )
#define BOOT_EMMC_BCFG1_CLK_MODE        ( 1 )
#define BOOT_EMMC_BCFG1_CMD_PIN         ( 39 )
#define BOOT_EMMC_BCFG1_CMD_MODE        ( 1 )
#define BOOT_EMMC_BCFG1_DAT0_PIN        ( 40 )
#define BOOT_EMMC_BCFG1_DAT0_MODE       ( 1 )
#define BOOT_EMMC_BCFG1_DAT1_PIN        ( 41 )
#define BOOT_EMMC_BCFG1_DAT1_MODE       ( 1 )
#define BOOT_EMMC_BCFG1_DAT2_PIN        ( 42 )
#define BOOT_EMMC_BCFG1_DAT2_MODE       ( 1 )
#define BOOT_EMMC_BCFG1_DAT3_PIN        ( 43 )
#define BOOT_EMMC_BCFG1_DAT3_MODE       ( 1 )
#define BOOT_EMMC_BCFG1_DAT4_PIN        ( 50 )
#define BOOT_EMMC_BCFG1_DAT4_MODE       ( 2 )
#define BOOT_EMMC_BCFG1_DAT5_PIN        ( 51 )
#define BOOT_EMMC_BCFG1_DAT5_MODE       ( 2 )
#define BOOT_EMMC_BCFG1_DAT6_PIN        ( 52 )
#define BOOT_EMMC_BCFG1_DAT6_MODE       ( 2 )
#define BOOT_EMMC_BCFG1_DAT7_PIN        ( 53 )
#define BOOT_EMMC_BCFG1_DAT7_MODE       ( 2 )
#define BOOT_EMMC_BCFG2_PID             ( 1 )
#define BOOT_EMMC_BCFG2_CLK_PIN         ( 44 )
#define BOOT_EMMC_BCFG2_CLK_MODE        ( 0 )
#define BOOT_EMMC_BCFG2_CMD_PIN         ( 45 )
#define BOOT_EMMC_BCFG2_CMD_MODE        ( 0 )
#define BOOT_EMMC_BCFG2_DAT0_PIN        ( 46 )
#define BOOT_EMMC_BCFG2_DAT0_MODE       ( 0 )
#define BOOT_EMMC_BCFG2_DAT1_PIN        ( 47 )
#define BOOT_EMMC_BCFG2_DAT1_MODE       ( 0 )
#define BOOT_EMMC_BCFG2_DAT2_PIN        ( 48 )
#define BOOT_EMMC_BCFG2_DAT2_MODE       ( 0 )
#define BOOT_EMMC_BCFG2_DAT3_PIN        ( 49 )
#define BOOT_EMMC_BCFG2_DAT3_MODE       ( 0 )
#define BOOT_EMMC_BCFG2_DAT4_PIN        ( 50 )
#define BOOT_EMMC_BCFG2_DAT4_MODE       ( 2 )
#define BOOT_EMMC_BCFG2_DAT5_PIN        ( 51 )
#define BOOT_EMMC_BCFG2_DAT5_MODE       ( 2 )
#define BOOT_EMMC_BCFG2_DAT6_PIN        ( 52 )
#define BOOT_EMMC_BCFG2_DAT6_MODE       ( 2 )
#define BOOT_EMMC_BCFG2_DAT7_PIN        ( 53 )
#define BOOT_EMMC_BCFG2_DAT7_MODE       ( 2 )
#define BOOT_EMMC_BCFG3_PID             ( 1 )
#define BOOT_EMMC_BCFG3_CLK_PIN         ( 0 )
#define BOOT_EMMC_BCFG3_CLK_MODE        ( 3 )
#define BOOT_EMMC_BCFG3_CMD_PIN         ( 1 )
#define BOOT_EMMC_BCFG3_CMD_MODE        ( 3 )
#define BOOT_EMMC_BCFG3_DAT0_PIN        ( 2 )
#define BOOT_EMMC_BCFG3_DAT0_MODE       ( 3 )
#define BOOT_EMMC_BCFG3_DAT1_PIN        ( 3 )
#define BOOT_EMMC_BCFG3_DAT1_MODE       ( 3 )
#define BOOT_EMMC_BCFG3_DAT2_PIN        ( 4 )
#define BOOT_EMMC_BCFG3_DAT2_MODE       ( 3 )
#define BOOT_EMMC_BCFG3_DAT3_PIN        ( 5 )
#define BOOT_EMMC_BCFG3_DAT3_MODE       ( 3 )
#define BOOT_EMMC_BCFG3_DAT4_PIN        ( 6 )
#define BOOT_EMMC_BCFG3_DAT4_MODE       ( 3 )
#define BOOT_EMMC_BCFG3_DAT5_PIN        ( 7 )
#define BOOT_EMMC_BCFG3_DAT5_MODE       ( 3 )
#define BOOT_EMMC_BCFG3_DAT6_PIN        ( 8 )
#define BOOT_EMMC_BCFG3_DAT6_MODE       ( 3 )
#define BOOT_EMMC_BCFG3_DAT7_PIN        ( 9 )
#define BOOT_EMMC_BCFG3_DAT7_MODE       ( 3 )
#define BOOT_UART_BCFG0_TXD_PIN         ( 15 )
#define BOOT_UART_BCFG0_TXD_MODE        ( 1 )
#define BOOT_UART_BCFG0_RXD_PIN         ( 14 )
#define BOOT_UART_BCFG0_RXD_MODE        ( 1 )
#define BOOT_UART_BCFG0_CTSN_PIN        ( 13 )
#define BOOT_UART_BCFG0_CTSN_MODE       ( 1 )
#define BOOT_UART_BCFG0_RTSN_PIN        ( 12 )
#define BOOT_UART_BCFG0_RTSN_MODE       ( 1 )
#define BOOT_UART_BCFG1_TXD_PIN         ( 31 )
#define BOOT_UART_BCFG1_TXD_MODE        ( 4 )
#define BOOT_UART_BCFG1_RXD_PIN         ( 33 )
#define BOOT_UART_BCFG1_RXD_MODE        ( 4 )
#define BOOT_UART_BCFG1_CTSN_PIN        ( 43 )
#define BOOT_UART_BCFG1_CTSN_MODE       ( 4 )
#define BOOT_UART_BCFG1_RTSN_PIN        ( 44 )
#define BOOT_UART_BCFG1_RTSN_MODE       ( 4 )
#define BOOT_UART_BCFG2_TXD_PIN         ( 2 )
#define BOOT_UART_BCFG2_TXD_MODE        ( 3 )
#define BOOT_UART_BCFG2_RXD_PIN         ( 3 )
#define BOOT_UART_BCFG2_RXD_MODE        ( 3 )
#define BOOT_UART_BCFG2_CTSN_PIN        ( 13 )
#define BOOT_UART_BCFG2_CTSN_MODE       ( 1 )
#define BOOT_UART_BCFG2_RTSN_PIN        ( 12 )
#define BOOT_UART_BCFG2_RTSN_MODE       ( 1 )
#define BOOT_UART_BCFG3_TXD_PIN         ( 51 )
#define BOOT_UART_BCFG3_TXD_MODE        ( 4 )
#define BOOT_UART_BCFG3_RXD_PIN         ( 77 )
#define BOOT_UART_BCFG3_RXD_MODE        ( 5 )
#define BOOT_UART_BCFG3_CTSN_PIN        ( 43 )
#define BOOT_UART_BCFG3_CTSN_MODE       ( 4 )
#define BOOT_UART_BCFG3_RTSN_PIN        ( 44 )
#define BOOT_UART_BCFG3_RTSN_MODE       ( 4 )
#define BOOT_I2C_BCFG0_PID              ( 0 )
#define BOOT_I2C_BCFG0_SCL_PIN          ( 60 )
#define BOOT_I2C_BCFG0_SCL_MODE         ( 0 )
#define BOOT_I2C_BCFG0_SDA_PIN          ( 61 )
#define BOOT_I2C_BCFG0_SDA_MODE         ( 0 )
#define BOOT_I2C_BCFG1_PID              ( 0 )
#define BOOT_I2C_BCFG1_SCL_PIN          ( 10 )
#define BOOT_I2C_BCFG1_SCL_MODE         ( 1 )
#define BOOT_I2C_BCFG1_SDA_PIN          ( 11 )
#define BOOT_I2C_BCFG1_SDA_MODE         ( 1 )
#define BOOT_I2C_BCFG2_PID              ( 1 )
#define BOOT_I2C_BCFG2_SCL_PIN          ( 12 )
#define BOOT_I2C_BCFG2_SCL_MODE         ( 2 )
#define BOOT_I2C_BCFG2_SDA_PIN          ( 13 )
#define BOOT_I2C_BCFG2_SDA_MODE         ( 2 )
#define BOOT_I2C_BCFG3_PID              ( 0 )
#define BOOT_I2C_BCFG3_SCL_PIN          ( 20 )
#define BOOT_I2C_BCFG3_SCL_MODE         ( 4 )
#define BOOT_I2C_BCFG3_SDA_PIN          ( 21 )
#define BOOT_I2C_BCFG3_SDA_MODE         ( 4 )
#define BOOT_I2C_BCFG4_PID              ( 2 )
#define BOOT_I2C_BCFG4_SCL_PIN          ( 47 )
#define BOOT_I2C_BCFG4_SCL_MODE         ( 4 )
#define BOOT_I2C_BCFG4_SDA_PIN          ( 48 )
#define BOOT_I2C_BCFG4_SDA_MODE         ( 4 )
#define BOOT_I2C_BCFG5_PID              ( 1 )
#define BOOT_I2C_BCFG5_SCL_PIN          ( 49 )
#define BOOT_I2C_BCFG5_SCL_MODE         ( 4 )
#define BOOT_I2C_BCFG5_SDA_PIN          ( 50 )
#define BOOT_I2C_BCFG5_SDA_MODE         ( 4 )
#define BOOT_I2C_BCFG6_PID              ( 1 )
#define BOOT_I2C_BCFG6_SCL_PIN          ( 62 )
#define BOOT_I2C_BCFG6_SCL_MODE         ( 0 )
#define BOOT_I2C_BCFG6_SDA_PIN          ( 63 )
#define BOOT_I2C_BCFG6_SDA_MODE         ( 0 )
#define BOOT_I2C_BCFG7_PID              ( 2 )
#define BOOT_I2C_BCFG7_SCL_PIN          ( 79 )
#define BOOT_I2C_BCFG7_SCL_MODE         ( 2 )
#define BOOT_I2C_BCFG7_SDA_PIN          ( 80 )
#define BOOT_I2C_BCFG7_SDA_MODE         ( 2 )
#define BOOT_DEBUG_DBGBUS_LSB_PIN       ( 28 )
#define BOOT_DEBUG_DBGBUS_MODE          ( 5 )
#define BOOT_DEBUG_DSU_LSB_PIN          ( 70 )
#define BOOT_DEBUG_DSU_MODE             ( 5 )
#define SIPP_APB_SL  ( 10 )
#define MBI_EMMC_AHBS_DW          ( 32 )
#define MBI_EMMC_AHBS_AW          ( 16 )
#define APB_EMMC_ADDR_WIDTH       ( 4 )
#define EMMC_CFG_REG0_ADR         ( 0x00 )
#define EMMC_CFG_REG1_ADR         ( 0x04 )
#define EMMC_CFG_REG2_ADR         ( 0x08 )
#define EMMC_CFG_REG3_ADR         ( 0x0c )
#define EMMC_CFG_REG4_ADR         ( 0x10 )
#define EMMC_CFG_REG5_ADR         ( 0x14 )
#define EMMC_CFG_REG6_ADR         ( 0x18 )
#define EMMC_CFG_REG7_ADR         ( 0x1c )
#define EMMC_CFG_REG8_ADR         ( 0x20 )
#define EMMC_CFG_REG9_ADR         ( 0x24 )
#define EMMC_STAT_REG0_ADR        ( 0x28 )
#define EMMC_STAT_REG1_ADR        ( 0x2c )
#define EMMC_STAT_REG2_ADR        ( 0x30 )
#define EMMC_STAT_REG3_ADR        ( 0x34 )
#define AHB_DATA_WIDTH            ( 128 )
#define AHB_ADDR_WIDTH            ( 32 )
#define NOC_ID_WIDTH  ( 8 )
#define NOC_IW        ( NOC_ID_WIDTH )
#define NOC_AXI_AW    (  32 )
#define NOC_AXI_DW    ( 128 )
#define NOC_AXI_SW    ( 16 )
#define   CMX_RW_DW   ( 64 )                    // CMX data word width
#define   CMX_RW_BE   ( (CMX_RW_DW / 8 ) )      // CMX byte width
#define   CMX_RO_DW   ( 128 )                   // CMX data word width
#define CTRL_RF_WIDTH   ( $bits(ctrl_rf_struct) )
#define CTRL_RAM_WIDTH  ( $bits(ctrl_ram_struct) )
#define CTRL_MEM_WIDTH  ( $bits(ctrl_mem_struct) )
#define MEM_RF_NLOC   ( 5 ) // Number of location/signals used in generic APB slave cfg
#define MEM_RAM_NLOC  ( 7 ) // Number of location/signals used in generic APB slave cfg
#define NB_APB_BTYP  ( 4 ) // Number of bits in type used per bit for generic APB slave cfg
// Structure to define the address and bit type used for each address/signal
    #define STD_NR2B    STM_NR2B_2
    #define STD_ND2B    STM_ND2B_2
    #define STD_BUF     STM_BUF_2
    #define STD_INV     STM_INV_2
    #define STD_INV_S   STP_INV_S_2
    #define STD_BUF_S   STP_BUF_S_4
    #define STD_AN2     STM_AN2_2
    #define STD_AN2_S   STP_AN2_S_1
    #define STD_OR2     STM_OR2_1
    #define STD_OR2_C   STP_OR2_4
    #define STD_OR3_C   STP_OR3_4
    #define STD_MUX2_S  STP_MUX2_S_4
    #define STD_MUX4    STP_MUX4_2
    #define STD_DEL_L6  STP_DEL_L6_1
    #define STD_CLKG_V5 STP_CKGTPLT_V5_1
    #define STD_TIE0    STM_TIE0_1
    #define STD_TIE1    STM_TIE1_1
    #define STD_LDNRBQ  STP_LDNRBQ_1
    #define STD_FDPRBQ  STM_FDPRBQ_1
    #define STD_FDNRBQ  STM_FDNRBQ_1
    #define STD_FDNQ    STM_FDNQ_1
    #define STD_AO21    STP_AO21_4
    #define STD_EO2_S   STP_EO2_S_1
    #define STD_AO_BUF  PTM_BUF_P_4
    #define STD_ND2_S   STP_ND2_S_1
//===========================================================================
#define TEST_FINISH_ADR             (LHB_ROM_BASE_ADR + 0x00007ffc + 0x10000) 
#define DEBUG_MSG_ADR               (LHB_ROM_BASE_ADR + 0x00007ff8 + 0x10000) 
#define RESULT_ADR                  (LHB_ROM_BASE_ADR + 0x00007ff4 + 0x10000) 
#define EXP_DATA_ADR                (LHB_ROM_BASE_ADR + 0x00007ff0 + 0x10000) 
#define ACT_DATA_ADR                (LHB_ROM_BASE_ADR + 0x00007fec + 0x10000) 
#define RD_ADR                      (LHB_ROM_BASE_ADR + 0x00007fe8 + 0x10000) 
#define EVENT_REG_ADR               (LHB_ROM_BASE_ADR + 0x00007fe4 + 0x10000) 
#define IRQ_TB_MESSAGE_ADR          (LHB_ROM_BASE_ADR + 0x00007fd0 + 0x10000) 
#define LEON_TRAP_ADR               (LHB_ROM_BASE_ADR + 0x00007fcc + 0x10000) 
#define LEON_MVBIN_CMD_ADR          (LHB_ROM_BASE_ADR + 0x00007fc8 + 0x10000) 
#define LEON_MVBIN_ADDR_ADR         (LHB_ROM_BASE_ADR + 0x00007fc4 + 0x10000) 
#define LEON_MVBIN_COUNT_ADR        (LHB_ROM_BASE_ADR + 0x00007fc0 + 0x10000) 
#define LEON_MVBIN_RDATA_ADR        (LHB_ROM_BASE_ADR + 0x00007fbc + 0x10000) 
#define LEON_MVBIN_DATA_ADR         (LHB_ROM_BASE_ADR + 0x00007fb8 + 0x10000) 
#define LEON_MVBIN_WDATA_ADR        (LHB_ROM_BASE_ADR + 0x00007fb4 + 0x10000) 
#define BOOT_AES_KEY                (LHB_ROM_BASE_ADR + 0x00007fb0 + 0x10000) 
#define BOOT_AES_CIPHERTEXT         (LHB_ROM_BASE_ADR + 0x00007fac + 0x10000) 
#define BOOT_AES_PLAINTEXT          (LHB_ROM_BASE_ADR + 0x00007fa8 + 0x10000) 
#define LEON_MVBIN_SIGNATURE_ADDR   (LHB_ROM_BASE_ADR + 0x00007fa4 + 0x10000) 
#define LEON_MVBIN_LOADER_START     (LHB_ROM_BASE_ADR + 0x00007fa0 + 0x10000) 
#define LEON_MEM_LOAD_FILE_INDEX    (LHB_ROM_BASE_ADR + 0x00007f80 + 0x10000) 
#define LEON_MEM_LOAD_FILE_OFFSET   (LHB_ROM_BASE_ADR + 0x00007f84 + 0x10000) 
#define LEON_MEM_LOAD_START         (LHB_ROM_BASE_ADR + 0x00007f88 + 0x10000) 
#define LEON_MEM_LOAD_LEN           (LHB_ROM_BASE_ADR + 0x00007f8C + 0x10000) 
#define LEON_MEM_LOAD_B_ENDIAN      (LHB_ROM_BASE_ADR + 0x00007f90 + 0x10000) 
#define LEON_INTERFACE_CONFIGURED   (LHB_ROM_BASE_ADR + 0x00007f9c + 0x10000) 
#define DEBUG_MSG_INT               (LHB_ROM_BASE_ADR + 0x00007f7c + 0x10000) 
#define DEBUG_TEST_STATE            (LHB_ROM_BASE_ADR + 0x00007f78 + 0x10000) 
#define VCS_HOOK_PARAM1             (LHB_ROM_BASE_ADR + 0x00007f6C + 0x10000) 
#define VCS_HOOK_PARAM2             (LHB_ROM_BASE_ADR + 0x00007f68 + 0x10000) 
#define VCS_HOOK_PARAM3             (LHB_ROM_BASE_ADR + 0x00007f64 + 0x10000) 
#define VCS_HOOK_PARAM4             (LHB_ROM_BASE_ADR + 0x00007f60 + 0x10000) 
#define VCS_HOOK_PARAM5             (LHB_ROM_BASE_ADR + 0x00007f5C + 0x10000) 
#define VCS_HOOK_PARAM6             (LHB_ROM_BASE_ADR + 0x00007f58 + 0x10000) 
#define VCS_HOOK_FCALL              (LHB_ROM_BASE_ADR + 0x00007f54 + 0x10000) 
#define ROM_READY_ADR               (LHB_ROM_BASE_ADR + 0x00007f50 + 0x10000) 
#define SHAVE_STALL_PROFILE         (LHB_ROM_BASE_ADR + 0x00007f4c + 0x10000) 
#define MATCH_ADR_VALUE             (LHB_ROM_BASE_ADR + 0x00007f3c + 0x10000) 
#define MATCH_ADR_MASK              (LHB_ROM_BASE_ADR + 0x00007f38 + 0x10000) 
#define MATCH_FLAGS                 (LHB_ROM_BASE_ADR + 0x00007f34 + 0x10000) 
#define MATCH_FLAG_READ             (1 << 0) 
#define MATCH_FLAG_WRITE            (1 << 1) 
#define MATCH_FLAG_BUS0             (1 << 2) 
#define MATCH_FLAG_BUS1             (1 << 3) 
#define MATCH_FLAG_BUS2             (1 << 4) 
#define MATCH_FLAG_SILENT           (1 << 27) 
#define MATCH_FLAG_HRESP_OK         (1 << 28) // if all 4 are 0 then it will only match OK for backward compatibility 
#define MATCH_FLAG_HRESP_ERROR      (1 << 29) 
#define MATCH_FLAG_HRESP_RETRY      (1 << 30) 
#define MATCH_FLAG_HRESP_SPLIT      (1 << 31) 
#define MATCH_EXPECTED_COUNT        (LHB_ROM_BASE_ADR + 0x00007f30 + 0x10000) 
#define MATCH_START_TEST            (LHB_ROM_BASE_ADR + 0x00007f2c + 0x10000) 
#define MATCH_STOP_TEST             (LHB_ROM_BASE_ADR + 0x00007f28 + 0x10000) 
#define MATCH_EXPECTED_SIZE         (LHB_ROM_BASE_ADR + 0x00007f24 + 0x10000) 
#define MATCH_DATAVALUE_3           (LHB_ROM_BASE_ADR + 0x00007f1c + 0x10000) 
#define MATCH_DATAVALUE_2           (LHB_ROM_BASE_ADR + 0x00007f18 + 0x10000) 
#define MATCH_DATAVALUE_1           (LHB_ROM_BASE_ADR + 0x00007f14 + 0x10000) 
#define MATCH_DATAVALUE_0           (LHB_ROM_BASE_ADR + 0x00007f10 + 0x10000) 
#define MATCH_DATAMASK_3            (LHB_ROM_BASE_ADR + 0x00007f0c + 0x10000) 
#define MATCH_DATAMASK_2            (LHB_ROM_BASE_ADR + 0x00007f08 + 0x10000) 
#define MATCH_DATAMASK_1            (LHB_ROM_BASE_ADR + 0x00007f04 + 0x10000) 
#define MATCH_DATAMASK_0            (LHB_ROM_BASE_ADR + 0x00007f00 + 0x10000) 
#define MATCH_EXPECTED_COUNT_MIN    (LHB_ROM_BASE_ADR + 0x000071fc + 0x10000) 
#define MATCH_EXPECTED_COUNT_MAX    (LHB_ROM_BASE_ADR + 0x000071f8 + 0x10000) 
#endif /* _FRAGRAK_CONSTANTS_INC_ */

