do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:17:41 on Dec 04,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# ** Warning: ./../design/ALUController.sv(21): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ./../design/ALUController.sv(27): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ./../design/ALUController.sv(27): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ./../design/ALUController.sv(41): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Warning: ./../design/ALUController.sv(41): (vlog-2284) Empty $unit scope found.
# -- Compiling package ALUController_sv_unit
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 16:17:42 on Dec 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 5
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 16:17:42 on Dec 04,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 1] written with value: [00000004] | [         4]
# 
#                   55: Register [ 2] written with value: [00000005] | [         5]
# 
#                   65: Register [ 3] written with value: [00000000] | [         0]
# 
#                   95: Memory [ 32] written with value: [00000000] | [         0]
# 
#                  115: Register [ 4] written with value: [00000000] | [         0]
# 
#                  145: Memory [ 36] written with value: [00000000] | [         0]
# 
#                  165: Register [ 5] written with value: [00000000] | [         0]
# 
#                  195: Memory [ 40] written with value: [00000000] | [         0]
# 
#                  235: Memory [ 44] written with value: [00000000] | [         0]
# 
#                  285: Register [ 1] written with value: [00000004] | [         4]
# 
#                  295: Register [ 2] written with value: [00000005] | [         5]
# 
#                  305: Register [ 3] written with value: [00000000] | [         0]
# 
#                  335: Memory [ 32] written with value: [00000000] | [         0]
# 
#                  355: Register [ 4] written with value: [00000000] | [         0]
# 
#                  385: Memory [ 36] written with value: [00000000] | [         0]
# 
#                  405: Register [ 5] written with value: [00000000] | [         0]
# 
#                  435: Memory [ 40] written with value: [00000000] | [         0]
# 
#                  475: Memory [ 44] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/ProjetoOAC/Projeto-OAC/rv32i-base-project-main/verif/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/ProjetoOAC/Projeto-OAC/rv32i-base-project-main/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:30:02 on Dec 04,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# ** Warning: ./../design/ALUController.sv(21): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ./../design/ALUController.sv(27): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ./../design/ALUController.sv(27): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ./../design/ALUController.sv(41): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Warning: ./../design/ALUController.sv(41): (vlog-2284) Empty $unit scope found.
# -- Compiling package ALUController_sv_unit
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# ** Error (suppressible): (vlog-13276) ./../design/Datapath.sv(320): Could not find field/method name (PC_Four) in 'D' of 'D.PC_Four'.
# End time: 16:30:02 on Dec 04,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 5
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runtb_top line 4
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f compile_verilog"
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/ProjetoOAC/Projeto-OAC/rv32i-base-project-main/verif/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/ProjetoOAC/Projeto-OAC/rv32i-base-project-main/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:46 on Dec 04,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# ** Warning: ./../design/ALUController.sv(21): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ./../design/ALUController.sv(27): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ./../design/ALUController.sv(27): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ./../design/ALUController.sv(41): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Warning: ./../design/ALUController.sv(41): (vlog-2284) Empty $unit scope found.
# -- Compiling package ALUController_sv_unit
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# ** Error (suppressible): (vlog-13276) ./../design/Datapath.sv(320): Could not find field/method name (PC_Four) in 'D' of 'D.PC_Four'.
# End time: 16:32:46 on Dec 04,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 5
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runtb_top line 4
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f compile_verilog"
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/ProjetoOAC/Projeto-OAC/rv32i-base-project-main/verif/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/ProjetoOAC/Projeto-OAC/rv32i-base-project-main/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:36:35 on Dec 04,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# ** Warning: ./../design/ALUController.sv(27): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# ** Error (suppressible): (vlog-13276) ./../design/Datapath.sv(320): Could not find field/method name (PC_Four) in 'D' of 'D.PC_Four'.
# End time: 16:36:35 on Dec 04,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runtb_top line 4
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f compile_verilog"
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/ProjetoOAC/Projeto-OAC/rv32i-base-project-main/verif/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/ProjetoOAC/Projeto-OAC/rv32i-base-project-main/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:37:08 on Dec 04,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# ** Error (suppressible): (vlog-13276) ./../design/Datapath.sv(320): Could not find field/method name (PC_Four) in 'D' of 'D.PC_Four'.
# End time: 16:37:08 on Dec 04,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runtb_top line 4
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f compile_verilog"
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/ProjetoOAC/Projeto-OAC/rv32i-base-project-main/verif/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/ProjetoOAC/Projeto-OAC/rv32i-base-project-main/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:39:28 on Dec 04,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 16:39:29 on Dec 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:39:31 on Dec 04,2025, Elapsed time: 0:21:49
# Errors: 4, Warnings: 1
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 16:39:31 on Dec 04,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 1] written with value: [00000004] | [         4]
# 
#                   55: Register [ 2] written with value: [00000005] | [         5]
# 
#                   65: Register [ 3] written with value: [00000000] | [         0]
# 
#                   95: Memory [ 32] written with value: [00000000] | [         0]
# 
#                  115: Register [ 4] written with value: [00000000] | [         0]
# 
#                  145: Memory [ 36] written with value: [00000000] | [         0]
# 
#                  165: Register [ 5] written with value: [00000000] | [         0]
# 
#                  195: Memory [ 40] written with value: [00000000] | [         0]
# 
#                  215: Register [ 6] written with value: [0000003c] | [        60]
# 
#                  235: Memory [ 44] written with value: [0000003c] | [        60]
# 
#                  255: Register [ 7] written with value: [00000048] | [        72]
# 
#                  285: Register [ 1] written with value: [00000004] | [         4]
# 
#                  295: Register [ 2] written with value: [00000005] | [         5]
# 
#                  305: Register [ 3] written with value: [00000000] | [         0]
# 
#                  335: Memory [ 32] written with value: [00000000] | [         0]
# 
#                  355: Register [ 4] written with value: [00000000] | [         0]
# 
#                  385: Memory [ 36] written with value: [00000000] | [         0]
# 
#                  405: Register [ 5] written with value: [00000000] | [         0]
# 
#                  435: Memory [ 40] written with value: [00000000] | [         0]
# 
#                  455: Register [ 6] written with value: [0000003c] | [        60]
# 
#                  475: Memory [ 44] written with value: [0000003c] | [        60]
# 
#                  495: Register [ 7] written with value: [00000048] | [        72]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
