\doxysection{File List}
Here is a list of all files with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\mbox{\hyperlink{_cmn___types_8h}{Cmn\+\_\+\+Types.\+h}} }{\pageref{_cmn___types_8h}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\mbox{\hyperlink{main_8c}{main.\+c}} }{\pageref{main_8c}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\mbox{\hyperlink{_project___cfg_8h}{Project\+\_\+\+Cfg.\+h}} }{\pageref{_project___cfg_8h}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\mbox{\hyperlink{system__stm32l4xx_8c}{system\+\_\+stm32l4xx.\+c}} \\*C\+M\+S\+IS Cortex-\/\+M4 Device Peripheral Access Layer System Source File }{\pageref{system__stm32l4xx_8c}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Appl/\+L\+E\+D\+App/\mbox{\hyperlink{_l_e_d_app_8c}{L\+E\+D\+App.\+c}} }{\pageref{_l_e_d_app_8c}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Appl/\+L\+E\+D\+App/\mbox{\hyperlink{_l_e_d_app_8h}{L\+E\+D\+App.\+h}} }{\pageref{_l_e_d_app_8h}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Bsw/\+P\+R\+I\+N\+T/\mbox{\hyperlink{_p_r_i_n_t_8c}{P\+R\+I\+N\+T.\+c}} }{\pageref{_p_r_i_n_t_8c}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Bsw/\+P\+R\+I\+N\+T/\mbox{\hyperlink{_p_r_i_n_t_8h}{P\+R\+I\+N\+T.\+h}} }{\pageref{_p_r_i_n_t_8h}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+A\+D\+C/\mbox{\hyperlink{_a_d_c_8c}{A\+D\+C.\+c}} }{\pageref{_a_d_c_8c}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+A\+D\+C/\mbox{\hyperlink{_a_d_c_8h}{A\+D\+C.\+h}} }{\pageref{_a_d_c_8h}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+C\+L\+O\+C\+K/\mbox{\hyperlink{_c_l_o_c_k_8c}{C\+L\+O\+C\+K.\+c}} }{\pageref{_c_l_o_c_k_8c}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+C\+L\+O\+C\+K/\mbox{\hyperlink{_c_l_o_c_k_8h}{C\+L\+O\+C\+K.\+h}} }{\pageref{_c_l_o_c_k_8h}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+L4xx/\+Include/\mbox{\hyperlink{stm32l476xx_8h}{stm32l476xx.\+h}} \\*C\+M\+S\+IS S\+T\+M32\+L476xx Device Peripheral Access Layer Header File }{\pageref{stm32l476xx_8h}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+L4xx/\+Include/\mbox{\hyperlink{stm32l4xx_8h}{stm32l4xx.\+h}} \\*C\+M\+S\+IS S\+T\+M32\+L4xx Device Peripheral Access Layer Header File }{\pageref{stm32l4xx_8h}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+L4xx/\+Include/\mbox{\hyperlink{system__stm32l4xx_8h}{system\+\_\+stm32l4xx.\+h}} \\*C\+M\+S\+IS Cortex-\/\+M4 Device System Source File for S\+T\+M32\+L4xx devices }{\pageref{system__stm32l4xx_8h}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{arm__common__tables_8h}{arm\+\_\+common\+\_\+tables.\+h}} }{\pageref{arm__common__tables_8h}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{arm__const__structs_8h}{arm\+\_\+const\+\_\+structs.\+h}} }{\pageref{arm__const__structs_8h}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{arm__math_8h}{arm\+\_\+math.\+h}} }{\pageref{arm__math_8h}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{cmsis__armcc_8h}{cmsis\+\_\+armcc.\+h}} \\*C\+M\+S\+IS Cortex-\/M Core Function/\+Instruction Header File }{\pageref{cmsis__armcc_8h}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{cmsis__armcc___v6_8h}{cmsis\+\_\+armcc\+\_\+\+V6.\+h}} \\*C\+M\+S\+IS Cortex-\/M Core Function/\+Instruction Header File }{\pageref{cmsis__armcc___v6_8h}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{cmsis__gcc_8h}{cmsis\+\_\+gcc.\+h}} \\*C\+M\+S\+IS Cortex-\/M Core Function/\+Instruction Header File }{\pageref{cmsis__gcc_8h}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm0_8h}{core\+\_\+cm0.\+h}} \\*C\+M\+S\+IS Cortex-\/\+M0 Core Peripheral Access Layer Header File }{\pageref{core__cm0_8h}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm0plus_8h}{core\+\_\+cm0plus.\+h}} \\*C\+M\+S\+IS Cortex-\/\+M0+ Core Peripheral Access Layer Header File }{\pageref{core__cm0plus_8h}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}} \\*C\+M\+S\+IS Cortex-\/\+M3 Core Peripheral Access Layer Header File }{\pageref{core__cm3_8h}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}} \\*C\+M\+S\+IS Cortex-\/\+M4 Core Peripheral Access Layer Header File }{\pageref{core__cm4_8h}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}} \\*C\+M\+S\+IS Cortex-\/\+M7 Core Peripheral Access Layer Header File }{\pageref{core__cm7_8h}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm_func_8h}{core\+\_\+cm\+Func.\+h}} \\*C\+M\+S\+IS Cortex-\/M Core Function Access Header File }{\pageref{core__cm_func_8h}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm_instr_8h}{core\+\_\+cm\+Instr.\+h}} \\*C\+M\+S\+IS Cortex-\/M Core Instruction Access Header File }{\pageref{core__cm_instr_8h}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm_simd_8h}{core\+\_\+cm\+Simd.\+h}} \\*C\+M\+S\+IS Cortex-\/M S\+I\+MD Header File }{\pageref{core__cm_simd_8h}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__sc000_8h}{core\+\_\+sc000.\+h}} \\*C\+M\+S\+IS S\+C000 Core Peripheral Access Layer Header File }{\pageref{core__sc000_8h}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}} \\*C\+M\+S\+IS S\+C300 Core Peripheral Access Layer Header File }{\pageref{core__sc300_8h}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+D\+M\+A/\mbox{\hyperlink{_d_m_a_8c}{D\+M\+A.\+c}} }{\pageref{_d_m_a_8c}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+D\+M\+A/\mbox{\hyperlink{_d_m_a_8h}{D\+M\+A.\+h}} }{\pageref{_d_m_a_8h}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+G\+P\+I\+O/\mbox{\hyperlink{_g_p_i_o_8c}{G\+P\+I\+O.\+c}} }{\pageref{_g_p_i_o_8c}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+G\+P\+I\+O/\mbox{\hyperlink{_g_p_i_o_8h}{G\+P\+I\+O.\+h}} }{\pageref{_g_p_i_o_8h}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+I\+N\+T\+R\+P\+T/\mbox{\hyperlink{_i_n_t_r_p_t_8c}{I\+N\+T\+R\+P\+T.\+c}} }{\pageref{_i_n_t_r_p_t_8c}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+I\+N\+T\+R\+P\+T/\mbox{\hyperlink{_i_n_t_r_p_t_8h}{I\+N\+T\+R\+P\+T.\+h}} }{\pageref{_i_n_t_r_p_t_8h}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+T\+I\+M\+E\+R/\mbox{\hyperlink{_t_i_m_e_r_8c}{T\+I\+M\+E\+R.\+c}} }{\pageref{_t_i_m_e_r_8c}}{}
\item\contentsline{section}{/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+T\+I\+M\+E\+R/\mbox{\hyperlink{_t_i_m_e_r_8h}{T\+I\+M\+E\+R.\+h}} }{\pageref{_t_i_m_e_r_8h}}{}
\end{DoxyCompactList}
