0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sim_1/new/cpu_sim.v,1766236875,verilog,,,,cpu_sim,,,../../../../DSD1_PipeLine.srcs/sources_1/new,,,,,
C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/cpu_macros.vh,1767365534,verilog,,,,,,,,,,,,
C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/cpu_pipe.v,1768830899,verilog,,C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/cpu_registers.v,C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/cpu_macros.vh,cpu_pipe,,,../../../../DSD1_PipeLine.srcs/sources_1/new,,,,,
C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/cpu_registers.v,1768830828,verilog,,C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/data_memory.v,C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/cpu_macros.vh,cpu_registers,,,../../../../DSD1_PipeLine.srcs/sources_1/new,,,,,
C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/data_memory.v,1768993705,verilog,,C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/execute_stage.v,C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/cpu_macros.vh,data_memory,,,../../../../DSD1_PipeLine.srcs/sources_1/new,,,,,
C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/execute_stage.v,1767364545,verilog,,C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/fetch_stage.v,C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/cpu_macros.vh,execute_stage,,,../../../../DSD1_PipeLine.srcs/sources_1/new,,,,,
C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/fetch_stage.v,1767359806,verilog,,C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/instr_memory.v,C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/cpu_macros.vh,fetch_stage,,,../../../../DSD1_PipeLine.srcs/sources_1/new,,,,,
C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/instr_memory.v,1767364724,verilog,,C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/read_stage.v,C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/cpu_macros.vh,instr_memory,,,../../../../DSD1_PipeLine.srcs/sources_1/new,,,,,
C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/read_stage.v,1767360662,verilog,,C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/write_back_stage.v,C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/cpu_macros.vh,read_stage,,,../../../../DSD1_PipeLine.srcs/sources_1/new,,,,,
C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/write_back_stage.v,1767194593,verilog,,C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sim_1/new/cpu_sim.v,C:/Users/mandr/Desktop/Projects/Verilog/DSD1_PipeLine/DSD1_PipeLine.srcs/sources_1/new/cpu_macros.vh,write_back_stage,,,../../../../DSD1_PipeLine.srcs/sources_1/new,,,,,
