// Seed: 1540151979
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
endmodule
module module_1;
  always @(posedge id_1 !=? id_1) id_1 <= id_1 - id_1;
  reg  id_2;
  reg  id_3;
  tri0 id_4 = 1'b0;
  always @((1 - id_2) or negedge id_3) begin
    id_3 <= 1;
  end
  module_0(
      id_4, id_4
  );
  assign id_2 = id_1;
endmodule
module module_2 (
    input tri id_0,
    input tri1 id_1,
    output tri1 id_2,
    output supply0 id_3
);
  wire id_5;
  module_0(
      id_5, id_5
  );
endmodule
