
---------- Begin Simulation Statistics ----------
final_tick                                    8730000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1369757                       # Simulator instruction rate (inst/s)
host_mem_usage                                 674404                       # Number of bytes of host memory used
host_op_rate                                  1621992                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.01                       # Real time elapsed on the host
host_tick_rate                              897139697                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       13239                       # Number of instructions simulated
sim_ops                                         15768                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000009                       # Number of seconds simulated
sim_ticks                                     8730000                       # Number of ticks simulated
system.cpu.Branches                              2776                       # Number of branches fetched
system.cpu.committedInsts                       13239                       # Number of instructions committed
system.cpu.committedOps                         15768                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                            17461                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               17460.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads                46892                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                8707                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts         1783                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                         712                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                 13769                       # Number of integer alu accesses
system.cpu.num_int_insts                        13769                       # number of integer instructions
system.cpu.num_int_register_reads               21970                       # number of times the integer registers were read
system.cpu.num_int_register_writes               9806                       # number of times the integer registers were written
system.cpu.num_load_insts                        2478                       # Number of load instructions
system.cpu.num_mem_refs                          4884                       # number of memory refs
system.cpu.num_store_insts                       2406                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                  40                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                 13                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                     10825     68.60%     68.60% # Class of executed instruction
system.cpu.op_class::IntMult                       49      0.31%     68.91% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     68.91% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     68.91% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     68.91% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     68.91% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     68.91% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     68.91% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     68.91% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     68.91% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     68.91% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     68.91% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     68.91% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     68.91% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.91% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     68.91% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     68.91% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     68.91% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     68.91% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     68.91% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     68.91% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     68.91% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     68.91% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     68.91% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     68.91% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     68.91% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     68.91% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     68.91% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                 21      0.13%     69.05% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.05% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.05% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.05% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     69.05% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     69.05% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     69.05% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     69.05% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     69.05% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     69.05% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     69.05% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     69.05% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     69.05% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     69.05% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     69.05% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     69.05% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     69.05% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     69.05% # Class of executed instruction
system.cpu.op_class::MemRead                     2478     15.70%     84.75% # Class of executed instruction
system.cpu.op_class::MemWrite                    2406     15.25%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                      15779                       # Class of executed instruction
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      8730000                       # Cumulative time (in ticks) in various power states
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 0                       # Request fanout histogram
system.membus.snoop_fanout::mean                  nan                       # Request fanout histogram
system.membus.snoop_fanout::stdev                 nan                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0                       # Request fanout histogram
system.membus.snoop_fanout::0                       0                       # Request fanout histogram
system.membus.snoop_fanout::1                       0                       # Request fanout histogram
system.membus.snoop_fanout::2                       0                       # Request fanout histogram
system.membus.snoop_fanout::overflows               0                       # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   0                       # Request fanout histogram
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      8730000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          59728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          11649                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              71377                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        59728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         59728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.cpu.data         9995                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            9995                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           14932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2447                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17379                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data           2373                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2373                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst        6841695304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1334364261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8176059565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst   6841695304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       6841695304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data       1144902635                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1144902635                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst       6841695304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2479266896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           9320962199                       # Total bandwidth to/from this memory (bytes/s)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON         8730000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      8730000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      8730000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      8730000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED      8730000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      8730000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED      8730000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      8730000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      8730000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------
