entity reg_tamp_tristate is
    Port ( iClk : in  STD_LOGIC;
           iaD : in  STD_LOGIC_VECTOR (7 downto 0);
           iOC : in  STD_LOGIC;
           oaQ : out  STD_LOGIC_VECTOR (7 downto 0));
end reg_tamp_tristate;

architecture Behavioral of reg_tamp_tristate is
	signal saQ : STD_LOGIC_VECTOR (7 downto 0);
begin
	saQ <= iaD when rising_edge(iClk);
	oaQ <= saQ when iOC = '1' else "ZZZZZZZZ";

end Behavioral;

