

================================================================
== Vitis HLS Report for 'rerArray'
================================================================
* Date:           Sat Oct 29 23:33:39 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        test2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.050 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                    |                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance              |              Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |rerArray_Loop_compute_col_proc2_U0  |rerArray_Loop_compute_col_proc2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |entry_proc_U0                       |entry_proc                       |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |rerArray_Loop_input_batch_proc3_U0  |rerArray_Loop_input_batch_proc3  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      6|    -|
|FIFO             |        -|   -|    792|    544|    -|
|Instance         |        1|   3|    836|   1133|    0|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     18|    -|
|Register         |        -|   -|      2|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        1|   3|   1630|   1701|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       ~0|   3|      4|      9|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |              Instance              |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |entry_proc_U0                       |entry_proc                       |        0|   0|    3|   46|    0|
    |rerArray_Loop_compute_col_proc2_U0  |rerArray_Loop_compute_col_proc2  |        0|   3|  240|  294|    0|
    |rerArray_Loop_input_batch_proc3_U0  |rerArray_Loop_input_batch_proc3  |        1|   0|  593|  793|    0|
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                 |        1|   3|  836| 1133|    0|
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------+---------+----+----+-----+------+-----+---------+
    |        Name        | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------+---------+----+----+-----+------+-----+---------+
    |featrue_length_c_U  |        0|  99|   0|    -|     2|   32|       64|
    |node_cnt_c_U        |        0|  99|   0|    -|     3|   32|       96|
    |output_U            |        0|  99|   0|    -|     2|   32|       64|
    |output_size_c_U     |        0|  99|   0|    -|     2|   32|       64|
    |p_read1_c_U         |        0|  99|   0|    -|     3|   32|       96|
    |p_read_c_U          |        0|  99|   0|    -|     3|   32|       96|
    |property_input_U    |        0|  99|   0|    -|     2|   32|       64|
    |weight_input_U      |        0|  99|   0|    -|     2|   32|       64|
    +--------------------+---------+----+----+-----+------+-----+---------+
    |Total               |        0| 792|   0|    0|    19|  256|      608|
    +--------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |                    Variable Name                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                              |       and|   0|  0|   1|           1|           1|
    |ap_sync_ready                                        |       and|   0|  0|   1|           1|           1|
    |entry_proc_U0_ap_start                               |       and|   0|  0|   1|           1|           1|
    |rerArray_Loop_compute_col_proc2_U0_ap_start          |       and|   0|  0|   1|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                       |        or|   0|  0|   1|           1|           1|
    |ap_sync_rerArray_Loop_compute_col_proc2_U0_ap_ready  |        or|   0|  0|   1|           1|           1|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                |          |   0|  0|   6|           6|           6|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |                           Name                          | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready                       |   9|          2|    1|          2|
    |ap_sync_reg_rerArray_Loop_compute_col_proc2_U0_ap_ready  |   9|          2|    1|          2|
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                    |  18|          4|    2|          4|
    +---------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+---+----+-----+-----------+
    |                           Name                          | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready                       |  1|   0|    1|          0|
    |ap_sync_reg_rerArray_Loop_compute_col_proc2_U0_ap_ready  |  1|   0|    1|          0|
    +---------------------------------------------------------+---+----+-----+-----------+
    |Total                                                    |  2|   0|    2|          0|
    +---------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|p_read                 |   in|   32|     ap_none|          p_read|        scalar|
|p_read_ap_vld          |   in|    1|     ap_none|          p_read|        scalar|
|featrue_length         |   in|   32|     ap_none|  featrue_length|        scalar|
|featrue_length_ap_vld  |   in|    1|     ap_none|  featrue_length|        scalar|
|p_read1                |   in|   32|     ap_none|         p_read1|        scalar|
|p_read1_ap_vld         |   in|    1|     ap_none|         p_read1|        scalar|
|output_size            |   in|   32|     ap_none|     output_size|        scalar|
|output_size_ap_vld     |   in|    1|     ap_none|     output_size|        scalar|
|node_cnt               |   in|   32|     ap_none|        node_cnt|        scalar|
|node_cnt_ap_vld        |   in|    1|     ap_none|        node_cnt|        scalar|
|output_data            |  out|   32|      ap_vld|     output_data|       pointer|
|output_data_ap_vld     |  out|    1|      ap_vld|     output_data|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|        rerArray|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|        rerArray|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|        rerArray|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|        rerArray|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|        rerArray|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|        rerArray|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|        rerArray|  return value|
+-----------------------+-----+-----+------------+----------------+--------------+

