HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Toplevel
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit i2c_repeat_start to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(79);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/79||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit num_bytes(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(80);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/80||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit num_bytes(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(81);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/81||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data_out(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(82);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/82||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 1 of i2c_addr(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(90);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/90||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of data_out(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(91);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/91||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 3 to 2 of num_bytes(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(92);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/92||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL169 ||@W:Pruning unused register i2c_repeat_start. Make sure that there are no unused intermediate registers.||Toplevel.srr(93);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/93||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 5 to 4 of data_out(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(122);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/122||L3GD20H_Interface.vhd(81);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd'/linenumber/81
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of num_bytes(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(123);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/123||L3GD20H_Interface.vhd(81);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd'/linenumber/81
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 1 of i2c_addr(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(124);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/124||L3GD20H_Interface.vhd(81);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\L3GD20H_Interface.vhd'/linenumber/81
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 4 of i2c_addr(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(150);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/150||LSM303AGR_I2C_Interface.vhd(104);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd'/linenumber/104
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of num_bytes(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(151);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/151||LSM303AGR_I2C_Interface.vhd(104);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd'/linenumber/104
Implementation;Synthesis|| CD638 ||@W:Signal dclk is undriven. Either assign the signal a value or remove the signal declaration.||Toplevel.srr(169);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/169||ADC_READ.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd'/linenumber/52
Implementation;Synthesis|| CD638 ||@W:Signal sdi_int is undriven. Either assign the signal a value or remove the signal declaration.||Toplevel.srr(170);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/170||ADC_READ.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd'/linenumber/52
Implementation;Synthesis|| CL169 ||@W:Pruning unused register end_point_step_1. Make sure that there are no unused intermediate registers.||Toplevel.srr(172);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/172||ADC_READ.vhd(63);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd'/linenumber/63
Implementation;Synthesis|| CL169 ||@W:Pruning unused register chan_4(1 downto 0). Make sure that there are no unused intermediate registers.||Toplevel.srr(173);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/173||ADC_READ.vhd(63);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_READ.vhd'/linenumber/63
Implementation;Synthesis|| CD638 ||@W:Signal signal_name1 is undriven. Either assign the signal a value or remove the signal declaration.||Toplevel.srr(175);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/175||ADC_Data_Packer.vhd(51);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_Data_Packer.vhd'/linenumber/51
Implementation;Synthesis|| CD638 ||@W:Signal signal_name2 is undriven. Either assign the signal a value or remove the signal declaration.||Toplevel.srr(176);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/176||ADC_Data_Packer.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_Data_Packer.vhd'/linenumber/52
Implementation;Synthesis|| CD638 ||@W:Signal cnt_chan is undriven. Either assign the signal a value or remove the signal declaration.||Toplevel.srr(177);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/177||ADC_Data_Packer.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_Data_Packer.vhd'/linenumber/57
Implementation;Synthesis|| CD638 ||@W:Signal chan is undriven. Either assign the signal a value or remove the signal declaration.||Toplevel.srr(178);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/178||ADC_Data_Packer.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_Data_Packer.vhd'/linenumber/57
Implementation;Synthesis|| CD638 ||@W:Signal adc_data is undriven. Either assign the signal a value or remove the signal declaration.||Toplevel.srr(179);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/179||ADC_Data_Packer.vhd(60);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_Data_Packer.vhd'/linenumber/60
Implementation;Synthesis|| CD638 ||@W:Signal gain is undriven. Either assign the signal a value or remove the signal declaration.||Toplevel.srr(180);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/180||ADC_Data_Packer.vhd(63);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_Data_Packer.vhd'/linenumber/63
Implementation;Synthesis|| CD638 ||@W:Signal cntup is undriven. Either assign the signal a value or remove the signal declaration.||Toplevel.srr(181);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/181||ADC_Data_Packer.vhd(64);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_Data_Packer.vhd'/linenumber/64
Implementation;Synthesis|| CD638 ||@W:Signal cntdn is undriven. Either assign the signal a value or remove the signal declaration.||Toplevel.srr(182);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/182||ADC_Data_Packer.vhd(65);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_Data_Packer.vhd'/linenumber/65
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 11 to 4 of cnt1up_6(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(184);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/184||ADC_Data_Packer.vhd(164);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_Data_Packer.vhd'/linenumber/164
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 11 to 4 of cnt2up_5(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(185);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/185||ADC_Data_Packer.vhd(164);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\ADC_Data_Packer.vhd'/linenumber/164
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(197);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/197||GS_Readout.vhd(237);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\GS_Readout.vhd'/linenumber/237
Implementation;Synthesis|| CL240 ||@W:Signal Sweep_points_per_step is floating; a simulation mismatch is possible.||Toplevel.srr(205);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/205||General_Controller.vhd(106);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/106
Implementation;Synthesis|| CL240 ||@W:Signal Sweep_skiped_samples is floating; a simulation mismatch is possible.||Toplevel.srr(206);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/206||General_Controller.vhd(105);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/105
Implementation;Synthesis|| CL240 ||@W:Signal Sweep_samples_per_point is floating; a simulation mismatch is possible.||Toplevel.srr(207);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/207||General_Controller.vhd(104);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/104
Implementation;Synthesis|| CL240 ||@W:Signal Sweep_samples_per_step is floating; a simulation mismatch is possible.||Toplevel.srr(208);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/208||General_Controller.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/103
Implementation;Synthesis|| CL240 ||@W:Signal Sweep_no_steps is floating; a simulation mismatch is possible.||Toplevel.srr(209);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/209||General_Controller.vhd(102);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/102
Implementation;Synthesis|| CL240 ||@W:Signal Sweep_enabled is floating; a simulation mismatch is possible.||Toplevel.srr(210);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/210||General_Controller.vhd(101);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/101
Implementation;Synthesis|| CL240 ||@W:Signal C_bias_V1 is floating; a simulation mismatch is possible.||Toplevel.srr(211);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/211||General_Controller.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal C_bias_V0 is floating; a simulation mismatch is possible.||Toplevel.srr(212);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/212||General_Controller.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/98
Implementation;Synthesis|| CL240 ||@W:Signal Bias_enabled is floating; a simulation mismatch is possible.||Toplevel.srr(213);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/213||General_Controller.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/97
Implementation;Synthesis|| CL169 ||@W:Pruning unused register send_flight_state_3. Make sure that there are no unused intermediate registers.||Toplevel.srr(214);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/214||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL169 ||@W:Pruning unused register send_telemetry_request_3. Make sure that there are no unused intermediate registers.||Toplevel.srr(215);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/215||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL169 ||@W:Pruning unused register send_led4_3. Make sure that there are no unused intermediate registers.||Toplevel.srr(216);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/216||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL169 ||@W:Pruning unused register send_led3_3. Make sure that there are no unused intermediate registers.||Toplevel.srr(217);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/217||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL169 ||@W:Pruning unused register send_console_enable_3. Make sure that there are no unused intermediate registers.||Toplevel.srr(218);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/218||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sweep_table_activate_sweep_3. Make sure that there are no unused intermediate registers.||Toplevel.srr(219);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/219||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL169 ||@W:Pruning unused register constant_bias_mode_6. Make sure that there are no unused intermediate registers.||Toplevel.srr(220);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/220||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(227);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/227||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(228);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/228||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/229||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/230||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(231);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/231||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(232);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/232||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(233);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/233||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(234);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/234||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(235);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/235||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(16) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(236);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/236||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(17) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(237);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/237||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(18) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(238);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/238||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(19) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(239);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/239||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(20) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(240);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/240||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(21) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(241);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/241||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(22) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(242);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/242||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(23) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(243);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/243||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(24) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(244);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/244||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(25) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(245);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/245||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(26) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(246);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/246||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(247);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/247||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(248);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/248||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(249);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/249||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(30) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(250);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/250||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(31) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(251);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/251||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(32) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(252);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/252||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(33) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(253);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/253||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(34) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(254);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/254||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(35) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(255);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/255||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(36) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(256);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/256||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(37) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(257);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/257||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(38) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(258);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/258||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(39) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(259);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/259||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL169 ||@W:Pruning unused register state_2. Make sure that there are no unused intermediate registers.||Toplevel.srr(274);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/274||Interrupt_Generator.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Interrupt_Generator.vhd'/linenumber/44
Implementation;Synthesis|| CD275 ||@W:Component declarations with different initial values are not supported.  Port b of component and2 may have been given a different initial value in two different component declarations||Toplevel.srr(277);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/277||FPGA_Buffer.vhd(48);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/48
Implementation;Synthesis|| CL168 ||@W:Removing instance 	XNOR3_RBINSYNC[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(323);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/323||FPGA_Buffer.vhd(2131);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2131
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_74 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(324);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/324||FPGA_Buffer.vhd(2109);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2109
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_4 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(325);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/325||FPGA_Buffer.vhd(2077);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2077
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_37 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(326);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/326||FPGA_Buffer.vhd(2074);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2074
Implementation;Synthesis|| CL168 ||@W:Removing instance 	DFN1C0_RGRY[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(327);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/327||FPGA_Buffer.vhd(2026);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2026
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_53 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(328);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/328||FPGA_Buffer.vhd(1947);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1947
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_17 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(329);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/329||FPGA_Buffer.vhd(1941);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1941
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_56 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(330);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/330||FPGA_Buffer.vhd(1923);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1923
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR3_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(331);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/331||FPGA_Buffer.vhd(1880);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1880
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_42 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(332);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/332||FPGA_Buffer.vhd(1847);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1847
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_50 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(333);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/333||FPGA_Buffer.vhd(1840);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1840
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_12 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(334);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/334||FPGA_Buffer.vhd(1836);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1836
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_21 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(335);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/335||FPGA_Buffer.vhd(1759);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1759
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_33 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(336);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/336||FPGA_Buffer.vhd(1725);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1725
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_13 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(337);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/337||FPGA_Buffer.vhd(1694);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1694
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_54 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(338);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/338||FPGA_Buffer.vhd(1691);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1691
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(339);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/339||FPGA_Buffer.vhd(1662);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1662
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_41 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(340);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/340||FPGA_Buffer.vhd(1659);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1659
Implementation;Synthesis|| CL168 ||@W:Removing instance 	DFN1C0_RGRYSYNC[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(341);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/341||FPGA_Buffer.vhd(1623);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1623
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_33 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(342);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/342||FPGA_Buffer.vhd(1601);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1601
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(343);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/343||FPGA_Buffer.vhd(1593);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1593
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_36 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(344);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/344||FPGA_Buffer.vhd(1567);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1567
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_10 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(345);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/345||FPGA_Buffer.vhd(1560);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1560
Implementation;Synthesis|| CL168 ||@W:Removing instance 	DFN1C0_RGRYSYNC[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(346);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/346||FPGA_Buffer.vhd(1541);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1541
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_39 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(347);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/347||FPGA_Buffer.vhd(1473);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1473
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_DVLDX because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(348);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/348||FPGA_Buffer.vhd(1469);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1469
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_66 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(349);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/349||FPGA_Buffer.vhd(1396);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1396
Implementation;Synthesis|| CL168 ||@W:Removing instance 	XNOR2_RBINSYNC[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(350);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/350||FPGA_Buffer.vhd(1385);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1385
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_11 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(351);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/351||FPGA_Buffer.vhd(1346);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1346
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(352);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/352||FPGA_Buffer.vhd(1334);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1334
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(353);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/353||FPGA_Buffer.vhd(1330);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1330
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(354);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/354||FPGA_Buffer.vhd(1317);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1317
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_55 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(355);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/355||FPGA_Buffer.vhd(1273);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1273
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(356);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/356||FPGA_Buffer.vhd(1108);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1108
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_26 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(357);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/357||FPGA_Buffer.vhd(1058);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1058
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR3_4 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(358);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/358||FPGA_Buffer.vhd(1032);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1032
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_34 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(359);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/359||FPGA_Buffer.vhd(982);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/982
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_7 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(360);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/360||FPGA_Buffer.vhd(978);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/978
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_29 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(361);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/361||FPGA_Buffer.vhd(971);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/971
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_35 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(362);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/362||FPGA_Buffer.vhd(961);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/961
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_38 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(363);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/363||FPGA_Buffer.vhd(958);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/958
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_8 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(364);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/364||FPGA_Buffer.vhd(938);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/938
Implementation;Synthesis|| CL168 ||@W:Removing instance 	DFN1C0_RGRY[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(365);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/365||FPGA_Buffer.vhd(926);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/926
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_31 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(366);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/366||FPGA_Buffer.vhd(891);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/891
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_62 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(367);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/367||FPGA_Buffer.vhd(824);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/824
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_57 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(368);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/368||FPGA_Buffer.vhd(813);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/813
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_60 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(369);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/369||FPGA_Buffer.vhd(799);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/799
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_43 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(370);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/370||FPGA_Buffer.vhd(732);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/732
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_65 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(371);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/371||FPGA_Buffer.vhd(729);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/729
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_68 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(372);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/372||FPGA_Buffer.vhd(726);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/726
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_57 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(373);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/373||FPGA_Buffer.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/673
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_15 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(374);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/374||FPGA_Buffer.vhd(650);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/650
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_7 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(375);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/375||FPGA_Buffer.vhd(614);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/614
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_20 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(376);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/376||FPGA_Buffer.vhd(610);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/610
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_49 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(377);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/377||FPGA_Buffer.vhd(584);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/584
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(378);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/378||FPGA_Buffer.vhd(565);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/565
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_22 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(379);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/379||FPGA_Buffer.vhd(451);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/451
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_11 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(380);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/380||FPGA_Buffer.vhd(440);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/440
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_11 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(381);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/381||FPGA_Buffer.vhd(436);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/436
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(382);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/382||FPGA_Buffer.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/422
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to test_port are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(396);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/396||UART.vhd(132);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\UART.vhd'/linenumber/132
Implementation;Synthesis|| CL169 ||@W:Pruning unused register command_1(7 downto 0). Make sure that there are no unused intermediate registers.||Toplevel.srr(399);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/399||FFU_Command_Checker.vhd(49);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\FFU_Command_Checker.vhd'/linenumber/49
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of acc_packet(87 downto 0) is unused ||Toplevel.srr(429);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/429||Packet_Saver.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/29
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of mag_packet(87 downto 0) is unused ||Toplevel.srr(430);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/430||Packet_Saver.vhd(32);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/32
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of gyro_packet(87 downto 0) is unused ||Toplevel.srr(431);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/431||Packet_Saver.vhd(35);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/35
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of pressure_packet(87 downto 0) is unused ||Toplevel.srr(432);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/432||Packet_Saver.vhd(38);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/38
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of status_packet(87 downto 0) is unused ||Toplevel.srr(433);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/433||Packet_Saver.vhd(41);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/41
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of pres_cal1_packet(87 downto 0) is unused ||Toplevel.srr(434);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/434||Packet_Saver.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/44
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of pres_cal2_packet(87 downto 0) is unused ||Toplevel.srr(435);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/435||Packet_Saver.vhd(45);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/45
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_1_packet(87 downto 0) is unused ||Toplevel.srr(436);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/436||Packet_Saver.vhd(49);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/49
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_2_packet(87 downto 0) is unused ||Toplevel.srr(437);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/437||Packet_Saver.vhd(50);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/50
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_3_packet(87 downto 0) is unused ||Toplevel.srr(438);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/438||Packet_Saver.vhd(51);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/51
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_4_packet(87 downto 0) is unused ||Toplevel.srr(439);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/439||Packet_Saver.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/52
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_5_packet(87 downto 0) is unused ||Toplevel.srr(440);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/440||Packet_Saver.vhd(53);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\Packet_Saver.vhd'/linenumber/53
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 9 to 15 of uc_tx_nextstate(0 to 16). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(498);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/498||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 3 to 1 of ramp(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(499);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/499||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL257 ||@W:Register bit 0 always 0, optimizing ...||Toplevel.srr(500);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/500||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL169 ||@W:Pruning unused register uc_tx_nextstate(uc_tx_idle). Make sure that there are no unused intermediate registers.||Toplevel.srr(501);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/501||General_Controller.vhd(230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\General_Controller.vhd'/linenumber/230
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of data_out(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(594);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/594||LSM303AGR_I2C_Interface.vhd(104);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\LSM303AGR_I2C_Interface.vhd'/linenumber/104
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 3 to 7 of next_state(0 to 8). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(631);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/631||I2C_Master.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\I2C_Master.vhd'/linenumber/68
Implementation;Synthesis|| CL257 ||@W:Register bit 0 always 0, optimizing ...||Toplevel.srr(632);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/632||I2C_Master.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\I2C_Master.vhd'/linenumber/68
Implementation;Synthesis|| CL169 ||@W:Pruning unused register next_state(idle). Make sure that there are no unused intermediate registers.||Toplevel.srr(633);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/633||I2C_Master.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\I2C_Master.vhd'/linenumber/68
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit calibration_new_data to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(655);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/655||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 7 of data_out(7 downto 1). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(656);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/656||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of data_out(7 downto 1). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(657);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/657||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL169 ||@W:Pruning unused register calibration_new_data. Make sure that there are no unused intermediate registers.||Toplevel.srr(658);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/658||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of C1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(659);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/659||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of C2(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(660);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/660||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of C3(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(661);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/661||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of C4(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(662);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/662||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of C5(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(663);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/663||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of C6(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(664);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/664||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data_out(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(665);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/665||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 5 of data_out(6 downto 3). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(666);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/666||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Toplevel|CLOCK which controls 1371 sequential elements including ClockDivs_0.cnt_800kHz[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(770);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/770||clockdivs.vhd(57);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\clockdivs.vhd'/linenumber/57
Implementation;Synthesis|| MT530 ||@W:Found inferred clock ClockDivs|clk_800kHz_inferred_clock which controls 126 sequential elements including ClockDivs_0.cnt_1kHz[8:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(771);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/771||clockdivs.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\clockdivs.vhd'/linenumber/76
Implementation;Synthesis|| MT530 ||@W:Found inferred clock DAC_SET|ADR_inferred_clock[1] which controls 39 sequential elements including Science_0.DAC_SET_0.state[0:4]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(772);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/772||dac_set.vhd(56);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/56
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Timing|s_time_inferred_clock[5] which controls 5 sequential elements including Science_0.ADC_RESET_0.state[0:2]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(773);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/773||adc_reset.vhd(37);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_reset.vhd'/linenumber/37
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Timing|m_time_inferred_clock[7] which controls 35 sequential elements including Eject_Signal_Debounce_0.state[0:3]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(774);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/774||eject_signal_debounce.vhd(51);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\eject_signal_debounce.vhd'/linenumber/51
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Toplevel|FMC_CLK which controls 54 sequential elements including Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRYSYNC\[5\]\\. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(775);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/775||fpga_buffer.vhd(2135);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\smartgen\fpga_buffer\fpga_buffer.vhd'/linenumber/2135
Implementation;Synthesis|| MT530 ||@W:Found inferred clock ClockDivs|clk_1kHz_inferred_clock which controls 7 sequential elements including ClockDivs_0.cnt_50Hz[5:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(776);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/776||clockdivs.vhd(100);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\clockdivs.vhd'/linenumber/100
Implementation;Synthesis|| MT530 ||@W:Found inferred clock ClockDivs|clk_50Hz_inferred_clock which controls 6 sequential elements including ClockDivs_0.cnt_1Hz[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(777);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/777||clockdivs.vhd(115);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\clockdivs.vhd'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit ch_5_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1083);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1083||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit ch_4_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1084);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1084||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit ch_3_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1085);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1085||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit ch_2_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1086);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1086||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit ch_1_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1087);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1087||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit pres_cal2_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1088);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1088||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit ch_0_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1089);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1089||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit pres_cal1_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1090);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1090||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Science_0.SWEEP_ROMEO_0.dac2_int[15:0] because it is equivalent to instance Science_0.SWEEP_ROMEO_0.dac1_int[15:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(1112);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1112||sweep_romeo.vhd(73);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd'/linenumber/73
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[0] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1163);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1163||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[1] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1164);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1164||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[2] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1165);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1165||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[3] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1166);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1166||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[4] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1167);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1167||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[5] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1168);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1168||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[6] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1169);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1169||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[7] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1170);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1170||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit uc_tx_state[9] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1227);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1227||general_controller.vhd(230);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd'/linenumber/230
Implementation;Synthesis|| MO160 ||@W:Register bit uc_tx_state[10] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1228);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1228||general_controller.vhd(230);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd'/linenumber/230
Implementation;Synthesis|| MO160 ||@W:Register bit uc_tx_state[11] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1229);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1229||general_controller.vhd(230);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd'/linenumber/230
Implementation;Synthesis|| MO160 ||@W:Register bit uc_tx_state[12] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1230);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1230||general_controller.vhd(230);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd'/linenumber/230
Implementation;Synthesis|| MO160 ||@W:Register bit uc_tx_state[14] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1231);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1231||general_controller.vhd(230);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd'/linenumber/230
Implementation;Synthesis|| MO160 ||@W:Register bit prevState[6] (in view view:work.GS_Readout(architecture_gs_readout)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1243);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1243||gs_readout.vhd(133);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\gs_readout.vhd'/linenumber/133
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[0] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1259);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1259||sweep_romeo.vhd(73);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd'/linenumber/73
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[1] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1260);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1260||sweep_romeo.vhd(73);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd'/linenumber/73
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[2] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1261);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1261||sweep_romeo.vhd(73);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd'/linenumber/73
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[3] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1262);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1262||sweep_romeo.vhd(73);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd'/linenumber/73
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[4] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1263);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1263||sweep_romeo.vhd(73);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd'/linenumber/73
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[5] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1264);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1264||sweep_romeo.vhd(73);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd'/linenumber/73
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[6] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1265);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1265||sweep_romeo.vhd(73);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd'/linenumber/73
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[7] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1266);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1266||sweep_romeo.vhd(73);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd'/linenumber/73
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[8] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1267);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1267||sweep_romeo.vhd(73);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd'/linenumber/73
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[9] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1268);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1268||sweep_romeo.vhd(73);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd'/linenumber/73
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[10] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1269);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1269||sweep_romeo.vhd(73);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd'/linenumber/73
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[11] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1270);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1270||sweep_romeo.vhd(73);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd'/linenumber/73
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[12] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1271);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1271||sweep_romeo.vhd(73);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd'/linenumber/73
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[13] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1272);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1272||sweep_romeo.vhd(73);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd'/linenumber/73
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[14] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1273);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1273||sweep_romeo.vhd(73);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd'/linenumber/73
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SWEEP_ROMEO_0.dac1_int[15] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1274);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1274||sweep_romeo.vhd(73);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_romeo.vhd'/linenumber/73
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SET_LP_GAIN_0.state[3] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1307);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1307||set_lp_gain.vhd(65);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\set_lp_gain.vhd'/linenumber/65
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SET_LP_GAIN_0.state[2] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1308);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1308||set_lp_gain.vhd(65);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\set_lp_gain.vhd'/linenumber/65
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SET_LP_GAIN_0.state[1] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1309);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1309||set_lp_gain.vhd(65);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\set_lp_gain.vhd'/linenumber/65
Implementation;Synthesis|| MO129 ||@W:Sequential instance Science_0.SET_LP_GAIN_0.state[0] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1310);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1310||set_lp_gain.vhd(65);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\set_lp_gain.vhd'/linenumber/65
Implementation;Synthesis|| MO129 ||@W:Sequential instance Sensors_0.Accelerometer_0.I2C_Master_0.state[6] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1327);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1327||i2c_master.vhd(68);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\i2c_master.vhd'/linenumber/68
Implementation;Synthesis|| MO129 ||@W:Sequential instance Sensors_0.Gyro_0.I2C_Master_0.state[6] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1351);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1351||i2c_master.vhd(68);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\i2c_master.vhd'/linenumber/68
Implementation;Synthesis|| MO129 ||@W:Sequential instance Sensors_0.Pressure_Sensor_0.I2C_Master_0.state[6] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1386);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1386||i2c_master.vhd(68);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\i2c_master.vhd'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit C_cnt[2] (in view view:work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1407);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1407||ms5611_01ba03_interface.vhd(99);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd'/linenumber/99
Implementation;Synthesis|| MO160 ||@W:Register bit C_cnt[1] (in view view:work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1408);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1408||ms5611_01ba03_interface.vhd(99);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd'/linenumber/99
Implementation;Synthesis|| MO161 ||@W:Register bit C_cnt[0] (in view view:work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1409);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1409||ms5611_01ba03_interface.vhd(99);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd'/linenumber/99
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[14] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1416);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1416||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[13] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1417);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1417||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[10] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1418);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1418||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[7] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1419);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1419||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[6] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1420);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1420||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[5] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1421);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1421||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[15] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1422);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1422||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[12] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1423);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1423||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[11] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1424);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1424||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[9] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1425);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1425||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[8] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1426);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1426||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[4] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1427);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1427||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[3] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1428);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1428||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[2] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1429);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1429||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[1] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1430);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1430||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| MO171 ||@W:Sequential instance Science_0.DAC_SET_0.DAC[0] is reduced to a combinational gate by constant propagation. ||Toplevel.srr(1431);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1431||dac_set.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/49
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Science_0.DAC_SET_0.DCLK because it is equivalent to instance Science_0.DAC_SET_0.state[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(1435);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1435||dac_set.vhd(56);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd'/linenumber/56
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Science_0.SET_LP_GAIN_0.L4WR because it is equivalent to instance Science_0.SET_LP_GAIN_0.L3WR. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(1436);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1436||set_lp_gain.vhd(65);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\set_lp_gain.vhd'/linenumber/65
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Science_0.SET_LP_GAIN_0.L3WR because it is equivalent to instance Science_0.SET_LP_GAIN_0.L2WR. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(1437);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1437||set_lp_gain.vhd(65);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\set_lp_gain.vhd'/linenumber/65
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Science_0.SET_LP_GAIN_0.L2WR because it is equivalent to instance Science_0.SET_LP_GAIN_0.L1WR. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(1438);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1438||set_lp_gain.vhd(65);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\set_lp_gain.vhd'/linenumber/65
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Sensors_0.Pressure_Sensor_0.MS5611_01BA03_Interface_0.old_clk_1kHz because it is equivalent to instance Eject_Signal_Debounce_0.old_1kHz. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(1442);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1442||ms5611_01ba03_interface.vhd(99);liberoaction://cross_probe/hdl/file/'c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\ms5611_01ba03_interface.vhd'/linenumber/99
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Toplevel|CLOCK with period 31.25ns. Please declare a user-defined clock on object "p:CLOCK"||Toplevel.srr(1579);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1579||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Toplevel|FMC_CLK with period 31.25ns. Please declare a user-defined clock on object "p:FMC_CLK"||Toplevel.srr(1580);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1580||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Timing|m_time_inferred_clock[7] with period 31.25ns. Please declare a user-defined clock on object "n:Timing_0.m_time[7]"||Toplevel.srr(1581);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1581||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Timing|s_time_inferred_clock[5] with period 31.25ns. Please declare a user-defined clock on object "n:Timing_0.s_time[5]"||Toplevel.srr(1582);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1582||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock DAC_SET|ADR_inferred_clock[1] with period 31.25ns. Please declare a user-defined clock on object "n:Science_0.DAC_SET_0.ADR[1]"||Toplevel.srr(1583);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1583||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock ClockDivs|clk_800kHz_inferred_clock with period 31.25ns. Please declare a user-defined clock on object "n:ClockDivs_0.clk_800kHz"||Toplevel.srr(1584);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1584||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||Toplevel.srr(1600);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1600||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||Toplevel.srr(1602);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1602||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||Toplevel.srr(1622);liberoaction://cross_probe/hdl/file/'C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srr'/linenumber/1622||null;null
Implementation;Compile;RootName:Toplevel
Implementation;Compile||(null)||Please refer to the log file for details about 73 Warning(s) , 1 Info(s)||Toplevel_compile_log.rpt;liberoaction://open_report/file/Toplevel_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:Toplevel
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 1 Info(s)||Toplevel_placeroute_log.rpt;liberoaction://open_report/file/Toplevel_placeroute_log.rpt||(null);(null)
