# Systolic Array with Floating Point Arithmetic

## Source Code
- `FPAdderSubtractor.v`
- `FPLZDetector.v`
  - LZDetector08
  - LZDetector32
  - LZDetector48
- `FPMultiplier.v`
  - FP_Multiplier 
- `IntAdderSubtractor.v`
  - Adder_Subtractor8
  - CarryLookaheadAdder
  - FullAdder
- `IntMultiplier.v`
  - Int_Multiplier
  - CarrySaveAdder48


## Compile and Execute
1. Import `include.v` to the testbench verilog file
2. Compile testbench 
3. Execute output file