[1] Daniel Abadi, Peter A. Boncz, Stavros Harizopoulos, Stratos Idreos, and Samuel
Madden. 2013. The Design and Implementation of Modern Column-Oriented
Database Systems. Foundations and Trends in Databases 5, 3 (2013), 197–280.
https://doi.org/10.1561/1900000024
[2] Junwhan Ahn, Sungpack Hong, Sungjoo Yoo, Onur Mutlu, and Kiyoung Choi.
2015. A scalable processing-in-memory accelerator for parallel graph processing. In Proceedings of the 42nd Annual International Symposium on Computer
Architecture (ISCA 2015). 105–117. https://doi.org/10.1145/2749469.2750386
[3] Junwhan Ahn, Sungjoo Yoo, Onur Mutlu, and Kiyoung Choi. 2015. PIM-enabled
instructions: a low-overhead, locality-aware processing-in-memory architecture.
In Proceedings of the 42nd Annual International Symposium on Computer Architecture (ISCA 2015). 336–348. https://doi.org/10.1145/2749469.2750385
[4] Berkin Akin, Franz Franchetti, and James C. Hoe. 2015. Data reorganization in memory using 3D-stacked DRAM. In Proceedings of the 42nd Annual International Symposium on Computer Architecture (ISCA 2015). 131–143.
https://doi.org/10.1145/2749469.2750397
[5] AMD. 2016. High Bandwidth Memory, Reinventing Memory Technology.
(2016). Retrieved April 26, 2017 from http://www.amd.com/en-us/innovations/
software-technologies/hbm.
[6] ARM. 2017. Cortex-A35 Processor. (2017). Retrieved April 26, 2017 from
https://www.arm.com/products/processors/cortex-a/cortex-a35-processor.php.
[7] Berk Atikoglu, Yuehai Xu, Eitan Frachtenberg, Song Jiang, and Mike Paleczny.
2012. Workload analysis of a large-scale key-value store. In Proceedings of
the ACM SIGMETRICS/PERFORMANCE Joint International Conference on
Measurement and Modeling of Computer Systems (SIGMETRICS 2012). 53–64.
https://doi.org/10.1145/2254756.2254766
[8] Cagri Balkesen, Gustavo Alonso, Jens Teubner, and M. Tamer Özsu. 2013. Multicore, Main-memory Joins: Sort vs. Hash Revisited. Proceedings of the VLDB
Endowment 7, 1 (Sept. 2013), 85–96. https://doi.org/10.14778/2732219.2732227
[9] Cagri Balkesen, Gustavo Alonso, Jens Teubner, and M Tamer Ozsu. 2013.
Multicore hash joins source code. (2013). Retrieved April 26, 2017 from
https://www.systems.ethz.ch/node/334/.
[10] Cagri Balkesen, Jens Teubner, Gustavo Alonso, and M. Tamer Özsu. 2013. Mainmemory hash joins on multi-core CPUs: Tuning to the underlying hardware. In
Proceedings of the 29th International Conference on Data Engineering, (ICDE
2013). 362–373. https://doi.org/10.1109/ICDE.2013.6544839
[11] Spyros Blanas, Yinan Li, and Jignesh M. Patel. 2011. Design and evaluation
of main memory hash join algorithms for multi-core CPUs. In Proceedings of
the ACM SIGMOD International Conference on Management of Data (SIGMOD
2011). 37–48. https://doi.org/10.1145/1989323.1989328
[12] Peter A. Boncz, Marcin Zukowski, and Niels Nes. 2005. MonetDB/X100: HyperPipelining Query Execution. In Preceedings of the Second Biennial Conference
on Innovative Data Systems Research (CIDR 2005). 225–237. http://www.cidrdb.
org/cidr2005/papers/P19.pdf
[13] John B. Carter, Wilson C. Hsieh, Leigh Stoller, Mark R. Swanson, Lixin Zhang,
Erik Brunvand, Al Davis, Chen-Chi Kuo, Ravindra Kuramkote, Michael A. Parker,
Lambert Schaelicke, and Terry Tateyama. 1999. Impulse: Building a Smarter
Memory Controller. In Proceedings of the 5th International Symposium on HighPerformance Computer Architecture (HPCA 1999). 70–79. https://doi.org/10.
1109/HPCA.1999.744334
[14] Ke Chen, Sheng Li, Naveen Muralimanohar, Jung Ho Ahn, Jay B. Brockman,
and Norman P. Jouppi. 2012. CACTI-3DD: Architecture-level modeling for 3D
die-stacked DRAM main memory. In 2012 Design, Automation & Test in Europe
Conference & Exhibition (DATE 2012). 33–38. https://doi.org/10.1109/DATE.
2012.6176428
[15] Tianshi Chen, Zidong Du, Ninghui Sun, Jia Wang, Chengyong Wu, Yunji Chen,
and Olivier Temam. 2014. DianNao: a small-footprint high-throughput accelerator for ubiquitous machine-learning. In Proceedings of the 19th International
Conference on Architectural Support for Programming Languages and Operating
Systems (ASPLOS 2014). 269–284. https://doi.org/10.1145/2541940.2541967
[16] Bill Dally. 2015. Keynote: Challenges for Future Computing Systems. (2015).
Retrieved April 26, 2017 from https://www.cs.colostate.edu/~cs575dl/Sp2015/
Lectures/Dally2015.pdf.
[17] Jeffrey Dean and Luiz André Barroso. 2013. The tail at scale. Commun. ACM 56,
2 (2013), 74–80. https://doi.org/10.1145/2408776.2408794
[18] Hewlett-Packard Enterprise. 2015. The Machine: A new kind of computer. (2015).
Retrieved April 26, 2017 from http://www.labs.hpe.com/research/themachine/.
[19] Babak Falsafi, Mircea Stan, Kevin Skadron, Nuwan Jayasena, Yunji Chen, Jinhua
Tao, Ravi Nair, Jaime H. Moreno, Naveen Muralimanohar, Karthikeyan Sankaralingam, and Cristian Estan. 2016. Near-Memory Data Services. IEEE Micro 36,
1 (2016), 6–13. https://doi.org/10.1109/MM.2016.9
[20] Michael Ferdman, Almutaz Adileh, Yusuf Onur Koçberber, Stavros Volos, Mohammad Alisafaee, Djordje Jevdjic, Cansu Kaynak, Adrian Daniel Popescu, Anastasia Ailamaki, and Babak Falsafi. 2012. Clearing the clouds: a study of emerging
scale-out workloads on modern hardware. In Proceedings of the 17th International
Conference on Architectural Support for Programming Languages and Operating
Systems (ASPLOS 2012). 37–48. https://doi.org/10.1145/2150976.2150982
[21] Apache Software Foundation. 2017. Apache Spark. (2017). Retrieved April 26,
2017 from http://spark.apache.org/.
[22] Mingyu Gao, Grant Ayers, and Christos Kozyrakis. 2015. Practical Near-Data
Processing for In-Memory Analytics Frameworks. In Proceedings of the 2015
International Conference on Parallel Architecture and Compilation (PACT 2015).
113–124. https://doi.org/10.1109/PACT.2015.22
[23] Mingyu Gao and Christos Kozyrakis. 2016. HRL: Efficient and flexible reconfigurable logic for near-data processing. In Proceedings of the 2016 International
Symposium on High Performance Computer Architecture (HPCA 2016). 126–137.
https://doi.org/10.1109/HPCA.2016.7446059
[24] Boris Grot, Joel Hestness, Stephen W. Keckler, and Onur Mutlu. 2011. Kilo-NOC:
a heterogeneous network-on-chip architecture for scalability and service guarantees. In Proceedings of the 38th Annual International Symposium on Computer
Architecture (ISCA 2011). 401–412. https://doi.org/10.1145/2000064.2000112
[25] Linley Group. 2015. Hexagon 680 Adds Vector Extensions. Mobile Chip Report
(September 2015).
[26] Linley Gwennap. 2013. Qualcomm Krait 400 hits 2.3 GHz. Microprocessor
report 27, 1 (January 2013), 1–6.
[27] Linley Gwennap. 2015. Cortex-A35 Extends Low End. Microprocessor Report
29, 11 (November 2015), 1–10.
[28] Mary W. Hall, Peter M. Kogge, Jefferey G. Koller, Pedro C. Diniz, Jacqueline
Chame, Jeff Draper, Jeff LaCoss, John J. Granacki, Jay B. Brockman, Apoorv
Srivastava, William C. Athas, Vincent W. Freeh, Jaewook Shin, and Joonseok
Park. 1999. Mapping Irregular Applications to DIVA, a PIM-based Data-Intensive
Architecture. In Proceedings of the ACM/IEEE Conference on Supercomputing,
(SC 1999). 57. https://doi.org/10.1145/331532.331589
[29] Song Han, Xingyu Liu, Huizi Mao, Jing Pu, Ardavan Pedram, Mark A. Horowitz,
and William J. Dally. 2016. EIE: Efficient Inference Engine on Compressed Deep
Neural Network. In Proceedings of the 43rd Annual International Symposium
on Computer Architecture (ISCA 2016). 243–254. https://doi.org/10.1109/ISCA.
2016.30
[30] Nikos Hardavellas, Michael Ferdman, Babak Falsafi, and Anastasia Ailamaki.
2011. Toward Dark Silicon in Servers. IEEE Micro 31, 4 (2011), 6–15. https:
//doi.org/10.1109/MM.2011.77
[31] Mark Harris. 2013. Unified memory in CUDA 6. (2013). Retrieved
April 26, 2017 from http://on-demand.gputechconf.com/supercomputing/2013/
presentation/SC3120-Unified-Memory-CUDA-6.0.pdf
[32] IBM. 2017. IBM DB2. (2017). Retrieved April 26, 2017 from http://www.ibm.
com/analytics/us/en/technology/db2/.
[33] Joe Jeddeloh and Brent Keeth. 2012. Hybrid memory cube new DRAM architecture increases density and performance. In VLSI Technology (VLSIT), 2012
Symposium on. IEEE, 87–88. https://doi.org/10.1109/VLSIT.2012.6242474
[34] JEDEC. 2013. Wide I/O 2 Standard. (2013). Retrieved April 26, 2017 from
http://www.jedec.org/standards-documents/results/jesd229-2.
[35] JEDEC. 2015. High Bandwidth Memory (HBM) DRAM. (2015). Retrieved
April 26, 2017 from https://www.jedec.org/standards-documents/docs/jesd235a.
[36] Svilen Kanev, Juan Pablo Darago, Kim M. Hazelwood, Parthasarathy Ranganathan, Tipp Moseley, Gu-Yeon Wei, and David M. Brooks. 2015. Profiling a warehouse-scale computer. In Proceedings of the 42nd Annual International Symposium on Computer Architecture (ISCA 2015). 158–169. https:
//doi.org/10.1145/2749469.2750392
[37] Yi Kang, Wei Huang, Seung-Moon Yoo, Diana Keen, Zhenzhou Ge, Vinh Vi
Lam, Josep Torrellas, and Pratap Pattnaik. 1999. FlexRAM: Toward an Advanced
Intelligent Memory System. In Proceedings of the IEEE International Conference
On Computer Design, VLSI in Computers and Processors, (ICCD 1999). 192–201.
https://doi.org/10.1109/ICCD.1999.808425
[38] Changkyu Kim, Tim Kaldewey, Victor W. Lee, Eric Sedlar, Anthony D. Nguyen,
Nadathur Satish, Jatin Chhugani, Andrea Di Blas, and Pradeep Dubey. 2009.
Sort vs. Hash Revisited: Fast Join Implementation on Modern Multi-core CPUs.
Proceedings of the VLDB Endowment 2, 2 (Aug. 2009), 1378–1389. https:
//doi.org/10.14778/1687553.1687564
[39] Yusuf Onur Koçberber, Boris Grot, Javier Picorel, Babak Falsafi, Kevin T. Lim,
and Parthasarathy Ranganathan. 2013. Meet the walkers: accelerating index
traversals for in-memory databases. In Proceedings of the 46th Annual International Symposium on Microarchitecture (MICRO 2013). 468–479. https:
//doi.org/10.1145/2540708.2540748
[40] Andrew Lamb, Matt Fuller, Ramakrishna Varadarajan, Nga Tran, Ben Vandiver,
Lyric Doshi, and Chuck Bear. 2012. The Vertica Analytic Database: C-store 7
Years Later. Proceedings of the VLDB Endowment 5, 12 (Aug. 2012), 1790–1801.
https://doi.org/10.14778/2367502.2367518
[41] Sheng Li, Ke Chen, Jung Ho Ahn, Jay B. Brockman, and Norman P. Jouppi.
2011. CACTI-P: Architecture-level modeling for SRAM-based structures with
advanced leakage reduction techniques. In Proceedings of the 2011 International
Conference on Computer-Aided Design (ICCAD 2011). 694–701. https://doi.org/
10.1109/ICCAD.2011.6105405
[42] Kevin T. Lim, Jichuan Chang, Trevor N. Mudge, Parthasarathy Ranganathan,
Steven K. Reinhardt, and Thomas F. Wenisch. 2009. Disaggregated memory
for expansion and sharing in blade servers. In Proceedings of the 36th Annual
International Symposium on Computer Architecture (ISCA 2009). 267–278. https:
//doi.org/10.1145/1555754.1555789
[43] Stefan Manegold, Peter A. Boncz, and Martin L. Kersten. 2002. Optimizing
Main-Memory Join on Modern Hardware. IEEE Trans. Knowl. Data Eng. 14, 4
(2002), 709–730. https://doi.org/10.1109/TKDE.2002.1019210
[44] Mozhgan Mansuri, James E. Jaussi, Joseph T. Kennedy, Tzu-Chien Hsueh, Sudip
Shekhar, Ganesh Balamurugan, Frank O’Mahony, Clark Roberts, Randy Mooney,
and Bryan Casper. 2013. A Scalable 0.128-1 Tb/s, 0.8-2.6 pJ/bit, 64-Lane Parallel
I/O in 32-nm CMOS. J. Solid-State Circuits 48, 12 (2013), 3229–3242. https:
//doi.org/10.1109/JSSC.2013.2279052
[45] MEMSQL. 2017. MEMSQL: The Fastest In-Memory Database. (2017). Retrieved
April 26, 2017 from http://www.memsql.com/.
[46] Micron. 2014. Hybrid Memory Cube Second Generation. (2014). Retrieved April
26, 2017 from http://investors.micron.com/releasedetail.cfm?ReleaseID=828028.
[47] Micron. 2017. DDR3 SDRAM System-Power Calculator. (2017). Retrieved April
26, 2017 from https://www.micron.com/support/tools-and-utilities/power-calc.
[48] Nooshin Mirzadeh, Yusuf Onur Koçberber, Babak Falsafi, and Boris Grot. 2015.
Sort vs. hash join revisited for near-memory execution. In Proceedings of the
5th Workshop on Architectures and Systems for Big Data (ASBD 2015). http:
//acs.ict.ac.cn/asbd2015/papers/ASBD_2015_submission_3.pdf
[49] Cavium Networks. 2014.
Cavium Announces Availability of ThunderX: Industry’s First 48 Core Family of ARMv8 Workload Optimized Processors for Next Generation Data Center & Cloud Infrastructure. (2014). Retrieved April 26, 2017 from http://www.cavium.com/
newsevents-Cavium-Announces-Availability-of-ThunderX.html.
[50] Thomas Neumann, Tobias Mühlbauer, and Alfons Kemper. 2015. Fast Serializable
Multi-Version Concurrency Control for Main-Memory Database Systems. In
Proceedings of the 2015 ACM SIGMOD International Conference on Management
of Data (SIGMOD 2015). 677–689. https://doi.org/10.1145/2723372.2749436
[51] Rajesh Nishtala, Hans Fugal, Steven Grimm, Marc Kwiatkowski, Herman Lee,
Harry C. Li, Ryan McElroy, Mike Paleczny, Daniel Peek, Paul Saab, David
Stafford, Tony Tung, and Venkateshwaran Venkataramani. 2013. Scaling Memcache at Facebook. In Proceedings of the 10th USENIX Symposium on Networked
Systems Design and Implementation (NSDI 2013). USENIX, 385–398. https:
//www.usenix.org/conference/nsdi13/technical-sessions/presentation/nishtala
[52] Mark Oskin, Frederic T. Chong, and Timothy Sherwood. 1998. Active Pages: A
Computation Model for Intelligent Memory. In Proceedings of the 25th Annual
International Symposium on Computer Architecture (ISCA 1998). 192–203. https:
//doi.org/10.1109/ISCA.1998.694774
[53] John K. Ousterhout, Parag Agrawal, David Erickson, Christos Kozyrakis, Jacob
Leverich, David Mazières, Subhasish Mitra, Aravind Narayanan, Diego Ongaro,
Guru M. Parulkar, Mendel Rosenblum, Stephen M. Rumble, Eric Stratmann, and
Ryan Stutsman. 2011. The case for RAMCloud. Commun. ACM 54, 7 (2011),
121–130. https://doi.org/10.1145/1965724.1965751
[54] D. Patterson, T. Anderson, N. Cardwell, R. Fromm, K. Keeton, C. Kozyrakis, R.
Thomas, and K. Yelick. 1997. A case for intelligent RAM. IEEE Micro 17, 2
(Mar 1997), 34–44. https://doi.org/10.1109/40.592312
[55] Javier Picorel, Djordje Jevdjic, and Babak Falsafi. 2016. Near-Memory Address
Translation. CoRR abs/1612.00445 (2016). http://arxiv.org/abs/1612.00445
[56] Seth H. Pugsley, Jeffrey Jestes, Rajeev Balasubramonian, Vijayalakshmi Srinivasan, Alper Buyuktosunoglu, Al Davis, and Feifei Li. 2014. Comparing Implementations of Near-Data Computing with In-Memory MapReduce Workloads.
IEEE Micro 34, 4 (2014), 44–52. https://doi.org/10.1109/MM.2014.54
[57] Seth H. Pugsley, Jeffrey Jestes, Huihui Zhang, Rajeev Balasubramonian, Vijayalakshmi Srinivasan, Alper Buyuktosunoglu, Al Davis, and Feifei Li. 2014.
NDC: Analyzing the impact of 3D-stacked memory+logic devices on MapReduce workloads. In Proceedings of the 2014 International Symposium on Performance Analysis of Systems and Software (ISPASS 2014). 190–200. https:
//doi.org/10.1109/ISPASS.2014.6844483
[58] Paul Rosenfeld, Elliott Cooper-Balis, and Bruce Jacob. 2011. DRAMSim2: A
Cycle Accurate Memory System Simulator. Computer Architecture Letters 10, 1
(2011), 16–19. https://doi.org/10.1109/L-CA.2011.4
[59] P. Griffiths Selinger, M. M. Astrahan, D. D. Chamberlin, R. A. Lorie, and T. G.
Price. 1979. Access Path Selection in a Relational Database Management System. In Proceedings of the 1979 ACM SIGMOD International Conference on
Management of Data (SIGMOD 1979). ACM, New York, NY, USA, 23–34.
https://doi.org/10.1145/582095.582099
[60] Minglong Shao, Anastassia Ailamaki, and Babak Falsafi. 2005. DBmbench:
fast and accurate database workload representation on modern microarchitecture.
In Proceedings of the 2005 conference of the Centre for Advanced Studies on
Collaborative Research. 254–267. https://doi.org/10.1145/1105634.1105653
[61] R. Sivaramakrishnan and S. Jairath. 2014. Next generation SPARC processor
cache hierarchy. In IEEE Hot Chips 26 Symposium (HCS), 2014. 1–28. https:
//doi.org/10.1109/HOTCHIPS.2014.7478828
[62] Michael Stonebraker and Ariel Weisberg. 2013. The VoltDB Main Memory
DBMS. IEEE Data Eng. Bull. 36, 2 (2013), 21–27. http://sites.computer.org/
debull/A13june/VoltDB1.pdf
[63] Tezzaron. 2017. DiRAM4 3D Memory. (2017). Retrieved April 26, 2017 from
http://www.tezzaron.com/products/diram4-3d-memory/.
[64] Stavros Volos, Djordje Jevdjic, Babak Falsafi, and Boris Grot. 2017. Fat Caches
for Scale-Out Servers. IEEE Micro 37, 2 (2017), 90–103.
[65] Stavros Volos, Javier Picorel, Babak Falsafi, and Boris Grot. 2014. BuMP:
Bulk Memory Access Prediction and Streaming. In Proceedings of the 47th
Annual International Symposium on Microarchitecture (MICRO 2014). 545–557.
https://doi.org/10.1109/MICRO.2014.44
[66] Thomas F. Wenisch, Michael Ferdman, Anastasia Ailamaki, Babak Falsafi, and
Andreas Moshovos. 2008. Temporal streams in commercial server applications.
In 4th International Symposium on Workload Characterization (IISWC 2008).
99–108. https://doi.org/10.1109/IISWC.2008.4636095
[67] Thomas F. Wenisch, Roland E. Wunderlich, Michael Ferdman, Anastassia Ailamaki, Babak Falsafi, and James C. Hoe. 2006. SimFlex: Statistical Sampling of Computer System Simulation. IEEE Micro 26, 4 (2006), 18–31.
https://doi.org/10.1109/MM.2006.79
[68] Lisa Wu, Raymond J. Barker, Martha A. Kim, and Kenneth A. Ross. 2013. Navigating big data with high-throughput, energy-efficient data partitioning. In Proceedings of the 40th Annual International Symposium on Computer Architecture
(ISCA 2013). 249–260. https://doi.org/10.1145/2485922.2485944
[69] Lisa Wu, Andrea Lottarini, Timothy K. Paine, Martha A. Kim, and Kenneth A.
Ross. 2014. Q100: the architecture and design of a database processing unit.
In Proceedings of the 19th International Conference on Architectural Support
for Programming Languages and Operating Systems (ASPLOS 2014). 255–268.
https://doi.org/10.1145/2541940.2541961
[70] Roland E. Wunderlich, Thomas F. Wenisch, Babak Falsafi, and James C. Hoe.
2003. SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling. In Proceedings of the 30th Annual International Symposium on
Computer Architecture (ISCA 2003). 84–95. https://doi.org/10.1109/ISCA.2003.
1206991
[71] Marcin Zukowski, Mark van de Wiel, and Peter A. Boncz. 2012. Vectorwise: A
Vectorized Analytical DBMS. In Proceedings of the 28th International Conference
on Data Engineering (ICDE 2012). 1349–1350. https://doi.org/10.1109/ICDE.
2012.148