$date
	Sat Oct 22 23:42:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#489646
b11010 &
b11010 %
1$
b11010 !
1"
#489647
0"
#489650
b1101 &
b1101 %
#489654
b101000 &
b101000 %
#489658
b10100 &
b10100 %
#489662
b1010 &
b1010 %
#489666
b101 &
b101 %
#489670
b10000 &
b10000 %
#489674
b1000 &
b1000 %
#489678
b100 &
b100 %
#489682
b10 &
b10 %
#489686
b1 &
1#
b1 %
#489690
b0 &
b0 %
0#
0$
#1485947
b110 !
1"
#1485950
b110 &
b110 %
1$
#1485951
0"
#1485954
b11 &
b11 %
#1485958
b1010 &
b1010 %
#1485962
b101 &
b101 %
#1485966
b10000 &
b10000 %
#1485970
b1000 &
b1000 %
#1485974
b100 &
b100 %
#1485978
b10 &
b10 %
#1485982
b1 &
1#
b1 %
#1485986
b0 &
b0 %
0#
0$
#2523361
b10110 !
1"
#2523362
b10110 &
b10110 %
1$
#2523363
0"
#2523366
b1011 &
b1011 %
#2523370
b100010 &
b100010 %
#2523374
b10001 &
b10001 %
#2523378
b110100 &
b110100 %
#2523382
b11010 &
b11010 %
#2523386
b1101 &
b1101 %
#2523390
b101000 &
b101000 %
#2523394
b10100 &
b10100 %
#2523398
b1010 &
b1010 %
#2523402
b101 &
b101 %
#2523406
b10000 &
b10000 %
#2523410
b1000 &
b1000 %
#2523414
b100 &
b100 %
#2523418
b10 &
b10 %
#2523422
b1 &
1#
b1 %
#2523426
b0 &
b0 %
0#
0$
#4500012
