Analysis & Synthesis report for BasicMIPS32
Mon Sep 29 11:39:55 2014
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu_msb:ALU31"
 10. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU30"
 11. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU29"
 12. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU28"
 13. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU27"
 14. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU26"
 15. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU25"
 16. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU24"
 17. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU23"
 18. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU22"
 19. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU21"
 20. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU20"
 21. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU19"
 22. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU18"
 23. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU17"
 24. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU16"
 25. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU15"
 26. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU14"
 27. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU13"
 28. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU12"
 29. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU11"
 30. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU10"
 31. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU9"
 32. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU8"
 33. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU7"
 34. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU6"
 35. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU5"
 36. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU4"
 37. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU3"
 38. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU2"
 39. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU1"
 40. Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU0"
 41. Port Connectivity Checks: "execute:third_stage|alu:integer_alu"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Sep 29 11:39:55 2014      ;
; Quartus II 64-Bit Version       ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                   ; BasicMIPS32                                ;
; Top-level Entity Name           ; BasicMIPS32                                ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 0                                          ;
; Total pins                      ; 2                                          ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 0                                          ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; BasicMIPS32        ; BasicMIPS32        ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                      ;
+-------------------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                                      ; Library ;
+-------------------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; 3.EXE/alu/alu_shifter.vhd                 ; yes             ; User VHDL File  ; /home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/3.EXE/alu/alu_shifter.vhd                 ;         ;
; 3.EXE/alu/alu_multiplier.vhd              ; yes             ; User VHDL File  ; /home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/3.EXE/alu/alu_multiplier.vhd              ;         ;
; 3.EXE/alu/alu_core.vhd                    ; yes             ; User VHDL File  ; /home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/3.EXE/alu/alu_core.vhd                    ;         ;
; 4.MEM/data_mem.vhd                        ; yes             ; User VHDL File  ; /home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/4.MEM/data_mem.vhd                        ;         ;
; 3.EXE/alu/alu_1bit_overflow_detection.vhd ; yes             ; User VHDL File  ; /home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/3.EXE/alu/alu_1bit_overflow_detection.vhd ;         ;
; 3.EXE/alu/alu_1bit_alu_msb.vhd            ; yes             ; User VHDL File  ; /home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/3.EXE/alu/alu_1bit_alu_msb.vhd            ;         ;
; 3.EXE/alu/alu_1bit_alu.vhd                ; yes             ; User VHDL File  ; /home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/3.EXE/alu/alu_1bit_alu.vhd                ;         ;
; 3.EXE/alu/alu_1bit_adder.vhd              ; yes             ; User VHDL File  ; /home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/3.EXE/alu/alu_1bit_adder.vhd              ;         ;
; 3.EXE/alu_control.vhd                     ; yes             ; User VHDL File  ; /home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/3.EXE/alu_control.vhd                     ;         ;
; 2.ID/control_inst_decode.vhd              ; yes             ; User VHDL File  ; /home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/2.ID/control_inst_decode.vhd              ;         ;
; 3.EXE/alu.vhd                             ; yes             ; User VHDL File  ; /home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/3.EXE/alu.vhd                             ;         ;
; 2.ID/seu.vhd                              ; yes             ; User VHDL File  ; /home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/2.ID/seu.vhd                              ;         ;
; 2.ID/regfile.vhd                          ; yes             ; User VHDL File  ; /home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/2.ID/regfile.vhd                          ;         ;
; 1.IF/reg_pc.vhd                           ; yes             ; User VHDL File  ; /home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/1.IF/reg_pc.vhd                           ;         ;
; 1.IF/inst_mem.vhd                         ; yes             ; User VHDL File  ; /home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/1.IF/inst_mem.vhd                         ;         ;
; BasicMIPS32.vhd                           ; yes             ; User VHDL File  ; /home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/BasicMIPS32.vhd                           ;         ;
; IF.vhd                                    ; yes             ; User VHDL File  ; /home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/IF.vhd                                    ;         ;
; ID.vhd                                    ; yes             ; User VHDL File  ; /home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/ID.vhd                                    ;         ;
; EXE.vhd                                   ; yes             ; User VHDL File  ; /home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/EXE.vhd                                   ;         ;
; MEM.vhd                                   ; yes             ; User VHDL File  ; /home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/MEM.vhd                                   ;         ;
; WB.vhd                                    ; yes             ; User VHDL File  ; /home/pau/Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/WB.vhd                                    ;         ;
+-------------------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
; Total DSP Blocks                            ; 0     ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                       ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
; |BasicMIPS32               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 2    ; 0            ; |BasicMIPS32        ; work         ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu_msb:ALU31" ;
+------+-------+----------+--------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                              ;
+------+-------+----------+--------------------------------------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                                                         ;
+------+-------+----------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU30" ;
+------+-------+----------+----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU29" ;
+------+-------+----------+----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU28" ;
+------+-------+----------+----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU27" ;
+------+-------+----------+----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU26" ;
+------+-------+----------+----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU25" ;
+------+-------+----------+----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU24" ;
+------+-------+----------+----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU23" ;
+------+-------+----------+----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU22" ;
+------+-------+----------+----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU21" ;
+------+-------+----------+----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU20" ;
+------+-------+----------+----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU19" ;
+------+-------+----------+----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU18" ;
+------+-------+----------+----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU17" ;
+------+-------+----------+----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU16" ;
+------+-------+----------+----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU15" ;
+------+-------+----------+----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU14" ;
+------+-------+----------+----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU13" ;
+------+-------+----------+----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU12" ;
+------+-------+----------+----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU11" ;
+------+-------+----------+----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU10" ;
+------+-------+----------+----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU9" ;
+------+-------+----------+---------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU8" ;
+------+-------+----------+---------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU7" ;
+------+-------+----------+---------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU6" ;
+------+-------+----------+---------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU5" ;
+------+-------+----------+---------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU4" ;
+------+-------+----------+---------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU3" ;
+------+-------+----------+---------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU2" ;
+------+-------+----------+---------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU1" ;
+------+-------+----------+---------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU0" ;
+---------+-------+----------+------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------+
; carryin ; Input ; Info     ; Stuck at GND                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:third_stage|alu:integer_alu"                                                                         ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; overflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Mon Sep 29 11:39:48 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BasicMIPS32 -c BasicMIPS32
Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file 3.EXE/alu/alu_shifter.vhd
    Info (12022): Found design unit 1: alu_shifter-Structure
    Info (12023): Found entity 1: alu_shifter
Info (12021): Found 2 design units, including 1 entities, in source file 3.EXE/alu/alu_multiplier.vhd
    Info (12022): Found design unit 1: alu_multiplier-Structure
    Info (12023): Found entity 1: alu_multiplier
Info (12021): Found 2 design units, including 1 entities, in source file 3.EXE/alu/alu_core.vhd
    Info (12022): Found design unit 1: alu_core-Structure
    Info (12023): Found entity 1: alu_core
Info (12021): Found 2 design units, including 1 entities, in source file 4.MEM/data_mem.vhd
    Info (12022): Found design unit 1: data_mem-Structure
    Info (12023): Found entity 1: data_mem
Info (12021): Found 2 design units, including 1 entities, in source file 3.EXE/alu/alu_1bit_overflow_detection.vhd
    Info (12022): Found design unit 1: alu_1bit_overflow_detection-Structure
    Info (12023): Found entity 1: alu_1bit_overflow_detection
Info (12021): Found 2 design units, including 1 entities, in source file 3.EXE/alu/alu_1bit_alu_msb.vhd
    Info (12022): Found design unit 1: alu_1bit_alu_msb-Structure
    Info (12023): Found entity 1: alu_1bit_alu_msb
Info (12021): Found 2 design units, including 1 entities, in source file 3.EXE/alu/alu_1bit_alu.vhd
    Info (12022): Found design unit 1: alu_1bit_alu-Structure
    Info (12023): Found entity 1: alu_1bit_alu
Info (12021): Found 2 design units, including 1 entities, in source file 3.EXE/alu/alu_1bit_adder.vhd
    Info (12022): Found design unit 1: alu_1bit_adder-Structure
    Info (12023): Found entity 1: alu_1bit_adder
Info (12021): Found 2 design units, including 1 entities, in source file 3.EXE/alu_control.vhd
    Info (12022): Found design unit 1: alu_control-Structure
    Info (12023): Found entity 1: alu_control
Info (12021): Found 2 design units, including 1 entities, in source file 2.ID/control_inst_decode.vhd
    Info (12022): Found design unit 1: control_inst_decode-Structure
    Info (12023): Found entity 1: control_inst_decode
Info (12021): Found 2 design units, including 1 entities, in source file 3.EXE/alu.vhd
    Info (12022): Found design unit 1: alu-Structure
    Info (12023): Found entity 1: alu
Info (12021): Found 2 design units, including 1 entities, in source file 2.ID/seu.vhd
    Info (12022): Found design unit 1: seu-Structure
    Info (12023): Found entity 1: seu
Info (12021): Found 2 design units, including 1 entities, in source file 2.ID/regfile.vhd
    Info (12022): Found design unit 1: regfile-Structure
    Info (12023): Found entity 1: regfile
Info (12021): Found 2 design units, including 1 entities, in source file 1.IF/reg_pc.vhd
    Info (12022): Found design unit 1: reg_pc-Structure
    Info (12023): Found entity 1: reg_pc
Info (12021): Found 2 design units, including 1 entities, in source file 1.IF/inst_mem.vhd
    Info (12022): Found design unit 1: inst_mem-Structure
    Info (12023): Found entity 1: inst_mem
Info (12021): Found 2 design units, including 1 entities, in source file BasicMIPS32.vhd
    Info (12022): Found design unit 1: BasicMIPS32-Structure
    Info (12023): Found entity 1: BasicMIPS32
Info (12021): Found 2 design units, including 1 entities, in source file IF.vhd
    Info (12022): Found design unit 1: instruction_fetch-Structure
    Info (12023): Found entity 1: instruction_fetch
Info (12021): Found 2 design units, including 1 entities, in source file ID.vhd
    Info (12022): Found design unit 1: instruction_decode-Structure
    Info (12023): Found entity 1: instruction_decode
Info (12021): Found 2 design units, including 1 entities, in source file EXE.vhd
    Info (12022): Found design unit 1: execute-Structure
    Info (12023): Found entity 1: execute
Info (12021): Found 2 design units, including 1 entities, in source file MEM.vhd
    Info (12022): Found design unit 1: mem-Structure
    Info (12023): Found entity 1: mem
Info (12021): Found 2 design units, including 1 entities, in source file WB.vhd
    Info (12022): Found design unit 1: write_back-Structure
    Info (12023): Found entity 1: write_back
Info (12127): Elaborating entity "BasicMIPS32" for the top level hierarchy
Info (12128): Elaborating entity "instruction_fetch" for hierarchy "instruction_fetch:first_stage"
Info (12128): Elaborating entity "reg_pc" for hierarchy "instruction_fetch:first_stage|reg_pc:program_counter"
Warning (10492): VHDL Process Statement warning at reg_pc.vhd(27): signal "pc_tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "inst_mem" for hierarchy "instruction_fetch:first_stage|inst_mem:instruction_memory"
Warning (10873): Using initial value X (don't care) for net "mem[255..4]" at inst_mem.vhd(19)
Info (12128): Elaborating entity "instruction_decode" for hierarchy "instruction_decode:second_stage"
Info (12128): Elaborating entity "control_inst_decode" for hierarchy "instruction_decode:second_stage|control_inst_decode:control"
Info (12128): Elaborating entity "regfile" for hierarchy "instruction_decode:second_stage|regfile:register_file"
Info (12128): Elaborating entity "seu" for hierarchy "instruction_decode:second_stage|seu:sign_extend_unit"
Info (12128): Elaborating entity "execute" for hierarchy "execute:third_stage"
Info (12128): Elaborating entity "alu_control" for hierarchy "execute:third_stage|alu_control:control"
Info (12128): Elaborating entity "alu" for hierarchy "execute:third_stage|alu:integer_alu"
Info (12128): Elaborating entity "alu_core" for hierarchy "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit"
Info (12128): Elaborating entity "alu_1bit_alu" for hierarchy "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU0"
Info (10041): Inferred latch for "res" at alu_1bit_alu.vhd(64)
Info (12128): Elaborating entity "alu_1bit_adder" for hierarchy "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu:ALU0|alu_1bit_adder:adder"
Info (12128): Elaborating entity "alu_1bit_alu_msb" for hierarchy "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu_msb:ALU31"
Info (10041): Inferred latch for "res" at alu_1bit_alu_msb.vhd(77)
Info (12128): Elaborating entity "alu_1bit_overflow_detection" for hierarchy "execute:third_stage|alu:integer_alu|alu_core:basic_ops_unit|alu_1bit_alu_msb:ALU31|alu_1bit_overflow_detection:Overflow_detector"
Info (12128): Elaborating entity "alu_shifter" for hierarchy "execute:third_stage|alu:integer_alu|alu_shifter:shift_unit"
Info (12128): Elaborating entity "alu_multiplier" for hierarchy "execute:third_stage|alu:integer_alu|alu_multiplier:mult_div_unit"
Warning (10541): VHDL Signal Declaration warning at alu_multiplier.vhd(11): used implicit default value for signal "resHi" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at alu_multiplier.vhd(12): used implicit default value for signal "resLo" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at alu_multiplier.vhd(14): used implicit default value for signal "Overflow" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "mem" for hierarchy "mem:fourth_stage"
Info (12128): Elaborating entity "data_mem" for hierarchy "mem:fourth_stage|data_mem:data_memory"
Info (12128): Elaborating entity "write_back" for hierarchy "write_back:fifth_stage"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk"
    Warning (15610): No output dependent on input pin "boot"
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 840 megabytes
    Info: Processing ended: Mon Sep 29 11:39:55 2014
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:02


