# 1 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupikp.dts"
# 1 "<built-in>" 1
# 1 "<built-in>" 3






# 1 "<command line>" 1
# 1 "<built-in>" 2
# 1 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupikp.dts" 2
/dts-v1/;

# 1 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupikp.dtsi" 1
# 1 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 1
# 1 "/home/rayan/st/kernel/msm-5.4/scripts/dtc/include-prefixes/dt-bindings/clock/qcom,aop-qmp.h" 1
# 2 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/scripts/dtc/include-prefixes/dt-bindings/clock/qcom,camcc-yupik.h" 1
# 3 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/scripts/dtc/include-prefixes/dt-bindings/clock/qcom,dispcc-yupik.h" 1
# 4 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-yupik.h" 1
# 5 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gpucc-yupik.h" 1
# 6 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmh.h" 1
# 7 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/scripts/dtc/include-prefixes/dt-bindings/clock/qcom,videocc-yupik.h" 1
# 8 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,epss-l3.h" 1
# 9 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,icc.h" 1
# 10 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,yupik.h" 1
# 11 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1








# 1 "/home/rayan/st/kernel/msm-5.4/scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "/home/rayan/st/kernel/msm-5.4/scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 12 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/scripts/dtc/include-prefixes/dt-bindings/soc/qcom,ipcc.h" 1
# 13 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/scripts/dtc/include-prefixes/dt-bindings/soc/qcom,dcc_v2.h" 1
# 14 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/scripts/dtc/include-prefixes/dt-bindings/soc/qcom,rpmh-rsc.h" 1
# 15 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 16 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 17 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/scripts/dtc/include-prefixes/dt-bindings/regulator/qcom,rpmh-regulator-levels.h" 1
# 18 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 28 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi"
/ {
 model = "Qualcomm Technologies, Inc. Yupik";
 compatible = "qcom,yupik";
 qcom,msm-id = <475 0x10000>, <515 0x10000>;
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 chosen {
  bootargs = "log_buf_len=1M rcupdate.rcu_expedited=1 rcu_nocbs=0-7 kpti=off";
 };

 memory { device_type = "memory"; reg = <0 0 0 0>; };

 reserved_memory: reserved-memory { };

 mem-offline {
  compatible = "qcom,mem-offline";
  offline-sizes = <0x1 0x40000000 0x0 0x40000000>,
   <0x1 0xc0000000 0x0 0x80000000>,
   <0x2 0xc0000000 0x1 0x40000000>;
  granule = <512>;
  mboxes = <&qmp_aop 0>;
 };

 aliases {
  ufshc1 = &ufshc_mem;
  sdhc0 = &sdhc_1;
  sdhc1 = &sdhc_2;
  serial0 = &qupv3_se5_2uart;
  hsuart0 = &qupv3_se7_4uart;
  swr0 = &swr0;
  swr1 = &swr1;
  swr2 = &swr2;
 };

 firmware: firmware {};

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x0>;
   enable-method = "psci";
   cpu-idle-states = <&SLVR_OFF &SLVR_RAIL_OFF>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   qcom,freq-domain = <&cpufreq_hw 0 4>;
   next-level-cache = <&L2_0>;
   #cooling-cells = <2>;
   L2_0: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;

    L3_0: l3-cache {
          compatible = "arm,arch-cache";
          cache-level = <3>;
    };
   };
  };

  CPU1: cpu@100 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x100>;
   enable-method = "psci";
   cpu-idle-states = <&SLVR_OFF &SLVR_RAIL_OFF>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   qcom,freq-domain = <&cpufreq_hw 0 4>;
   next-level-cache = <&L2_1>;
   #cooling-cells = <2>;
   L2_1: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;
   };
  };

  CPU2: cpu@200 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x200>;
   enable-method = "psci";
   cpu-idle-states = <&SLVR_OFF &SLVR_RAIL_OFF>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   qcom,freq-domain = <&cpufreq_hw 0 4>;
   next-level-cache = <&L2_2>;
   #cooling-cells = <2>;
   L2_2: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;
   };
  };

  CPU3: cpu@300 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x300>;
   enable-method = "psci";
   cpu-idle-states = <&SLVR_OFF &SLVR_RAIL_OFF>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   qcom,freq-domain = <&cpufreq_hw 0 4>;
   next-level-cache = <&L2_3>;
   #cooling-cells = <2>;
   L2_3: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;
   };
  };

  CPU4: cpu@400 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x400>;
   enable-method = "psci";
   cpu-idle-states = <&GOLD_OFF &GOLD_RAIL_OFF>;
   capacity-dmips-mhz = <1946>;
   dynamic-power-coefficient = <520>;
   qcom,freq-domain = <&cpufreq_hw 1 4>;
   next-level-cache = <&L2_4>;
   #cooling-cells = <2>;
   L2_4: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;
   };
  };

  CPU5: cpu@500 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x500>;
   enable-method = "psci";
   cpu-idle-states = <&GOLD_OFF &GOLD_RAIL_OFF>;
   capacity-dmips-mhz = <1946>;
   dynamic-power-coefficient = <520>;
   qcom,freq-domain = <&cpufreq_hw 1 4>;
   next-level-cache = <&L2_5>;
   #cooling-cells = <2>;
   L2_5: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;
   };
  };

  CPU6: cpu@600 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x600>;
   enable-method = "psci";
   cpu-idle-states = <&GOLD_OFF &GOLD_RAIL_OFF>;
   capacity-dmips-mhz = <1946>;
   dynamic-power-coefficient = <520>;
   qcom,freq-domain = <&cpufreq_hw 1 4>;
   next-level-cache = <&L2_6>;
   #cooling-cells = <2>;
   L2_6: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;
   };
  };

  CPU7: cpu@700 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x700>;
   enable-method = "psci";
   cpu-idle-states = <&GOLD_OFF &GOLD_RAIL_OFF>;
   capacity-dmips-mhz = <1985>;
   dynamic-power-coefficient = <552>;
   qcom,freq-domain = <&cpufreq_hw 2 4>;
   next-level-cache = <&L2_7>;
   #cooling-cells = <2>;
   L2_7: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&CPU4>;
    };

    core1 {
     cpu = <&CPU5>;
    };

    core2 {
     cpu = <&CPU6>;
    };
   };

   cluster2 {

    core0 {
     cpu = <&CPU7>;
    };
   };
  };
 };

 sram: sram@18509400 {
  #address-cells = <2>;
  #size-cells = <2>;
  compatible = "mmio-sram";
  no-memory-wc;
  reg = <0x0 0x18509400 0x0 0x400>;
  ranges = <0x0 0x0 0x0 0x18509400 0x0 0x400>;

  cpu_scp_lpri: scp-shmem@0 {
   compatible = "arm,scp-shmem";
   reg = <0x0 0x0 0x0 0x80>;
  };
 };

 soc: soc { };

};

&firmware {
 scm {
  compatible = "qcom,scm";
  qcom,dload-mode = <&tcsr 0x13000>;
 };

 android {
  compatible = "android,firmware";
  vbmeta {
   compatible = "android,vbmeta";
   parts = "vbmeta,boot,system,vendor,dtbo";
  };

  fstab {
   compatible = "android,fstab";
   vendor {
    compatible = "android,vendor";
    dev = "/dev/block/platform/soc/1d84000.ufshc/by-name/vendor";

    type = "ext4";
    mnt_flags = "ro,barrier=1,discard";
    fsmgr_flags = "wait,slotselect,avb";
    status = "ok";
   };
  };
 };
};

&reserved_memory {
 #address-cells = <2>;
 #size-cells = <2>;
 ranges;

 hyp_mem: hyp@80000000 {
  no-map;
  reg = <0x0 0x80000000 0x0 0x600000>;
 };

 xbl_aop_mem: xbl_aop_mem@80700000 {
  no-map;
  reg = <0x0 0x80700000 0x0 0x160000>;
 };

 cmd_db: cmd_db@80860000 {
  compatible = "qcom,cmd-db";
  no-map;
  reg = <0x0 0x80860000 0x0 0x20000>;
 };

 reserved_xbl_uefi: reserved_xbl_uefi@80880000 {
  no-map;
  reg = <0x0 0x80880000 0x0 0x14000>;
 };

 secdata_apss_mem: secdata_apss@808ff000 {
  no-map;
  reg = <0x0 0x808ff000 0x0 0x1000>;
 };

 smem_mem: smem@80900000 {
  no-map;
  reg = <0x0 0x80900000 0x0 0x200000>;
 };

 fw_mem: fw@80b00000 {
  no-map;
  reg = <0x0 0x80b00000 0x0 0x100000>;
 };

 wlan_fw_mem: wlan_fw@80c00000 {
  no-map;
  reg = <0x0 0x80c00000 0x0 0xc00000>;
 };

 cdsp_secure_heap_mem: cdsp_secure_heap@81800000 {
  no-map;
  reg = <0x0 0x81800000 0x0 0x1e00000>;
 };

 pil_cvp_mem: camera@86200000 {
  no-map;
  reg = <0x0 0x86200000 0x0 0x500000>;
 };

 pil_adsp_mem: adsp@86700000 {
  no-map;
  reg = <0x0 0x86700000 0x0 0x2800000>;
 };

 pil_cdsp_mem: cdsp@88f00000 {
  no-map;
  reg = <0x0 0x88f00000 0x0 0x1e00000>;
 };

 adsp_mem: adsp_region {
  compatible = "shared-dma-pool";
  alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
  reusable;
  alignment = <0x0 0x400000>;
  size = <0x0 0xC00000>;
 };

 pil_camera_mem: video@8ad00000 {
  no-map;
  reg = <0x0 0x8ad00000 0x0 0x500000>;
 };

 pil_video_mem: cvp@8b200000 {
  no-map;
  reg = <0x0 0x8b200000 0x0 0x500000>;
 };

 pil_ipa_fw_mem: ipa_fw@8b700000 {
  no-map;
  reg = <0x0 0x8b700000 0x0 0x10000>;
 };

 pil_ipa_gsi_mem: ipa_gsi@8b710000 {
  no-map;
  reg = <0x0 0x8b710000 0x0 0xa000>;
 };

 pil_gpu_micro_code_mem: gpu_micro_code@8b71a000 {
  no-map;
  reg = <0x0 0x8b71a000 0x0 0x2000>;
 };

 pil_mpss_mem: mpss@8b800000 {
  no-map;
  reg = <0x0 0x8b800000 0x0 0xf600000>;
 };

 pil_wpss_mem: wlan@9ae00000 {
  no-map;
  reg = <0x0 0x9ae00000 0x0 0x1900000>;
 };

 removed_mem: removed_region@c0000000 {
  no-map;
  reg = <0x0 0xc0000000 0x0 0x5100000>;
 };

 pil_trustedvm_mem: pil_trustedvm_region@d0800000 {
  no-map;
  reg = <0x0 0xd0800000 0x0 0x76f7000>;
 };

 qrtr_shbuf: qrtr-shmem {
  no-map;
  reg = <0x0 0xd7ef7000 0x0 0x9000>;
 };

 chan0_shbuf: neuron_block@0 {
  no-map;
  reg = <0x0 0xd7f00000 0x0 0x80000>;
 };

 chan1_shbuf: neuron_block@1 {
  no-map;
  reg = <0x0 0xd7f80000 0x0 0x80000>;
 };

 user_contig_mem: user_contig_region {
  compatible = "shared-dma-pool";
  alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
  reusable;
  alignment = <0x0 0x400000>;
  size = <0x0 0x1000000>;
 };

 qseecom_mem: qseecom_region {
  compatible = "shared-dma-pool";
  alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
  reusable;
  alignment = <0x0 0x400000>;
  size = <0x0 0x1400000>;
 };

 non_secure_display_memory: non_secure_display_region {
  compatible = "shared-dma-pool";
  alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
  reusable;
  alignment = <0x0 0x400000>;
  size = <0x0 0x6400000>;
 };

 splash_memory:splash_region {
  reg = <0x0 0xe1000000 0x0 0x02400000>;
  label = "cont_splash_region";
 };

 qseecom_ta_mem: qseecom_ta_region {
  compatible = "shared-dma-pool";
  alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
  reusable;
  alignment = <0x0 0x400000>;
  size = <0x0 0x1000000>;
 };

 secure_display_memory: secure_display_region {
  compatible = "shared-dma-pool";
  alloc-ranges = <0 0x00000000 0 0xffffffff>;
  reusable;
  alignment = <0 0x400000>;
  size = <0 0x8c00000>;
 };

 qcom: ramoops {
  compatible = "ramoops";
  reg = <0x0 0xa9000000 0x0 0x200000>;
  pmsg-size = <0x200000>;
  mem-type = <2>;
 };


 linux,cma {
  compatible = "shared-dma-pool";
  alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
  reusable;
  alignment = <0x0 0x400000>;
  size = <0x0 0x2000000>;
  linux,cma-default;
 };

 dump_mem: mem_dump_region {
  compatible = "shared-dma-pool";
  alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
  reusable;
  size = <0 0x2c00000>;
 };

 audio_cma_mem: audio_cma_region {
  compatible = "shared-dma-pool";
  alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
  reusable;
  alignment = <0x0 0x400000>;
  size = <0x0 0x1C00000>;
 };

 splash_memory:splash_region {
  reg = <0x0 0xe1000000 0x0 0x02300000>;
  label = "cont_splash_region";
 };

 dfps_data_memory: dfps_data_memory {
  reg = <0x0 0xe3300000 0x0 0x0100000>;
  label = "dfps_data_memory";
 };

 memshare_mem: memshare_region {
  compatible = "shared-dma-pool";
  no-map;





  alloc-ranges = <0x0 0x00000000 0x0 0xdfffffff>;
  alignment = <0x0 0x100000>;
  size = <0x0 0x800000>;
 };

 cnss_wlan_mem: cnss_wlan_region {
  compatible = "shared-dma-pool";
  alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
  reusable;
  alignment = <0x0 0x400000>;
  size = <0x0 0x1400000>;
 };

};

&soc {
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0 0 0 0xffffffff>;
 compatible = "simple-bus";

 slim_aud: slim@3ac0000 {
  cell-index = <1>;
  compatible = "qcom,slim-ngd";
  reg = <0x3ac0000 0x2c000>,
   <0x3a84000 0x20000>;
  reg-names = "slimbus_physical", "slimbus_bam_physical";
  interrupts = <0 163 4>,
    <0 164 4>;
  interrupt-names = "slimbus_irq", "slimbus_bam_irq";
  qcom,apps-ch-pipes = <0x0>;
  qcom,ea-pc = <0x3e0>;
  iommus = <&apps_smmu 0x1826 0x0>;
  qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
  qcom,iommu-geometry = <0x40000000 0x10000000>;
  qcom,iommu-dma = "fastmap";
  status = "ok";


  btfmslim_codec: qca6490 {
   compatible = "qcom,btfmslim_slave";
   elemental-addr = [00 01 21 02 17 02];
   qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
   qcom,btfm-slim-ifd-elemental-addr = [00 00 21 02 17 02];
  };
 };

 intc: interrupt-controller@17a00000 {
  compatible = "arm,gic-v3";
  #interrupt-cells = <3>;
  interrupt-controller;
  #redistributor-regions = <1>;
  redistributor-stride = <0x0 0x20000>;
  reg = <0x17a00000 0x10000>,
        <0x17a60000 0x100000>;
  interrupts = <1 9 4>;
 };

 pdc: interrupt-controller@b220000 {
  compatible = "qcom,yupik-pdc";
  reg = <0xb220000 0x30000>, <0x17c000f0 0x60>;
  qcom,pdc-ranges = <0 480 40>, <40 140 14>, <54 263 1>,
      <55 306 4>, <59 312 3>, <62 374 2>,
      <64 434 2>, <66 438 3>, <69 86 1>,
      <70 520 54>, <124 609 31>, <155 63 1>,
      <156 716 12>;
  #interrupt-cells = <2>;
  interrupt-parent = <&intc>;
  interrupt-controller;
 };

 wdog: qcom,wdt@17c10000 {
  compatible = "qcom,msm-watchdog";
  reg = <0x17c10000 0x1000>;
  reg-names = "wdt-base";
  interrupts = <0 0 4>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 qcom_tzlog: tz-log@0x146aa720 {
  compatible = "qcom,tz-log";
  reg = <0x146aa720 0x3000>;
  qcom,hyplog-enabled;
  hyplog-address-offset = <0x410>;
  hyplog-size-offset = <0x414>;
 };

 qcom_qseecom: qseecom@c1800000 {
  compatible = "qcom,qseecom";
  memory-region = <&qseecom_mem>;
  qcom,hlos-num-ce-hw-instances = <1>;
  qcom,hlos-ce-hw-instance = <0>;
  qcom,qsee-ce-hw-instance = <0>;
  qcom,disk-encrypt-pipe-pair = <2>;
  qcom,support-fde;
  qcom,no-clock-support;
  qcom,fde-key-size;
  qcom,appsbl-qseecom-support;
  qcom,commonlib64-loaded-by-uefi;
  qcom,qsee-reentrancy-support = <2>;
 };

 qcom_rng: qrng@10d3000 {
  compatible = "qcom,msm-rng";
  reg = <0x10d3000 0x1000>;
  qcom,no-qrng-config;
  interconnect-names = "data_path";
  interconnects = <&gem_noc 2 &cnoc2 527>;
  clock-names = "km_clk_src";
  clocks = <&rpmhcc 24>;
 };

 qcom_cedev: qcedev@1de0000 {
  compatible = "qcom,qcedev";
  reg = <0x1de0000 0x20000>,
   <0x1dc4000 0x24000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 272 4>;
  qcom,bam-pipe-pair = <3>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,bam-ee = <0>;
  qcom,smmu-s1-enable;
  qcom,no-clock-support;
  interconnect-names = "data_path";
  interconnects = <&aggre2_noc 37 &mc_virt 512>;
  iommus = <&apps_smmu 0x04E6 0x0011>;
  qcom,iommu-dma = "atomic";

  qcom_cedev_ns_cb {
   compatible = "qcom,qcedev,context-bank";
   label = "ns_context";
   iommus = <&apps_smmu 0x4F2 0>,
     <&apps_smmu 0x4F8 0>,
     <&apps_smmu 0x4F9 0>,
     <&apps_smmu 0x4FF 0>;
  };

  qcom_cedev_s_cb {
   compatible = "qcom,qcedev,context-bank";
   label = "secure_context";
   iommus = <&apps_smmu 0x4F3 0>,
     <&apps_smmu 0x4FC 0>,
     <&apps_smmu 0x4FD 0>,
     <&apps_smmu 0x4FE 0>;
   qcom,iommu-vmid = <0x9>;
   qcom,secure-context-bank;
  };
 };

 qcom_crypto: qcrypto@1de0000 {
  compatible = "qcom,qcrypto";
  reg = <0x1de0000 0x20000>,
    <0x1dc4000 0x24000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 272 4>;
  qcom,bam-pipe-pair = <2>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,bam-ee = <0>;
  qcom,ce-hw-shared;
  qcom,clk-mgmt-sus-res;
  qcom,use-sw-aes-cbc-ecb-ctr-algo;
  qcom,use-sw-aes-xts-algo;
  qcom,use-sw-aes-ccm-algo;
  qcom,use-sw-ahash-algo;
  qcom,use-sw-aead-algo;
  qcom,use-sw-hmac-algo;
  qcom,smmu-s1-enable;
  qcom,no-clock-support;
  interconnect-names = "data_path";
  interconnects = <&aggre2_noc 37 &mc_virt 512>;
  iommus = <&apps_smmu 0x04E4 0x0011>;
  qcom,iommu-dma = "atomic";
 };

 qtee_shmbridge {
  compatible = "qcom,tee-shared-memory-bridge";
 };

 qcom_smcinvoke {
  compatible = "qcom,smcinvoke";
 };

 ipcc_mproc: qcom,ipcc@408000 {
  compatible = "qcom,ipcc";
  reg = <0x408000 0x1000>;
  interrupts = <0 229 4>;
  interrupt-controller;
  #interrupt-cells = <3>;
  #mbox-cells = <2>;
 };

 arch_timer: timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 12 ((((1 << (8)) - 1) << 8) | 8)>;
  clock-frequency = <19200000>;
 };

 memtimer: timer@17c20000 {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "arm,armv7-timer-mem";
  reg = <0x17c20000 0x1000>;
  clock-frequency = <19200000>;

  frame@17c21000 {
   frame-number = <0>;
   interrupts = <0 8 4>,
         <0 6 4>;
   reg = <0x17c21000 0x1000>,
         <0x17c22000 0x1000>;
  };

  frame@17c23000 {
   frame-number = <1>;
   interrupts = <0 9 4>;
   reg = <0x17c23000 0x1000>;
   status = "disabled";
  };

  frame@17c25000 {
   frame-number = <2>;
   interrupts = <0 10 4>;
   reg = <0x17c25000 0x1000>;
   status = "disabled";
  };

  frame@17c27000 {
   frame-number = <3>;
   interrupts = <0 11 4>;
   reg = <0x17c27000 0x1000>;
   status = "disabled";
  };

  frame@17c29000 {
   frame-number = <4>;
   interrupts = <0 12 4>;
   reg = <0x17c29000 0x1000>;
   status = "disabled";
  };

  frame@17c2b000 {
   frame-number = <5>;
   interrupts = <0 13 4>;
   reg = <0x17c2b000 0x1000>;
   status = "disabled";
  };

  frame@17c2d000 {
   frame-number = <6>;
   interrupts = <0 14 4>;
   reg = <0x17c2d000 0x1000>;
   status = "disabled";
  };
 };

 hyp_core_ctl: qcom,hyp-core-ctl {
  compatible = "qcom,hyp-core-ctl";
  status = "ok";
 };

 dcc: dcc_v2@117f000 {
  compatible = "qcom,dcc-v2";
  reg = <0x117f000 0x1000>,
        <0x1112000 0x6000>;

  qcom,transaction_timeout = <0>;

  reg-names = "dcc-base", "dcc-ram-base";
  dcc-ram-offset = <0x12000>;

  link_list1 {
   qcom,curr-link-list = <6>;
   qcom,data-sink = "sram";
   qcom,link-list = <0 0x18000010 1 0>,
    <0 0x18000024 1 0>,
    <0 0x18000038 6 0>,
    <0 0x18010010 1 0>,
    <0 0x18010024 1 0>,
    <0 0x18010038 6 0>,
    <0 0x18020010 1 0>,
    <0 0x18020024 1 0>,
    <0 0x18020038 6 0>,
    <0 0x18030010 1 0>,
    <0 0x18030024 1 0>,
    <0 0x18030038 6 0>,
    <0 0x18040010 1 0>,
    <0 0x18040024 1 0>,
    <0 0x18040038 6 0>,
    <0 0x18050010 1 0>,
    <0 0x18050024 1 0>,
    <0 0x18050038 6 0>,
    <0 0x18060010 1 0>,
    <0 0x18060024 1 0>,
    <0 0x18060038 6 0>,
    <0 0x18070010 1 0>,
    <0 0x18070024 1 0>,
    <0 0x18070038 6 0>,
    <0 0x18080010 1 0>,
    <0 0x18080024 1 0>,
    <0 0x18080038 6 0>,
    <0 0x1808006c 5 0>,
    <0 0x18080084 1 0>,
    <0 0x180800f4 1 0>,
    <0 0x180800f8 1 0>,
    <0 0x180800fc 1 0>,
    <0 0x18080100 12 0>,
    <0 0x18080130 3 0>,
    <0 0x18080158 1 0>,
    <0 0x1808015c 1 0>,
    <0 0x18080160 1 0>,
    <0 0x18080164 1 0>,
    <0 0x18080168 1 0>,
    <0 0x18080170 1 0>,
    <0 0x18080174 1 0>,
    <0 0x18080188 1 0>,
    <0 0x1808018c 1 0>,
    <0 0x18080190 1 0>,
    <0 0x18080194 1 0>,
    <0 0x18080198 1 0>,
    <0 0x180801ac 1 0>,
    <0 0x180801b0 4 0>,
    <0 0x180801c0 1 0>,
    <0 0x180801c8 1 0>,
    <0 0x180801f0 1 0>,
    <0 0x18598020 1 0>,
    <0 0x1859001c 1 0>,
    <0 0x18590020 1 0>,
    <0 0x1859002c 1 0>,
    <0 0x18590064 1 0>,
    <0 0x18590068 1 0>,
    <0 0x1859006c 1 0>,
    <0 0x18590070 3 0>,
    <0 0x1859008c 1 0>,
    <0 0x185900dc 1 0>,
    <0 0x185900e8 1 0>,
    <0 0x185900ec 1 0>,
    <0 0x185900f0 1 0>,
    <0 0x18590300 1 0>,
    <0 0x1859030c 1 0>,
    <0 0x18590320 1 0>,
    <0 0x1859034c 1 0>,
    <0 0x185903bc 1 0>,
    <0 0x185903c0 1 0>,
    <0 0x1859101c 1 0>,
    <0 0x18591020 1 0>,
    <0 0x1859102c 1 0>,
    <0 0x18591064 1 0>,
    <0 0x18591068 1 0>,
    <0 0x1859106c 1 0>,
    <0 0x18591070 1 0>,
    <0 0x18591074 1 0>,
    <0 0x18591078 1 0>,
    <0 0x1859108c 1 0>,
    <0 0x185910dc 1 0>,
    <0 0x185910e8 1 0>,
    <0 0x185910ec 1 0>,
    <0 0x185910f0 1 0>,
    <0 0x18591300 1 0>,
    <0 0x1859130c 1 0>,
    <0 0x18591320 1 0>,
    <0 0x1859134c 1 0>,
    <0 0x185913bc 1 0>,
    <0 0x185913c0 1 0>,
    <0 0x1859201c 1 0>,
    <0 0x18592020 1 0>,
    <0 0x1859202c 1 0>,
    <0 0x18592064 1 0>,
    <0 0x18592068 1 0>,
    <0 0x1859206c 1 0>,
    <0 0x18592070 1 0>,
    <0 0x18592074 1 0>,
    <0 0x18592078 1 0>,
    <0 0x1859208c 1 0>,
    <0 0x185920dc 1 0>,
    <0 0x185920e8 1 0>,
    <0 0x185920ec 1 0>,
    <0 0x185920f0 1 0>,
    <0 0x18592300 1 0>,
    <0 0x1859230c 1 0>,
    <0 0x18592320 1 0>,
    <0 0x1859234c 1 0>,
    <0 0x185923bc 1 0>,
    <0 0x185923c0 1 0>,
    <0 0x1859301c 1 0>,
    <0 0x18593020 1 0>,
    <0 0x18593064 1 0>,
    <0 0x18593068 1 0>,
    <0 0x1859306c 1 0>,
    <0 0x18593070 1 0>,
    <0 0x18593074 1 0>,
    <0 0x18593078 1 0>,
    <0 0x1859308c 1 0>,
    <0 0x185930dc 1 0>,
    <0 0x185930e8 1 0>,
    <0 0x185930ec 1 0>,
    <0 0x185930f0 1 0>,
    <0 0x18593300 1 0>,
    <0 0x1859330c 1 0>,
    <0 0x18593320 1 0>,
    <0 0x1859302c 1 0>,
    <0 0x1859334c 1 0>,
    <0 0x185933bc 1 0>,
    <0 0x185933c0 1 0>,
    <0 0x18300000 1 0>,
    <0 0x1830000c 1 0>,
    <0 0x18300018 1 0>,
    <0 0x17c21000 2 0>,
    <0 0x18393a84 2 0>,
    <0 0x183a3a84 2 0>,
    <0 0x18280000 2 0>,
    <0 0x18282000 2 0>,
    <0 0x18284000 2 0>,
    <0 0x18286000 2 0>,
    <0 0x18300000 1 0>,
    <0 0x18200400 3 0>,
    <0 0x18200038 1 0>,
    <0 0x18200040 1 0>,
    <0 0x18200048 1 0>,
    <0 0x18220038 1 0>,
    <0 0x18220040 1 0>,
    <0 0x182200d0 1 0>,
    <0 0x18200030 1 0>,
    <0 0x18200010 1 0>,
    <0 0x610100 11 0>,
    <0 0x18000058 1 0>,
    <0 0x1800005c 1 0>,
    <0 0x18000060 1 0>,
    <0 0x18000064 1 0>,
    <0 0x1800006c 1 0>,
    <0 0x180000f0 2 0>,
    <0 0x18010058 1 0>,
    <0 0x1801005c 1 0>,
    <0 0x18010060 1 0>,
    <0 0x18010064 1 0>,
    <0 0x1801006c 1 0>,
    <0 0x180100f0 2 0>,
    <0 0x18020058 1 0>,
    <0 0x1802005c 1 0>,
    <0 0x18020060 1 0>,
    <0 0x18020064 1 0>,
    <0 0x1802006c 1 0>,
    <0 0x180200f0 2 0>,
    <0 0x18030058 1 0>,
    <0 0x1803005c 1 0>,
    <0 0x18030060 1 0>,
    <0 0x18030064 1 0>,
    <0 0x1803006c 1 0>,
    <0 0x180300f0 2 0>,
    <0 0x18040058 1 0>,
    <0 0x1804005c 1 0>,
    <0 0x18040060 1 0>,
    <0 0x18040064 1 0>,
    <0 0x1804006c 1 0>,
    <0 0x180400f0 2 0>,
    <0 0x18050058 1 0>,
    <0 0x1805005c 1 0>,
    <0 0x18050060 1 0>,
    <0 0x18050064 1 0>,
    <0 0x1805006c 1 0>,
    <0 0x180500f0 2 0>,
    <0 0x18060058 1 0>,
    <0 0x1806005c 1 0>,
    <0 0x18060060 1 0>,
    <0 0x18060064 1 0>,
    <0 0x1806006c 1 0>,
    <0 0x180600f0 2 0>,
    <0 0x18070058 1 0>,
    <0 0x1807005c 1 0>,
    <0 0x18070060 1 0>,
    <0 0x18070064 1 0>,
    <0 0x1807006c 1 0>,
    <0 0x180700f0 2 0>,
    <0 0x18101908 1 0>,
    <0 0x18101c18 1 0>,
    <0 0x18390810 1 0>,
    <0 0x18390c50 1 0>,
    <0 0x18390814 1 0>,
    <0 0x18390c54 1 0>,
    <0 0x18390818 1 0>,
    <0 0x18390c58 1 0>,
    <0 0x18393a84 2 0>,
    <0 0x18100908 1 0>,
    <0 0x18100c18 1 0>,
    <0 0x183a0810 1 0>,
    <0 0x183a0c50 1 0>,
    <0 0x183a0814 1 0>,
    <0 0x183a0c54 1 0>,
    <0 0x183a0818 1 0>,
    <0 0x183a0c58 1 0>,
    <0 0x183a3a84 2 0>,
    <0 0x18393500 1 0>,
    <0 0x18393580 1 0>,
    <0 0x183a3500 1 0>,
    <0 0x183a3580 1 0>,
    <0 0x18282000 4 0>,
    <0 0x18282028 1 0>,
    <0 0x18282038 1 0>,
    <0 0x18282080 5 0>,
    <0 0x18286000 4 0>,
    <0 0x18286028 1 0>,
    <0 0x18286038 1 0>,
    <0 0x18286080 5 0>,
    <0 0x0c201244 1 0>,
    <0 0x0c202244 1 0>,
    <0 0x18300000 1 0>,
    <0 0x1829208c 1 0>,
    <0 0x18292098 1 0>,
    <0 0x18292098 1 0>,
    <0 0x1829608c 1 0>,
    <0 0x18296098 1 0>,
    <0 0x18296098 1 0>,
    <0 0x00784184 1 0>,
    <0 0x9103008 1 0>,
    <2 0x5 0 0>,
    <0 0x9103010 1 0>,
    <0 0x9103014 1 0>,
    <2 0x1 0 0>,
    <0 0x9103408 1 0>,
    <2 0x5 0 0>,
    <0 0x9103410 1 0>,
    <0 0x9103414 1 0>,
    <2 0x1 0 0>,
    <0 0x9143008 1 0>,
    <2 0x5 0 0>,
    <0 0x9143010 1 0>,
    <0 0x9143014 1 0>,
    <2 0x1 0 0>,
    <0 0x9143408 1 0>,
    <2 0x5 0 0>,
    <0 0x9143410 1 0>,
    <0 0x9143414 1 0>,
    <2 0x1 0 0>,
    <0 0x91b0008 1 0>,
    <2 0x3 0 0>,
    <0 0x91b0010 1 0>,
    <0 0x91b0014 1 0>,
    <2 0x1 0 0>,
    <0 0x91b1008 1 0>,
    <2 0x10 0 0>,
    <0 0x91b1010 1 0>,
    <0 0x91b1014 1 0>,
    <2 0x1 0 0>,
    <0 0x9101808 1 0>,
    <0 0x910180c 1 0>,
    <1 0x9101828 0x00000001 1>,
    <2 0x41 0 0>,
    <0 0x9101810 1 0>,
    <0 0x9101814 1 0>,
    <0 0x9101818 1 0>,
    <0 0x910181c 1 0>,
    <2 0x1 0 0>,
    <0 0x9141808 1 0>,
    <0 0x914180c 1 0>,
    <1 0x9141828 0x00000001 1>,
    <2 0x41 0 0>,
    <0 0x9141810 1 0>,
    <0 0x9141814 1 0>,
    <0 0x9141818 1 0>,
    <0 0x914181c 1 0>,
    <2 0x1 0 0>,
    <0 0x91a8008 1 0>,
    <0 0x91a800c 1 0>,
    <1 0x91a8028 0x00000001 1>,
    <2 0x11 0 0>,
    <0 0x91a8010 1 0>,
    <0 0x91a8014 1 0>,
    <0 0x91a8018 1 0>,
    <0 0x91a801c 1 0>,
    <2 0x1 0 0>,
    <0 0x91a8808 1 0>,
    <0 0x91a880c 1 0>,
    <1 0x91a8828 0x00000001 1>,
    <2 0x11 0 0>,
    <0 0x91a8810 1 0>,
    <0 0x91a8814 1 0>,
    <0 0x91a8818 1 0>,
    <0 0x91a881c 1 0>,
    <2 0x1 0 0>,
    <0 0x9100000 1 0>,
    <0 0x9100008 1 0>,
    <0 0x910000c 1 0>,
    <0 0x9140000 1 0>,
    <0 0x9140008 1 0>,
    <0 0x914000c 1 0>,
    <0 0x9180000 1 0>,
    <0 0x9180008 1 0>,
    <0 0x918000c 1 0>,
    <0 0x9180404 1 0>,
    <0 0x9180408 1 0>,
    <0 0x918040c 1 0>,
    <0 0x9181010 1 0>,
    <0 0x9181020 8 0>,
    <0 0x91e1048 1 0>,
    <0 0x9121010 1 0>,
    <0 0x9122010 1 0>,
    <0 0x9123010 1 0>,
    <0 0x9125010 1 0>,
    <0 0x9161010 1 0>,
    <0 0x9162010 1 0>,
    <0 0x9163010 1 0>,
    <0 0x9165010 1 0>,
    <0 0x91cf010 1 0>,
    <0 0x91d0010 1 0>,
    <0 0x91d1010 1 0>,
    <0 0x91d2010 1 0>,
    <0 0x91d3010 1 0>,
    <0 0x91d4010 1 0>,
    <0 0x91d5010 1 0>,
    <0 0x91d6010 1 0>,
    <0 0x91d7010 1 0>,
    <0 0x9101408 1 0>,
    <0 0x9141410 1 0>,
    <0 0x9100810 1 0>,
    <0 0x9140810 1 0>,
    <0 0x9100820 1 0>,
    <0 0x9140820 1 0>,
    <0 0x9100828 1 0>,
    <0 0x910082c 1 0>,
    <0 0x9140828 1 0>,
    <0 0x914082c 1 0>,
    <0 0x0c222004 1 0>,
    <0 0x0c263014 1 0>,
    <0 0x0c2630e0 1 0>,
    <0 0x0c2630ec 1 0>,
    <0 0x0c2630a0 16 0>,
    <0 0x0c2630e8 1 0>,
    <0 0x0c26313c 1 0>,
    <0 0x0c223004 1 0>,
    <0 0x0c265014 1 0>,
    <0 0x0c2650e0 1 0>,
    <0 0x0c2650ec 1 0>,
    <0 0x0c2650a0 16 0>,
    <0 0x0c2650e8 1 0>,
    <0 0x0c26513c 1 0>,
    <0 0xc410000 1 0>,
    <0 0xc40af04 1 0>,
    <0 0xc40af10 1 0>,
    <0 0xc40a000 1 0>,
    <0 0xc40a018 1 0>,
    <0 0xc40a028 1 0>,
    <0 0xc40a02c 1 0>,
    <0 0xc40a100 1 0>,
    <0 0xc2a22fc 1 0>,
    <0 0xc2a2300 1 0>,
    <0 0xc2a2304 1 0>,
    <0 0xc440200 1 0>,
    <0 0xc440204 1 0>,
    <0 0xc442200 1 0>,
    <0 0xc442204 1 0>,
    <0 0xc442208 1 0>,
    <0 0xc44220c 1 0>,
    <0 0x3d9100c 1 0>,
    <0 0x3d91010 2 0>,
    <0 0x3d9106c 3 0>,
    <0 0x3d91004 1 0>,
    <0 0x3d91054 3 0>,
    <0 0x3d91060 2 0>,
    <0 0x3d91070 2 0>,
    <0 0x3d91080 3 0>,
    <0 0x3d91078 2 0>,
    <0 0x3d9108c 1 0>,
    <0 0x3d91090 1 0>,
    <0 0x3d91098 2 0>,
    <0 0x3d910a4 2 0>,
    <0 0x3d910f0 2 0>,
    <0 0x3d91100 1 0>,
    <0 0x3d91118 1 0>,
    <0 0x3d91164 2 0>,
    <0 0x3d91170 1 0>,
    <0 0x3d91178 1 0>,
    <0 0x3d91204 1 0>,
    <0 0x3d9120c 1 0>,
    <0 0x3d98024 1 0>,
    <0 0x3d9802c 1 0>,
    <0 0x3d98030 1 0>,
    <0 0x3d92000 2 0>,
    <0 0x3d93000 2 0>,
    <0 0x3d95000 2 0>,
    <0 0x3d96000 2 0>,
    <0 0x3d97000 2 0>,
    <0 0x119000 1 0>,
    <0 0x11903c 1 0>,
    <0 0x171004 2 0>,
    <0 0x17100c 1 0>,
    <0 0x171014 1 0>,
    <0 0x171018 1 0>,
    <0 0x171154 1 0>,
    <0 0x171158 1 0>,
    <0 0x17115c 1 0>,
    <0 0x17a04c 1 0>,
    <0 0x17b000 1 0>,
    <0 0x17b03c 1 0>,
    <0 0x17c000 1 0>,
    <0 0x17c03c 1 0>,
    <0 0x17d000 1 0>,
    <0 0x17d03c 1 0>,
    <0 0x17e000 1 0>,
    <0 0x17e03c 1 0>,
    <0 0x187000 1 0>,
    <0 0x18703c 1 0>,
    <0 0x3d91534 1 0>,
    <0 0x3d002b4 1 0>,
    <0 0x3d00410 2 0>,
    <0 0x3d00818 1 0>,
    <0 0x3d7e220 2 0>,
    <0 0x1680B00 1 0>,
    <0 0x1680008 1 0>,
    <0 0x1680010 1 0>,
    <0 0x1680020 8 0>,
    <0 0x1680248 1 0>,
    <0 0x1680b00 6 0>,
    <0 0x16e4008 1 0>,
    <2 4 0 0>,
    <0 0x16e4010 1 0>,
    <0 0x16e4014 1 0>,
    <2 1 0 0>,
    <0 0x1706208 1 0>,
    <2 4 0 0>,
    <0 0x1706210 1 0>,
    <0 0x1706214 1 0>,
    <2 1 0 0>,
    <0 0x16e0000 1 0>,
    <0 0x16e0010 1 0>,
    <0 0x16e0008 1 0>,
    <0 0x16e0020 8 0>,
    <0 0x16e5048 1 0>,
    <0 0x16e5248 1 0>,
    <0 0x16e5448 1 0>,
    <0 0x16e5100 5 0>,
    <0 0x16e5300 2 0>,
    <0 0x16e5500 2 0>,
    <0 0x1700000 1 0>,
    <0 0x1700008 1 0>,
    <0 0x1700010 1 0>,
    <0 0x1700020 8 0>,
    <0 0x170b100 5 0>,
    <0 0x170b048 1 0>,
    <0 0x100000 15 0>,
    <0 0x101000 15 0>,
    <0 0x176000 15 0>,
    <0 0x174000 15 0>,
    <0 0x113000 15 0>,
    <0 0x11a000 15 0>,
    <0 0x11c000 15 0>,
    <0 0x11c048 3 0>,
    <0 0x11e000 15 0>,
    <0 0x10401c 1 0>,
    <0 0x105074 1 0>,
    <0 0x183024 1 0>,
    <0 0x109050 1 0>,
    <0 0x123020 1 0>,
    <0 0x117024 1 0>,
    <0 0x117154 1 0>,
    <0 0x117284 1 0>,
    <0 0x1173b4 1 0>,
    <0 0x1174e4 1 0>,
    <0 0x117614 1 0>,
    <0 0x117744 1 0>,
    <0 0x117874 1 0>,
    <0 0x118024 1 0>,
    <0 0x118154 1 0>,
    <0 0x118284 1 0>,
    <0 0x1183b4 1 0>,
    <0 0x1184e4 1 0>,
    <0 0x118614 1 0>,
    <0 0x118744 1 0>,
    <0 0x118874 1 0>,
    <0 0x129020 1 0>,
    <0 0x11d020 1 0>,
    <0 0x134024 1 0>,
    <0 0x141024 1 0>,
    <0 0x14415c 1 0>,
    <0 0x14504c 1 0>,
    <0 0x18903c 1 0>,
    <0 0x151000 1 0>,
    <0 0x151008 1 0>,
    <0 0x151010 1 0>,
    <0 0x152000 1 0>,
    <0 0x152008 1 0>,
    <0 0x152010 1 0>,
    <0 0x153020 1 0>,
    <0 0x153028 1 0>,
    <0 0x153030 1 0>,
    <0 0x155000 1 0>,
    <0 0x155008 1 0>,
    <0 0x155010 1 0>,
    <0 0x15b000 1 0>,
    <0 0x15b008 1 0>,
    <0 0x15b010 1 0>,
    <0 0x157000 1 0>,
    <0 0x157008 1 0>,
    <0 0x157010 1 0>,
    <0 0x135020 1 0>,
    <0 0x135028 1 0>,
    <0 0x135030 1 0>,
    <0 0x156000 1 0>,
    <0 0x156008 1 0>,
    <0 0x156010 1 0>,
    <0 0x15a000 1 0>,
    <0 0x15a008 1 0>,
    <0 0x15a010 1 0>,
    <0 0x190004 1 0>,
    <0 0x109008 1 0>,
    <0 0x190010 1 0>,
    <0 0x190020 1 0>,
    <0 0x190028 1 0>,
    <0 0x109010 1 0>,
    <0 0x109018 1 0>,
    <0 0x109018 1 0>,
    <0 0x109020 1 0>,
    <0 0x18d080 1 0>,
    <0 0x145014 1 0>,
    <0 0x14501c 1 0>,
    <0 0x183004 1 0>,
    <0 0x183008 1 0>,
    <0 0x183140 1 0>,
    <0 0x171158 2 0>,
    <0 0x109004 3 0>,
    <0 0x109160 1 0>,
    <0 0x109468 1 0>,
    <0 0x10f004 3 0>,
    <0 0x145000 3 0>,
    <0 0x16b004 3 0>,
    <0 0x18d004 3 0>,
    <0 0x177004 3 0>,
    <0 0x189004 3 0>,
    <0 0x153000 9 0>,
    <0 0x135000 9 0>,
    <0 0x106100 1 0>,
    <0 0x147004 1 0>,
    <0 0x17b000 1 0>,
    <0 0x17b004 1 0>,
    <0 0x17b008 1 0>,
    <0 0x17b00c 1 0>,
    <0 0x17b010 1 0>,
    <0 0x17b014 1 0>,
    <0 0x17b018 1 0>,
    <0 0x17b01c 1 0>,
    <0 0x17b020 1 0>,
    <0 0x17b024 1 0>,
    <0 0x17b028 1 0>,
    <0 0x17b02c 1 0>,
    <0 0x17b03c 1 0>,
    <0 0x17b040 1 0>,
    <0 0x17b044 1 0>,
    <0 0x17b048 1 0>,
    <0 0x17b04c 1 0>,
    <0 0x17b050 1 0>,
    <0 0x17b054 1 0>,
    <0 0x17b058 1 0>,
    <0 0x17b05c 1 0>,
    <0 0x17b060 1 0>,
    <0 0x17b064 1 0>,
    <0 0x17b068 1 0>,
    <0 0x17c000 1 0>,
    <0 0x17c004 1 0>,
    <0 0x17c008 1 0>,
    <0 0x17c00c 1 0>,
    <0 0x17c010 1 0>,
    <0 0x17c014 1 0>,
    <0 0x17c018 1 0>,
    <0 0x17c01c 1 0>,
    <0 0x17c020 1 0>,
    <0 0x17c024 1 0>,
    <0 0x17c028 1 0>,
    <0 0x17c02c 1 0>,
    <0 0x17c03c 1 0>,
    <0 0x17c040 1 0>,
    <0 0x17c044 1 0>,
    <0 0x17c048 1 0>,
    <0 0x17c04c 1 0>,
    <0 0x17c050 1 0>,
    <0 0x17c054 1 0>,
    <0 0x17c058 1 0>,
    <0 0x17c05c 1 0>,
    <0 0x17c060 1 0>,
    <0 0x17c064 1 0>,
    <0 0x17c068 1 0>,
    <0 0x153124 1 0>,
    <0 0x156124 1 0>,
    <0 0x1453a4 1 0>,
    <0 0x182884 1 0>,
    <0 0x145384 1 0>,
    <0 0xc2a0000 15 0>,
    <0 0xc2a1000 15 0>,
    <0 0x17101c 1 0>,
    <0 0x171020 1 0>,
    <0 0x14401c 1 0>,
    <0 0x144020 1 0>,
    <0 0x183010 1 0>,
    <0 0x183014 1 0>,
    <0 0x18a160 1 0>,
    <0 0x18a164 1 0>,
    <0 0x18a004 1 0>,
    <0 0x18a01c 1 0>,
    <0 0x18a020 1 0>,
    <0 0x18a024 1 0>,
    <0 0x19d004 1 0>,
    <0 0x19d008 1 0>,
    <0 0x196100 1 0>,
    <0 0x10003c 1 0>,
    <0 0x10103c 1 0>,
    <0 0x10203c 1 0>,
    <0 0x10303c 1 0>,
    <0 0x11303c 1 0>,
    <0 0x11a03c 1 0>,
    <0 0x11c03c 1 0>,
    <0 0x17403c 1 0>,
    <0 0x17603c 1 0>,
    <0 0x11e03c 1 0>,
    <0 0xbbf0004 12 0>,
    <0 0xbbf0800 12 0>,
    <0 0xbbf0004 12 0>,
    <0 0xbbf0800 12 0>;
  };

  link_list2 {
   qcom,curr-link-list = <4>;
   qcom,data-sink = "sram";
   qcom,link-list = <0 0x01510008 1 0>,
    <2 9 0 0>,
    <0 0x151d010 1 0>,
    <0 0x151d014 1 0>,
    <2 1 0 0>,
    <2 9 0 0>,
    <0 0x1506010 1 0>,
    <0 0x1506014 1 0>,
    <2 1 0 0>,
    <0 0x151d208 1 0>,
    <0 0x1507008 1 0>,
    <2 2 0 0>,
    <0 0x151d210 1 0>,
    <0 0x151d214 1 0>,
    <2 1 0 0>,
    <2 2 0 0>,
    <0 0x1507010 1 0>,
    <0 0x1507014 1 0>,
    <2 1 0 0>,
    <0 0x151d308 1 0>,
    <0 0x1509008 1 0>,
    <2 3 0 0>,
    <0 0x1509010 1 0>,
    <0 0x1509014 1 0>,
    <2 1 0 0>,
    <2 3 0 0>,
    <0 0x151d310 1 0>,
    <0 0x151d314 1 0>,
    <2 1 0 0>,
    <0 0x01514008 1 0>,
    <2 3 0 0>,
    <0 0x01514010 1 0>,
    <2 1 0 0>,
    <0 0x1500000 1 0>,
    <0 0x1510000 1 0>,
    <0 0x1500010 1 0>,
    <0 0x1510010 1 0>,
    <0 0x1500020 8 0>,
    <0 0x1510020 8 0>,
    <0 0x1511048 1 0>,
    <0 0x1501048 2 0>,
    <0 0x1501058 1 0>,
    <0 0x1501248 1 0>,
    <0 0x1511248 1 0>,
    <0 0x1501248 1 0>,
    <0 0x1511b00 1 0>,
    <0 0x151e100 1 0>,
    <0 0x150b100 1 0>,
    <0 0xec80004 1 0>,
    <0 0xec80058 1 0>,
    <0 0xec80060 8 0>,
    <0 0xec800a0 8 0>,
    <0 0xec800c0 16 0>,
    <0 0xec80100 16 0>,
    <0 0x634008 1 0>,
    <0 0x634f00 8 0>,
    <0 0x635560 1 0>,
    <0 0x635570 1 0>,
    <0 0x635580 1 0>,
    <0 0x635590 1 0>,
    <0 0x6355a0 4 0>,
    <0 0x635600 1 0>,
    <0 0x635610 1 0>,
    <0 0x636008 1 0>,
    <0 0x636f00 8 0>,
    <0 0x637560 1 0>,
    <0 0x637570 1 0>,
    <0 0x637580 1 0>,
    <0 0x637590 1 0>,
    <0 0x6375a0 4 0>,
    <0 0x637600 1 0>,
    <0 0x637610 1 0>,
    <0 0x18370220 2 0>,
    <0 0x183702a0 2 0>,
    <0 0x183704a0 12 0>,
    <0 0x18370520 1 0>,
    <0 0x18370588 1 0>,
    <0 0x18370d10 12 0>,
    <0 0x18370f90 10 0>,
    <0 0x18371010 10 0>,
    <0 0x18371a10 8 0>,
    <0 0x183784a0 12 0>,
    <0 0x18378520 1 0>,
    <0 0x18378588 1 0>,
    <0 0x18378d10 8 0>,
    <0 0x18378f90 6 0>,
    <0 0x18379010 6 0>,
    <0 0x18379a10 4 0>,
    <0 0xa310220 3 0>,
    <0 0xa3102a0 3 0>,
    <0 0xa3104a0 6 0>,
    <0 0xa310520 1 0>,
    <0 0xa310588 1 0>,
    <0 0xa310d10 8 0>,
    <0 0xa310f90 6 0>,
    <0 0xa311010 6 0>,
    <0 0xa311a10 3 0>,
    <0 0x17a00104 29 0>,
    <0 0x17a00204 29 0>,
    <0 0x01741008 1 0>,
    <2 9 0 0>,
    <0 0x01741010 1 0>,
    <0 0x01741014 1 0>,
    <2 1 0 0>,
    <0 0x1740000 1 0>,
    <0 0x1740008 1 0>,
    <0 0x1740010 1 0>,
    <0 0x1740020 8 0>,
    <0 0x174b048 1 0>,
    <0 0x174b100 8 0>,
    <0 0x90e0000 1 0>,
    <0 0x90e0008 1 0>,
    <0 0x90e0010 1 0>,
    <0 0x90e0020 8 0>,
    <0 0x90e0248 1 0>,
    <0 0x90e3100 1 0>,
    <0 0x90e4100 7 0>,
    <0 0x1750010 1 0>,
    <0 0x1750190 1 0>,
    <0 0x1751010 1 0>,
    <0 0x1752010 1 0>,
    <0 0x1754010 1 0>,
    <0 0x1755010 1 0>,
    <0 0x1756010 1 0>,
    <0 0x1758010 1 0>,
    <0 0x1758090 1 0>,
    <0 0x1759010 1 0>,
    <0 0x175a010 1 0>,
    <0 0x175c010 1 0>,
    <0 0x175d010 1 0>,
    <0 0x175e010 1 0>,
    <0 0x0b201020 2 0>,
    <0 0x0b200010 4 0>,
    <0 0x0b220010 4 0>,
    <0 0x0b200900 4 0>,
    <0 0x0b220900 4 0>,
    <0 0x0b201030 1 0>,
    <0 0x0b201204 1 0>,
    <0 0x0b201218 1 0>,
    <0 0x0b20122c 1 0>,
    <0 0x0b201240 1 0>,
    <0 0x0b201254 1 0>,
    <0 0x0b201208 1 0>,
    <0 0x0b20121c 1 0>,
    <0 0x0b201230 1 0>,
    <0 0x0b201244 1 0>,
    <0 0x0b201258 1 0>,
    <0 0x0b204510 1 0>,
    <0 0x0b204514 1 0>,
    <0 0x0b204520 1 0>,
    <0 0x0b211024 1 0>,
    <0 0x0b221024 1 0>,
    <0 0x0b231024 1 0>,
    <0 0x18220010 1 0>,
    <0 0x18220030 1 0>,
    <0 0x182200d0 1 0>,
    <0 0x18220408 1 0>,
    <0 0x18230408 1 0>,
    <0 0x17e00434 1 0>,
    <0 0x17e0043c 2 0>,
    <0 0x17c00038 2 0>,
    <0 0x17c00438 1 0>,
    <0 0x17e0041c 1 0>,
    <0 0x17e00420 1 0>,
    <0 0x17e00404 1 0>,
    <0 0xc220000 2 0>,
    <0 0xc230000 6 0>,
    <0 0xc260008 1 0>,
    <0 0x18598014 1 0>,
    <0 0x4d8634 1 0>,
    <0 0x4d8834 1 0>,
    <0 0x418620 1 0>,
    <0 0x418820 1 0>,
    <0 0x9084208 1 0>,
    <0 0x9084204 1 0>,
    <0 0x9084108 1 0>,
    <0 0x90841c0 1 0>,
    <0 0x10c034 1 0>,
    <0 0x10c038 1 0>,
    <0 0x144018 1 0>,
    <1 0x90841c0 0x1 0>,
    <1 0x10c034 0x1 0>,
    <1 0x10c038 0x1 0>,
    <1 0x144018 0x1 0>,
    <0 0x9050078 1 0>,
    <0 0x9050110 8 0>,
    <0 0x9080058 2 0>,
    <0 0x90800c8 1 0>,
    <0 0x90800d4 1 0>,
    <0 0x90800e0 1 0>,
    <0 0x90800fc 1 0>,
    <0 0x9084030 1 0>,
    <0 0x9084038 2 0>,
    <0 0x90840e4 1 0>,
    <0 0x90840f4 1 0>,
    <0 0x9084104 2 0>,
    <0 0x9084198 1 0>,
    <0 0x9084804 1 0>,
    <0 0x908480c 1 0>,
    <0 0x9084844 1 0>,
    <0 0x9084850 2 0>,
    <0 0x9084860 3 0>,
    <0 0x9084888 1 0>,
    <0 0x908488c 1 0>,
    <0 0x908409c 1 0>,
    <0 0x90840a0 1 0>,
    <0 0x908426c 1 0>,
    <0 0x908439c 1 0>,
    <0 0x9085124 1 0>,
    <0 0x9085134 1 0>,
    <0 0x9085138 1 0>,
    <0 0x9084840 1 0>,
    <0 0x9084834 1 0>,
    <0 0x9085124 1 0>,
    <0 0x90ba280 1 0>,
    <0 0x90ba288 7 0>,
    <0 0x9258610 4 0>,
    <0 0x92d8610 4 0>,
    <0 0x9220344 8 0>,
    <0 0x9220370 6 0>,
    <0 0x9220480 1 0>,
    <0 0x9222400 1 0>,
    <0 0x922240c 1 0>,
    <0 0x9223214 2 0>,
    <0 0x9223220 3 0>,
    <0 0x9223308 1 0>,
    <0 0x9223318 1 0>,
    <0 0x9232100 1 0>,
    <0 0x9236040 6 0>,
    <0 0x92360b0 1 0>,
    <0 0x923a004 4 0>,
    <0 0x923e030 2 0>,
    <0 0x9241000 1 0>,
    <0 0x9242028 1 0>,
    <0 0x9242044 3 0>,
    <0 0x9242070 1 0>,
    <0 0x9248030 1 0>,
    <0 0x9248048 8 0>,
    <0 0x9238030 1 0>,
    <0 0x9238060 1 0>,
    <0 0x9238064 1 0>,
    <0 0x9238074 1 0>,
    <0 0x9238088 1 0>,
    <0 0x92380a0 1 0>,
    <0 0x92380b0 1 0>,
    <0 0x92a0344 8 0>,
    <0 0x92a0370 6 0>,
    <0 0x92a0480 1 0>,
    <0 0x92a2400 1 0>,
    <0 0x92a240c 1 0>,
    <0 0x92a3214 2 0>,
    <0 0x92a3220 3 0>,
    <0 0x92a3308 1 0>,
    <0 0x92a3318 1 0>,
    <0 0x92b2100 1 0>,
    <0 0x92b6040 6 0>,
    <0 0x92b60b0 1 0>,
    <0 0x92ba004 4 0>,
    <0 0x92be030 2 0>,
    <0 0x92c1000 1 0>,
    <0 0x92c2028 1 0>,
    <0 0x92c2044 3 0>,
    <0 0x92c2070 1 0>,
    <0 0x92c8030 1 0>,
    <0 0x92c8048 8 0>,
    <0 0x92b8030 1 0>,
    <0 0x92b8060 1 0>,
    <0 0x92b8064 1 0>,
    <0 0x92b8074 1 0>,
    <0 0x92b8088 1 0>,
    <0 0x92b80a0 1 0>,
    <0 0x92b80b0 1 0>,
    <0 0x92c8064 1 0>,
    <0 0x9270080 1 0>,
    <0 0x9270310 1 0>,
    <0 0x9270400 1 0>,
    <0 0x9270410 6 0>,
    <0 0x9270430 1 0>,
    <0 0x9270440 1 0>,
    <0 0x9270448 1 0>,
    <0 0x92704a0 1 0>,
    <0 0x92704b0 1 0>,
    <0 0x92704b8 2 0>,
    <0 0x92704d0 2 0>,
    <0 0x9271400 1 0>,
    <0 0x9271408 1 0>,
    <0 0x927341c 1 0>,
    <0 0x9273420 1 0>,
    <0 0x92753b0 1 0>,
    <0 0x9275804 1 0>,
    <0 0x9275c18 2 0>,
    <0 0x9275c2c 1 0>,
    <0 0x9275c38 1 0>,
    <0 0x9276418 2 0>,
    <0 0x9279100 1 0>,
    <0 0x9279110 1 0>,
    <0 0x9279120 1 0>,
    <0 0x9279180 2 0>,
    <0 0x92f0080 1 0>,
    <0 0x92f0310 1 0>,
    <0 0x92f0400 1 0>,
    <0 0x92f0410 6 0>,
    <0 0x92f0430 1 0>,
    <0 0x92f0440 1 0>,
    <0 0x92f0448 1 0>,
    <0 0x92f04a0 1 0>,
    <0 0x92f04b0 1 0>,
    <0 0x92f04b8 2 0>,
    <0 0x92f04d0 2 0>,
    <0 0x92f1400 1 0>,
    <0 0x92f1408 1 0>,
    <0 0x92f341c 1 0>,
    <0 0x92f3420 1 0>,
    <0 0x92f53b0 1 0>,
    <0 0x92f5804 1 0>,
    <0 0x92f5c18 2 0>,
    <0 0x92f5c2c 1 0>,
    <0 0x92f5c38 1 0>,
    <0 0x92f6418 2 0>,
    <0 0x92f9100 1 0>,
    <0 0x92f9110 1 0>,
    <0 0x92f9120 1 0>,
    <0 0x92f9180 2 0>,
    <0 0x9260080 1 0>,
    <0 0x9260400 1 0>,
    <0 0x9260410 3 0>,
    <0 0x9260420 2 0>,
    <0 0x9260430 1 0>,
    <0 0x9260440 1 0>,
    <0 0x9260448 1 0>,
    <0 0x92604a0 1 0>,
    <0 0x92604b0 1 0>,
    <0 0x92604b8 2 0>,
    <0 0x92604d0 2 0>,
    <0 0x9261400 1 0>,
    <0 0x9263410 1 0>,
    <0 0x92653b0 1 0>,
    <0 0x9265804 1 0>,
    <0 0x9265b1c 1 0>,
    <0 0x9265b2c 1 0>,
    <0 0x9265b38 1 0>,
    <0 0x9269100 1 0>,
    <0 0x9269108 1 0>,
    <0 0x9269110 1 0>,
    <0 0x9269118 1 0>,
    <0 0x9269120 1 0>,
    <0 0x9269180 2 0>,
    <0 0x92e0080 1 0>,
    <0 0x92e0400 1 0>,
    <0 0x92e0410 3 0>,
    <0 0x92e0420 2 0>,
    <0 0x92e0430 1 0>,
    <0 0x92e0440 1 0>,
    <0 0x92e0448 1 0>,
    <0 0x92e04a0 1 0>,
    <0 0x92e04b0 1 0>,
    <0 0x92e04b8 2 0>,
    <0 0x92e04d0 2 0>,
    <0 0x92e1400 1 0>,
    <0 0x92e3410 1 0>,
    <0 0x92e53b0 1 0>,
    <0 0x92e5804 1 0>,
    <0 0x92e5b1c 1 0>,
    <0 0x92e5b2c 1 0>,
    <0 0x92e5b38 1 0>,
    <0 0x92e9100 1 0>,
    <0 0x92e9108 1 0>,
    <0 0x92e9110 1 0>,
    <0 0x92e9118 1 0>,
    <0 0x92e9120 1 0>,
    <0 0x92e9180 2 0>,
    <0 0x96b0868 1 0>,
    <0 0x96b0870 1 0>,
    <0 0x96b1004 1 0>,
    <0 0x96b100c 1 0>,
    <0 0x96b1014 1 0>,
    <0 0x96b1204 1 0>,
    <0 0x96b120c 1 0>,
    <0 0x96b1214 1 0>,
    <0 0x96b1504 1 0>,
    <0 0x96b150c 1 0>,
    <0 0x96b1514 1 0>,
    <0 0x96b1604 1 0>,
    <0 0x96b8100 1 0>,
    <0 0x96b813c 1 0>,
    <0 0x96b8500 1 0>,
    <0 0x96b853c 1 0>,
    <0 0x96b8a04 1 0>,
    <0 0x96b8a18 1 0>,
    <0 0x96b8ea8 1 0>,
    <0 0x96b9044 1 0>,
    <0 0x96b904c 1 0>,
    <0 0x96b9054 1 0>,
    <0 0x96b905c 1 0>,
    <0 0x96b910c 2 0>,
    <0 0x96b9204 1 0>,
    <0 0x96b920c 1 0>,
    <0 0x96b9238 1 0>,
    <0 0x96b9240 1 0>,
    <0 0x96b926c 1 0>,
    <0 0x96b9394 1 0>,
    <0 0x96b939c 1 0>,
    <0 0x96b9704 1 0>,
    <0 0x96b970c 1 0>,
    <0 0x96f0868 1 0>,
    <0 0x96f0870 1 0>,
    <0 0x96f1004 1 0>,
    <0 0x96f100c 1 0>,
    <0 0x96f1014 1 0>,
    <0 0x96f1204 1 0>,
    <0 0x96f120c 1 0>,
    <0 0x96f1214 1 0>,
    <0 0x96f1504 1 0>,
    <0 0x96f150c 1 0>,
    <0 0x96f1514 1 0>,
    <0 0x96f1604 1 0>,
    <0 0x96f8100 1 0>,
    <0 0x96f813c 1 0>,
    <0 0x96f8500 1 0>,
    <0 0x96f853c 1 0>,
    <0 0x96f8a04 1 0>,
    <0 0x96f8a18 1 0>,
    <0 0x96f8ea8 1 0>,
    <0 0x96f9044 1 0>,
    <0 0x96f904c 1 0>,
    <0 0x96f9054 1 0>,
    <0 0x96f905c 1 0>,
    <0 0x96f910c 2 0>,
    <0 0x96f9204 1 0>,
    <0 0x96f920c 1 0>,
    <0 0x96f9238 1 0>,
    <0 0x96f9240 1 0>,
    <0 0x96f926c 1 0>,
    <0 0x96f9394 1 0>,
    <0 0x96f939c 1 0>,
    <0 0x96f9704 1 0>,
    <0 0x96f970c 1 0>,
    <0 0x9130100 3 0>,
    <0 0x9170100 3 0>,
    <0 0x91dd100 4 0>,
    <0 0x91df100 1 0>,
    <0 0x610110 5 0>,
    <0 0x9230010 1 0>,
    <0 0x9230020 1 0>,
    <0 0x9230030 1 0>,
    <0 0x9230040 1 0>,
    <0 0x92b0010 1 0>,
    <0 0x92b0020 1 0>,
    <0 0x92b0030 1 0>,
    <0 0x92b0040 1 0>,
    <0 0x9232050 1 0>,
    <0 0x923605c 2 0>,
    <0 0x92360a0 1 0>,
    <0 0x923a018 2 0>,
    <0 0x92b2050 1 0>,
    <0 0x92b605c 2 0>,
    <0 0x92b60a0 1 0>,
    <0 0x92ba018 2 0>,
    <0 0x9222404 2 0>,
    <0 0x9222410 1 0>,
    <0 0x9238004 1 0>,
    <0 0x9238014 1 0>,
    <0 0x923805c 1 0>,
    <0 0x923a014 1 0>,
    <0 0x92a2404 2 0>,
    <0 0x92a2410 1 0>,
    <0 0x92b8004 1 0>,
    <0 0x92b8014 1 0>,
    <0 0x92b805c 1 0>,
    <0 0x92ba014 1 0>,
    <1 0x06e0a00c 0x00600007 1>,
    <1 0x06e0a01c 0x00136800 1>,
    <0 0x06e0a014 1 1>,
    <1 0x06e0a01c 0x00136810 1>,
    <0 0x06e0a014 1 1>,
    <1 0x06e0a01c 0x00136820 1>,
    <0 0x06e0a014 1 1>,
    <1 0x06e0a01c 0x00136830 1>,
    <0 0x06e0a014 1 1>,
    <1 0x06e0a01c 0x00136840 1>,
    <0 0x06e0a014 1 1>,
    <1 0x06e0a01c 0x00136850 1>,
    <0 0x06e0a014 1 1>,
    <1 0x06e0a01c 0x00136860 1>,
    <0 0x06e0a014 1 1>,
    <1 0x06e0a01c 0x00136870 1>,
    <0 0x06e0a014 1 1>,
    <1 0x06e0a01c 0x0003e9a0 1>,
    <1 0x06e0a01c 0x001368a0 1>,
    <0 0x06e0a014 1 1>,
    <1 0x06e0a01c 0x0003c0a0 1>,
    <1 0x06e0a01c 0x001368a0 1>,
    <0 0x06e0a014 1 1>,
    <1 0x06e0a01c 0x0003d1a0 1>,
    <1 0x06e0a01c 0x001368a0 1>,
    <0 0x06e0a014 1 1>,
    <1 0x06e0a01c 0x0003d2a0 1>,
    <1 0x06e0a01c 0x001368a0 1>,
    <0 0x06e0a014 1 1>,
    <1 0x06e0a01c 0x0003d5a0 1>,
    <1 0x06e0a01c 0x001368a0 1>,
    <0 0x06e0a014 1 1>,
    <1 0x06e0a01c 0x0003d6a0 1>,
    <1 0x06e0a01c 0x001368a0 1>,
    <0 0x06e0a014 1 1>,
    <1 0x06e0a01c 0x0003e8a0 1>,
    <1 0x06e0a01c 0x001368a0 1>,
    <0 0x06e0a014 1 1>,
    <1 0x06e0a01c 0x0003eea0 1>,
    <1 0x06e0a01c 0x001368a0 1>,
    <0 0x06e0a014 1 1>,
    <1 0x06e0a01c 0x0003b1a0 1>,
    <1 0x06e0a01c 0x001368a0 1>,
    <0 0x06e0a014 1 1>,
    <1 0x06e0a01c 0x0003b2a0 1>,
    <1 0x06e0a01c 0x001368a0 1>,
    <0 0x06e0a014 1 1>,
    <1 0x06e0a01c 0x0003b5a0 1>,
    <1 0x06e0a01c 0x001368a0 1>,
    <0 0x06e0a014 1 1>,
    <1 0x06e0a01c 0x0003b6a0 1>,
    <1 0x06e0a01c 0x001368a0 1>,
    <0 0x06e0a014 1 1>,
    <1 0x06e0a01c 0x0003c2a0 1>,
    <1 0x06e0a01c 0x001368a0 1>,
    <0 0x06e0a014 1 1>,
    <1 0x06e0a01c 0x0003c5a0 1>,
    <1 0x06e0a01c 0x001368a0 1>,
    <0 0x06e0a014 1 1>,
    <1 0x06e0a01c 0x0003c6a0 1>,
    <1 0x06e0a01c 0x001368a0 1>,
    <0 0x06e0a014 1 1>,
    <1 0x06e0a014 0x0002000c 1>,
    <1 0x06e0a01c 0x000368b0 1>,
    <1 0x06e0a01c 0x00000ba8 1>,
    <1 0x06e0a01c 0x0013b6a0 1>,
    <1 0x06e0a01c 0x00f1e000 1>,
    <1 0x06e0a008 0x00000007 1>,
    <0 0x09067e00 124 0>,
    <0 0x905000c 1 0>,
    <0 0x9050948 1 0>,
    <0 0x9050078 1 0>,
    <0 0x9050008 1 0>;
  };

  link_list3 {
   qcom,curr-link-list = <3>;
   qcom,data-sink = "sram";
   qcom,link-list = <0 0xb2c4520 1 0>,
    <0 0xb2c1020 2 0>,
    <0 0xb2c1030 1 0>,
    <0 0xb2c1200 1 0>,
    <0 0xb2c1214 1 0>,
    <0 0xb2c1228 1 0>,
    <0 0xb2c123c 1 0>,
    <0 0xb2c1250 1 0>,
    <0 0xb2c1204 1 0>,
    <0 0xb2c1218 1 0>,
    <0 0xb2c122c 1 0>,
    <0 0xb2c1240 1 0>,
    <0 0xb2c1254 1 0>,
    <0 0xb2c1208 1 0>,
    <0 0xb2c121c 1 0>,
    <0 0xb2c1230 1 0>,
    <0 0xb2c1244 1 0>,
    <0 0xb2c1258 1 0>,
    <0 0xb2c4510 2 0>,
    <0 0xb2c0010 2 0>,
    <0 0xb2c0900 2 0>,
    <0 0x04082028 1 0>,
    <0 0x18a00c 1 0>,
    <0 0x04080044 1 0>,
    <0 0x04080304 1 0>,
    <0 0x41a802c 1 0>,
    <0 0x4200010 3 0>,
    <0 0x4200030 1 0>,
    <0 0x4200038 1 0>,
    <0 0x4200040 1 0>,
    <0 0x4200048 1 0>,
    <0 0x42000d0 1 0>,
    <0 0x4200210 1 0>,
    <0 0x4200230 1 0>,
    <0 0x4200250 1 0>,
    <0 0x4200270 1 0>,
    <0 0x4200290 1 0>,
    <0 0x42002b0 1 0>,
    <0 0x4200208 1 0>,
    <0 0x4200228 1 0>,
    <0 0x4200248 1 0>,
    <0 0x4200268 1 0>,
    <0 0x4200288 1 0>,
    <0 0x42002a8 1 0>,
    <0 0x420020c 1 0>,
    <0 0x420022c 1 0>,
    <0 0x420024c 1 0>,
    <0 0x420026c 1 0>,
    <0 0x420028c 1 0>,
    <0 0x42002ac 1 0>,
    <0 0x4200400 3 0>,
    <0 0x4200d04 1 0>,
    <0 0x4130010 3 0>,
    <0 0x4130210 1 0>,
    <0 0x4130230 1 0>,
    <0 0x4130250 1 0>,
    <0 0x4130270 1 0>,
    <0 0x4130290 1 0>,
    <0 0x41302b0 1 0>,
    <0 0x4130208 1 0>,
    <0 0x4130228 1 0>,
    <0 0x4130248 1 0>,
    <0 0x4130268 1 0>,
    <0 0x4130288 1 0>,
    <0 0x41302a8 1 0>,
    <0 0x413020c 1 0>,
    <0 0x413022c 1 0>,
    <0 0x413024c 1 0>,
    <0 0x413026c 1 0>,
    <0 0x413028c 1 0>,
    <0 0x41302ac 1 0>,
    <0 0x4130400 3 0>,
    <0 0xb254520 1 0>,
    <0 0xb251020 2 0>,
    <0 0xb251030 1 0>,
    <0 0xb251200 1 0>,
    <0 0xb251214 1 0>,
    <0 0xb251228 1 0>,
    <0 0xb25123c 1 0>,
    <0 0xb251250 1 0>,
    <0 0xb251204 1 0>,
    <0 0xb251218 1 0>,
    <0 0xb25122c 1 0>,
    <0 0xb251240 1 0>,
    <0 0xb251254 1 0>,
    <0 0xb251208 1 0>,
    <0 0xb25121c 1 0>,
    <0 0xb251230 1 0>,
    <0 0xb251244 1 0>,
    <0 0xb251258 1 0>,
    <0 0xb254510 2 0>,
    <0 0xb250010 2 0>,
    <0 0xb250900 2 0>,
    <0 0x03002028 1 0>,
    <0 0x03500010 3 0>,
    <0 0x03500030 1 0>,
    <0 0x03500038 1 0>,
    <0 0x03500040 1 0>,
    <0 0x03500048 1 0>,
    <0 0x035000d0 1 0>,
    <0 0x03500210 1 0>,
    <0 0x03500230 1 0>,
    <0 0x03500250 1 0>,
    <0 0x03500270 1 0>,
    <0 0x03500290 1 0>,
    <0 0x035002b0 1 0>,
    <0 0x03500208 1 0>,
    <0 0x03500228 1 0>,
    <0 0x03500248 1 0>,
    <0 0x03500268 1 0>,
    <0 0x03500288 1 0>,
    <0 0x035002a8 1 0>,
    <0 0x0350020c 1 0>,
    <0 0x0350022c 1 0>,
    <0 0x0350024c 1 0>,
    <0 0x0350026c 1 0>,
    <0 0x0350028c 1 0>,
    <0 0x035002ac 1 0>,
    <0 0x03500400 3 0>,
    <0 0x03500d04 1 0>,
    <0 0x030b0010 3 0>,
    <0 0x030b0210 1 0>,
    <0 0x030b0230 1 0>,
    <0 0x030b0250 1 0>,
    <0 0x030b0270 1 0>,
    <0 0x030b0290 1 0>,
    <0 0x030b02b0 1 0>,
    <0 0x030b0208 1 0>,
    <0 0x030b0228 1 0>,
    <0 0x030b0248 1 0>,
    <0 0x030b0268 1 0>,
    <0 0x030b0288 1 0>,
    <0 0x030b02a8 1 0>,
    <0 0x030b020c 1 0>,
    <0 0x030b022c 1 0>,
    <0 0x030b024c 1 0>,
    <0 0x030b026c 1 0>,
    <0 0x030b028c 1 0>,
    <0 0x030b02ac 1 0>,
    <0 0x030b0400 3 0>,
    <0 0xb2b4520 1 0>,
    <0 0xb2b1020 2 0>,
    <0 0xb2b1030 1 0>,
    <0 0xb2b1200 1 0>,
    <0 0xb2b1214 1 0>,
    <0 0xb2b1228 1 0>,
    <0 0xb2b123c 1 0>,
    <0 0xb2b1250 1 0>,
    <0 0xb2b1204 1 0>,
    <0 0xb2b1218 1 0>,
    <0 0xb2b122c 1 0>,
    <0 0xb2b1240 1 0>,
    <0 0xb2b1254 1 0>,
    <0 0xb2b1208 1 0>,
    <0 0xb2b121c 1 0>,
    <0 0xb2b1230 1 0>,
    <0 0xb2b1244 1 0>,
    <0 0xb2b1258 1 0>,
    <0 0xb2b4510 2 0>,
    <0 0xb2b0010 1 0>,
    <0 0xb2b0900 1 0>,
    <0 0xa302028 1 0>,
    <0 0xa0a4010 3 0>,
    <0 0xa0a4030 1 0>,
    <0 0xa0a4038 1 0>,
    <0 0xa0a4040 2 0>,
    <0 0xa0a40d0 1 0>,
    <0 0xa0a4210 1 0>,
    <0 0xa0a4230 1 0>,
    <0 0xa0a4250 1 0>,
    <0 0xa0a4270 1 0>,
    <0 0xa0a4290 1 0>,
    <0 0xa0a42b0 1 0>,
    <0 0xa0a4208 1 0>,
    <0 0xa0a4228 1 0>,
    <0 0xa0a4248 1 0>,
    <0 0xa0a4268 1 0>,
    <0 0xa0a4288 1 0>,
    <0 0xa0a42a8 1 0>,
    <0 0xa0a420c 1 0>,
    <0 0xa0a422c 1 0>,
    <0 0xa0a424c 1 0>,
    <0 0xa0a426c 1 0>,
    <0 0xa0a428c 1 0>,
    <0 0xa0a42ac 1 0>,
    <0 0xa0a4400 2 0>,
    <0 0xa0a4d04 1 0>,
    <0 0xa3b0010 3 0>,
    <0 0xa3b0210 1 0>,
    <0 0xa3b0230 1 0>,
    <0 0xa3b0250 1 0>,
    <0 0xa3b0270 1 0>,
    <0 0xa3b0290 1 0>,
    <0 0xa3b02b0 1 0>,
    <0 0xa3b0208 1 0>,
    <0 0xa3b0228 1 0>,
    <0 0xa3b0248 1 0>,
    <0 0xa3b0268 1 0>,
    <0 0xa3b0288 1 0>,
    <0 0xa3b02a8 1 0>,
    <0 0xa3b020c 1 0>,
    <0 0xa3b022c 1 0>,
    <0 0xa3b024c 1 0>,
    <0 0xa3b026c 1 0>,
    <0 0xa3b028c 1 0>,
    <0 0xa3b02ac 1 0>,
    <0 0xa3b0400 3 0>,
    <0 0x3500d00 3 0>,
    <0 0x3500d10 4 0>,
    <0 0x3500fb0 4 0>,
    <0 0x3501250 4 0>,
    <0 0x35014f0 4 0>,
    <0 0x3501790 4 0>,
    <0 0x3501a30 4 0>,
    <0 0x3503d44 4 0>,
    <0 0x35000d0 3 0>,
    <0 0x3500100 1 0>,
    <0 0x3500d3c 1 0>,
    <0 0xa0a40d0 3 0>,
    <0 0xa0a4100 1 0>,
    <0 0xa0a4d3c 1 0>,
    <0 0xa0a7d44 4 0>,
    <0 0xa0a4d00 3 0>,
    <0 0x8a02028 1 0>,
    <0 0x8b00000 1 0>,
    <0 0x8b00004 1 0>,
    <0 0x8b00010 1 0>,
    <0 0x8b00014 1 0>,
    <0 0x8b00018 1 0>,
    <0 0x8b0001c 1 0>,
    <0 0x8b00020 1 0>,
    <0 0x8b00024 1 0>,
    <0 0x8b00028 1 0>,
    <0 0x8b0002c 1 0>,
    <0 0x8b00030 1 0>,
    <0 0x8b00034 1 0>,
    <0 0x8b00038 1 0>,
    <0 0x8b0003c 1 0>,
    <0 0x8b00040 1 0>,
    <0 0x8b00044 1 0>,
    <0 0x8b00048 1 0>,
    <0 0x8b000d0 1 0>,
    <0 0x8b000d8 1 0>,
    <0 0x8b00100 1 0>,
    <0 0x8b00104 1 0>,
    <0 0x8b00108 1 0>,
    <0 0x8b00200 1 0>,
    <0 0x8b00204 1 0>,
    <0 0x8b00224 1 0>,
    <0 0x8b00244 1 0>,
    <0 0x8b00264 1 0>,
    <0 0x8b00284 1 0>,
    <0 0x8b002a4 1 0>,
    <0 0x8b00208 1 0>,
    <0 0x8b00228 1 0>,
    <0 0x8b00248 1 0>,
    <0 0x8b00268 1 0>,
    <0 0x8b00288 1 0>,
    <0 0x8b002a8 1 0>,
    <0 0x8b0020c 1 0>,
    <0 0x8b0022c 1 0>,
    <0 0x8b0024c 1 0>,
    <0 0x8b0026c 1 0>,
    <0 0x8b0028c 1 0>,
    <0 0x8b002ac 1 0>,
    <0 0x8b00210 1 0>,
    <0 0x8b00230 1 0>,
    <0 0x8b00250 1 0>,
    <0 0x8b00270 1 0>,
    <0 0x8b00290 1 0>,
    <0 0x8b002b0 1 0>,
    <0 0x8b00400 1 0>,
    <0 0x8b00404 1 0>,
    <0 0x8b00408 1 0>,
    <0 0x8b00460 1 0>,
    <0 0x8b00464 1 0>,
    <0 0x8b004a0 1 0>,
    <0 0x8b004a4 1 0>,
    <0 0x8b004a8 1 0>,
    <0 0x8b004ac 1 0>,
    <0 0x8b004b0 1 0>,
    <0 0x8b004b4 1 0>,
    <0 0x8b004b8 1 0>,
    <0 0x8ab0000 1 0>,
    <0 0x8ab0004 1 0>,
    <0 0x8ab0010 1 0>,
    <0 0x8ab0014 1 0>,
    <0 0x8ab0018 1 0>,
    <0 0x8ab00d0 1 0>,
    <0 0x8ab00d8 1 0>,
    <0 0x8ab0100 1 0>,
    <0 0x8ab0104 1 0>,
    <0 0x8ab0108 1 0>,
    <0 0x8ab0200 1 0>,
    <0 0x8ab0204 1 0>,
    <0 0x8ab0224 1 0>,
    <0 0x8ab0244 1 0>,
    <0 0x8ab0264 1 0>,
    <0 0x8ab0284 1 0>,
    <0 0x8ab02a4 1 0>,
    <0 0x8ab0208 1 0>,
    <0 0x8ab0228 1 0>,
    <0 0x8ab0248 1 0>,
    <0 0x8ab0268 1 0>,
    <0 0x8ab0288 1 0>,
    <0 0x8ab02a8 1 0>,
    <0 0x8ab020c 1 0>,
    <0 0x8ab022c 1 0>,
    <0 0x8ab024c 1 0>,
    <0 0x8ab026c 1 0>,
    <0 0x8ab028c 1 0>,
    <0 0x8ab02ac 1 0>,
    <0 0x8ab0210 1 0>,
    <0 0x8ab0230 1 0>,
    <0 0x8ab0250 1 0>,
    <0 0x8ab0270 1 0>,
    <0 0x8ab0290 1 0>,
    <0 0x8ab02b0 1 0>,
    <0 0x8ab0400 1 0>,
    <0 0x8ab0404 1 0>,
    <0 0x8ab0408 1 0>,
    <0 0x8ab0460 1 0>,
    <0 0x8ab0464 1 0>,
    <0 0x8ab04a0 1 0>,
    <0 0x8ab04a4 1 0>,
    <0 0x8ab04a8 1 0>,
    <0 0x8ab04ac 1 0>,
    <0 0x8ab04b0 1 0>,
    <0 0x8ab04b4 1 0>,
    <0 0x8ab04b8 1 0>,
    <0 0xaa10504 1 0>,
    <0 0xaa10508 1 0>,
    <0 0xaa10510 1 0>,
    <0 0xaa10520 1 0>,
    <0 0xaa10524 1 0>,
    <0 0xaa10528 1 0>,
    <0 0xaa1052c 1 0>,
    <0 0xaa10530 1 0>,
    <0 0xaa10534 1 0>,
    <0 0xaa10538 1 0>,
    <0 0xaa1053c 1 0>,
    <0 0xaa10300 1 0>,
    <0 0xaa10010 1 0>,
    <0 0xaa10020 1 0>;
  };
 };

 qcom,msm-imem@146aa000 {
  compatible = "qcom,msm-imem";
  reg = <0x146aa000 0x1000>;
  ranges = <0x0 0x146aa000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  mem_dump_table@10 {
   compatible = "qcom,msm-imem-mem_dump_table";
   reg = <0x10 0x8>;
  };

  restart_reason@65c {
   compatible = "qcom,msm-imem-restart_reason";
   reg = <0x65c 0x4>;
  };

  restart_info@e0{
   compatible ="nothing,msm-imem-restart_info";
   reg = <0xe0 0x64>;
   info_size = <0x64>;
  };

  dload_type@1c {
   compatible = "qcom,msm-imem-dload-type";
   reg = <0x1c 0x4>;
  };

  boot_stats@6b0 {
   compatible = "qcom,msm-imem-boot_stats";
   reg = <0x6b0 0x20>;
  };

  kaslr_offset@6d0 {
   compatible = "qcom,msm-imem-kaslr_offset";
   reg = <0x6d0 0xc>;
  };

  pil@94c {
   compatible = "qcom,msm-imem-pil";
   reg = <0x94c 0xc8>;
  };

  pil@6dc {
   compatible = "qcom,msm-imem-pil-disable-timeout";
   reg = <0x6dc 0x4>;
  };

  diag_dload@c8 {
   compatible = "qcom,msm-imem-diag-dload";
   reg = <0xc8 0xc8>;
  };
 };

 jtag_mm0: jtagmm@7040000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7040000 0x1000>;
  reg-names = "etm-base";

  clocks = <&aopcc 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU0>;
  status = "disabled";
 };

 jtag_mm1: jtagmm@7140000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7140000 0x1000>;
  reg-names = "etm-base";

  clocks = <&aopcc 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU1>;
  status = "disabled";
 };

 jtag_mm2: jtagmm@7240000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7240000 0x1000>;
  reg-names = "etm-base";

  clocks = <&aopcc 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU2>;
  status = "disabled";
 };

 jtag_mm3: jtagmm@7340000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7340000 0x1000>;
  reg-names = "etm-base";

  clocks = <&aopcc 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU3>;
  status = "disabled";
 };

 jtag_mm4: jtagmm@7440000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7440000 0x1000>;
  reg-names = "etm-base";

  clocks = <&aopcc 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU4>;
  status = "disabled";
 };

 jtag_mm5: jtagmm@7540000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7540000 0x1000>;
  reg-names = "etm-base";

  clocks = <&aopcc 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU5>;
  status = "disabled";
 };

 jtag_mm6: jtagmm@7640000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7640000 0x1000>;
  reg-names = "etm-base";

  clocks = <&aopcc 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU6>;
  status = "disabled";
 };

 jtag_mm7: jtagmm@7740000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7740000 0x1000>;
  reg-names = "etm-base";

  clocks = <&aopcc 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU7>;
  status = "disabled";
 };

 eud: qcom,msm-eud@88e0000 {
  compatible = "qcom,msm-eud";
  interrupt-names = "eud_irq";
  interrupt-parent = <&pdc>;
  interrupts = <11 4>;
  reg = <0x088e0000 0x2000>,
   <0x088e2000 0x1000>;
  reg-names = "eud_base", "eud_mode_mgr2";
  qcom,secure-eud-en;
  status = "ok";
 };

 qcom,memshare {
  compatible = "qcom,memshare";

  qcom,client_1 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x0>;
   qcom,client-id = <0>;
   qcom,allocate-boot-time;
   label = "modem";
  };

  qcom,client_2 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x0>;
   qcom,client-id = <2>;
   label = "modem";
  };

  qcom,client_3 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x500000>;
   memory-region = <&memshare_mem>;
   qcom,client-id = <1>;
   qcom,allocate-on-request;
   label = "modem";
  };
 };

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   clock-frequency = <76800000>;
   clock-output-names = "xo_board";
   #clock-cells = <0>;
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   clock-frequency = <32000>;
   clock-output-names = "sleep_clk";
   #clock-cells = <0>;
  };

  pcie_0_pipe_clk: pcie-0-pipe-clk {
   compatible = "fixed-clock";
   clock-frequency = <1000>;
   clock-output-names = "pcie_0_pipe_clk";
   #clock-cells = <0>;
  };

  pcie_1_pipe_clk: pcie-1-pipe-clk {
   compatible = "fixed-clock";
   clock-frequency = <1000>;
   clock-output-names = "pcie_1_pipe_clk";
   #clock-cells = <0>;
  };

  usb3_phy_wrapper_gcc_usb30_pipe_clk: usb3-phy-wrapper-gcc-usb30-pipe-clk {
   compatible = "fixed-clock";
   clock-frequency = <1000>;
   clock-output-names = "usb3_phy_wrapper_gcc_usb30_pipe_clk";
   #clock-cells = <0>;
  };
 };

 aopcc: qcom,aopcc {
  compatible = "qcom,aop-qmp-clk";
  mboxes = <&qmp_aop 0>;
  mbox-names = "qdss_clk";
  #clock-cells = <1>;
  qcom,clk-stop-bimc-log;
 };

 gcc: clock-controller@100000 {
  compatible = "qcom,yupik-gcc", "syscon";
  reg = <0x100000 0x1f0000>;
  reg-names = "cc_base";
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  clocks = <&rpmhcc 0>,
   <&sleep_clk>,
   <&usb3_phy_wrapper_gcc_usb30_pipe_clk>;
  clock-names = "bi_tcxo",
   "sleep_clk",
   "usb3_phy_wrapper_gcc_usb30_pipe_clk";

  protected-clocks = <7>,
  <8>, <19>,
  <37>, <38>,
  <39>, <40>,
  <41>, <42>,
  <43>, <44>,
  <45>, <46>,
  <47>, <48>,
  <49>, <50>,
  <51>, <52>,
  <53>, <54>,
  <55>, <56>,
  <57>, <117>,
  <11>, <17>,
  <142>, <143>,
  <144>, <145>,
  <146>, <147>,
  <153>, <154>,
  <155>, <156>,
  <157>, <167>,
  <168>, <169>;

  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 camcc: clock-controller@ad00000 {
  compatible = "qcom,yupik-camcc", "syscon";
  reg = <0xad00000 0x10000>;
  reg-names = "cc_base";
  vdd_mx-supply = <&VDD_MX_LEVEL>;
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  clocks = <&rpmhcc 0>, <&rpmhcc 1>,
   <&sleep_clk>, <&gcc 12>;
  clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk", "cfg_ahb";
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 dispcc: clock-controller@af00000 {
  compatible = "qcom,yupik-dispcc", "syscon";
  reg = <0xaf00000 0x20000>;
  reg-names = "cc_base";
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  clocks = <&rpmhcc 0>, <&gcc 21>,
         <&gcc 20>;
  clock-names = "bi_tcxo", "gcc_disp_gpll0_clk","cfg_ahb";
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 gpucc: clock-controller@3d90000 {
  compatible = "qcom,yupik-gpucc", "syscon";
  reg = <0x3d90000 0x9000>;
  reg-names = "cc_base";
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  vdd_mx-supply = <&VDD_MX_LEVEL>;
  clocks = <&rpmhcc 0>, <&gcc 32>,
   <&gcc 33>, <&gcc 31>;
  clock-names = "bi_tcxo", "gcc_gpu_gpll0_clk_src",
   "gcc_gpu_gpll0_div_clk_src", "cfg_ahb";
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 videocc: clock-controller@aaf0000 {
  compatible = "qcom,yupik-videocc", "syscon";
  reg = <0xaaf0000 0x10000>;
  reg-names = "cc_base";
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  clocks = <&rpmhcc 0>, <&rpmhcc 1>,
   <&sleep_clk>, <&gcc 158>;
  clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk", "cfg_ahb";
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 apsscc: syscon@182a0000 {
  compatible = "syscon";
  reg = <0x182a0000 0x1c>;
 };

 mccc: syscon@90ba000 {
  compatible = "syscon";
  reg = <0x90ba000 0x54>;
 };

 debugcc: debug-clock-controller@0 {
  compatible = "qcom,yupik-debugcc";
  qcom,gcc = <&gcc>;
  qcom,camcc = <&camcc>;
  qcom,dispcc = <&dispcc>;
  qcom,gpucc = <&gpucc>;
  qcom,videocc = <&videocc>;
  qcom,apsscc = <&apsscc>;
  qcom,mccc = <&mccc>;
  clocks = <&rpmhcc 0>;
  clock-names = "xo_clk_src";
  #clock-cells = <1>;
 };

 cpufreq_hw: qcom,cpufreq-hw {
  compatible = "qcom,cpufreq-hw-epss";
  reg = <0x18591000 0x1000>, <0x18592000 0x1000>,
   <0x18593000 0x1000>;
  reg-names = "freq-domain0", "freq-domain1",
    "freq-domain2";

  clocks = <&rpmhcc 0>, <&gcc 0>;
  clock-names = "xo", "alternate";

  qcom,lut-row-size = <4>;
  qcom,skip-enable-check;

  interrupts = <0 30 4>,
    <0 31 4>,
    <0 19 4>;
  interrupt-names = "dcvsh0_int", "dcvsh1_int", "dcvsh2_int";

  qcom,sdpm-cx-mx-1 = <0x00636f08 0x4>;
  qcom,sdpm-cx-mx-2 = <0x00636f0c 0x4>;

  #freq-domain-cells = <2>;
 };

 qcom,cpufreq-hw-debug@18591000 {
  compatible = "qcom,cpufreq-hw-epss-debug";
  reg = <0x18591000 0x800>;
  reg-names = "domain-top";
  qcom,freq-hw-domain = <&cpufreq_hw 0>, <&cpufreq_hw 1>,
     <&cpufreq_hw 2>;
 };

 qcom,venus@aab0000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xaab0000 0x2000>;

  vdd-supply = <&video_cc_mvsc_gdsc>;
  qcom,proxy-reg-names = "vdd";
  qcom,complete-ramdump;

  clocks = <&videocc 5>,
   <&videocc 9>;
  clock-names = "core", "ahb";
  qcom,proxy-clock-names = "core", "ahb";

  qcom,core-freq = <200000000>;
  qcom,ahb-freq = <200000000>;

  qcom,pas-id = <9>;
  interconnect-names = "pil-venus";
  interconnects = <&mmss_noc 30
    &mc_virt 512>;
  qcom,proxy-timeout-ms = <100>;
  qcom,firmware-name = "venus";
  memory-region = <&pil_video_mem>;
 };

 qcom_hwkm: hwkm@10c0000 {
  compatible = "qcom,hwkm";
  reg = <0x10c0000 0x9000>, <0x1d90000 0x9000>;
  reg-names = "km_master", "ice_slave";
  qcom,enable-hwkm-clk;
  clock-names = "km_clk_src";
  clocks = <&rpmhcc 24>;
  qcom,op-freq-hz = <75000000>;
 };

 ufsphy_mem: ufsphy_mem@1d87000 {
  reg = <0x1d87000 0xe00>;
  reg-names = "phy_mem";
  #phy-cells = <0>;

  lanes-per-direction = <2>;
  clock-names = "ref_clk_src",
   "ref_clk",
   "ref_aux_clk";
  clocks = <&rpmhcc 0>,
   <&gcc 120>,
   <&gcc 126>;
  resets = <&ufshc_mem 0>;

  status = "disabled";
 };

 icnss2: qcom,wcn6750 {
  compatible = "qcom,wcn6750";
  reg = <0x17a10040 0x0>,
        <0xb0000000 0x10000>,
        <0xb2e5510 0x5c0>;
  reg-names = "msi_addr", "smmu_iova_ipa", "tcs_cmd";
  iommus = <&apps_smmu 0x1c00 0x1>;
  interrupts = <0 768 1>,
      <0 769 1>,
      <0 770 1>,
      <0 771 1>,
      <0 772 1>,
      <0 773 1>,
      <0 774 1>,
      <0 775 1>,
      <0 776 1>,
      <0 777 1>,
      <0 778 1>,
      <0 779 1>,
      <0 780 1>,
      <0 781 1>,
      <0 782 1>,
      <0 783 1>,
      <0 784 1>,
      <0 785 1>,
      <0 786 1>,
      <0 787 1>,
      <0 788 1>,
      <0 789 1>,
      <0 790 1>,
      <0 791 1>,
      <0 792 1>,
      <0 793 1>,
      <0 794 1>,
      <0 795 1>,
      <0 796 1>,
      <0 797 1>,
      <0 798 1>,
      <0 799 1>;

  qcom,iommu-dma = "fastmap";
  qcom,iommu-faults = "stall-disable", "HUPCF", "non-fatal";
  qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
  qcom,iommu-geometry = <0xa0000000 0x10010000>;
  qcom,wlan-msa-fixed-region = <&wlan_fw_mem>;
  qcom,cmd_db_name = "smpb7";
  cnss-daemon-support;
  dma-coherent;
  qcom,fw-prefix;
  vdd-cx-mx-supply = <&S7B>;
  qcom,vdd-cx-mx-config = <824000 1120000 0 0 1>;
  vdd-1.8-xo-supply = <&S1B>;
  qcom,vdd-1.8-xo-config = <1872000 2040000 0 0 0>;
  vdd-1.3-rfa-supply = <&S8B>;
  qcom,vdd-1.3-rfa-config = <1256000 1500000 0 0 0>;
  qcom,smem-states = <&smp2p_wlan_1_out 0>;
  qcom,smem-state-names = "wlan-smp2p-out";

  icnss_cdev_apss: qcom,icnss_cdev1 {
   #cooling-cells = <2>;
  };

  icnss_cdev_wpss: qcom,icnss_cdev2 {
   #cooling-cells = <2>;
  };

  qcom,smp2p_map_wlan_1_in {
   interrupts-extended = <&smp2p_wlan_1_in 0 0>,
           <&smp2p_wlan_1_in 1 0>;
   interrupt-names = "qcom,smp2p-force-fatal-error",
       "qcom,smp2p-early-crash-ind";
  };
 };

 bluetooth: bt_wcn6750 {
  compatible = "qcom,wcn6750-bt";
  pinctrl-names = "default";
  pinctrl-0 = <&bt_en_sleep>;
  qcom,bt-reset-gpio = <&tlmm 85 0>;
  qcom,bt-sw-ctrl-gpio = <&tlmm 86 0>;
  qcom,wl-reset-gpio = <&tlmm 84 0>;

  qcom,bt-vdd-io-supply = <&L19B>;
  qcom,bt-vdd-aon-supply = <&S7B>;
  qcom,bt-vdd-dig-supply = <&S7B>;
  qcom,bt-vdd-rfacmn-supply = <&S7B>;
  qcom,bt-vdd-rfa-0p8-supply = <&S7B>;
  qcom,bt-vdd-rfa1-supply = <&S1B>;
  qcom,bt-vdd-rfa2-supply = <&S8B>;
  qcom,bt-vdd-ipa-2p2-supply = <&S1C>;
  qcom,bt-vdd-asd-supply = <&L11C>;


  qcom,bt-vdd-io-config = <1800000 2000000 0 1>;
  qcom,bt-vdd-aon-config = <824000 1120000 0 1>;
  qcom,bt-vdd-dig-config = <824000 1120000 0 1>;
  qcom,bt-vdd-rfacmn-config = <824000 1120000 0 1>;
  qcom,bt-vdd-rfa-0p8-config = <824000 1120000 0 1>;
  qcom,bt-vdd-rfa1-config = <1872000 2040000 0 1>;
  qcom,bt-vdd-rfa2-config = <1256000 1500000 0 1>;
  qcom,bt-vdd-ipa-2p2-config = <2200000 2210000 0 1>;
  qcom,bt-vdd-asd-config = <2800000 3544000 0 1>;
 };

 ufshc_mem: ufshc@1d84000 {
  compatible = "qcom,ufshc";
  reg = <0x1d84000 0x3000>,
        <0x1d88000 0x8000>,
        <0x1d90000 0x9000>;
  reg-names = "ufs_mem", "ufs_ice", "ufs_ice_hwkm";
  interrupts = <0 265 4>;
  phys = <&ufsphy_mem>;
  phy-names = "ufsphy";
  #reset-cells = <1>;

  lanes-per-direction = <2>;
  dev-ref-clk-freq = <0>;
  clock-names =
   "core_clk",
   "bus_aggr_clk",
   "iface_clk",
   "core_clk_unipro",
   "core_clk_ice",
   "ref_clk",
   "tx_lane0_sync_clk",
   "rx_lane0_sync_clk",
   "rx_lane1_sync_clk";
  clocks =
   <&gcc 122>,
   <&gcc 9>,
   <&gcc 121>,
   <&gcc 134>,
   <&gcc 124>,
   <&rpmhcc 0>,
   <&gcc 132>,
   <&gcc 128>,
   <&gcc 130>;
  freq-table-hz =
   <75000000 300000000>,
   <0 0>,
   <0 0>,
   <75000000 300000000>,
   <75000000 300000000>,
   <0 0>,
   <0 0>,
   <0 0>,
   <0 0>;

  interconnects = <&aggre1_noc 50 &mc_virt 512>,
   <&gem_noc 2 &cnoc2 557>;
  interconnect-names = "ufs-ddr", "cpu-ufs";

  qcom,ufs-bus-bw,name = "ufshc_mem";
  qcom,ufs-bus-bw,num-cases = <26>;
  qcom,ufs-bus-bw,num-paths = <2>;
  qcom,ufs-bus-bw,vectors-KBps =
# 2960 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi"
  <0 0>, <0 0>,
  <922 0>, <1000 0>,
  <1844 0>, <1000 0>,
  <3688 0>, <1000 0>,
  <7376 0>, <1000 0>,
  <1844 0>, <1000 0>,
  <3688 0>, <1000 0>,
  <7376 0>, <1000 0>,
  <14752 0>, <1000 0>,
  <127796 0>, <1000 0>,
  <255591 0>, <1000 0>,
  <2097152 0>, <102400 0>,
  <4194304 0>, <204800 0>,
  <255591 0>, <1000 0>,
  <511181 0>, <1000 0>,
  <4194304 0>, <204800 0>,
  <8388608 0>, <409600 0>,
  <149422 0>, <1000 0>,
  <298189 0>, <1000 0>,
  <2097152 0>, <102400 0>,
  <4194304 0>, <204800 0>,
  <298189 0>, <1000 0>,
  <596378 0>, <1000 0>,






  <4194304 0>, <204800 409600>,
  <8388608 0>, <409600 409600>,
  <7643136 0>, <307200 0>;

  qcom,bus-vector-names = "MIN",
  "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1",
  "PWM_G1_L2", "PWM_G2_L2", "PWM_G3_L2", "PWM_G4_L2",
  "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1", "HS_RA_G4_L1",
  "HS_RA_G1_L2", "HS_RA_G2_L2", "HS_RA_G3_L2", "HS_RA_G4_L2",
  "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1", "HS_RB_G4_L1",
  "HS_RB_G1_L2", "HS_RB_G2_L2", "HS_RB_G3_L2", "HS_RB_G4_L2",
  "MAX";

  reset-gpios = <&tlmm 175 1>;
  resets = <&gcc 9>;
  reset-names = "rst";

  iommus = <&apps_smmu 0x80 0x0>;
  qcom,iommu-dma = "fastmap";
  dma-coherent;

  rpm-level = <3>;







  spm-level = <3>;

  status = "disabled";

  qos0 {
   mask = <0xf0>;
   vote = <65>;
  };

  qos1 {
   mask = <0x0f>;
   vote = <59>;
  };
 };

 cpu_pmu: cpu-pmu {
  compatible = "arm,armv8-pmuv3";
  qcom,irq-is-percpu;
  interrupts = <1 7 8>;
 };

 qcom,chd {
  compatible = "qcom,core-hang-detect";
  label = "core";
  qcom,threshold-arr = <0x18000058 0x18010058 0x18020058 0x18030058
    0x18040058 0x18050058 0x18060058 0x18070058>;
  qcom,config-arr = <0x18000060 0x18010060 0x18020060 0x18030060
    0x18040060 0x18050060 0x18060060 0x18070060>;
 };

 dload_mode {
  compatible = "qcom,dload-mode";
 };

 kryo-erp {
  compatible = "arm,arm64-kryo-cpu-erp";
  interrupts = <1 0 4>,
   <0 35 4>;
  interrupt-names = "l1-l2-faultirq","l3-scu-faultirq";
 };

 qcom,msm-rtb {
  compatible = "qcom,msm-rtb";
  qcom,rtb-size = <0x100000>;
 };

 qcom,mpm2-sleep-counter@c221000 {
  compatible = "qcom,mpm2-sleep-counter";
  reg = <0xc221000 0x1000>;
  clock-frequency = <32768>;
 };

 cache-controller@9200000 {
  compatible = "qcom,yupik-llcc","qcom,llcc-v2";
  reg = <0x9200000 0xd0000>, <0x9600000 0x50000>;
  reg-names = "llcc_base", "llcc_broadcast_base";
  cap-based-alloc-and-pwr-collapse;
  clocks = <&aopcc 0>;
  clock-names = "qdss_clk";
 };

 clk_virt: interconnect {
  compatible = "qcom,yupik-clk_virt";
  #interconnect-cells = <1>;
  qcom,bcm-voter-names = "hlos";
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 cnoc2: interconnect@1500000 {
  reg = <0x1500000 0x1000>;
  compatible = "qcom,yupik-cnoc2";
  #interconnect-cells = <1>;
  qcom,bcm-voter-names = "hlos";
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 cnoc3: interconnect@1502000 {
  reg = <0x1502000 0x1000>;
  compatible = "qcom,yupik-cnoc3";
  #interconnect-cells = <1>;
  qcom,bcm-voter-names = "hlos";
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 mc_virt: interconnect@1580000 {
  reg = <0x1580000 0x4>;
  compatible = "qcom,yupik-mc_virt";
  #interconnect-cells = <1>;
  qcom,bcm-voter-names = "hlos", "disp";
  qcom,bcm-voters = <&apps_bcm_voter>, <&disp_bcm_voter>;
 };

 system_noc: interconnect@1680000 {
  reg = <0x1680000 0x15480>;
  compatible = "qcom,yupik-system_noc";
  #interconnect-cells = <1>;
  qcom,bcm-voter-names = "hlos";
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 aggre1_noc: interconnect@16e0000 {
  compatible = "qcom,yupik-aggre1_noc";
  reg = <0x016e0000 0x1c080>;
  #interconnect-cells = <1>;
  qcom,bcm-voter-names = "hlos";
  qcom,bcm-voters = <&apps_bcm_voter>;
  clocks = <&gcc 9>,
   <&gcc 10>;
 };

 aggre2_noc: interconnect@1700000 {
  reg = <0x1700000 0x2b080>;
  compatible = "qcom,yupik-aggre2_noc";
  #interconnect-cells = <1>;
  qcom,bcm-voter-names = "hlos";
  qcom,bcm-voters = <&apps_bcm_voter>;
  clocks = <&rpmhcc 22>;
 };

 mmss_noc: interconnect@1740000 {
  reg = <0x1740000 0x1e080>;
  compatible = "qcom,yupik-mmss_noc";
  #interconnect-cells = <1>;
  qcom,bcm-voter-names = "hlos", "disp";
  qcom,bcm-voters = <&apps_bcm_voter>, <&disp_bcm_voter>;
 };

 lpass_ag_noc: interconnect@3c40000 {
  reg = <0x03c40000 0xf080>;
  compatible = "qcom,yupik-lpass_ag_noc";
  #interconnect-cells = <1>;
  qcom,bcm-voter-names = "hlos";
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 dc_noc: interconnect@90e0000 {
  reg = <0x90e0000 0x5080>;
  compatible = "qcom,yupik-dc_noc";
  #interconnect-cells = <1>;
  qcom,bcm-voter-names = "hlos";
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 gem_noc: interconnect@9100000 {
  reg = <0x9100000 0xe2200>;
  compatible = "qcom,yupik-gem_noc";
  #interconnect-cells = <1>;
  qcom,bcm-voter-names = "hlos", "disp";
  qcom,bcm-voters = <&apps_bcm_voter>, <&disp_bcm_voter>;
 };

 nsp_noc: interconnect@a0c0000 {
  reg = <0x0a0c0000 0x10000>;
  compatible = "qcom,yupik-nsp_noc";
  #interconnect-cells = <1>;
  qcom,bcm-voter-names = "hlos";
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 epss_l3_cpu: l3_cpu@18590000 {
  reg = <0x18590000 0x4000>;
  compatible = "qcom,lahaina-epss-l3-cpu";
  #interconnect-cells = <1>;
  clock-names = "xo", "alternate";
  clocks = <&rpmhcc 0>,
   <&gcc 0>;
 };

 llcc_pmu: llcc-pmu@9095000 {
  compatible = "qcom,llcc-pmu-ver2";
  reg = <0x09095000 0x300>;
  reg-names = "lagg-base";
 };

 llcc_bw_opp_table: llcc-bw-opp-table {
  compatible = "operating-points-v2";
  opp-150 {opp-hz = /bits/ 64 <((150 * 1000000 * 16) / (1024 * 1024))>;};
  opp-300 {opp-hz = /bits/ 64 <((300 * 1000000 * 16) / (1024 * 1024))>;};
  opp-466 {opp-hz = /bits/ 64 <((466 * 1000000 * 16) / (1024 * 1024))>;};
  opp-600 {opp-hz = /bits/ 64 <((600 * 1000000 * 16) / (1024 * 1024))>;};
  opp-806 {opp-hz = /bits/ 64 <((806 * 1000000 * 16) / (1024 * 1024))>;};
  opp-933 {opp-hz = /bits/ 64 <((933 * 1000000 * 16) / (1024 * 1024))>;};
  opp-1066 {opp-hz = /bits/ 64 <((1066 * 1000000 * 16) / (1024 * 1024))>;};
 };

 ddr_bw_opp_table: ddr-bw-opp-table {
  compatible = "operating-points-v2";
  opp-200 { opp-hz = /bits/ 64 <((200 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-451 { opp-hz = /bits/ 64 <((451 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-547 { opp-hz = /bits/ 64 <((547 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-681 { opp-hz = /bits/ 64 <((681 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-768 { opp-hz = /bits/ 64 <((768 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-1017 { opp-hz = /bits/ 64 <((1017 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x80>;};
  opp-1353 { opp-hz = /bits/ 64 <((1353 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x80>;};
  opp-1555 { opp-hz = /bits/ 64 <((1555 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-1708 { opp-hz = /bits/ 64 <((1708 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-2092 { opp-hz = /bits/ 64 <((2092 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-2133 { opp-hz = /bits/ 64 <((2133 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x80>;};
  opp-2736 { opp-hz = /bits/ 64 <((2736 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x100>;};
  opp-3196 { opp-hz = /bits/ 64 <((3196 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x100>;};
 };

 qoslat_opp_table: qoslat-opp-table {
  compatible = "operating-points-v2";
  opp-1 {
   opp-hz = /bits/ 64 < 1 >;
  };

  opp-2 {
   opp-hz = /bits/ 64 < 2 >;
  };
 };

 cpu_cpu_llcc_bw: qcom,cpu-cpu-llcc-bw {
  compatible = "qcom,devfreq-icc";
  governor = "bw_hwmon";
  interconnects = <&gem_noc 2 &gem_noc 573>;
  qcom,active-only;
  operating-points-v2 = <&llcc_bw_opp_table>;
 };

 cpu_cpu_llcc_bwmon: qcom,cpu-cpu-llcc-bwmon@90b6400 {
  compatible = "qcom,bimc-bwmon4";
  reg = <0x90b6400 0x300>, <0x90b6300 0x200>;
  reg-names = "base", "global_base";
  interrupts = <0 581 4>;
  qcom,mport = <0>;
  qcom,hw-timer-hz = <19200000>;
  qcom,target-dev = <&cpu_cpu_llcc_bw>;
  qcom,count-unit = <0x10000>;
 };

 cpu_llcc_ddr_bw: qcom,cpu-llcc-ddr-bw {
  compatible = "qcom,devfreq-icc-ddr";
  governor = "bw_hwmon";
  interconnects = <&mc_virt 3 &mc_virt 512>;
  qcom,active-only;
  operating-points-v2 = <&ddr_bw_opp_table>;
 };

 cpu_llcc_ddr_bwmon: qcom,cpu-llcc-ddr-bwmon@9091000 {
  compatible = "qcom,bimc-bwmon5";
  reg = <0x9091000 0x1000>;
  reg-names = "base";
  interrupts = <0 81 4>;
  qcom,hw-timer-hz = <19200000>;
  qcom,target-dev = <&cpu_llcc_ddr_bw>;
  qcom,count-unit = <0x10000>;
 };

 snoop_l3_bw: qcom,snoop-l3-bw {
  compatible = "qcom,devfreq-icc-l3bw";
  reg = <0x18590100 0xa0>;
  reg-names = "ftbl-base";
  qcom,bus-width = <32>;
  governor = "bw_hwmon";
  interconnects =
   <&epss_l3_cpu 0
    &epss_l3_cpu 9>;
 };

 snoop_l3_bwmon: qcom,snoop-l3-bwmon@9091000 {
  compatible = "qcom,bimc-bwmon4";
  reg = <0x90b9100 0x300>, <0x90b9000 0x200>;
  reg-names = "base", "global_base";
  interrupts = <0 226 4>;
  qcom,mport = <0>;
  qcom,hw-timer-hz = <19200000>;
  qcom,target-dev = <&snoop_l3_bw>;
  qcom,count-unit = <0x10000>;
 };

 cpu0_cpu_llcc_lat: qcom,cpu0-cpu-llcc-lat {
  compatible = "qcom,devfreq-icc";
  governor = "mem_latency";
  interconnects = <&gem_noc 2 &gem_noc 573>;
  qcom,active-only;
  operating-points-v2 = <&llcc_bw_opp_table>;
 };

 cpu4_cpu_llcc_lat: qcom,cpu4-cpu-llcc-lat {
  compatible = "qcom,devfreq-icc";
  governor = "mem_latency";
  interconnects = <&gem_noc 2 &gem_noc 573>;
  qcom,active-only;
  operating-points-v2 = <&llcc_bw_opp_table>;
 };

 cpu0_llcc_ddr_lat: qcom,cpu0-llcc-ddr-lat {
  compatible = "qcom,devfreq-icc-ddr";
  governor = "mem_latency";
  interconnects = <&mc_virt 3 &mc_virt 512>;
  qcom,active-only;
  operating-points-v2 = <&ddr_bw_opp_table>;
 };

 cpu4_llcc_ddr_lat: qcom,cpu4-llcc-ddr-lat {
  compatible = "qcom,devfreq-icc-ddr";
  governor = "mem_latency";
  interconnects = <&mc_virt 3 &mc_virt 512>;
  qcom,active-only;
  operating-points-v2 = <&ddr_bw_opp_table>;
 };

 cpu0_cpu_ddr_latfloor: qcom,cpu0-cpu-ddr-latfloor {
  compatible = "qcom,devfreq-icc-ddr";
  governor = "compute";
  interconnects = <&mc_virt 3 &mc_virt 512>;
  qcom,active-only;
  operating-points-v2 = <&ddr_bw_opp_table>;
 };

 cpu4_cpu_ddr_latfloor: qcom,cpu4-cpu-ddr-latfloor {
  compatible = "qcom,devfreq-icc-ddr";
  governor = "compute";
  interconnects = <&mc_virt 3 &mc_virt 512>;
  qcom,active-only;
  operating-points-v2 = <&ddr_bw_opp_table>;
 };

 cpu4_cpu_llcc_latfloor: qcom,cpu4-cpu-llcc-latfloor {
  compatible = "qcom,devfreq-icc";
  governor = "compute";
  interconnects = <&gem_noc 2 &gem_noc 573>;
  qcom,active-only;
  operating-points-v2 = <&llcc_bw_opp_table>;
 };

 cpu7_cpu_ddr_latfloor: qcom,cpu7-cpu-ddr-latfloor {
  compatible = "qcom,devfreq-icc-ddr";
  governor = "compute";
  interconnects = <&mc_virt 3 &mc_virt 512>;
  qcom,active-only;
  operating-points-v2 = <&ddr_bw_opp_table>;
 };

 cpu7_cpu_l3_latfloor: qcom,cpu7-cpu-l3-latfloor {
  compatible = "qcom,devfreq-icc-l3";
  reg = <0x18590100 0xa0>;
  reg-names = "ftbl-base";
  governor = "compute";
  interconnects =
   <&epss_l3_cpu 0
    &epss_l3_cpu 9>;
 };

 cpu4_cpu_ddr_qoslat: qcom,cpu4-cpu-ddr-qoslat {
  compatible = "qcom,devfreq-qoslat";
  governor = "mem_latency";
  operating-points-v2 = <&qoslat_opp_table>;
  mboxes = <&qmp_aop 0>;
 };

 cpu7_cpu_ddr_qoslatfloor: qcom,cpu7-cpu-ddr-qoslatfloor {
  compatible = "qcom,devfreq-qoslat";
  governor = "mem_latency";
  operating-points-v2 = <&qoslat_opp_table>;
  mboxes = <&qmp_aop 0>;
 };

 cpu0_memlat_cpugrp: qcom,cpu0-cpugrp {
  compatible = "qcom,arm-memlat-cpugrp";
  qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3 &CPU4 &CPU5 &CPU6 &CPU7>;

  cpu0_cpu_llcc_latmon: qcom,cpu0-cpu-llcc-latmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,target-dev = <&cpu0_cpu_llcc_lat>;
   qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3>;
   qcom,cachemiss-ev = <0x2A>;
   qcom,core-dev-table =
    < 1152000 ((300 * 1000000 * 16) / (1024 * 1024)) >,
    < 1516800 ((466 * 1000000 * 16) / (1024 * 1024)) >,
    < 1804800 ((600 * 1000000 * 16) / (1024 * 1024)) >;
  };

  cpu0_llcc_ddr_latmon: qcom,cpu0-llcc-ddr-latmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3>;
   qcom,target-dev = <&cpu0_llcc_ddr_lat>;
   qcom,cachemiss-ev = <0x1000>;
   ddr4-map {
    qcom,ddr-type = <7>;
    qcom,core-dev-table =
     < 940800 ((451 * 1000000 * 4) / (1024 * 1024)) >,
     < 1152000 ((547 * 1000000 * 4) / (1024 * 1024)) >,
     < 1516800 ((768 * 1000000 * 4) / (1024 * 1024)) >,
     < 1804800 ((1017 * 1000000 * 4) / (1024 * 1024)) >;
   };

   ddr5-map {
    qcom,ddr-type = <8>;
    qcom,core-dev-table =
     < 940800 ((451 * 1000000 * 4) / (1024 * 1024)) >,
     < 1152000 ((547 * 1000000 * 4) / (1024 * 1024)) >,
     < 1516800 ((768 * 1000000 * 4) / (1024 * 1024)) >,
     < 1804800 ((1555 * 1000000 * 4) / (1024 * 1024)) >;
   };
  };

  cpu0_computemon: qcom,cpu0-computemon {
   compatible = "qcom,arm-compute-mon";
   qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3>;
   qcom,target-dev = <&cpu0_cpu_ddr_latfloor>;
   qcom,core-dev-table =
     < 1152000 ((451 * 1000000 * 4) / (1024 * 1024)) >,
     < 1516800 ((547 * 1000000 * 4) / (1024 * 1024)) >,
     < 1804800 ((768 * 1000000 * 4) / (1024 * 1024)) >;
  };

  cpu4_cpu_llcc_latmon: qcom,cpu4-cpu-llcc-latmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,target-dev = <&cpu4_cpu_llcc_lat>;
   qcom,cpulist = <&CPU4 &CPU5 &CPU6 &CPU7>;
   qcom,cachemiss-ev = <0x2A>;
   qcom,core-dev-table =
    < 691200 ((300 * 1000000 * 16) / (1024 * 1024)) >,
    < 940800 ((466 * 1000000 * 16) / (1024 * 1024)) >,
    < 1228800 ((600 * 1000000 * 16) / (1024 * 1024)) >,
    < 1651200 ((806 * 1000000 * 16) / (1024 * 1024)) >,
    < 2400000 ((933 * 1000000 * 16) / (1024 * 1024)) >,
    < 2707200 ((1066 * 1000000 * 16) / (1024 * 1024)) >;
  };

  cpu4_llcc_ddr_latmon: qcom,cpu4-llcc-ddr-latmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,cpulist = <&CPU4 &CPU5 &CPU6 &CPU7>;
   qcom,target-dev = <&cpu4_llcc_ddr_lat>;
   qcom,cachemiss-ev = <0x1000>;
   ddr4-map {
    qcom,ddr-type = <7>;
    qcom,core-dev-table =
     < 691200 ((451 * 1000000 * 4) / (1024 * 1024)) >,
     < 940800 ((547 * 1000000 * 4) / (1024 * 1024)) >,
     < 1228800 ((1017 * 1000000 * 4) / (1024 * 1024)) >,
     < 1651200 ((1555 * 1000000 * 4) / (1024 * 1024)) >,
     < 2380800 ((1708 * 1000000 * 4) / (1024 * 1024)) >,
     < 2707200 ((2133 * 1000000 * 4) / (1024 * 1024)) >;
   };

   ddr5-map {
    qcom,ddr-type = <8>;
    qcom,core-dev-table =
     < 691200 ((451 * 1000000 * 4) / (1024 * 1024)) >,
     < 940800 ((547 * 1000000 * 4) / (1024 * 1024)) >,
     < 1228800 ((768 * 1000000 * 4) / (1024 * 1024)) >,
     < 1651200 ((1555 * 1000000 * 4) / (1024 * 1024)) >,
     < 1900800 ((1708 * 1000000 * 4) / (1024 * 1024)) >,
     < 2380800 ((2092 * 1000000 * 4) / (1024 * 1024)) >,
     < 2707200 ((3196 * 1000000 * 4) / (1024 * 1024)) >;
   };
  };

  cpu4_computemon: qcom,cpu4-computemon {
   compatible = "qcom,arm-compute-mon";
   qcom,target-dev = <&cpu4_cpu_ddr_latfloor>;
   qcom,cpulist = <&CPU4 &CPU5 &CPU6>;
   ddr4-map {
    qcom,ddr-type = <7>;
    qcom,core-dev-table =
     < 691200 ((451 * 1000000 * 4) / (1024 * 1024)) >,
     < 1228800 ((547 * 1000000 * 4) / (1024 * 1024)) >,
     < 1516800 ((768 * 1000000 * 4) / (1024 * 1024)) >,
     < 1651200 ((1017 * 1000000 * 4) / (1024 * 1024)) >,
     < 1900800 ((1555 * 1000000 * 4) / (1024 * 1024)) >,
     < 2400000 ((1708 * 1000000 * 4) / (1024 * 1024)) >,
     < 2707200 ((2133 * 1000000 * 4) / (1024 * 1024)) >;
   };

   ddr5-map {
    qcom,ddr-type = <8>;
    qcom,core-dev-table =
     < 691200 ((451 * 1000000 * 4) / (1024 * 1024)) >,
     < 1228800 ((547 * 1000000 * 4) / (1024 * 1024)) >,
     < 1516800 ((768 * 1000000 * 4) / (1024 * 1024)) >,
     < 1651200 ((1555 * 1000000 * 4) / (1024 * 1024)) >,
     < 1900800 ((1708 * 1000000 * 4) / (1024 * 1024)) >,
     < 2400000 ((2092 * 1000000 * 4) / (1024 * 1024)) >,
     < 2707200 ((3196 * 1000000 * 4) / (1024 * 1024)) >;
   };
  };

  cpu4_llcc_computemon: qcom,cpu4-llcc-computemon {
   compatible = "qcom,arm-compute-mon";
   qcom,target-dev = <&cpu4_cpu_llcc_latfloor>;
   qcom,cpulist = <&CPU4 &CPU5 &CPU6 &CPU7>;
   qcom,core-dev-table =
    < 1900800 ((150 * 1000000 * 16) / (1024 * 1024)) >,
    < 2707200 ((600 * 1000000 * 16) / (1024 * 1024)) >;
  };

  cpu7_computemon: qcom,cpu7-computemon {
   compatible = "qcom,arm-compute-mon";
   qcom,target-dev = <&cpu7_cpu_ddr_latfloor>;
   qcom,cpulist = <&CPU7>;
   ddr4-map {
    qcom,ddr-type = <7>;
    qcom,core-dev-table =
     < 2380800 ((451 * 1000000 * 4) / (1024 * 1024)) >,
     < 2707200 ((2133 * 1000000 * 4) / (1024 * 1024)) >;
   };

   ddr5-map {
    qcom,ddr-type = <8>;
    qcom,core-dev-table =
     < 2380800 ((451 * 1000000 * 4) / (1024 * 1024)) >,
     < 2707200 ((3196 * 1000000 * 4) / (1024 * 1024)) >;
   };
  };

  cpu7_l3_computemon: qcom,cpu7-l3-computemon {
   compatible = "qcom,arm-compute-mon";
   qcom,cpulist = <&CPU7>;
   qcom,target-dev = <&cpu7_cpu_l3_latfloor>;
   qcom,core-dev-table =
    < 2035200 300000000 >,
    < 2707200 1516800000 >;
  };

  cpu4_qoslatmon: qcom,cpu4-qoslatmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,cpulist = <&CPU4 &CPU5 &CPU6 &CPU7>;
   qcom,target-dev = <&cpu4_cpu_ddr_qoslat>;
   qcom,cachemiss-ev = <0x1000>;
   qcom,core-dev-table =
    < 300000 1 >,
    < 3000000 2 >;
  };

  cpu7_qoslatmon: qcom,cpu7-qoslatmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,cpulist = <&CPU7>;
   qcom,target-dev = <&cpu7_cpu_ddr_qoslatfloor>;
   qcom,cachemiss-ev = <0x1000>;
   qcom,core-dev-table =
    < 2035200 1 >,
    < 2707200 2 >;
  };
 };

 rimps: qcom,rimps@17C00000 {
  #address-cells = <2>;
  #size-cells = <2>;
  compatible = "qcom,rimps";
  reg = <0x17C00000 0x10>,
   <0x18590000 0x2000>;
  #mbox-cells = <1>;
  interrupts = <0 62 4>;
 };

 cpu0_grp: qcom,cpu0_grp {
  compatible = "qcom,rimps-memlat-cpugrp";
  qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0x185098E0 0x320>;
  reg-names = "pmu-base";

  cpu0_rimps_l3_latmon: qcom,cpu0-rimps-l3-latmon {
   compatible = "qcom,rimps-memlat-mon-l3";
   qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3>;
   qcom,cachemiss-ev = <0x17>;
   reg = <0x18590100 0xa0>, <0x18590340 0x4>;
   reg-names = "ftbl-base", "perf-base";

   qcom,core-dev-table =
    < 300000 300000000 >,
    < 691200 556800000 >,
    < 806400 652800000 >,
    < 940800 768000000 >,
    < 1152000 844800000 >,
    < 1324800 1065600000 >,
    < 1516800 1190400000 >,
    < 1651200 1305600000 >,
    < 1804800 1516800000 >;
  };
 };

 cpu4_grp: qcom,cpu4_grp {
  compatible = "qcom,rimps-memlat-cpugrp";
  qcom,cpulist = <&CPU4 &CPU5 &CPU6>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0x185098E0 0x320>;
  reg-names = "pmu-base";

  cpu4_rimps_l3_latmon: qcom,cpu4-rimps-l3-latmon {
   compatible = "qcom,rimps-memlat-mon-l3";
   qcom,cpulist = <&CPU4 &CPU5 &CPU6>;
   qcom,cachemiss-ev = <0x17>;
   qcom,wb-ev = <0x18>;
   qcom,access-ev = <0x2B>;
   reg = <0x18590100 0xa0>, <0x18590340 0x4>;
   reg-names = "ftbl-base", "perf-base";

   qcom,core-dev-table =
    < 940800 556800000 >,
    < 1228800 768000000 >,
    < 1651200 1190400000 >,
    < 1900800 1401600000 >,
    < 2400000 1516800000 >;
  };
 };

 cpu7_grp: qcom,cpu7_grp {
  compatible = "qcom,rimps-memlat-cpugrp";
  qcom,cpulist = <&CPU7>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0x185098E0 0x320>;
  reg-names = "pmu-base";

  cpu7_rimps_l3_latmon: qcom,cpu7-rimps-l3-latmon {
   compatible = "qcom,rimps-memlat-mon-l3";
   qcom,cpulist = <&CPU7>;
   qcom,cachemiss-ev = <0x17>;
   qcom,wb-ev = <0x18>;
   qcom,access-ev = <0x2B>;
   reg = <0x18590100 0xa0>, <0x18590340 0x4>;
   reg-names = "ftbl-base", "perf-base";

   qcom,core-dev-table =
    < 1056000 556800000 >,
    < 1324800 768000000 >,
    < 1766400 1190400000 >,
    < 2208000 1401600000 >,
    < 2707200 1516800000 >;
  };
 };

 scmi: qcom,scmi {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "arm,scmi";
  mboxes = <&rimps 0>;
  mbox-names = "tx";
  shmem = <&cpu_scp_lpri>;

  scmi_memlat: protocol@80 {
   reg = <0x80>;
   #clock-cells = <1>;
  };

  scmi_perf_lock: protocol@81 {
   reg = <0x81>;
   #clock-cells = <1>;
  };
 };

 rimps_log: qcom,rimps_log@18509C00 {
  compatible = "qcom,rimps-log";
  reg = <0x18509C00 0x200>,
    <0x18509E00 0x200>;
  mboxes = <&rimps 1>;
 };

 apps_rsc: rsc@18200000 {
  label = "apps_rsc";
  compatible = "qcom,rpmh-rsc";
  reg = <0x18200000 0x10000>,
        <0x18210000 0x10000>,
        <0x18220000 0x10000>;
  reg-names = "drv-0", "drv-1", "drv-2";
  interrupts = <0 3 4>,
        <0 4 4>,
        <0 5 4>;
  qcom,tcs-offset = <0xd00>;
  qcom,drv-id = <2>;
  qcom,tcs-config = <2 2>,
      <0 3>,
      <1 3>,
      <3 0>;

  system_pm {
   compatible = "qcom,system-pm";
  };

  apps_bcm_voter: bcm_voter {
   compatible = "qcom,bcm-voter";
  };

  rpmhcc: qcom,rpmhclk {
   compatible = "qcom,yupik-rpmh-clk";
   #clock-cells = <1>;
  };

 };

 disp_rsc: rsc@af20000 {
  label = "disp_rsc";
  compatible = "qcom,rpmh-rsc";
  reg = <0xaf20000 0x10000>;
  reg-names = "drv-0";
  interrupts = <0 129 4>;
  qcom,tcs-offset = <0x1c00>;
  qcom,drv-id = <0>;
  qcom,tcs-config = <2 0>,
      <0 1>,
      <1 1>,
      <3 0>;

  disp_bcm_voter: bcm_voter {
   compatible = "qcom,bcm-voter";
   qcom,tcs-wait = <(1 << 0)>;
  };

  sde_rsc_rpmh {
   compatible = "qcom,sde-rsc-rpmh";
   cell-index = <0>;
  };
 };

 spmi_bus: qcom,spmi@c440000 {
  compatible = "qcom,spmi-pmic-arb";
  reg = <0xc440000 0x1100>,
        <0xc600000 0x2000000>,
        <0xe600000 0x100000>,
        <0xe700000 0xa0000>,
        <0xc40a000 0x26000>;
  reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
  interrupts-extended = <&pdc 1 4>;
  interrupt-names = "periph_irq";
  interrupt-controller;
  #interrupt-cells = <4>;
  #address-cells = <2>;
  #size-cells = <0>;
  cell-index = <0>;
  qcom,channel = <0>;
  qcom,ee = <0>;
 };

 spmi_debug_bus: qcom,spmi-debug@6b12000 {
  compatible = "qcom,spmi-pmic-arb-debug";
  reg = <0x6b12000 0x60>, <0x7820b0 0x4>;
  reg-names = "core", "fuse";
  clocks = <&aopcc 0>;
  clock-names = "core_clk";
  qcom,fuse-disable-bit = <24>;
  #address-cells = <2>;
  #size-cells = <0>;
  status = "disabled";

  qcom,pmk8350-debug@0 {
   compatible = "qcom,spmi-pmic";
   reg = <0 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };

  qcom,pm7325-debug@1 {
   compatible = "qcom,spmi-pmic";
   reg = <1 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };

  qcom,pm8350c-debug@2 {
   compatible = "qcom,spmi-pmic";
   reg = <2 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };

  qcom,pm8350b-debug@3 {
   compatible = "qcom,spmi-pmic";
   reg = <3 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };

  qcom,pmr735a-debug@5 {
   compatible = "qcom,spmi-pmic";
   reg = <4 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };
 };

 qcom,pmic_glink {
  compatible = "qcom,pmic-glink";
  qcom,pmic-glink-channel = "PMIC_RTR_ADSP_APPS";
  qcom,subsys-name = "adsp";
  qcom,protection-domain = "tms/servreg", "msm/adsp/charger_pd";

  battery_charger: qcom,battery_charger {
   compatible = "qcom,battery-charger";
  };

  qcom,ucsi {
   compatible = "qcom,ucsi-glink";
   port {
    usb_port0_connector: endpoint {
     remote-endpoint = <&usb_port0>;
    };
   };
  };

  altmode: qcom,altmode {
   compatible = "qcom,altmode-glink";
   #altmode-cells = <1>;
  };
 };

 qcom,pmic_glink_log {
  compatible = "qcom,pmic-glink";
  qcom,pmic-glink-channel = "PMIC_LOGS_ADSP_APPS";

  qcom,battery_debug {
   compatible = "qcom,battery-debug";
  };

  spmi_glink_debug: qcom,spmi_glink_debug {
   compatible = "qcom,spmi-glink-debug";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";


   spmi@0 {
    reg = <0>;
    #address-cells = <2>;
    #size-cells = <0>;

    qcom,pm8350b-debug@3 {
     compatible = "qcom,spmi-pmic";
     reg = <3 0>;
     qcom,can-sleep;
    };
   };


   spmi@1 {
    reg = <1>;
    #address-cells = <2>;
    #size-cells = <0>;

    qcom,smb1394-debug@b {
     compatible = "qcom,spmi-pmic";
     reg = <11 0>;
     qcom,can-sleep;
    };

    qcom,smb1394-debug@c {
     compatible = "qcom,spmi-pmic";
     reg = <12 0>;
     qcom,can-sleep;
    };

   };
  };
 };

 thermal_zones: thermal-zones {
 };

 qmi_tmd: qmi-tmd-devices {
  compatible = "qcom,qmi-cooling-devices";
 };

 tcsr_mutex_block: syscon@1f40000 {
  compatible = "syscon";
  reg = <0x1f40000 0x20000>;
 };

 tcsr_mutex: hwlock {
  compatible = "qcom,tcsr-mutex";
  syscon = <&tcsr_mutex_block 0 0x1000>;
  #hwlock-cells = <1>;
 };

 tcsr: syscon@1fc0000 {
  compatible = "syscon";
  reg = <0x1fc0000 0x30000>;
 };

 smem: qcom,smem {
  compatible = "qcom,smem";
  memory-region = <&smem_mem>;
  hwlocks = <&tcsr_mutex 3>;
 };

 qcom,smp2p-adsp {
  compatible = "qcom,smp2p";
  qcom,smem = <443>, <429>;
  interrupt-parent = <&ipcc_mproc>;
  interrupts = <3 2
         1>;
  mboxes = <&ipcc_mproc 3
     2>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  adsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  adsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_rdbg2_out: qcom,smp2p-rdbg2-out {
   qcom,entry-name = "rdbg";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_rdbg2_in: qcom,smp2p-rdbg2-in {
   qcom,entry-name = "rdbg";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  sleepstate_smp2p_out: sleepstate-out {
   qcom,entry-name = "sleepstate";
   #qcom,smem-state-cells = <1>;
  };

  sleepstate_smp2p_in: qcom,sleepstate-in {
   qcom,entry-name = "sleepstate_see";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 qcom,smp2p_sleepstate {
  compatible = "qcom,smp2p-sleepstate";
  qcom,smem-states = <&sleepstate_smp2p_out 0>;
  interrupt-parent = <&sleepstate_smp2p_in>;
  interrupts = <0 0>;
  interrupt-names = "smp2p-sleepstate-in";
 };

 qcom,smp2p-nsp {
  compatible = "qcom,smp2p";
  qcom,smem = <94>, <432>;
  interrupt-parent = <&ipcc_mproc>;
  interrupts = <6 2
         1>;
  mboxes = <&ipcc_mproc 6 2>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <5>;

  cdsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  cdsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_rdbg5_out: qcom,smp2p-rdbg5-out {
   qcom,entry-name = "rdbg";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_rdbg5_in: qcom,smp2p-rdbg5-in {
   qcom,entry-name = "rdbg";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 qcom,smp2p-modem {
  compatible = "qcom,smp2p";
  qcom,smem = <435>, <428>;
  interrupt-parent = <&ipcc_mproc>;
  interrupts = <2 2
         1>;
  mboxes = <&ipcc_mproc 2 2>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;

  modem_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  modem_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_ipa_1_out: qcom,smp2p-ipa-1-out {
   qcom,entry-name = "ipa";
   #qcom,smem-state-cells = <1>;
  };


  smp2p_ipa_1_in: qcom,smp2p-ipa-1-in {
   qcom,entry-name = "ipa";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 qcom,smp2p-wpss {
  compatible = "qcom,smp2p";
  qcom,smem = <617>, <616>;
  interrupt-parent = <&ipcc_mproc>;
  interrupts = <24 2
         1>;
  mboxes = <&ipcc_mproc 24 2>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <13>;

  wpss_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  wpss_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_wlan_1_in: qcom,smp2p-wlan-1-in {
   qcom,entry-name = "wlan";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_wlan_1_out: qcom,smp2p-wlan-1-out {
   qcom,entry-name = "wlan";
   #qcom,smem-state-cells = <1>;
  };
 };

 qcom,glink {
  compatible = "qcom,glink";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  glink_modem: modem {
   qcom,remote-pid = <1>;
   transport = "smem";
   mboxes = <&ipcc_mproc 2
      0>;
   mbox-names = "mpss_smem";
   interrupt-parent = <&ipcc_mproc>;
   interrupts = <2
       0
       1>;

   label = "modem";
   qcom,glink-label = "mpss";

   qcom,modem_qrtr {
    qcom,glink-channels = "IPCRTR";
    qcom,low-latency;
    qcom,intents = <0x800 5
      0x2000 3
      0x4400 2>;
   };

   qcom,modem_ds {
    qcom,glink-channels = "DS";
    qcom,intents = <0x4000 0x2>;
   };

   qcom,modem_glink_ssr {
    qcom,glink-channels = "glink_ssr";
    qcom,notify-edges = <&glink_adsp>,
          <&glink_wpss>;
   };
  };

  glink_adsp: adsp {
   qcom,remote-pid = <2>;
   transport = "smem";
   mboxes = <&ipcc_mproc 3
      0>;
   mbox-names = "adsp_smem";
   interrupt-parent = <&ipcc_mproc>;
   interrupts = <3
       0
       1>;

   label = "adsp";
   qcom,glink-label = "lpass";

   qcom,adsp_qrtr {
    qcom,glink-channels = "IPCRTR";
    qcom,intents = <0x800 5
      0x2000 3
      0x4400 2>;
    qcom,non-wake-svc = <0x51
      0x190>;
   };

   qcom,adsp_glink_ssr {
    qcom,glink-channels = "glink_ssr";
    qcom,notify-edges = <&glink_modem>,
          <&glink_cdsp>,
          <&glink_wpss>;
   };

   qcom,pmic_glink_rpmsg {
    qcom,glink-channels = "PMIC_RTR_ADSP_APPS";
   };

   qcom,pmic_glink_log_rpmsg {
    qcom,glink-channels = "PMIC_LOGS_ADSP_APPS";
    qcom,intents = <0x800 5
      0xc00 3>;
   };
  };

  glink_cdsp: cdsp {
   qcom,remote-pid = <5>;
   transport = "smem";
   mboxes = <&ipcc_mproc 6
      0>;
   mbox-names = "dsps_smem";
   interrupt-parent = <&ipcc_mproc>;
   interrupts = <6
       0
       1>;

   label = "cdsp";
   qcom,glink-label = "cdsp";

   qcom,cdsp_qrtr {
    qcom,glink-channels = "IPCRTR";
    qcom,intents = <0x800 5
      0x2000 3
      0x4400 2>;
   };

   qcom,cdsp_glink_ssr {
    qcom,glink-channels = "glink_ssr";
    qcom,notify-edges = <&glink_adsp>,
          <&glink_wpss>;
   };

   qcom,msm_cdsprm_rpmsg {
    compatible = "qcom,msm-cdsprm-rpmsg";
    qcom,glink-channels = "cdsprmglink-apps-dsp";
    qcom,intents = <0x20 12>;

    msm_cdsp_rm: qcom,msm_cdsp_rm {
     compatible = "qcom,msm-cdsp-rm";
     qcom,qos-latency-us = <70>;
     qcom,qos-maxhold-ms = <20>;
    };
   };
  };

  glink_wpss: wpss {
   qcom,remote-pid = <13>;
   transport = "smem";
   mboxes = <&ipcc_mproc 24
      0>;
   mbox-names = "wpss_smem";
   interrupt-parent = <&ipcc_mproc>;
   interrupts = <24
       0
       1>;

   label = "wpss";
   qcom,glink-label = "wpss";

   qcom,wpss_qrtr {
    qcom,glink-channels = "IPCRTR";
    qcom,intents = <0x800 5
      0x2000 3
      0x4400 2>;
   };

   qcom,wpss_glink_ssr {
    qcom,glink-channels = "glink_ssr";
    qcom,notify-edges = <&glink_modem>,
          <&glink_adsp>,
          <&glink_cdsp>;
   };
  };
 };

 qcom,glinkpkt {
  compatible = "qcom,glinkpkt";

  qcom,glinkpkt-at-mdm0 {
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DS";
   qcom,glinkpkt-dev-name = "at_mdm0";
  };

  qcom,glinkpkt-apr-apps2 {
   qcom,glinkpkt-edge = "adsp";
   qcom,glinkpkt-ch-name = "apr_apps2";
   qcom,glinkpkt-dev-name = "apr_apps2";
  };

  qcom,glinkpkt-data40-cntl {
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA40_CNTL";
   qcom,glinkpkt-dev-name = "smdcntl8";
  };

  qcom,glinkpkt-data1 {
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA1";
   qcom,glinkpkt-dev-name = "smd7";
  };

  qcom,glinkpkt-data4 {
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA4";
   qcom,glinkpkt-dev-name = "smd8";
  };

  qcom,glinkpkt-data11 {
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA11";
   qcom,glinkpkt-dev-name = "smd11";
  };
 };

 pil_wpss: qcom,wpss@8a00000 {
  compatible = "qcom,pil-tz-generic";

  clocks = <&rpmhcc 0>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  vdd_cx-supply = <&VDD_CX_LEVEL>;
  qcom,vdd_cx-uV-uA = <384 100000>;
  vdd_mx-supply = <&VDD_MX_LEVEL>;
  qcom,vdd_mx-uV-uA = <384 100000>;
  qcom,proxy-reg-names = "vdd_cx","vdd_mx";

  qcom,firmware-name = "wpss";
  memory-region = <&pil_wpss_mem>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,minidump-id = <4>;
  qcom,ssctl-instance-id = <0x19>;
  qcom,pas-id = <0x6>;
  qcom,smem-id = <626>;
  qcom,signal-aop;
  qcom,complete-ramdump;
  qcom,ignore-ssr-failure;


  interrupts-extended = <&intc 0 587 4>,
    <&wpss_smp2p_in 0 0>,
    <&wpss_smp2p_in 2 0>,
    <&wpss_smp2p_in 1 0>,
    <&wpss_smp2p_in 3 0>,
    <&wpss_smp2p_in 7 0>;

  interrupt-names = "qcom,wdog",
    "qcom,err-fatal",
    "qcom,proxy-unvote",
    "qcom,err-ready",
    "qcom,stop-ack",
    "qcom,shutdown-ack";


  qcom,smem-states = <&wpss_smp2p_out 0>;
  qcom,smem-state-names = "qcom,force-stop";

  mboxes = <&qmp_aop 0>;
  mbox-names = "wpss-pil";
 };

 qmp_aop: qcom,qmp-aop@c300000 {
  compatible = "qcom,qmp-mbox";
  mboxes = <&ipcc_mproc 0
     0>;
  mbox-names = "aop_qmp";
  interrupt-parent = <&ipcc_mproc>;
  interrupts = <0
         0
         1>;
  reg = <0xc300000 0x400>;
  reg-names = "msgram";

  label = "aop";
  qcom,early-boot;
  priority = <0>;
  mbox-desc-offset = <0x0>;
  #mbox-cells = <1>;
 };

 aop-msg-client {
  compatible = "qcom,debugfs-qmp-client";
  mboxes = <&qmp_aop 0>;
  mbox-names = "aop";
 };

 qcom-secure-buffer {
  compatible = "qcom,secure-buffer";
  qcom,vmid-cp-camera-preview-ro;
 };

 qcom-mem-buf {
  compatible = "qcom,mem-buf";
  qcom,mem-buf-capabilities = "supplier";
 };

 pil_scm_pas {
  compatible = "qcom,pil-tz-scm-pas";
  interconnects = <&aggre2_noc 37 &mc_virt 512>;
 };

 sdhc_1: sdhci@7C4000 {
  compatible = "qcom,sdhci-msm-v5";
  reg = <0x007C4000 0x1000>, <0x007C5000 0x1000>,
        <0x007c8000 0x8000>, <0x7d0000 0x9000>;
  reg-names = "hc_mem", "cqhci_mem", "cqhci_ice",
       "cqhci_ice_hwkm";

  iommus = <&apps_smmu 0xc0 0x0>;
  dma-coherent;
  qcom,iommu-dma = "fastmap";
  qcom,iommu-dma-addr-pool = <0x40000000 0x20000000>;
  qcom,iommu-geometry = <0x40000000 0x20000000>;

  interrupts = <0 652 4>,
    <0 656 4>;
  interrupt-names = "hc_irq", "pwr_irq";

  clocks = <&gcc 107>,
   <&gcc 106>,
   <&gcc 109>;
  clock-names = "core", "iface", "ice_core";

  qcom,ice-clk-rates = <300000000 100000000>;

  interconnects = <&aggre1_noc 47 &mc_virt 512>,
   <&gem_noc 2 &cnoc2 551>;
  interconnect-names = "sdhc-ddr","cpu-sdhc";
  qcom,msm-bus,name = "sdhc1";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =

   <0 0>, <0 0>,

   <1000 590000>, <2000 1590000>,

   <50000 590000>, <30000 1590000>,

   <80000 590000>, <40000 1590000>,

   <100000 590000>, <50000 1590000>,

   <150000 2060000>, <80000 6440000>,

   <261438 2060000>, <300000 6440000>,

   <1338562 4096000>, <1338562 9170000>;
  qcom,bus-bw-vectors-bps = <0 400000 25000000 50000000
   100000000 200000000 400000000 4294967295>;


  qcom,dll-hsr-list = <0x000f642c 0x0 0x0 0x2C010800 0x80040868>;

  mmc-ddr-1_8v;
  mmc-hs200-1_8v;
  mmc-hs400-1_8v;
  mmc-hs400-enhanced-strobe;

  cap-mmc-hw-reset;

  bus-width = <8>;
  non-removable;
  supports-cqe;

  qcom,devfreq,freq-table = <50000000 200000000>;
  qcom,scaling-lower-bus-speed-mode = "DDR52";


  resets = <&gcc 6>;
  reset-names = "core_reset";

  status = "disabled";

  qos0 {
   mask = <0x0f>;
   vote = <61>;
  };

  qos1 {
   mask = <0xf0>;
   vote = <67>;
  };
 };

 sdhc_2: sdhci@8804000 {
  compatible = "qcom,sdhci-msm-v5";
  reg = <0x08804000 0x1000>;
  reg-names = "hc_mem";

  iommus = <&apps_smmu 0x100 0x0>;
  dma-coherent;
  qcom,iommu-dma = "bypass";

  interrupts = <0 207 4>,
    <0 223 4>;
  interrupt-names = "hc_irq", "pwr_irq";

  clocks = <&gcc 112>, <&gcc 111>;
  clock-names = "core", "iface";

  bus-width = <4>;

  interconnects = <&aggre1_noc 48 &mc_virt 512>,
   <&gem_noc 2 &cnoc2 552>;
  interconnect-names = "sdhc-ddr","cpu-sdhc";
  qcom,msm-bus,name = "sdhc2";
  qcom,msm-bus,num-cases = <7>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =

   <0 0>, <0 0>,

   <1000 590000>, <2000 1590000>,

   <50000 590000>, <30000 1590000>,

   <80000 590000>, <40000 1590000>,

   <100000 590000>, <50000 1590000>,

   <261438 2060000>, <300000 6440000>,

   <1338562 4096000>, <1338562 9170000>;
  qcom,bus-bw-vectors-bps = <0 400000 25000000 50000000
   100000000 200000000 4294967295>;


  qcom,dll-hsr-list = <0x0007642c 0x0 0x10 0x2C010800 0x80040868>;

  qcom,devfreq,freq-table = <50000000 202000000>;

  status = "disabled";

  qos0 {
   mask = <0x0f>;
   vote = <61>;
  };

  qos1 {
   mask = <0xf0>;
   vote = <67>;
  };
 };

 qcom,trustedvm@d0800000 {
  compatible = "qcom,pil-tz-generic";
  status = "ok";
  qcom,pas-id = <28>;
  qcom,firmware-name = "trustedvm";
  memory-region = <&pil_trustedvm_mem>;
 };

 qcom,guestvm_loader {
  compatible = "qcom,guestvm-loader";
  image_to_be_loaded = "trustedvm";
 };

 qcom,svm_neuron_block {
  compatible = "qcom,neuron-service";
  #address-cells = <1>;
  #size-cells = <0>;
  protocol {
   compatible = "qcom,neuron-protocol-block";
   processes = "server";
  };

  application {
   compatible = "qcom,neuron-block-server";
  };

  channel@0 {
   compatible = "qcom,neuron-channel-haven-shmem";
   reg = <0>;
   class = "message-queue";
   direction = "receive";
   max-size = <0 65536>;
   shared-buffer = <&chan0_shbuf>;
   qcom,primary;
   haven-label = <1>;
   peer-name = <2>;
  };

  channel@1 {
   compatible = "qcom,neuron-channel-haven-shmem";
   reg = <1>;
   class = "message-queue";
   direction = "send";
   max-size = <0 65536>;
   shared-buffer = <&chan1_shbuf>;
   qcom,primary;
   haven-label = <2>;
   peer-name = <2>;
  };
 };

 qrtr-haven {
  compatible = "qcom,qrtr-haven";
  qcom,master;
  haven-label = <3>;
  peer-name = <2>;
  shared-buffer = <&qrtr_shbuf>;
 };

 pil_modem: qcom,mss@4080000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x4080000 0x100>;

  vdd_cx-supply = <&VDD_CX_LEVEL>;
  qcom,vdd_cx-uV-uA = <384 100000>;
  vdd_mss-supply = <&VDD_MODEM_LEVEL>;
  qcom,vdd_mss-uV-uA = <384 100000>;
  qcom,proxy-reg-names = "vdd_cx", "vdd_mss";

  clocks = <&rpmhcc 0>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  qcom,pas-id = <4>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <421>;
  qcom,sysmon-id = <0>;
  qcom,minidump-id = <3>;
  qcom,ssctl-instance-id = <0x12>;
  qcom,firmware-name = "modem";
  memory-region = <&pil_mpss_mem>;
  qcom,signal-aop;
  qcom,complete-ramdump;

  interconnects = <&mc_virt 3 &mc_virt 512>;


  interrupts-extended = <&intc 0 264 4>,
    <&modem_smp2p_in 0 0>,
    <&modem_smp2p_in 2 0>,
    <&modem_smp2p_in 1 0>,
    <&modem_smp2p_in 3 0>,
    <&modem_smp2p_in 7 0>;

  interrupt-names = "qcom,wdog",
    "qcom,err-fatal",
    "qcom,proxy-unvote",
    "qcom,err-ready",
    "qcom,stop-ack",
    "qcom,shutdown-ack";


  qcom,smem-states = <&modem_smp2p_out 0>;
  qcom,smem-state-names = "qcom,force-stop";

  mboxes = <&qmp_aop 0>;
  mbox-names = "mss-pil";
 };

 qcom,lpass@3700000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x3700000 0x00100>;

  vdd_cx-supply = <&VDD_LPI_CX_LEVEL>;
  qcom,vdd_cx-uV-uA = <384 0>;
  vdd_mx-supply = <&VDD_LPI_MX_LEVEL>;
  qcom,vdd_mx-uV-uA = <384 0>;
  qcom,proxy-reg-names = "vdd_cx","vdd_mx";

  clocks = <&rpmhcc 0>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  qcom,pas-id = <1>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <423>;
  qcom,minidump-id = <5>;
  qcom,sysmon-id = <1>;
  qcom,ssctl-instance-id = <0x14>;
  qcom,firmware-name = "adsp";
  memory-region = <&pil_adsp_mem>;
  qcom,signal-aop;
  qcom,complete-ramdump;
  qcom,minidump-as-elf32;


  interrupts-extended = <&pdc 6 4>,
    <&adsp_smp2p_in 0 0>,
    <&adsp_smp2p_in 2 0>,
    <&adsp_smp2p_in 1 0>,
    <&adsp_smp2p_in 3 0>,
    <&adsp_smp2p_in 7 0>;

  interrupt-names = "qcom,wdog",
    "qcom,err-fatal",
    "qcom,proxy-unvote",
    "qcom,err-ready",
    "qcom,stop-ack",
    "qcom,shutdown-ack";


  qcom,smem-states = <&adsp_smp2p_out 0>;
  qcom,smem-state-names = "qcom,force-stop";

  mboxes = <&qmp_aop 0>;
  mbox-names = "adsp-pil";
 };

 qcom,turing@a300000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xa300000 0x100000>;

  vdd_cx-supply = <&VDD_CX_LEVEL>;
  qcom,vdd_cx-uV-uA = <384 100000>;
  vdd_mx-supply = <&VDD_MX_LEVEL>;
  qcom,vdd_mx-uV-uA = <384 100000>;
  qcom,proxy-reg-names = "vdd_cx","vdd_mx";

  clocks = <&rpmhcc 0>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  qcom,pas-id = <18>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <601>;
  qcom,minidump-id = <7>;
  qcom,sysmon-id = <7>;
  qcom,ssctl-instance-id = <0x17>;
  qcom,firmware-name = "cdsp";
  memory-region = <&pil_cdsp_mem>;
  qcom,signal-aop;
  qcom,complete-ramdump;
  qcom,minidump-as-elf32;

  interconnects = <&nsp_noc 40 &mc_virt 512>;


  interrupts-extended = <&intc 0 578 4>,
    <&cdsp_smp2p_in 0 0>,
    <&cdsp_smp2p_in 2 0>,
    <&cdsp_smp2p_in 1 0>,
    <&cdsp_smp2p_in 3 0>,
    <&cdsp_smp2p_in 7 0>;

  interrupt-names = "qcom,wdog",
    "qcom,err-fatal",
    "qcom,proxy-unvote",
    "qcom,err-ready",
    "qcom,stop-ack",
    "qcom,shutdown-ack";


  qcom,smem-states = <&cdsp_smp2p_out 0>;
  qcom,smem-state-names = "qcom,force-stop";

  mboxes = <&qmp_aop 0>;
  mbox-names = "cdsp-pil";
 };

 qcom,rmtfs_sharedmem@0 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x0 0x280000>;
  reg-names = "rmtfs";
  qcom,client-id = <0x00000001>;
  qcom,vm-nav-path;
 };

 mem_dump {
  compatible = "qcom,mem-dump";
  memory-region = <&dump_mem>;

  c0_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x0>;
  };

  c100_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x1>;
  };

  c200_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x2>;
  };

  c300_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x3>;
  };

  c400_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x4>;
  };

  c500_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x5>;
  };

  c600_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x6>;
  };

  c700_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x7>;
  };

  c0_scandump {
   qcom,dump-size = <0x10100>;
   qcom,dump-id = <0x130>;
  };

  c100_scandump {
   qcom,dump-size = <0x10100>;
   qcom,dump-id = <0x131>;
  };

  c200_scandump {
   qcom,dump-size = <0x10100>;
   qcom,dump-id = <0x132>;
  };

  c300_scandump {
   qcom,dump-size = <0x10100>;
   qcom,dump-id = <0x133>;
  };

  c400_scandump {
   qcom,dump-size = <0x40000>;
   qcom,dump-id = <0x134>;
  };

  c500_scandump {
   qcom,dump-size = <0x40000>;
   qcom,dump-id = <0x135>;
  };

  c600_scandump {
   qcom,dump-size = <0x40000>;
   qcom,dump-id = <0x136>;
  };

  c700_scandump {
   qcom,dump-size = <0x40000>;
   qcom,dump-id = <0x137>;
  };

  cpuss_reg {
   qcom,dump-size = <0x30000>;
   qcom,dump-id = <0xef>;
  };

  l1_icache0 {
   qcom,dump-size = <0x10900>;
   qcom,dump-id = <0x60>;
  };

  l1_icache100 {
   qcom,dump-size = <0x10900>;
   qcom,dump-id = <0x61>;
  };

  l1_icache200 {
   qcom,dump-size = <0x10900>;
   qcom,dump-id = <0x62>;
  };

  l1_icache300 {
   qcom,dump-size = <0x10900>;
   qcom,dump-id = <0x63>;
  };

  l1_icache400 {
   qcom,dump-size = <0x15100>;
   qcom,dump-id = <0x64>;
  };

  l1_icache500 {
   qcom,dump-size = <0x15100>;
   qcom,dump-id = <0x65>;
  };

  l1_icache600 {
   qcom,dump-size = <0x15100>;
   qcom,dump-id = <0x66>;
  };

  l1_icache700 {
   qcom,dump-size = <0x32100>;
   qcom,dump-id = <0x67>;
  };

  l1_dcache0 {
   qcom,dump-size = <0x9100>;
   qcom,dump-id = <0x80>;
  };

  l1_dcache100 {
   qcom,dump-size = <0x9100>;
   qcom,dump-id = <0x81>;
  };

  l1_dcache200 {
   qcom,dump-size = <0x9100>;
   qcom,dump-id = <0x82>;
  };

  l1_dcache300 {
   qcom,dump-size = <0x9100>;
   qcom,dump-id = <0x83>;
  };

  l1_dcache400 {
   qcom,dump-size = <0x9100>;
   qcom,dump-id = <0x84>;
  };

  l1_dcache500 {
   qcom,dump-size = <0x9100>;
   qcom,dump-id = <0x85>;
  };

  l1_dcache600 {
   qcom,dump-size = <0x9100>;
   qcom,dump-id = <0x86>;
  };

  l1_dcache700 {
   qcom,dump-size = <0x12100>;
   qcom,dump-id = <0x87>;
  };

  l1_itlb400 {
   qcom,dump-size = <0x300>;
   qcom,dump-id = <0x24>;
  };

  l1_itlb500 {
   qcom,dump-size = <0x300>;
   qcom,dump-id = <0x25>;
  };

  l1_itlb600 {
   qcom,dump-size = <0x300>;
   qcom,dump-id = <0x26>;
  };

  l1_itlb700 {
   qcom,dump-size = <0x400>;
   qcom,dump-id = <0x27>;
  };

  l1_dtlb400 {
   qcom,dump-size = <0x300>;
   qcom,dump-id = <0x44>;
  };

  l1_dtlb500 {
   qcom,dump-size = <0x300>;
   qcom,dump-id = <0x45>;
  };

  l1_dtlb600 {
   qcom,dump-size = <0x300>;
   qcom,dump-id = <0x46>;
  };

  l1_dtlb700 {
   qcom,dump-size = <0x3a0>;
   qcom,dump-id = <0x47>;
  };

  l2_cache400 {
   qcom,dump-size = <0x90100>;
   qcom,dump-id = <0xc4>;
  };

  l2_cache500 {
   qcom,dump-size = <0x90100>;
   qcom,dump-id = <0xc5>;
  };

  l2_cache600 {
   qcom,dump-size = <0x90100>;
   qcom,dump-id = <0xc6>;
  };

  l2_cache700 {
   qcom,dump-size = <0x120100>;
   qcom,dump-id = <0xc7>;
  };

  l2_tlb0 {
   qcom,dump-size = <0x5b00>;
   qcom,dump-id = <0x120>;
  };

  l2_tlb100 {
   qcom,dump-size = <0x5b00>;
   qcom,dump-id = <0x121>;
  };

  l2_tlb200 {
   qcom,dump-size = <0x5b00>;
   qcom,dump-id = <0x122>;
  };

  l2_tlb300 {
   qcom,dump-size = <0x5b00>;
   qcom,dump-id = <0x123>;
  };

  l2_tlb400 {
   qcom,dump-size = <0x6100>;
   qcom,dump-id = <0x124>;
  };

  l2_tlb500 {
   qcom,dump-size = <0x6100>;
   qcom,dump-id = <0x125>;
  };

  l2_tlb600 {
   qcom,dump-size = <0x6100>;
   qcom,dump-id = <0x126>;
  };

  l2_tlb700 {
   qcom,dump-size = <0xc100>;
   qcom,dump-id = <0x127>;
  };

  gemnoc {
   qcom,dump-size = <0x100000>;
   qcom,dump-id = <0x162>;
  };

  mhm_scan {
   qcom,dump-size = <0x20000>;
   qcom,dump-id = <0x161>;
  };

  rpmh {
   qcom,dump-size = <0x2000000>;
   qcom,dump-id = <0xec>;
  };

  rpm_sw {
   qcom,dump-size = <0x28000>;
   qcom,dump-id = <0xea>;
  };

  pmic {
   qcom,dump-size = <0x200000>;
   qcom,dump-id = <0xe4>;
  };

  fcm {
   qcom,dump-size = <0x8400>;
   qcom,dump-id = <0xee>;
  };

  etf_swao {
   qcom,dump-size = <0x10000>;
   qcom,dump-id = <0xf1>;
  };

  etr_reg {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0x100>;
  };

  etfswao_reg {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0x102>;
  };

  LLCC_1: llcc_1_dcache {
   qcom,dump-size = <0x1141c0>;
   qcom,dump-id = <0x140>;
  };

  LLCC_2: llcc_2_dcache {
   qcom,dump-size = <0x1141c0>;
   qcom,dump-id = <0x141>;
  };

  misc_data {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0xe8>;
  };

  etf_lpass {
   qcom,dump-size = <0x4000>;
   qcom,dump-id = <0xf4>;
  };

  etflpass_reg {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0x104>;
  };

  osm_reg {
   qcom,dump-size = <0x400>;
   qcom,dump-id = <0x163>;
  };

  pcu_reg {
   qcom,dump-size = <0x400>;
   qcom,dump-id = <0x164>;
  };

  fsm_data {
   qcom,dump-size = <0x400>;
   qcom,dump-id = <0x165>;
  };
 };

 qfprom: qfprom@780000 {
  compatible = "qcom,qfprom";
  reg = <0x780000 0x7000>;
  #address-cells = <1>;
  #size-cells = <1>;
  read-only;
  ranges;

  gpu_speed_bin: gpu_speed_bin@1e9 {
   reg = <0x1e9 0x2>;
   bits = <5 8>;
  };

  gpu_gaming_bin: gpu_gaming_bin@1f5 {
   reg = <0x1f5 0x1>;
   bits = <5 1>;
  };

  gpu_model_bin: gpu_model_bin@1e9 {
   reg = <0x1e9 0x2>;
   bits = <5 8>;
  };

  feat_conf_m7: feat_conf_m7@6020 {
   reg = <0x6020 0x4>;
  };

  feat_conf_m9: feat_conf_m9@6028 {
   reg = <0x6028 0x4>;
  };

  adsp_variant: adsp_variant@6020 {
   reg = <0x6022 0x1>;
   bits = <2 4>;
  };
 };

 qfprom_sys: qfprom@0 {
  compatible = "qcom,qfprom-sys";

  nvmem-cells = <&feat_conf_m7>,
         <&feat_conf_m9>;
  nvmem-cell-names = "feat_conf_m7",
       "feat_conf_m9";
 };

 qcom,msm-cdsp-loader {
  compatible = "qcom,cdsp-loader";
  qcom,proc-img-to-load = "cdsp";
 };

 qcom,msm-adsprpc-mem {
  compatible = "qcom,msm-adsprpc-mem-region";
  memory-region = <&adsp_mem>;
  restrict-access;
 };

 msm_fastrpc: qcom,msm_fastrpc {
  compatible = "qcom,msm-fastrpc-compute";
  qcom,adsp-remoteheap-vmid = <22 37>;
  qcom,fastrpc-adsp-audio-pdr;
  qcom,fastrpc-adsp-sensors-pdr;
  qcom,rpc-latency-us = <235>;
  qcom,fastrpc-gids = <2908>;
  qcom,qos-cores = <0 1 2 3>;

  qcom,msm_fastrpc_compute_cb1 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x11A1 0x0420>,
     <&apps_smmu 0x1181 0x0420>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable" , "HUPCF";
   dma-coherent-hint-cached;
  };

  qcom,msm_fastrpc_compute_cb2 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x11A2 0x0420>,
     <&apps_smmu 0x1182 0x0420>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable" , "HUPCF";
   dma-coherent-hint-cached;
  };

  qcom,msm_fastrpc_compute_cb3 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x11A3 0x0420>,
     <&apps_smmu 0x1183 0x0420>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable" , "HUPCF";
   dma-coherent-hint-cached;
  };

  qcom,msm_fastrpc_compute_cb4 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x11A4 0x0420>,
     <&apps_smmu 0x1184 0x0420>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable" , "HUPCF";
   dma-coherent-hint-cached;
  };

  qcom,msm_fastrpc_compute_cb5 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x11A5 0x0420>,
     <&apps_smmu 0x1185 0x0420>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable" , "HUPCF";
   dma-coherent-hint-cached;
  };

  qcom,msm_fastrpc_compute_cb6 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x11A6 0x0420>,
     <&apps_smmu 0x1186 0x0420>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable" , "HUPCF";
   dma-coherent-hint-cached;
  };

  qcom,msm_fastrpc_compute_cb7 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x11A7 0x0420>,
     <&apps_smmu 0x1187 0x0420>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable" , "HUPCF";
   dma-coherent-hint-cached;
  };

  qcom,msm_fastrpc_compute_cb8 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x11A8 0x0420>,
     <&apps_smmu 0x1188 0x0420>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable" , "HUPCF";
   dma-coherent-hint-cached;
  };

  qcom,msm_fastrpc_compute_cb9 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   qcom,secure-context-bank;
   iommus = <&apps_smmu 0x11A9 0x0420>,
     <&apps_smmu 0x1189 0x0420>;
   qcom,iommu-dma-addr-pool = <0x60000000 0x78000000>;
   qcom,iommu-faults = "stall-disable" , "HUPCF";
   qcom,iommu-vmid = <0xA>;
   dma-coherent-hint-cached;
  };

  qcom,msm_fastrpc_compute_cb10 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&apps_smmu 0x1803 0x0>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable" , "HUPCF";
   dma-coherent-hint-cached;
  };

  qcom,msm_fastrpc_compute_cb11 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&apps_smmu 0x1804 0x0>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable" , "HUPCF";
   dma-coherent-hint-cached;
  };

  qcom,msm_fastrpc_compute_cb12 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&apps_smmu 0x1805 0x0>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable" , "HUPCF";
   dma-coherent-hint-cached;
   shared-cb = <5>;
  };

  qcom,msm_fastrpc_compute_cb13 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x11AB 0x0420>,
     <&apps_smmu 0x118B 0x0420>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable" , "HUPCF";
   dma-coherent-hint-cached;
  };

  qcom,msm_fastrpc_compute_cb14 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x11AC 0x0420>,
     <&apps_smmu 0x118C 0x0420>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable" , "HUPCF";
   dma-coherent-hint-cached;
  };

  qcom,msm_fastrpc_compute_cb15 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x11AD 0x0420>,
     <&apps_smmu 0x118D 0x0420>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable" , "HUPCF";
   dma-coherent-hint-cached;
  };

  qcom,msm_fastrpc_compute_cb16 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x11AE 0x0420>,
     <&apps_smmu 0x118E 0x0420>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable" , "HUPCF";
   dma-coherent-hint-cached;
  };
 };

 qcom,msm_gsi {
  compatible = "qcom,msm_gsi";
 };

 qcom,rmnet-ipa {
  compatible = "qcom,rmnet-ipa3";
  qcom,rmnet-ipa-ssr;
  qcom,ipa-platform-type-msm;
  qcom,ipa-advertise-sg-support;
  qcom,ipa-napi-enable;
 };

 qcom,ipa_fws {
  compatible = "qcom,pil-tz-generic";
  qcom,pas-id = <0xf>;
  qcom,firmware-name = "yupik_ipa_fws";
  qcom,pil-force-shutdown;
  qcom,proxy-timeout-ms = <1000>;
  memory-region = <&pil_ipa_gsi_mem>;
 };

 ipa_hw: qcom,ipa@1e00000 {
  compatible = "qcom,ipa";
  mboxes = <&qmp_aop 0>;
  reg =
   <0x1e00000 0x84000>,
   <0x1e04000 0x23000>;
  reg-names = "ipa-base", "gsi-base";
  interrupts =
   <0 654 4>,
   <0 432 4>;
  interrupt-names = "ipa-irq", "gsi-irq";
  qcom,ipa-hw-ver = <20>;
  qcom,ipa-hw-mode = <0>;
  qcom,platform-type = <1>;
  qcom,ee = <0>;
  qcom,use-ipa-tethering-bridge;
  qcom,modem-cfg-emb-pipe-flt;
  qcom,ipa-wdi3-over-gsi;
  qcom,arm-smmu;
  qcom,smmu-fast-map;
  qcom,use-64-bit-dma-mask;
  qcom,ipa-endp-delay-wa-v2;
  qcom,eth-bridging-not-supported;
  qcom,bw-monitor-supported;
  qcom,lan-rx-napi;
  qcom,tx-napi;
  qcom,wan-use-skb-page;
  qcom,rmnet-ctl-enable;
  qcom,use-gsi-ipa-fw = "yupik_ipa_fws";
  qcom,tx-wrapper-cache-max-size = <400>;
  qcom,ipa-gpi-event-rp-ddr;
  clock-names = "core_clk";
  clocks = <&rpmhcc 22>;
  qcom,interconnect,num-cases = <5>;
  qcom,interconnect,num-paths = <3>;
  interconnects = <&aggre2_noc 38 &gem_noc 573>,
   <&mc_virt 3 &mc_virt 512>,
   <&gem_noc 2 &cnoc2 529>;
  interconnect-names = "ipa_to_llcc", "llcc_to_ebi1", "appss_to_ipa";

  qcom,no-vote =
  <0 0 0 0 0 0>;


  qcom,svs2 =
  <150000 600000 150000 1804000 0 74000>;


  qcom,svs =
  <625000 1200000 625000 3072000 0 150000>;


  qcom,nominal =
  <1250000 2400000 1250000 6220800 0 400000>;


  qcom,turbo =
  <2000000 3500000 2000000 7219200 0 400000>;

  qcom,bus-vector-names = "MIN", "SVS2", "SVS", "NOMINAL",
   "TURBO";
  qcom,throughput-threshold = <600 2500 5000>;
  qcom,scaling-exceptions = <>;


  qcom,smp2p_map_ipa_1_out {
   compatible = "qcom,smp2p-map-ipa-1-out";
   qcom,smem-states = <&smp2p_ipa_1_out 0>;
   qcom,smem-state-names = "ipa-smp2p-out";
  };

  qcom,smp2p_map_ipa_1_in {
   compatible = "qcom,smp2p-map-ipa-1-in";
   interrupts-extended = <&smp2p_ipa_1_in 0 0>;
   interrupt-names = "ipa-smp2p-in";
  };

  ipa_smmu_ap: ipa_smmu_ap {
   compatible = "qcom,ipa-smmu-ap-cb";
   iommus = <&apps_smmu 0x480 0x0>;
   qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
   qcom,additional-mapping =

    <0x146A8000 0x146A8000 0x2000>;
   dma-coherent;
   qcom,iommu-dma = "fastmap";
   qcom,ipa-q6-smem-size = <36864>;
  };

  ipa_smmu_wlan: ipa_smmu_wlan {
   compatible = "qcom,ipa-smmu-wlan-cb";
   iommus = <&apps_smmu 0x481 0x0>;
   qcom,iommu-dma = "atomic";
   dma-coherent;
  };

  ipa_smmu_uc: ipa_smmu_uc {
   compatible = "qcom,ipa-smmu-uc-cb";
   iommus = <&apps_smmu 0x482 0x0>;
   qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
   qcom,iommu-dma = "atomic";
  };

  ipa_smmu_11ad: ipa_smmu_11ad {
   compatible = "qcom,ipa-smmu-11ad-cb";
   iommus = <&apps_smmu 0x483 0x0>;
   dma-coherent;
   qcom,shared-cb;
   qcom,iommu-group = <>;
  };
 };

 qcom,sps {
  compatible = "qcom,msm-sps-4k";
  qcom,pipe-attr-ee;
 };

};

# 1 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/shima-gdsc.dtsi" 1
&soc {

 gcc_pcie_0_gdsc: qcom,gdsc@16b004 {
  compatible = "qcom,gdsc";
  reg = <0x16b004 0x4>;
  regulator-name = "gcc_pcie_0_gdsc";
  qcom,gds-timeout = <500>;
  qcom,no-status-check-on-disable;
  qcom,retain-regs;
  status = "disabled";
 };

 gcc_pcie_1_gdsc: qcom,gdsc@18d004 {
  compatible = "qcom,gdsc";
  reg = <0x18d004 0x4>;
  regulator-name = "gcc_pcie_1_gdsc";
  qcom,gds-timeout = <500>;
  qcom,no-status-check-on-disable;
  qcom,retain-regs;
  status = "disabled";
 };

 gcc_ufs_phy_gdsc: qcom,gdsc@177004 {
  compatible = "qcom,gdsc";
  reg = <0x177004 0x4>;
  regulator-name = "gcc_ufs_phy_gdsc";
  qcom,retain-regs;
  status = "disabled";
 };

 gcc_usb30_prim_gdsc: qcom,gdsc@10f004 {
  compatible = "qcom,gdsc";
  reg = <0x10f004 0x4>;
  regulator-name = "gcc_usb30_prim_gdsc";
  qcom,retain-regs;
  status = "disabled";
 };

 gcc_usb30_sec_gdsc: qcom,gdsc@19e004 {
  compatible = "qcom,gdsc";
  reg = <0x19e004 0x4>;
  regulator-name = "gcc_usb30_sec_gdsc";
  qcom,retain-regs;
  status = "disabled";
 };

 hlos1_vote_turing_mmu_tbu0_gdsc: qcom,gdsc@17d05c {
  compatible = "qcom,gdsc";
  reg = <0x17d05c 0x4>;
  regulator-name = "hlos1_vote_turing_mmu_tbu0_gdsc";
  qcom,gds-timeout = <500>;
  qcom,no-status-check-on-disable;
  status = "disabled";
 };

 hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc: qcom,gdsc@17d050 {
  compatible = "qcom,gdsc";
  reg = <0x17d050 0x4>;
  regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc";
  qcom,gds-timeout = <500>;
  qcom,no-status-check-on-disable;
  status = "disabled";
 };

 hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc: qcom,gdsc@17d058 {
  compatible = "qcom,gdsc";
  reg = <0x17d058 0x4>;
  regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc";
  qcom,gds-timeout = <500>;
  qcom,no-status-check-on-disable;
  status = "disabled";
 };

 hlos1_vote_mmnoc_mmu_tbu_mdp0_gdsc: qcom,gdsc@17d078 {
  compatible = "qcom,gdsc";
  reg = <0x17d078 0x4>;
  regulator-name = "hlos1_vote_mmnoc_mmu_tbu_mdp0_gdsc";
  qcom,gds-timeout = <500>;
  qcom,no-status-check-on-disable;
  status = "disabled";
 };

 hlos1_vote_mmnoc_mmu_tbu_mdp1_gdsc: qcom,gdsc@17d07c {
  compatible = "qcom,gdsc";
  reg = <0x17d07c 0x4>;
  regulator-name = "hlos1_vote_mmnoc_mmu_tbu_mdp1_gdsc";
  qcom,gds-timeout = <500>;
  qcom,no-status-check-on-disable;
  status = "disabled";
 };

 hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc: qcom,gdsc@17d054 {
  compatible = "qcom,gdsc";
  reg = <0x17d054 0x4>;
  regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc";
  qcom,gds-timeout = <500>;
  qcom,no-status-check-on-disable;
  status = "disabled";
 };

 hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc: qcom,gdsc@17d06c {
  compatible = "qcom,gdsc";
  reg = <0x17d06c 0x4>;
  regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc";
  qcom,gds-timeout = <500>;
  qcom,no-status-check-on-disable;
  status = "disabled";
 };

 hlos1_vote_turing_mmu_tbu1_gdsc: qcom,gdsc@17d060 {
  compatible = "qcom,gdsc";
  reg = <0x17d060 0x4>;
  regulator-name = "hlos1_vote_turing_mmu_tbu1_gdsc";
  qcom,gds-timeout = <500>;
  qcom,no-status-check-on-disable;
  status = "disabled";
 };


 cam_cc_titan_top_gdsc: qcom,gdsc@ad0c120 {
  compatible = "qcom,gdsc";
  reg = <0xad0c120 0x4>;
  regulator-name = "cam_cc_titan_top_gdsc";
  qcom,retain-regs;
  status = "disabled";
 };

 cam_cc_bps_gdsc: qcom,gdsc@ad07004 {
  compatible = "qcom,gdsc";
  reg = <0xad07004 0x4>;
  regulator-name = "cam_cc_bps_gdsc";
  qcom,retain-regs;
  status = "disabled";
 };

 cam_cc_ife_0_gdsc: qcom,gdsc@ad0a004 {
  compatible = "qcom,gdsc";
  reg = <0xad0a004 0x4>;
  regulator-name = "cam_cc_ife_0_gdsc";
  qcom,retain-regs;
  status = "disabled";
 };

 cam_cc_ife_1_gdsc: qcom,gdsc@ad0b004 {
  compatible = "qcom,gdsc";
  reg = <0xad0b004 0x4>;
  regulator-name = "cam_cc_ife_1_gdsc";
  qcom,retain-regs;
  status = "disabled";
 };

 cam_cc_ife_2_gdsc: qcom,gdsc@ad0b070 {
  compatible = "qcom,gdsc";
  reg = <0xad0b070 0x4>;
  regulator-name = "cam_cc_ife_2_gdsc";
  qcom,retain-regs;
  status = "disabled";
 };

 cam_cc_ipe_0_gdsc: qcom,gdsc@ad08004 {
  compatible = "qcom,gdsc";
  reg = <0xad08004 0x4>;
  regulator-name = "cam_cc_ipe_0_gdsc";
  qcom,retain-regs;
  status = "disabled";
 };


 disp_cc_mdss_core_gdsc: qcom,gdsc@af03000 {
  compatible = "qcom,gdsc";
  reg = <0xaf03000 0x4>;
  regulator-name = "disp_cc_mdss_core_gdsc";
  proxy-supply = <&disp_cc_mdss_core_gdsc>;
  qcom,proxy-consumer-enable;
  qcom,retain-regs;
  status = "disabled";
 };


 gpu_gx_domain_addr: syscon@3d9158c {
  compatible = "syscon";
  reg = <0x3d9158c 0x4>;
 };

 gpu_cx_hw_ctrl: syscon@3d91540 {
  compatible = "syscon";
  reg = <0x3d91540 0x4>;
 };

 gpu_gx_sw_reset: syscon@3d91008 {
  compatible = "syscon";
  reg = <0x3d91008 0x4>;
 };

 gpu_cx_gdsc: qcom,gdsc@3d9106c {
  compatible = "qcom,gdsc";
  reg = <0x3d9106c 0x4>;
  regulator-name = "gpu_cx_gdsc";
  hw-ctrl-addr = <&gpu_cx_hw_ctrl>;
  qcom,no-status-check-on-disable;
  qcom,retain-regs;
  status = "disabled";
 };

 gpu_gx_gdsc: qcom,gdsc@3d9100c {
  compatible = "qcom,gdsc";
  reg = <0x3d9100c 0x4>;
  regulator-name = "gpu_gx_gdsc";
  sw-reset = <&gpu_gx_sw_reset>;
  domain-addr = <&gpu_gx_domain_addr>;
  qcom,reset-aon-logic;
  qcom,retain-regs;
  status = "disabled";
 };


 video_cc_mvs0_gdsc: qcom,gdsc@abf0d18 {
  compatible = "qcom,gdsc";
  reg = <0xabf0d18 0x4>;
  regulator-name = "video_cc_mvs0_gdsc";
  qcom,retain-regs;
  status = "disabled";
 };

 video_cc_mvs0c_gdsc: qcom,gdsc@abf0bf8 {
  compatible = "qcom,gdsc";
  reg = <0xabf0bf8 0x4>;
  regulator-name = "video_cc_mvs0c_gdsc";
  qcom,retain-regs;
  status = "disabled";
 };

 video_cc_mvs1_gdsc: qcom,gdsc@abf0d98 {
  compatible = "qcom,gdsc";
  reg = <0xabf0d98 0x4>;
  regulator-name = "video_cc_mvs1_gdsc";
  qcom,retain-regs;
  status = "disabled";
 };

 video_cc_mvs1c_gdsc: qcom,gdsc@abf0c98 {
  compatible = "qcom,gdsc";
  reg = <0xabf0c98 0x4>;
  regulator-name = "video_cc_mvs1c_gdsc";
  qcom,retain-regs;
  status = "disabled";
 };

 video_cc_mvsc_gdsc: qcom,gdsc@aaf2004 {
  compatible = "qcom,gdsc";
  reg = <0xaaf2004 0x4>;
  regulator-name = "video_cc_mvsc_gdsc";
  qcom,retain-regs;
  status = "disabled";
 };
};
# 5421 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik-coresight.dtsi" 1
&soc {
 replicator_qdss: replicator@6046000 {
  compatible = "arm,coresight-dynamic-replicator",
    "arm,primecell";

  reg = <0x6046000 0x1000>;
  reg-names = "replicator-base";

  coresight-name = "coresight-replicator-qdss";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  in-ports {
   port {
    replicator_cx_in_swao_out: endpoint {
     remote-endpoint=
      <&replicator_swao_out_cx_in>;
    };
   };
  };

  out-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    replicator0_out_tmc_etr: endpoint {
     remote-endpoint=
      <&tmc_etr_in_replicator0>;
    };
   };
  };
 };

 replicator_swao: replicator@6b06000 {
  compatible = "arm,coresight-dynamic-replicator",
    "arm,primecell";

  reg = <0x6b06000 0x1000>;
  reg-names = "replicator-base";

  coresight-name = "coresight-replicator-swao";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  in-ports {
   port {
    replicator_swao_in_tmc_etf_swao: endpoint {
     remote-endpoint =
       <&tmc_etf_swao_out_replicator_swao>;
    };
   };
  };

  out-ports {
   #address-cells = <1>;
   #size-cells = <0>;





   port@0 {
    reg = <0>;
    replicator_swao_out_cx_in: endpoint {
     remote-endpoint =
     <&replicator_cx_in_swao_out>;
    };
   };

   port@1 {
    reg = <1>;
    replicator_swao_out_eud: endpoint {
     remote-endpoint =
       <&eud_in_replicator_swao>;
    };
   };
  };
 };

 dummy_eud: dummy_sink {
  compatible = "qcom,coresight-dummy";

  coresight-name = "coresight-eud";

  qcom,dummy-sink;
  in-ports {
   port {
    eud_in_replicator_swao: endpoint {
     remote-endpoint =
      <&replicator_swao_out_eud>;
    };
   };
  };
 };


 tmc_etf_swao: tmc@6b05000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb961>;

  reg = <0x6b05000 0x1000>;
  reg-names = "tmc-base";

  coresight-name = "coresight-tmc-etf";
  coresight-csr = <&swao_csr>;
  coresight-ctis = <&cti0_swao &cti3_swao>;
  cti-reset-trig-num = <0>;
  cti-flush-trig-num = <1>;
  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  in-ports {
   port {
    tmc_etf_swao_in_funnel_swao: endpoint {
     remote-endpoint=
       <&funnel_swao_out_tmc_etf_swao>;
    };
   };
  };

  out-ports {
   port {
    tmc_etf_swao_out_replicator_swao: endpoint {
     remote-endpoint=
       <&replicator_swao_in_tmc_etf_swao>;
    };
   };

  };
 };

 tmc_etr: tmc@6048000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb961>;

  reg = <0x6048000 0x1000>,
        <0x6064000 0x15000>;
  reg-names = "tmc-base", "bam-base";

  qcom,iommu-dma = "bypass";
  iommus = <&apps_smmu 0x04a0 0>,
   <&apps_smmu 0x04c0 0>;

  qcom,iommu-dma-addr-pool = <0x0 0xffc00000>;

  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  arm,buffer-size = <0x400000>;
  arm,scatter-gather;

  dma-coherent;
  qcom,sw-usb;
  coresight-name = "coresight-tmc-etr";
  coresight-ctis = <&cti0 &cti3_swao>;
  cti-reset-trig-num = <0>;
  cti-flush-trig-num = <3>;
  coresight-csr = <&csr>;

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  interrupts = <0 270 1>;
  interrupt-names = "byte-cntr-irq";

  in-ports {
   port {
    tmc_etr_in_replicator0: endpoint {
     remote-endpoint =
     <&replicator0_out_tmc_etr>;
    };
   };
  };
 };

 tpdm_lpass_lpi: tpdm@6b46000 {
  compatible = "qcom,coresight-dummy";

  coresight-name = "coresight-tpdm-lpass-lpi";
  qcom,dummy-source;

  out-ports {
   port {
    tpdm_lpass_lpi_out_funnel_lpass_lpi: endpoint {
     remote-endpoint =
     <&funnel_lpass_lpi_in_tpdm_lpass_lpi>;
    };
   };
  };
 };

 funnel_lpass_lpi: funnel@6b44000 {
  compatible = "arm,coresight-static-funnel";
  coresight-name = "coresight-funnel-lpass_lpi";

  out-ports {
   port {
    funnel_lpass_lpi_out_funnel_swao: endpoint {
     remote-endpoint =
     <&funnel_swao_in_funnel_lpass_lpi>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_lpass_lpi_in_audio_etm0: endpoint {
     remote-endpoint =
     <&audio_etm0_out_funnel_lpass_lpi>;
    };
   };

   port@5 {
    reg = <5>;
    funnel_lpass_lpi_in_tpdm_lpass_lpi: endpoint {
     remote-endpoint =
     <&tpdm_lpass_lpi_out_funnel_lpass_lpi>;
    };
   };
  };
 };

 funnel_swao: funnel@6b04000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6b04000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-swao";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@5 {
    reg = <5>;
    funnel_swao_in_funnel_lpass_lpi: endpoint {
     remote-endpoint =
     <&funnel_lpass_lpi_out_funnel_swao>;
    };
   };

   port@6 {
    reg = <6>;
    funnel_swao_in_tpda_swao: endpoint {
     remote-endpoint =
      <&tpda_swao_out_funnel_swao>;
    };
   };

   port@7 {
    reg = <7>;
    funnel_swao_in_funnel_merg: endpoint {
     remote-endpoint =
      <&funnel_merg_out_funnel_swao>;
    };
   };
  };

  out-ports {
   port {
    funnel_swao_out_tmc_etf_swao: endpoint {
     remote-endpoint =
      <&tmc_etf_swao_in_funnel_swao>;
    };
   };

  };
 };

 tpda_swao: tpda@6b08000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb969>;
  reg = <0x6b08000 0x1000>;
  reg-names = "tpda-base";
  coresight-name = "coresight-tpda-swao";

  qcom,tpda-atid = <71>;
  qcom,cmb-elem-size = <0 64>,
         <1 64>,
         <2 64>,
         <3 64>;
  qcom,dsb-elem-size = <4 32>;

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpda_swao_out_funnel_swao: endpoint {
     remote-endpoint =
      <&funnel_swao_in_tpda_swao>;
    };

   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_swao_in_tpdm_swao_p0: endpoint {
     remote-endpoint =
      <&tpdm_swao_p0_out_tpda_swao>;
    };
   };

   port@1 {
    reg = <1>;
    tpda_swao_in_tpdm_swao_p1: endpoint {
     remote-endpoint =
      <&tpdm_swao_p1_out_tpda_swao>;
    };
   };

   port@2 {
    reg = <2>;
    tpda_swao_in_tpdm_swao_p2: endpoint {
     remote-endpoint =
      <&tpdm_swao_p2_out_tpda_swao>;
    };
   };

   port@3 {
    reg = <3>;
    tpda_swao_in_tpdm_swao_p3: endpoint {
     remote-endpoint =
      <&tpdm_swao_p3_out_tpda_swao>;
    };
   };

   port@4 {
    reg = <4>;
    tpda_swao_in_tpdm_swao1: endpoint {
     remote-endpoint =
      <&tpdm_swao1_out_tpda_swao>;
    };
   };
  };
 };

 tpdm_swao_p0: tpdm@6b09000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;

  reg = <0x6b09000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-swao-prio-0";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_swao_p0_out_tpda_swao: endpoint {
     remote-endpoint =
      <&tpda_swao_in_tpdm_swao_p0>;
    };
   };
  };
 };

 tpdm_swao_p1: tpdm@6b0a000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;

  reg = <0x6b0a000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-swao-prio-1";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_swao_p1_out_tpda_swao: endpoint {
     remote-endpoint =
      <&tpda_swao_in_tpdm_swao_p1>;
    };
   };
  };
 };

 tpdm_swao_p2: tpdm@6b0b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;

  reg = <0x6b0b000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-swao-prio-2";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_swao_p2_out_tpda_swao: endpoint {
     remote-endpoint =
      <&tpda_swao_in_tpdm_swao_p2>;
    };
   };
  };
 };

 tpdm_swao_p3: tpdm@6b0c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;

  reg = <0x6b0c000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-swao-prio-3";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_swao_p3_out_tpda_swao: endpoint {
     remote-endpoint =
      <&tpda_swao_in_tpdm_swao_p3>;
    };
   };
  };
 };

 tpdm_swao1: tpdm@6b0d000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x6b0d000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-swao-1";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_swao1_out_tpda_swao: endpoint {
     remote-endpoint =
      <&tpda_swao_in_tpdm_swao1>;
    };
   };
  };
 };

 funnel_merg: funnel@6045000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6045000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-merg";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    funnel_merg_out_funnel_swao: endpoint {
     remote-endpoint =
      <&funnel_swao_in_funnel_merg>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_merg_in_funnel_in0: endpoint {
     remote-endpoint =
      <&funnel_in0_out_funnel_merg>;
    };
   };

   port@1 {
    reg = <1>;
    funnel_merg_in_funnel_in1: endpoint {
     remote-endpoint =
      <&funnel_in1_out_funnel_merg>;
    };
   };
  };
 };

 stm: stm@6002000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb962>;

  reg = <0x6002000 0x1000>,
        <0x16280000 0x180000>;
  reg-names = "stm-base", "stm-stimulus-base";

  coresight-name = "coresight-stm";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    stm_out_funnel_in0: endpoint {
     remote-endpoint = <&funnel_in0_in_stm>;
    };
   };
  };
 };

 csr: csr@6001000 {
  compatible = "qcom,coresight-csr";
  reg = <0x6001000 0x1000>;
  reg-names = "csr-base";

  coresight-name = "coresight-csr";
  qcom,usb-bam-support;
  qcom,hwctrl-set-support;
  qcom,set-byte-cntr-support;

  qcom,blk-size = <1>;
 };

 swao_csr: csr@6b0f000 {
  compatible = "qcom,coresight-csr";
  reg = <0x6b0f000 0x1000>,
        <0x6b0f0f8 0x50>;
  reg-names = "csr-base", "msr-base";

  coresight-name = "coresight-swao-csr";
  qcom,timestamp-support;
  qcom,msr-support;

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  qcom,blk-size = <1>;
 };

 funnel_in0: funnel@6041000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6041000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-in0";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    funnel_in0_out_funnel_merg: endpoint {
     remote-endpoint =
      <&funnel_merg_in_funnel_in0>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_in0_in_snoc: endpoint {
     remote-endpoint =
      <&snoc_out_funnel_in0>;
    };
   };

   port@6 {
    reg = <6>;
    funnel_in0_in_funnel_qatb: endpoint {
     remote-endpoint =
      <&funnel_qatb_out_funnel_in0>;
    };
   };

   port@7 {
    reg = <7>;
    funnel_in0_in_stm: endpoint {
     remote-endpoint = <&stm_out_funnel_in0>;
    };
   };
  };
 };

 funnel_qatb: funnel@6005000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6005000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-qatb";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    funnel_qatb_out_funnel_in0: endpoint {
     remote-endpoint =
      <&funnel_in0_in_funnel_qatb>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_qatb_in_tpda: endpoint {
     remote-endpoint =
      <&tpda_out_funnel_qatb>;
    };
   };

   port@3 {
    reg = <3>;
    funnel_qatb_in_funnel_wpss: endpoint {
     remote-endpoint =
      <&funnel_wpss_out_funnel_qatb>;
    };
   };
  };
 };

 funnel_in1: funnel@6042000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6042000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-in1";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    funnel_in1_out_funnel_merg: endpoint {
     remote-endpoint =
      <&funnel_merg_in_funnel_in1>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@4 {
    reg = <4>;
    funnel_in1_in_funnel_apss_merg: endpoint {
     remote-endpoint =
     <&funnel_apss_merg_out_funnel_in1>;
    };
   };

   port@5 {
    reg = <5>;
    funnel_in1_in_funnel_modem: endpoint {
     remote-endpoint =
     <&funnel_modem_out_funnel_in1>;
    };
   };

   port@6 {
    reg = <6>;
    funnel_in1_in_funnel_dlct5: endpoint {
     remote-endpoint =
     <&funnel_dlct5_out_funnel_in1>;
    };
   };
  };
 };

 funnel_dlct5: funnel@6c38000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6c38000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-dlct5";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    funnel_dlct5_out_funnel_in1: endpoint {
     remote-endpoint =
      <&funnel_in1_in_funnel_dlct5>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_dlct5_in_tpda_dlct5: endpoint {
     remote-endpoint =
     <&tpda_dlct5_out_funnel_dlct5>;
    };
   };

   port@6 {
    reg = <6>;
    funnel_dlct5_in_funnel_dl_turing: endpoint {
     remote-endpoint =
     <&funnel_dl_turing_out_funnel_dlct5>;
    };
   };
  };
 };

 tpda_dlct5: tpda@6c37000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb969>;
  reg = <0x6c37000 0x1000>;
  reg-names = "tpda-base";
  coresight-name = "coresight-tpda-dlct_5";

  qcom,tpda-atid = <78>;
  qcom,cmb-elem-size = <11 64>,
         <12 64>,
         <15 32>,
         <21 32>,
         <22 64>,
         <28 64>;
  qcom,dsb-elem-size = <4 32>,
         <5 32>,
         <8 32>,
         <14 32>,
         <19 32>,
         <27 32>;

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpda_dlct5_out_funnel_dlct5: endpoint {
     remote-endpoint =
      <&funnel_dlct5_in_tpda_dlct5>;
    };

   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@2 {
    reg = <2>;
    tpda_dlct5_in_funnel_lpass: endpoint {
     remote-endpoint =
      <&funnel_lpass_out_tpda_dlct5>;
    };
   };

   port@5 {
    reg = <5>;
    tpda_dlct5_in_tpdm_dl_south: endpoint {
     remote-endpoint =
      <&tpdm_dl_south_out_tpda_dlct5>;
    };
   };

   port@8 {
    reg = <8>;
    tpda_dlct5_in_tpdm_mdss: endpoint {
     remote-endpoint =
      <&tpdm_mdss_out_tpda_dlct5>;
    };
   };

   port@b {
    reg = <11>;
    tpda_dlct5_in_funnel_dlct_1_11: endpoint {
     remote-endpoint =
      <&funnel_dlct_1_11_out_tpda_dlct5>;
    };
   };

   port@c {
    reg = <12>;
    tpda_dlct5_in_funnel_dlct_1_12: endpoint {
     remote-endpoint =
      <&funnel_dlct_1_12_out_tpda_dlct5>;
    };
   };

   port@e {
    reg = <14>;
    tpda_dlct5_14_in_tpdm_turing: endpoint {
     remote-endpoint =
      <&tpdm_turing_out_tpda_dlct5_14>;
    };
   };

   port@f {
    reg = <15>;
    tpda_dlct5_15_in_tpdm_llm_turing: endpoint {
     remote-endpoint =
      <&tpdm_llm_turing_out_tpda_dlct5_15>;
    };
   };

   port@13 {
    reg = <19>;
    tpda_dlct5_in_funnel_ddr_0: endpoint {
     remote-endpoint =
      <&funnel_ddr_0_out_tpda_dlct5>;
    };
   };

   port@14 {
    reg = <20>;
    tpda_dlct5_20_in_funnel_ddr_0: endpoint {
     remote-endpoint =
      <&funnel_ddr_0_out_tpda_dlct5_20>;
    };
   };

   port@15 {
    reg = <21>;
    tpda_dlct5_21_in_funnel_ddr_0: endpoint {
     remote-endpoint =
      <&funnel_ddr_0_out_tpda_dlct5_21>;
    };
   };

   port@18 {
    reg = <27>;
    tpda_dlct5_in_tpdm_dlct: endpoint {
     remote-endpoint =
      <&tpdm_dlct_out_tpda_dlct5>;
    };
   };

   port@19 {
    reg = <28>;
    tpda_dlct5_in_tpdm_ipcc: endpoint {
     remote-endpoint =
      <&tpdm_ipcc_out_tpda_dlct5>;
    };
   };
  };
 };


 funnel_lpass: funnel@6846000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6846000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-lpass";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    funnel_lpass_out_tpda_dlct5: endpoint {
     remote-endpoint =
         <&tpda_dlct5_in_funnel_lpass>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_lpass_in_tpdm_lpass: endpoint {
     remote-endpoint =
         <&tpdm_lpass_out_funnel_lpass>;
    };
   };
  };
 };

 tpdm_lpass: tpdm@6844000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x6844000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-lpass";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_lpass_out_funnel_lpass: endpoint {
     remote-endpoint =
      <&funnel_lpass_in_tpdm_lpass>;
    };
   };
  };
 };

 tpdm_dl_south: tpdm@6c08000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x6c08000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-dl-south";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_dl_south_out_tpda_dlct5: endpoint {
     remote-endpoint =
      <&tpda_dlct5_in_tpdm_dl_south>;
    };
   };
  };
 };

 tpdm_mdss: tpdm@6c60000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x6c60000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-mdss";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_mdss_out_tpda_dlct5: endpoint {
     remote-endpoint =
         <&tpda_dlct5_in_tpdm_mdss>;
    };
   };
  };
 };

 tpdm_rdpm: tpdm@6ac0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x6ac0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-rdpm";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_rdpm_out_funnel_dlct_1_0: endpoint {
     remote-endpoint =
      <&funnel_dlct_1_0_in_tpdm_rdpm>;
    };
   };
  };
 };

 tpdm_rdpm_mx: tpdm@6ac1000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x6ac1000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-rdpm-mx";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_rdpm_mx_out_funnel_dlct_1_1: endpoint {
     remote-endpoint =
         <&funnel_dlct_1_1_in_tpdm_rdpm_mx>;
    };
   };
  };
 };

 funnel_dlct_1: funnel@6ac2000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6ac2000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-dlct-1";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_dlct_1_11_out_tpda_dlct5: endpoint {
     remote-endpoint =
         <&tpda_dlct5_in_funnel_dlct_1_11>;
     source = <&tpdm_rdpm>;
    };
   };

   port@1 {
    reg = <1>;
    funnel_dlct_1_12_out_tpda_dlct5: endpoint {
     remote-endpoint =
         <&tpda_dlct5_in_funnel_dlct_1_12>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_dlct_1_0_in_tpdm_rdpm: endpoint {
     remote-endpoint =
         <&tpdm_rdpm_out_funnel_dlct_1_0>;
    };
   };

   port@1 {
    reg = <1>;
    funnel_dlct_1_1_in_tpdm_rdpm_mx: endpoint {
     remote-endpoint =
         <&tpdm_rdpm_mx_out_funnel_dlct_1_1>;
    };
   };
  };
 };

 tpdm_turing: tpdm@6980000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x6980000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-turing";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_turing_out_funnel_turing: endpoint {
     remote-endpoint =
         <&funnel_turing_in_tpdm_turing>;
    };
   };
  };
 };

 turing_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-turing-etm0";
  qcom,inst-id = <13>;

  out-ports {
   port {
    turing_etm_out_funnel_dup_turing: endpoint {
     remote-endpoint =
     <&funnel_dup_turing_in_turing_etm>;
    };
   };
  };
 };

 tpdm_llm_turing: tpdm@69810000 {
  compatible = "qcom,coresight-dummy";

  coresight-name = "coresight-tpdm-turing-llm";
  qcom,dummy-source;

  out-ports {
   port {
    tpdm_llm_turing_out_funnel_turing: endpoint {
     remote-endpoint =
         <&funnel_turing_in_tpdm_llm_turing>;
    };
   };
  };
 };

 funnel_turing: funnel@6985000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6985000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-turing";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpdm_turing_out_tpda_dlct5_14: endpoint {
     remote-endpoint =
         <&tpda_dlct5_14_in_tpdm_turing>;
     source = <&tpdm_turing>;
    };
   };

   port@1 {
    reg = <1>;
    tpdm_llm_turing_out_tpda_dlct5_15: endpoint {
     remote-endpoint =
         <&tpda_dlct5_15_in_tpdm_llm_turing>;
     source = <&tpdm_llm_turing>;
    };
   };

   port@2 {
    reg = <2>;
    funnel_dl_turing_out_funnel_dlct5: endpoint {
     remote-endpoint =
         <&funnel_dlct5_in_funnel_dl_turing>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_turing_in_tpdm_turing: endpoint {
     remote-endpoint =
         <&tpdm_turing_out_funnel_turing>;
    };
   };

   port@1 {
    reg = <1>;
    funnel_turing_in_tpdm_llm_turing: endpoint {
     remote-endpoint =
        <&tpdm_llm_turing_out_funnel_turing>;
    };
   };

   port@4 {
    reg = <4>;
    turing_in_turing_dup: endpoint {
     remote-endpoint =
       <&turing_dup_out_turing>;
    };
   };
  };
 };

 funnel_dup_turing: funnel@6986000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6986000 0x1000>,
   <0x6985000 0x1000>;
  reg-names = "funnel-base-dummy", "funnel-base-real";

  coresight-name = "coresight-funnel-turing_dup";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
  qcom,duplicate-funnel;

  out-ports {
   port {
    turing_dup_out_turing: endpoint {
     remote-endpoint =
     <&turing_in_turing_dup>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@3 {
    reg = <3>;
    funnel_dup_turing_in_turing_etm: endpoint {
     remote-endpoint =
     <&turing_etm_out_funnel_dup_turing>;
    };
   };
  };
 };

 tpdm_ddr_ch01: tpdm@6e10000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x06e10000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-ddr-ch01";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_ddr_ch01_out_funnel_ddr_ch01: endpoint {
     remote-endpoint =
     <&funnel_ddr_ch01_in_tpdm_ddr_ch01>;
    };
   };
  };
 };

 tpdm_ddr: tpdm@6e00000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x06e00000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-ddr";

  status = "disabled";
  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_ddr_out_funnel_ddr_0: endpoint {
     remote-endpoint =
      <&funnel_ddr_0_in_tpdm_ddr>;
    };
   };
  };
 };

 tpdm_shrm: tpdm@6e01000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x06e01000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-shrm";

  status = "disabled";
  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_shrm_out_funnel_ddr_0: endpoint {
     remote-endpoint =
      <&funnel_ddr_0_in_tpdm_shrm>;
    };
   };
  };
 };

 funnel_ddr_0: funnel@6e05000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6e05000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-ddr-0";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_ddr_0_out_tpda_dlct5_20: endpoint {
     remote-endpoint =
         <&tpda_dlct5_20_in_funnel_ddr_0>;
     source = <&tpdm_ddr>;
    };
   };

   port@1 {
    reg = <1>;
    funnel_ddr_0_out_tpda_dlct5_21: endpoint {
     remote-endpoint =
         <&tpda_dlct5_21_in_funnel_ddr_0>;
     source = <&tpdm_shrm>;
    };
   };

   port@2 {
    reg = <2>;
    funnel_ddr_0_out_tpda_dlct5: endpoint {
     remote-endpoint =
         <&tpda_dlct5_in_funnel_ddr_0>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_ddr_0_in_funnel_ddr_ch01: endpoint {
     remote-endpoint =
         <&funnel_ddr_ch01_out_funnel_ddr_0>;
    };
   };

   port@2 {
    reg = <2>;
    funnel_ddr_0_in_tpdm_ddr: endpoint {
     remote-endpoint =
         <&tpdm_ddr_out_funnel_ddr_0>;
    };
   };

   port@3 {
    reg = <3>;
    funnel_ddr_0_in_tpdm_shrm: endpoint {
     remote-endpoint =
         <&tpdm_shrm_out_funnel_ddr_0>;
    };
   };
  };
 };

 funnel_ddr_ch01: funnel@6e12000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6e12000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-ddr-ch01";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    funnel_ddr_ch01_out_funnel_ddr_0: endpoint {
     remote-endpoint =
         <&funnel_ddr_0_in_funnel_ddr_ch01>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_ddr_ch01_in_tpdm_ddr_ch01: endpoint {
     remote-endpoint =
        <&tpdm_ddr_ch01_out_funnel_ddr_ch01>;
    };
   };
  };
 };

 tpdm_dlct: tpdm@6c30000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x06c30000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-dlct";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_dlct_out_tpda_dlct5: endpoint {
     remote-endpoint =
      <&tpda_dlct5_in_tpdm_dlct>;
    };
   };
  };
 };

 tpdm_ipcc: tpdm@6c31000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x06c31000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-ipcc";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_ipcc_out_tpda_dlct5: endpoint {
     remote-endpoint =
      <&tpda_dlct5_in_tpdm_ipcc>;
    };
   };
  };
 };

 funnel_modem: funnel@6804000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6804000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-modem";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    funnel_modem_out_funnel_in1: endpoint {
     remote-endpoint =
      <&funnel_in1_in_funnel_modem>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_modem_in_tpda_modem: endpoint {
     remote-endpoint =
      <&tpda_modem_out_funnel_modem>;
    };
   };

   port@1 {
    reg = <1>;
    funnel_modem_in_modem2_etm0: endpoint {
     remote-endpoint =
      <&modem2_etm0_out_funnel_modem>;
    };
   };

   port@3 {
    reg = <3>;
    funnel_modem_in_funnel_mq6_dup: endpoint {
     remote-endpoint =
       <&funnel_mq6_dup_out_funnel_modem>;
    };
   };
  };
 };

 modem2_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-modem2-etm0";
  qcom,inst-id = <11>;

  out-ports {
   port {
    modem2_etm0_out_funnel_modem: endpoint {
     remote-endpoint =
      <&funnel_modem_in_modem2_etm0>;
    };
   };
  };
 };

 funnel_modem_q6: funnel@680c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x680c000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-modem-q6";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    funnel_modem_q6_out_funnel_mq6_dup: endpoint {
     remote-endpoint =
     <&funnel_mq6_dup_in_funnel_modem_q6>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_modem_q6_in_modem_etm0: endpoint {
     remote-endpoint =
     <&modem_etm0_out_funnel_modem_q6>;
    };
   };
  };
 };

 funnel_mq6_dup: funnel@680d000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x680d000 0x1000>,
   <0x680c000 0x1000>;

  reg-names = "funnel-base-dummy", "funnel-base-real";

  coresight-name = "coresight-funnel-modem-q6_dup";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
  qcom,duplicate-funnel;

  out-ports {
   port {
    funnel_mq6_dup_out_funnel_modem: endpoint {
     remote-endpoint =
     <&funnel_modem_in_funnel_mq6_dup>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@1 {
    reg = <1>;
    funnel_mq6_dup_in_funnel_modem_q6: endpoint {
     remote-endpoint =
     <&funnel_modem_q6_out_funnel_mq6_dup>;
    };
   };

   port@2 {
    reg = <2>;
    funnel_mq6_dup_in_modem_diag: endpoint {
     remote-endpoint =
     <&modem_diag_out_funnel_mq6_dup>;
    };
   };
  };
 };

 modem_diag: dummy_source {
  compatible = "qcom,coresight-dummy";

  coresight-name = "coresight-modem-diag";
  qcom,dummy-source;


  out-ports {
   port {
    modem_diag_out_funnel_mq6_dup: endpoint {
     remote-endpoint =
      <&funnel_mq6_dup_in_modem_diag>;
    };
   };
  };
 };

 modem_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-modem-etm0";
  qcom,inst-id = <2>;

  out-ports {
   port {
    modem_etm0_out_funnel_modem_q6: endpoint {
     remote-endpoint =
      <&funnel_modem_q6_in_modem_etm0>;
    };
   };
  };
 };

 tpda_modem: tpda@6803000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb969>;
  reg = <0x6803000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-modem";

  qcom,tpda-atid = <67>;
  qcom,dsb-elem-size = <0 32>;
  qcom,cmb-elem-size = <0 64>;

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpda_modem_out_funnel_modem: endpoint {
     remote-endpoint =
      <&funnel_modem_in_tpda_modem>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_modem_in_tpdm_modem_0: endpoint {
     remote-endpoint =
         <&tpdm_modem_0_out_tpda_modem>;
    };
   };

   port@1 {
    reg = <1>;
    tpda_modem_in_tpdm_modem_1: endpoint {
     remote-endpoint =
         <&tpdm_modem_1_out_tpda_modem>;
    };
   };
  };
 };

 tpdm_modem_0: tpdm@6800000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x6800000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-modem-0";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_modem_0_out_tpda_modem: endpoint {
     remote-endpoint = <&tpda_modem_in_tpdm_modem_0>;
    };
   };
  };
 };

 tpdm_modem_1: tpdm@6801000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x6801000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-modem-1";

  status = "disabled";
  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_modem_1_out_tpda_modem: endpoint {
     remote-endpoint = <&tpda_modem_in_tpdm_modem_1>;
    };
   };
  };
 };

 funnel_apss_merg: funnel@7810000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x7810000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-apss-merg";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    funnel_apss_merg_out_funnel_in1: endpoint {
     remote-endpoint =
         <&funnel_in1_in_funnel_apss_merg>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_apss_merg_in_funnel_apss: endpoint {
     remote-endpoint =
         <&funnel_apss_out_funnel_apss_merg>;
    };
   };

   port@3 {
    reg = <3>;
    funnel_apss_merg_in_tpda_apss: endpoint {
     remote-endpoint =
       <&tpda_apss_out_funnel_apss_merg>;
    };
   };

  };
 };

 etm0: etm@7040000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7040000 0x1000>;
  cpu = <&CPU0>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm0";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    etm0_out_funnel_apss: endpoint {
     remote-endpoint =
      <&funnel_apss_in_etm0>;
    };
   };
  };
 };

 etm1: etm@7140000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7140000 0x1000>;
  cpu = <&CPU1>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm1";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    etm1_out_funnel_apss: endpoint {
     remote-endpoint =
      <&funnel_apss_in_etm1>;
    };
   };
  };
 };

 etm2: etm@7240000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7240000 0x1000>;
  cpu = <&CPU2>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm2";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    etm2_out_funnel_apss: endpoint {
     remote-endpoint =
      <&funnel_apss_in_etm2>;
    };
   };
  };
 };

 etm3: etm@7340000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7340000 0x1000>;
  cpu = <&CPU3>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm3";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    etm3_out_funnel_apss: endpoint {
     remote-endpoint =
      <&funnel_apss_in_etm3>;
    };
   };
  };
 };

 etm4: etm@7440000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7440000 0x1000>;
  cpu = <&CPU4>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm4";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    etm4_out_funnel_apss: endpoint {
     remote-endpoint =
      <&funnel_apss_in_etm4>;
    };
   };
  };
 };

 etm5: etm@7540000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7540000 0x1000>;
  cpu = <&CPU5>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm5";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    etm5_out_funnel_apss: endpoint {
     remote-endpoint =
      <&funnel_apss_in_etm5>;
    };
   };
  };
 };

 etm6: etm@7640000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7640000 0x1000>;
  cpu = <&CPU6>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm6";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    etm6_out_funnel_apss: endpoint {
     remote-endpoint =
      <&funnel_apss_in_etm6>;
    };
   };
  };
 };

 etm7: etm@7740000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7740000 0x1000>;
  cpu = <&CPU7>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm7";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    etm7_out_funnel_apss: endpoint {
     remote-endpoint =
      <&funnel_apss_in_etm7>;
    };
   };
  };
 };

 funnel_apss: funnel@7800000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x7800000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-apss";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    funnel_apss_out_funnel_apss_merg: endpoint {
     remote-endpoint =
         <&funnel_apss_merg_in_funnel_apss>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_apss_in_etm0: endpoint {
     remote-endpoint =
      <&etm0_out_funnel_apss>;
    };
   };

   port@1 {
    reg = <1>;
    funnel_apss_in_etm1: endpoint {
     remote-endpoint =
      <&etm1_out_funnel_apss>;
    };
   };

   port@2 {
    reg = <2>;
    funnel_apss_in_etm2: endpoint {
     remote-endpoint =
      <&etm2_out_funnel_apss>;
    };
   };

   port@3 {
    reg = <3>;
    funnel_apss_in_etm3: endpoint {
     remote-endpoint =
      <&etm3_out_funnel_apss>;
    };
   };

   port@4 {
    reg = <4>;
    funnel_apss_in_etm4: endpoint {
     remote-endpoint =
      <&etm4_out_funnel_apss>;
    };
   };

   port@5 {
    reg = <5>;
    funnel_apss_in_etm5: endpoint {
     remote-endpoint =
      <&etm5_out_funnel_apss>;
    };
   };

   port@6 {
    reg = <6>;
    funnel_apss_in_etm6: endpoint {
     remote-endpoint =
      <&etm6_out_funnel_apss>;
    };
   };

   port@7 {
    reg = <7>;
    funnel_apss_in_etm7: endpoint {
     remote-endpoint =
      <&etm7_out_funnel_apss>;
    };
   };
  };
 };

 hwevent {
  compatible = "qcom,coresight-hwevent";

  coresight-name = "coresight-hwevent";
  coresight-csr = <&csr>;
  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };

 snoc: snoc {
  compatible = "qcom,coresight-dummy";

  coresight-name = "coresight-snoc";
  qcom,dummy-source;

  port {
   snoc_out_funnel_in0: endpoint {
    remote-endpoint =
    <&funnel_in0_in_snoc>;
   };
  };
 };

 tpda: tpda@6004000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb969>;
  reg = <0x6004000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda";

  qcom,tpda-atid = <65>;
  qcom,bc-elem-size = <25 32>,
        <31 32>;
  qcom,tc-elem-size = <31 32>;
  qcom,dsb-elem-size = <10 32>,
         <21 32>,
         <25 32>,
         <26 64>,
         <31 32>;
  qcom,cmb-elem-size = <5 32>,
         <6 32>,
         <23 32>,
         <24 32>,
         <27 32>,
         <28 32>,
         <29 32>,
         <31 64>;

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpda_out_funnel_qatb: endpoint {
     remote-endpoint =
      <&funnel_qatb_in_tpda>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@5 {
    reg = <5>;
    tpda_5_in_funnel_dlet: endpoint {
     remote-endpoint =
      <&funnel_dlet_out_tpda_5>;
    };
   };

   port@6 {
    reg = <6>;
    tpda_6_in_funnel_dlet: endpoint {
     remote-endpoint =
      <&funnel_dlet_out_tpda_6>;
    };
   };

   port@a {
    reg = <10>;
    tpda_10_in_funnel_dlet: endpoint {
     remote-endpoint =
      <&funnel_dlet_out_tpda_10>;
    };
   };

   port@15 {
    reg = <21>;
    tpda_in_funnel_wpss: endpoint {
     remote-endpoint =
      <&funnel_wpss_out_tpda>;
    };
   };

   port@17 {
    reg = <23>;
    tpda_in_tpdm_dcc: endpoint {
     remote-endpoint =
      <&tpdm_dcc_out_tpda>;
    };
   };

   port@18 {
    reg = <24>;
    tpda_in_tpdm_prng: endpoint {
     remote-endpoint =
      <&tpdm_prng_out_tpda>;
    };
   };

   port@19 {
    reg = <25>;
    tpda_in_tpdm_qm: endpoint {
     remote-endpoint =
      <&tpdm_qm_out_tpda>;
    };
   };

   port@1a {
    reg = <26>;
    tpda_in_tpdm_gcc: endpoint {
     remote-endpoint =
      <&tpdm_gcc_out_tpda>;
    };
   };

   port@1b {
    reg = <27>;
    tpda_in_tpdm_vsense: endpoint {
     remote-endpoint =
      <&tpdm_vsense_out_tpda>;
    };
   };

   port@1c {
    reg = <28>;
    tpda_in_tpdm_spdm: endpoint {
     remote-endpoint =
      <&tpdm_spdm_out_tpda>;
    };
   };

   port@1d {
    reg = <29>;
    tpda_in_tpdm_sdcc_2: endpoint {
     remote-endpoint =
      <&tpdm_sdcc_2_out_tpda>;
    };
   };

   port@1f {
    reg = <31>;
    tpda_in_tpdm_pimem: endpoint {
     remote-endpoint =
      <&tpdm_pimem_out_tpda>;
    };
   };
  };
 };

 tpdm_wpss: tpdm@6c70000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;

  reg = <0x6c70000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-wpss";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_wpss_out_funnel_wpss: endpoint {
     remote-endpoint =
      <&funnel_wpss_in_tpdm_wpss>;
    };
   };
  };
 };

 wpss_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-wpss-etm0";
  qcom,inst-id = <3>;

  out-ports {
   port {
    wpss_etm0_out_funnel_wpss: endpoint {
     remote-endpoint =
     <&funnel_wpss_in_wpss_etm0>;
    };
   };
  };
 };

 funnel_wpss: funnel@6c73000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6c73000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-wpss";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_wpss_in_tpdm_wpss: endpoint {
     remote-endpoint =
     <&tpdm_wpss_out_funnel_wpss>;
    };
   };


   port@2 {
    reg = <2>;
    funnel_wpss_in_wpss_etm0: endpoint {
     remote-endpoint =
      <&wpss_etm0_out_funnel_wpss>;
    };
   };
  };

  out-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_wpss_out_tpda: endpoint {
     remote-endpoint =
      <&tpda_in_funnel_wpss>;
     source = <&tpdm_wpss>;
    };
   };

   port@1 {
    reg = <1>;
    funnel_wpss_out_funnel_qatb: endpoint {
     remote-endpoint =
      <&funnel_qatb_in_funnel_wpss>;
    };
   };
  };
 };

 funnel_dlet: funnel@6c2e000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6c2e000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-dlet";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_dlet_out_tpda_5: endpoint {
     remote-endpoint =
         <&tpda_5_in_funnel_dlet>;
     source = <&tpdm_sdcc_1>;
    };
   };

   port@1 {
    reg = <1>;
    funnel_dlet_out_tpda_6: endpoint {
     remote-endpoint =
         <&tpda_6_in_funnel_dlet>;
     source = <&tpdm_sdcc_4>;
    };
   };

   port@2 {
    reg = <2>;
    funnel_dlet_out_tpda_10: endpoint {
     remote-endpoint =
         <&tpda_10_in_funnel_dlet>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@4 {
    reg = <4>;
    funnel_dlet_in_tpdm_sdcc_1: endpoint {
     remote-endpoint =
         <&tpdm_sdcc_1_out_funnel_dlet>;
    };
   };

   port@5 {
    reg = <5>;
    funnel_dlet_in_tpdm_sdcc_4: endpoint {
     remote-endpoint =
         <&tpdm_sdcc_4_out_funnel_dlet>;
    };
   };

   port@7 {
    reg = <7>;
    funnel_dlet_in_tpdm_dlet: endpoint {
     remote-endpoint =
         <&tpdm_dlet_out_funnel_dlet>;
    };
   };
  };
 };

 tpdm_sdcc_1: tpdm@684e000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x684e000 0x1000>;
  reg-names = "tpdm-base";
  qcom,cmb-msr-skip;

  status = "disabled";
  coresight-name = "coresight-tpdm-sdcc-1";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_sdcc_1_out_funnel_dlet: endpoint {
     remote-endpoint =
     <&funnel_dlet_in_tpdm_sdcc_1>;
    };
   };
  };
 };

 tpdm_sdcc_4: tpdm@6859000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x6859000 0x1000>;
  reg-names = "tpdm-base";
  qcom,cmb-msr-skip;

  status = "disabled";
  coresight-name = "coresight-tpdm-sdcc-4";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_sdcc_4_out_funnel_dlet: endpoint {
     remote-endpoint = <&funnel_dlet_in_tpdm_sdcc_4>;
    };
   };
  };
 };

 tpdm_dl_east: tpdm@6c28000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x6c28000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-dl-east";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_dlet_out_funnel_dlet: endpoint {
     remote-endpoint = <&funnel_dlet_in_tpdm_dlet>;
    };
   };
  };
 };

 tpdm_dcc: tpdm@6870000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x6870000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-dcc";

  qcom,hw-enable-check;

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_dcc_out_tpda: endpoint {
     remote-endpoint = <&tpda_in_tpdm_dcc>;
    };
   };
  };
 };

 tpdm_prng: tpdm@6841000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x6841000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-prng";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_prng_out_tpda: endpoint {
     remote-endpoint = <&tpda_in_tpdm_prng>;
    };
   };
  };
 };

 tpdm_qm: tpdm@69d0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x69d0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-qm";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_qm_out_tpda: endpoint {
     remote-endpoint = <&tpda_in_tpdm_qm>;
    };
   };
  };
 };

 tpdm_gcc: tpdm@682c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x682c000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-gcc";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_gcc_out_tpda: endpoint {
     remote-endpoint = <&tpda_in_tpdm_gcc>;
    };
   };
  };
 };

 tpdm_vsense: tpdm@6840000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x6840000 0x1000>;
  reg-names = "tpdm-base";

  status = "disabled";
  coresight-name = "coresight-tpdm-vsense";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_vsense_out_tpda: endpoint {
     remote-endpoint =
      <&tpda_in_tpdm_vsense>;
    };
   };
  };
 };

 tpdm_spdm: tpdm@600f000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x600f000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-spdm";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_spdm_out_tpda: endpoint {
     remote-endpoint = <&tpda_in_tpdm_spdm>;
    };
   };
  };
 };

 tpdm_sdcc_2: tpdm@684f000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x684f000 0x1000>;
  reg-names = "tpdm-base";
  qcom,cmb-msr-skip;

  status = "disabled";
  coresight-name = "coresight-tpdm-sdcc-2";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_sdcc_2_out_tpda: endpoint {
     remote-endpoint =
     <&tpda_in_tpdm_sdcc_2>;
    };
   };
  };
 };

 tpdm_pimem: tpdm@6850000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x6850000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-pimem";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_pimem_out_tpda: endpoint {
     remote-endpoint = <&tpda_in_tpdm_pimem>;
    };
   };
  };
 };

 tpda_apss: tpda@7863000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb969>;
  reg = <0x7863000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-apss";

  qcom,tpda-atid = <66>;
  qcom,dsb-elem-size = <3 32>;
  qcom,cmb-elem-size = <0 32>,
         <1 32>,
         <2 64>;

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpda_apss_out_funnel_apss_merg: endpoint {
     remote-endpoint =
            <&funnel_apss_merg_in_tpda_apss>;
    };
   };
  };

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_apss_in_tpdm_llm_silver: endpoint {
     remote-endpoint =
            <&tpdm_llm_silver_out_tpda_apss>;
    };
   };

   port@1 {
    reg = <1>;
    tpda_apss_in_tpdm_llm_gold: endpoint {
     remote-endpoint =
            <&tpdm_llm_gold_out_tpda_apss>;
    };
   };

   port@2 {
    reg = <2>;
    tpda_apss_in_tpdm_actpm: endpoint {
     remote-endpoint =
            <&tpdm_actpm_out_tpda_apss>;
    };
   };

   port@3 {
    reg = <3>;
    tpda_apss_in_tpdm_apss: endpoint {
     remote-endpoint =
            <&tpdm_apss_out_tpda_apss>;
    };
   };
  };
 };

 tpdm_llm_silver: tpdm@78a0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x78a0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-llm-silver";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_llm_silver_out_tpda_apss: endpoint {
     remote-endpoint =
      <&tpda_apss_in_tpdm_llm_silver>;
    };
   };
  };
 };

 tpdm_llm_gold: tpdm@78b0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x78b0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-llm-gold";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_llm_gold_out_tpda_apss: endpoint {
     remote-endpoint =
      <&tpda_apss_in_tpdm_llm_gold>;
    };
   };
  };
 };

 tpdm_actpm: tpdm@7860000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x7860000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-actpm";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_actpm_out_tpda_apss: endpoint {
     remote-endpoint =
      <&tpda_apss_in_tpdm_actpm>;
    };
   };
  };
 };

 tpdm_apss: tpdm@7861000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x7861000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-apss";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

  out-ports {
   port {
    tpdm_apss_out_tpda_apss: endpoint {
     remote-endpoint =
      <&tpda_apss_in_tpdm_apss>;
    };
   };
  };
 };

 audio_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-audio-etm0";
  qcom,inst-id = <5>;

  out-ports {
   port {
    audio_etm0_out_funnel_lpass_lpi: endpoint {
     remote-endpoint =
     <&funnel_lpass_lpi_in_audio_etm0>;
    };
   };
  };
 };

 ipcb_tgu: tgu@6b0e000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb999>;
  reg = <0x06b0e000 0x1000>;
  reg-names = "tgu-base";
  tgu-steps = <3>;
  tgu-conditions = <4>;
  tgu-regs = <4>;
  tgu-timer-counters = <8>;

  coresight-name = "coresight-tgu-ipcb";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };

 cti0_apss: cti@78e0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x78e0000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-apss_cti0";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };

 cti1_apss: cti@78f0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x78f0000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-apss_cti1";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };

 cti2_apss: cti@7900000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x7900000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-apss_cti2";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };

 cti0: cti@6010000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6010000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti0";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

 };

 cti1: cti@6011000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6011000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti1";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

 };

 cti2: cti@6012000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6012000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti2";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };

 cti3: cti@6013000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6013000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti3";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

 };

 cti4: cti@6014000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6014000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti4";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

 };

 cti5: cti@6015000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6015000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti5";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

 };

 cti6: cti@6016000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6016000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti6";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

 };

 cti7: cti@6017000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6017000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti7";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

 };

 cti8: cti@6018000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6018000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti8";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

 };

 cti9: cti@6019000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6019000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti9";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

 };

 cti10: cti@601a000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x601a000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti10";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

 };

 cti11: cti@601b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x601b000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti11";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

 };

 cti12: cti@601c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x601c000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti12";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

 };

 cti13: cti@601d000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x601d000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti13";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

 };

 cti14: cti@601e000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x601e000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti14";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

 };

 cti15: cti@601f000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x601f000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti15";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

 };

 cti_ddr_ch01: cti@6e11000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6e11000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-ddr_ch01_dl_cti_0";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };

 cti0_ddr0: cti@6e02000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6e02000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-ddr_dl_0_cti_0";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };

 cti0_ddr1: cti@6e0c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6e0c000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-ddr_dl_1_cti_0";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };

 cti1_ddr1: cti@6e0d000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6e0d000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-ddr_dl_1_cti_1";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };

 cti2_ddr1: cti@6e0e000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6e0e000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-ddr_dl_1_cti_2";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };

 cti_gpu_isdb: cti@6961000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6961000 0x1000>;
  reg-names = "cti-base";

  status = "disabled";
  coresight-name = "coresight-cti-gpu_isdb_cti";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };

 cti_lpass: cti@6845000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6845000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-lpass_dl_cti";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };

 cti_lpass_lpi: cti@6b41000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6b41000 0x1000>;
  reg-names = "cti-base";

  status = "disabled";
  coresight-name = "coresight-cti_lpass_lpi_cti";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };

 cti_lpass_q6: cti@6b4b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6b4b000 0x1000>;
  reg-names = "cti-base";

  status = "disabled";
  coresight-name = "coresight-cti-lpass_q6_cti";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };

 cti_mdss: cti@6c61000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6c61000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-mdss_dl_cti";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };

 cti_mss_q6: cti@680b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x680b000 0x1000>;
  reg-names = "cti-base";

  status = "disabled";
  coresight-name = "coresight-cti_mss_q6_cti";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };

 cti_mss_vq6: cti@6813000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6813000 0x1000>;
  reg-names = "cti-base";

  status = "disabled";
  coresight-name = "coresight-cti-mss_vq6_cti";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };

 cti_titan: cti@6c13000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6c13000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-sierra_a6_cti";
  status = "disabled";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };

 cti0_swao:cti@6b00000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6b00000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-swao_cti0";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };

 cti1_swao:cti@6b01000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6b01000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-swao_cti1";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };

 cti3_swao:cti@6b03000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6b03000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-swao_cti3";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };

 cti_turing:cti@6982000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6982000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-turing_dl_cti";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };

 cti_turing_q6:cti@698b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x698b000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-turing_q6_cti";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };

 cti_cpu0: cti@7020000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x7020000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu0";
  cpu = <&CPU0>;

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";

 };

 cti_cpu1: cti@7120000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x7120000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu1";
  cpu = <&CPU1>;

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };

 cti_cpu2: cti@7220000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x7220000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu2";
  cpu = <&CPU2>;

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };

 cti_cpu3: cti@7320000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x7320000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu3";
  cpu = <&CPU3>;

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };

 cti_cpu4: cti@7420000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x7420000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu4";
  cpu = <&CPU4>;

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };

 cti_cpu5: cti@7520000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x7520000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu5";
  cpu = <&CPU5>;

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };

 cti_cpu6: cti@7620000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x7620000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu6";
  cpu = <&CPU6>;

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };

 cti_cpu7: cti@7720000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x7720000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu7";
  cpu = <&CPU7>;

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };

 cti0_apss_dl: cti@7862000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x7862000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-apss_dl_cti0";

  clocks = <&aopcc 0>;
  clock-names = "apb_pclk";
 };
};
# 5422 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik-pinctrl.dtsi" 1
&soc {
 tlmm: pinctrl@f000000 {
  compatible = "qcom,yupik-pinctrl";
  reg = <0xf000000 0x1000000>;
  interrupts = <0 208 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  wakeup-parent = <&pdc>;

  qupv3_se0_i2c_pins: qupv3_se0_i2c_pins {
   qupv3_se0_i2c_active: qupv3_se0_i2c_active {
    mux {
     pins = "gpio0", "gpio1";
     function = "qup00";
    };

    config {
     pins = "gpio0", "gpio1";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   qupv3_se0_i2c_sleep: qupv3_se0_i2c_sleep {
    mux {
     pins = "gpio0", "gpio1";
     function = "gpio";
    };

    config {
     pins = "gpio0", "gpio1";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  sdc1_on: sdc1_on {
   clk {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <16>;
   };

   cmd {
    pins = "sdc1_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };

   data {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <10>;
   };

   rclk {
    pins = "sdc1_rclk";
    bias-pull-down;
   };
  };

  sdc1_off: sdc1_off {
   clk {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <2>;
   };

   cmd {
    pins = "sdc1_cmd";
    bias-pull-up;
    drive-strength = <2>;
   };

   data {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <2>;
   };

   rclk {
    pins = "sdc1_rclk";
    bias-pull-down;
   };
  };

  sdc2_on: sdc2_on {
   clk {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <16>;
   };

   cmd {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };

   data {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <10>;
   };

   sd-cd {
    pins = "gpio91";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_off: sdc2_off {
   clk {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <2>;
   };

   cmd {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <2>;
   };

   data {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <2>;
   };

   sd-cd {
    pins = "gpio91";
    bias-disable;
    drive-strength = <2>;
   };
  };

  qupv3_se0_spi_pins: qupv3_se0_spi_pins {
   qupv3_se0_spi_active: qupv3_se0_spi_active {
    mux {
     pins = "gpio0", "gpio1",
       "gpio2", "gpio3";
     function = "qup00";
    };

    config {
     pins = "gpio0", "gpio1",
       "gpio2", "gpio3";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se0_spi_sleep: qupv3_se0_spi_sleep {
    mux {
     pins = "gpio0", "gpio1",
       "gpio2", "gpio3";
     function = "gpio";
    };

    config {
     pins = "gpio0", "gpio1",
       "gpio2", "gpio3";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se1_i2c_pins: qupv3_se1_i2c_pins {
   qupv3_se1_i2c_active: qupv3_se1_i2c_active {
    mux {
     pins = "gpio4", "gpio5";
     function = "qup01";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   qupv3_se1_i2c_sleep: qupv3_se1_i2c_sleep {
    mux {
     pins = "gpio4", "gpio5";
     function = "gpio";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  qupv3_se1_spi_pins: qupv3_se1_spi_pins {
   qupv3_se1_spi_active: qupv3_se1_spi_active {
    mux {
     pins = "gpio4", "gpio5",
       "gpio6", "gpio7";
     function = "qup01";
    };

    config {
     pins = "gpio4", "gpio5",
       "gpio6", "gpio7";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se1_spi_sleep: qupv3_se1_spi_sleep {
    mux {
     pins = "gpio4", "gpio5",
       "gpio6", "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio4", "gpio5",
       "gpio6", "gpio7";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se2_i2c_pins: qupv3_se2_i2c_pins {
   qupv3_se2_i2c_active: qupv3_se2_i2c_active {
    mux {
     pins = "gpio8", "gpio9";
     function = "qup02";
    };

    config {
     pins = "gpio8", "gpio9";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   qupv3_se2_i2c_sleep: qupv3_se2_i2c_sleep {
    mux {
     pins = "gpio8", "gpio9";
     function = "gpio";
    };

    config {
     pins = "gpio8", "gpio9";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  qupv3_se2_spi_pins: qupv3_se2_spi_pins {
   qupv3_se2_spi_active: qupv3_se2_spi_active {
    mux {
     pins = "gpio8", "gpio9",
       "gpio10", "gpio11";
     function = "qup02";
    };

    config {
     pins = "gpio8", "gpio9",
       "gpio10", "gpio11";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se2_spi_sleep: qupv3_se2_spi_sleep {
    mux {
     pins = "gpio8", "gpio9",
       "gpio10", "gpio11";
     function = "gpio";
    };

    config {
     pins = "gpio8", "gpio9",
       "gpio10", "gpio11";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se3_i2c_pins: qupv3_se3_i2c_pins {
   qupv3_se3_i2c_active: qupv3_se3_i2c_active {
    mux {
     pins = "gpio12", "gpio13";
     function = "qup03";
    };

    config {
     pins = "gpio12", "gpio13";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   qupv3_se3_i2c_sleep: qupv3_se3_i2c_sleep {
    mux {
     pins = "gpio12", "gpio13";
     function = "gpio";
    };

    config {
     pins = "gpio12", "gpio13";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  qupv3_se3_spi_pins: qupv3_se3_spi_pins {
   qupv3_se3_spi_active: qupv3_se3_spi_active {
    mux {
     pins = "gpio12", "gpio13",
       "gpio14", "gpio15";
     function = "qup03";
    };

    config {
     pins = "gpio12", "gpio13",
       "gpio14", "gpio15";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se3_spi_sleep: qupv3_se3_spi_sleep {
    mux {
     pins = "gpio12", "gpio13",
       "gpio14", "gpio15";
     function = "gpio";
    };

    config {
     pins = "gpio12", "gpio13",
       "gpio14", "gpio15";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se4_i2c_pins: qupv3_se4_i2c_pins {
   qupv3_se4_i2c_active: qupv3_se4_i2c_active {
    mux {
     pins = "gpio16", "gpio17";
     function = "qup04";
    };

    config {
     pins = "gpio16", "gpio17";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   qupv3_se4_i2c_sleep: qupv3_se4_i2c_sleep {
    mux {
     pins = "gpio16", "gpio17";
     function = "gpio";
    };

    config {
     pins = "gpio16", "gpio17";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  qupv3_se4_spi_pins: qupv3_se4_spi_pins {
   qupv3_se4_spi_active: qupv3_se4_spi_active {
    mux {
     pins = "gpio16", "gpio17",
       "gpio18", "gpio19";
     function = "qup04";
    };

    config {
     pins = "gpio16", "gpio17",
       "gpio18", "gpio19";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se4_spi_sleep: qupv3_se4_spi_sleep {
    mux {
     pins = "gpio16", "gpio17",
       "gpio18", "gpio19";
     function = "gpio";
    };

    config {
     pins = "gpio16", "gpio17",
       "gpio18", "gpio19";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se5_2uart_pins: qupv3_se5_2uart_pins {
   qupv3_se5_2uart_active: qupv3_se5_2uart_active {
    mux {
     pins = "gpio22", "gpio23";
     function = "qup05";
    };

    config {
     pins = "gpio22", "gpio23";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se5_2uart_sleep: qupv3_se5_2uart_sleep {
    mux {
     pins = "gpio22", "gpio23";
     function = "gpio";
    };

    config {
     pins = "gpio22", "gpio23";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  qupv3_se6_i2c_pins: qupv3_se6_i2c_pins {
   qupv3_se6_i2c_active: qupv3_se6_i2c_active {
    mux {
     pins = "gpio24", "gpio25";
     function = "qup06";
    };

    config {
     pins = "gpio24", "gpio25";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   qupv3_se6_i2c_sleep: qupv3_se6_i2c_sleep {
    mux {
     pins = "gpio24", "gpio25";
     function = "gpio";
    };

    config {
     pins = "gpio24", "gpio25";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  qupv3_se6_spi_pins: qupv3_se6_spi_pins {
   qupv3_se6_spi_active: qupv3_se6_spi_active {
    mux {
     pins = "gpio24", "gpio25",
       "gpio26", "gpio27";
     function = "qup06";
    };

    config {
     pins = "gpio24", "gpio25",
       "gpio26", "gpio27";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se6_spi_sleep: qupv3_se6_spi_sleep {
    mux {
     pins = "gpio24", "gpio25",
       "gpio26", "gpio27";
     function = "gpio";
    };

    config {
     pins = "gpio24", "gpio25",
       "gpio26", "gpio27";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se7_4uart_pins: qupv3_se7_4uart_pins {
   qupv3_se7_default_cts:
    qupv3_se7_default_cts {
    mux {
     pins = "gpio28";
     function = "gpio";
    };

    config {
     pins = "gpio28";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se7_default_rtsrx:
    qupv3_se7_default_rtsrx {
    mux {
     pins = "gpio29", "gpio31";
     function = "gpio";
    };

    config {
     pins = "gpio29", "gpio31";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   qupv3_se7_default_tx:
    qupv3_se7_default_tx {
    mux {
     pins = "gpio30";
     function = "gpio";
    };

    config {
     pins = "gpio30";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   qupv3_se7_ctsrx: qupv3_se7_ctsrx {
    mux {
     pins = "gpio28", "gpio31";
     function = "qup07";
    };

    config {
     pins = "gpio28", "gpio31";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se7_rts: qupv3_se7_rts {
    mux {
     pins = "gpio29";
     function = "qup07";
    };

    config {
     pins = "gpio29";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   qupv3_se7_tx: qupv3_se7_tx {
    mux {
     pins = "gpio30";
     function = "qup07";
    };

    config {
     pins = "gpio30";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se8_i2c_pins: qupv3_se8_i2c_pins {
   qupv3_se8_i2c_active: qupv3_se8_i2c_active {
    mux {
     pins = "gpio32", "gpio33";
     function = "qup10";
    };

    config {
     pins = "gpio32", "gpio33";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   qupv3_se8_i2c_sleep: qupv3_se8_i2c_sleep {
    mux {
     pins = "gpio32", "gpio33";
     function = "gpio";
    };

    config {
     pins = "gpio32", "gpio33";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  qupv3_se8_spi_pins: qupv3_se8_spi_pins {
   qupv3_se8_spi_active: qupv3_se8_spi_active {
    mux {
     pins = "gpio32", "gpio33",
       "gpio34", "gpio35";
     function = "qup10";
    };

    config {
     pins = "gpio32", "gpio33",
       "gpio34", "gpio35";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se8_spi_sleep: qupv3_se8_spi_sleep {
    mux {
     pins = "gpio32", "gpio33",
       "gpio34", "gpio35";
     function = "gpio";
    };

    config {
     pins = "gpio32", "gpio33",
       "gpio34", "gpio35";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se9_i2c_pins: qupv3_se9_i2c_pins {
   qupv3_se9_i2c_active: qupv3_se9_i2c_active {
    mux {
     pins = "gpio36", "gpio37";
     function = "qup11";
    };

    config {
     pins = "gpio36", "gpio37";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   qupv3_se9_i2c_sleep: qupv3_se9_i2c_sleep {
    mux {
     pins = "gpio36", "gpio37";
     function = "gpio";
    };

    config {
     pins = "gpio36", "gpio37";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  nfc {
   nfc_int_active: nfc_int_active {

    mux {

     pins = "gpio41";
     function = "gpio";
    };

    config {
     pins = "gpio41";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   nfc_int_suspend: nfc_int_suspend {

    mux {

     pins = "gpio41";
     function = "gpio";
    };

    config {
     pins = "gpio41";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   nfc_enable_active: nfc_enable_active {
    mux {

     pins = "gpio38", "gpio40", "gpio39";
     function = "gpio";
    };

    config {
     pins = "gpio38", "gpio40", "gpio39";
     drive-strength = <2>;
     bias-disable;
    };
   };

   nfc_enable_suspend: nfc_enable_suspend {
    mux {

     pins = "gpio38", "gpio40", "gpio39";
     function = "gpio";
    };

    config {
     pins = "gpio38", "gpio40", "gpio39";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  qupv3_se9_spi_pins: qupv3_se9_spi_pins {
   qupv3_se9_spi_active: qupv3_se9_spi_active {
    mux {
     pins = "gpio36", "gpio37",
       "gpio38", "gpio39";
     function = "qup11";
    };

    config {
     pins = "gpio36", "gpio37",
       "gpio38", "gpio39";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se9_spi_sleep: qupv3_se9_spi_sleep {
    mux {
     pins = "gpio36", "gpio37",
       "gpio38", "gpio39";
     function = "gpio";
    };

    config {
     pins = "gpio36", "gpio37",
       "gpio38", "gpio39";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se10_i2c_pins: qupv3_se10_i2c_pins {
   qupv3_se10_i2c_active: qupv3_se10_i2c_active {
    mux {
     pins = "gpio40", "gpio41";
     function = "qup12";
    };

    config {
     pins = "gpio40", "gpio41";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   qupv3_se10_i2c_sleep: qupv3_se10_i2c_sleep {
    mux {
     pins = "gpio40", "gpio41";
     function = "gpio";
    };

    config {
     pins = "gpio40", "gpio41";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  qupv3_se10_spi_pins: qupv3_se10_spi_pins {
   qupv3_se10_spi_active: qupv3_se10_spi_active {
    mux {
     pins = "gpio40", "gpio41",
       "gpio42", "gpio43";
     function = "qup12";
    };

    config {
     pins = "gpio40", "gpio41",
       "gpio42", "gpio43";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se10_spi_sleep: qupv3_se10_spi_sleep {
    mux {
     pins = "gpio40", "gpio41",
       "gpio42", "gpio43";
     function = "gpio";
    };

    config {
     pins = "gpio40", "gpio41",
       "gpio42", "gpio43";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se10_2uart_pins: qupv3_se10_2uart_pins {
   qupv3_se10_default_txrx: qupv3_se10_default_txrx {
    mux {
     pins = "gpio42", "gpio43";
     function = "qup12";
    };

    config {
     pins = "gpio42", "gpio43";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se10_2uart_active: qupv3_se6_2uart_active {
    mux {
     pins = "gpio42", "gpio43";
     function = "qup12";
    };

    config {
     pins = "gpio42", "gpio43";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se10_2uart_sleep: qupv3_se10_2uart_sleep {
    mux {
     pins = "gpio42", "gpio43";
     function = "gpio";
    };

    config {
     pins = "gpio42", "gpio31";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  qupv3_se11_i2c_pins: qupv3_se11_i2c_pins {
   qupv3_se11_i2c_active: qupv3_se11_i2c_active {
    mux {
     pins = "gpio44", "gpio45";
     function = "qup13";
    };

    config {
     pins = "gpio44", "gpio45";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   qupv3_se11_i2c_sleep: qupv3_se11_i2c_sleep {
    mux {
     pins = "gpio44", "gpio45";
     function = "gpio";
    };

    config {
     pins = "gpio44", "gpio45";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  qupv3_se11_spi_pins: qupv3_se11_spi_pins {
   qupv3_se11_spi_active: qupv3_se11_spi_active {
    mux {
     pins = "gpio44", "gpio45",
       "gpio46", "gpio47";
     function = "qup13";
    };

    config {
     pins = "gpio44", "gpio45",
       "gpio46", "gpio47";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se11_spi_sleep: qupv3_se11_spi_sleep {
    mux {
     pins = "gpio44", "gpio45",
       "gpio46", "gpio47";
     function = "gpio";
    };

    config {
     pins = "gpio44", "gpio45",
       "gpio46", "gpio47";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se12_i2c_pins: qupv3_se12_i2c_pins {
   qupv3_se12_i2c_active: qupv3_se12_i2c_active {
    mux {
     pins = "gpio48", "gpio49";
     function = "qup14";
    };

    config {
     pins = "gpio48", "gpio49";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   qupv3_se12_i2c_sleep: qupv3_se12_i2c_sleep {
    mux {
     pins = "gpio48", "gpio49";
     function = "gpio";
    };

    config {
     pins = "gpio48", "gpio49";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  qupv3_se12_spi_pins: qupv3_se12_spi_pins {
   qupv3_se12_spi_active: qupv3_se12_spi_active {
    mux {
     pins = "gpio48", "gpio49",
       "gpio50", "gpio51";
     function = "qup14";
    };

    config {
     pins = "gpio48", "gpio49",
       "gpio50", "gpio51";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se12_spi_sleep: qupv3_se12_spi_sleep {
    mux {
     pins = "gpio48", "gpio49",
       "gpio50", "gpio51";
     function = "gpio";
    };

    config {
     pins = "gpio48", "gpio49",
       "gpio50", "gpio51";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se13_i2c_pins: qupv3_se13_i2c_pins {
   qupv3_se13_i2c_active: qupv3_se13_i2c_active {
    mux {
     pins = "gpio52", "gpio53";
     function = "qup15";
    };

    config {
     pins = "gpio52", "gpio53";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   qupv3_se13_i2c_sleep: qupv3_se13_i2c_sleep {
    mux {
     pins = "gpio52", "gpio53";
     function = "gpio";
    };

    config {
     pins = "gpio52", "gpio53";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  qupv3_se13_spi_pins: qupv3_se13_spi_pins {
   qupv3_se13_spi_active: qupv3_se13_spi_active {
    mux {
     pins = "gpio52", "gpio53",
       "gpio54", "gpio55";
     function = "qup15";
    };

    config {
     pins = "gpio52", "gpio53",
       "gpio54", "gpio55";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se13_spi_sleep: qupv3_se13_spi_sleep {
    mux {
     pins = "gpio52", "gpio53",
       "gpio54", "gpio55";
     function = "gpio";
    };

    config {
     pins = "gpio52", "gpio53",
       "gpio54", "gpio55";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se14_i2c_pins: qupv3_se14_i2c_pins {
   qupv3_se14_i2c_active: qupv3_se14_i2c_active {
    mux {
     pins = "gpio56", "gpio57";
     function = "qup16";
    };

    config {
     pins = "gpio56", "gpio57";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   qupv3_se14_i2c_sleep: qupv3_se14_i2c_sleep {
    mux {
     pins = "gpio56", "gpio57";
     function = "gpio";
    };

    config {
     pins = "gpio56", "gpio57";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  qupv3_se14_spi_pins: qupv3_se14_spi_pins {
   qupv3_se14_spi_active: qupv3_se14_spi_active {
    mux {
     pins = "gpio56", "gpio57",
       "gpio58", "gpio59";
     function = "qup16";
    };

    config {
     pins = "gpio56", "gpio57",
       "gpio58", "gpio59";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se14_spi_sleep: qupv3_se14_spi_sleep {
    mux {
     pins = "gpio56", "gpio57",
       "gpio58", "gpio59";
     function = "gpio";
    };

    config {
     pins = "gpio56", "gpio57",
       "gpio58", "gpio59";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  bt_en_sleep: bt_en_sleep {
   mux {
    pins = "gpio85";
    function = "gpio";
   };

   config {
    pins = "gpio85";
    drive-strength = <2>;
    output-low;
    bias-pull-down;
   };
  };

  qupv3_se14_2uart_pins: qupv3_se14_2uart_pins {
   qupv3_se14_default_txrx: qupv3_se14_default_txrx {
    mux {
     pins = "gpio58", "gpio59";
     function = "qup16";
    };

    config {
     pins = "gpio58", "gpio59";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se14_2uart_active: qupv3_se14_2uart_active {
    mux {
     pins = "gpio58", "gpio59";
     function = "qup16";
    };

    config {
     pins = "gpio58", "gpio59";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se14_2uart_sleep: qupv3_se14_2uart_sleep {
    mux {
     pins = "gpio58", "gpio59";
     function = "gpio";
    };

    config {
     pins = "gpio58", "gpio59";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  qupv3_se15_i2c_pins: qupv3_se15_i2c_pins {
   qupv3_se15_i2c_active: qupv3_se15_i2c_active {
    mux {
     pins = "gpio60", "gpio61";
     function = "qup17";
    };

    config {
     pins = "gpio60", "gpio61";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   qupv3_se15_i2c_sleep: qupv3_se15_i2c_sleep {
    mux {
     pins = "gpio60", "gpio61";
     function = "gpio";
    };

    config {
     pins = "gpio60", "gpio61";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  qupv3_se15_spi_pins: qupv3_se15_spi_pins {
   qupv3_se15_spi_active: qupv3_se15_spi_active {
    mux {
     pins = "gpio60", "gpio61",
       "gpio62", "gpio63";
     function = "qup17";
    };

    config {
     pins = "gpio60", "gpio61",
       "gpio62", "gpio63";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se15_spi_sleep: qupv3_se15_spi_sleep {
    mux {
     pins = "gpio60", "gpio61",
       "gpio62", "gpio63";
     function = "gpio";
    };

    config {
     pins = "gpio60", "gpio61",
       "gpio62", "gpio63";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  pcie0 {
   pcie0_perst_default: pcie0_perst_default {
    mux {
     pins = "gpio87";
     function = "gpio";
    };

    config {
     pins = "gpio87";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   pcie0_clkreq_default: pcie0_clkreq_default {
    mux {
     pins = "gpio88";
     function = "pcie0_clkreqn";
    };

    config {
     pins = "gpio88";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   pcie0_wake_default: pcie0_wake_default {
    mux {
     pins = "gpio89";
     function = "gpio";
    };

    config {
     pins = "gpio89";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   pcie0_clkreq_sleep: pcie0_clkreq_sleep {
    mux {
     pins = "gpio88";
     function = "gpio";
    };

    config {
     pins = "gpio88";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  pcie1 {
   pcie1_perst_default: pcie1_perst_default {
    mux {
     pins = "gpio2";
     function = "gpio";
    };

    config {
     pins = "gpio2";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   pcie1_clkreq_default: pcie1_clkreq_default {
    mux {
     pins = "gpio79";
     function = "pcie1_clkreqn";
    };

    config {
     pins = "gpio79";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   pcie1_wake_default: pcie1_wake_default {
    mux {
     pins = "gpio3";
     function = "gpio";
    };

    config {
     pins = "gpio3";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   pcie1_ep_default: pcie1_ep_default {
    mux {
     pins = "gpio19";
     function = "gpio";
    };

    config {
     pins = "gpio19";
     drive-strength = <16>;
     output-high;
     bias-disable;
    };
   };

   pcie1_clkreq_sleep: pcie1_clkreq_sleep {
    mux {
     pins = "gpio79";
     function = "gpio";
    };

    config {
     pins = "gpio79";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  cam_sensor_mclk0_active: cam_sensor_mclk0_active {

   mux {
    pins = "gpio64";
    function = "cam_mclk";
   };

   config {
    pins = "gpio64";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk0_suspend: cam_sensor_mclk0_suspend {

   mux {
    pins = "gpio64";
    function = "cam_mclk";
   };

   config {
    pins = "gpio64";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk1_active: cam_sensor_mclk1_active {

   mux {
    pins = "gpio65";
    function = "cam_mclk";
   };

   config {
    pins = "gpio65";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk1_suspend: cam_sensor_mclk1_suspend {

   mux {
    pins = "gpio65";
    function = "cam_mclk";
   };

   config {
    pins = "gpio65";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_active: cam_sensor_mclk2_active {

   mux {
    pins = "gpio66";
    function = "cam_mclk";
   };

   config {
    pins = "gpio66";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_suspend: cam_sensor_mclk2_suspend {

   mux {
    pins = "gpio66";
    function = "cam_mclk";
   };

   config {
    pins = "gpio66";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk3_active: cam_sensor_mclk3_active {

   mux {
    pins = "gpio67";
    function = "cam_mclk";
   };

   config {
    pins = "gpio67";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk3_suspend: cam_sensor_mclk3_suspend {

   mux {
    pins = "gpio67";
    function = "cam_mclk";
   };

   config {
    pins = "gpio67";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk4_active: cam_sensor_mclk4_active {

   mux {
    pins = "gpio68";
    function = "cam_mclk";
   };

   config {
    pins = "gpio68";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk4_suspend: cam_sensor_mclk4_suspend {

   mux {
    pins = "gpio68";
    function = "cam_mclk";
   };

   config {
    pins = "gpio68";
    bias-pull-down;
    drive-strength = <2>;
   };
  };


  spkr_1_sd_n {
   spkr_1_sd_n_sleep: spkr_1_sd_n_sleep {
    mux {
     pins = "gpio63";
     function = "gpio";
    };

    config {
     pins = "gpio63";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   spkr_1_sd_n_active: spkr_1_sd_n_active {
    mux {
     pins = "gpio63";
     function = "gpio";
    };

    config {
     pins = "gpio63";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  spkr_2_sd_n {
   spkr_2_sd_n_sleep: spkr_2_sd_n_sleep {
    mux {
     pins = "gpio62";
     function = "gpio";
    };

    config {
     pins = "gpio62";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   spkr_2_sd_n_active: spkr_2_sd_n_active {
    mux {
     pins = "gpio62";
     function = "gpio";
    };

    config {
     pins = "gpio62";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };


  wcd93xx_reset_active: wcd93xx_reset_active {
   mux {
    pins = "gpio83";
    function = "gpio";
   };

   config {
    pins = "gpio83";
    drive-strength = <16>;
    output-high;
   };
  };

  wcd93xx_reset_sleep: wcd93xx_reset_sleep {
   mux {
    pins = "gpio83";
    function = "gpio";
   };

   config {
    pins = "gpio83";
    drive-strength = <16>;
    bias-disable;
    output-low;
   };
  };

  cam_sensor_active_rst0: cam_sensor_active_rst0 {

   mux {
    pins = "gpio20";
    function = "gpio";
   };

   config {
    pins = "gpio20";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_rst0: cam_sensor_suspend_rst0 {

   mux {
    pins = "gpio20";
    function = "gpio";
   };

   config {
    pins = "gpio20";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_rst1: cam_sensor_active_rst1 {

   mux {
    pins = "gpio21";
    function = "gpio";
   };

   config {
    pins = "gpio21";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_rst1: cam_sensor_suspend_rst1 {

   mux {
    pins = "gpio21";
    function = "gpio";
   };

   config {
    pins = "gpio21";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_rst2: cam_sensor_active_rst2 {

   mux {
    pins = "gpio77";
    function = "gpio";
   };

   config {
    pins = "gpio77";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_rst2: cam_sensor_suspend_rst2 {

   mux {
    pins = "gpio77";
    function = "gpio";
   };

   config {
    pins = "gpio77";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_rst3: cam_sensor_active_rst3 {

   mux {
    pins = "gpio78";
    function = "gpio";
   };

   config {
    pins = "gpio78";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_rst3: cam_sensor_suspend_rst3 {

   mux {
    pins = "gpio78";
    function = "gpio";
   };

   config {
    pins = "gpio78";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_rst4: cam_sensor_active_rst4 {

   mux {
    pins = "gpio79";
    function = "gpio";
   };

   config {
    pins = "gpio79";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_rst4: cam_sensor_suspend_rst4 {

   mux {
    pins = "gpio79";
    function = "gpio";
   };

   config {
    pins = "gpio79";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_mux: cam_sensor_active_mux {

   mux {
    pins = "gpio1";
    function = "gpio";
   };

   config {
    pins = "gpio1";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_mux: cam_sensor_suspend_mux {

   mux {
    pins = "gpio1";
    function = "gpio";
   };

   config {
    pins = "gpio1";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cci0_active: cci0_active {
   mux {

    pins = "gpio69","gpio70";
    function = "cci_i2c";
   };

   config {
    pins = "gpio69","gpio70";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci0_suspend: cci0_suspend {
   mux {

    pins = "gpio69","gpio70";
    function = "cci_i2c";
   };

   config {
    pins = "gpio69","gpio70";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cci1_active: cci1_active {
   mux {

    pins = "gpio71","gpio72";
    function = "cci_i2c";
   };

   config {
    pins = "gpio71","gpio72";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci1_suspend: cci1_suspend {
   mux {

    pins = "gpio71","gpio72";
    function = "cci_i2c";
   };

   config {
    pins = "gpio71","gpio72";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cci2_active: cci2_active {
   mux {

    pins = "gpio73","gpio74";
    function = "cci_i2c";
   };

   config {
    pins = "gpio73","gpio74";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci2_suspend: cci2_suspend {
   mux {

    pins = "gpio73","gpio74";
    function = "cci_i2c";
   };

   config {
    pins = "gpio73","gpio74";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cci3_active: cci3_active {
   mux {

    pins = "gpio75","gpio76";
    function = "cci_i2c";
   };

   config {
    pins = "gpio75","gpio76";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci3_suspend: cci3_suspend {
   mux {

    pins = "gpio75","gpio76";
    function = "cci_i2c";
   };

   config {
    pins = "gpio75","gpio76";
    bias-pull-down;
    drive-strength = <2>;
   };

  };

  pri_aux_pcm_clk {
   pri_aux_pcm_clk_sleep: pri_aux_pcm_clk_sleep {
    mux {
     pins = "gpio97";
     function = "gpio";
    };

    config {
     pins = "gpio97";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_aux_pcm_clk_active: pri_aux_pcm_clk_active {
    mux {
     pins = "gpio97";
     function = "mi2s0_sck";
    };

    config {
     pins = "gpio97";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_aux_pcm_sync {
   pri_aux_pcm_sync_sleep: pri_aux_pcm_sync_sleep {
    mux {
     pins = "gpio100";
     function = "gpio";
    };

    config {
     pins = "gpio100";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_aux_pcm_sync_active: pri_aux_pcm_sync_active {
    mux {
     pins = "gpio100";
     function = "mi2s0_ws";
    };

    config {
     pins = "gpio100";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_aux_pcm_din {
   pri_aux_pcm_din_sleep: pri_aux_pcm_din_sleep {
    mux {
     pins = "gpio98";
     function = "gpio";
    };

    config {
     pins = "gpio98";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_aux_pcm_din_active: pri_aux_pcm_din_active {
    mux {
     pins = "gpio98";
     function = "mi2s0_data0";
    };

    config {
     pins = "gpio98";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pri_aux_pcm_dout {
   pri_aux_pcm_dout_sleep: pri_aux_pcm_dout_sleep {
    mux {
     pins = "gpio99";
     function = "gpio";
    };

    config {
     pins = "gpio99";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_aux_pcm_dout_active: pri_aux_pcm_dout_active {
    mux {
     pins = "gpio99";
     function = "mi2s0_data1";
    };

    config {
     pins = "gpio99";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_aux_pcm {
   sec_aux_pcm_clk_sleep: sec_aux_pcm_clk_sleep {
    mux {
     pins = "gpio106";
     function = "gpio";
    };

    config {
     pins = "gpio106";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_aux_pcm_clk_active: sec_aux_pcm_clk_active {
    mux {
     pins = "gpio106";
     function = "mi2s1_sck";
    };

    config {
     pins = "gpio106";
     drive-strength = <8>;
     bias-disable;
    };
   };

   sec_aux_pcm_ws_sleep: sec_aux_pcm_ws_sleep {
    mux {
     pins = "gpio108";
     function = "gpio";
    };

    config {
     pins = "gpio108";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_aux_pcm_ws_active: sec_aux_pcm_ws_active {
    mux {
     pins = "gpio108";
     function = "mi2s1_ws";
    };

    config {
     pins = "gpio108";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_aux_pcm_din {
   sec_aux_pcm_din_sleep: sec_aux_pcm_din_sleep {
    mux {
     pins = "gpio107";
     function = "gpio";
    };

    config {
     pins = "gpio107";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_aux_pcm_din_active: sec_aux_pcm_din_active {
    mux {
     pins = "gpio107";
     function = "mi2s1_data0";
    };

    config {
     pins = "gpio107";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_aux_pcm_dout {
   sec_aux_pcm_dout_sleep: sec_aux_pcm_dout_sleep {
    mux {
     pins = "gpio105";
     function = "gpio";
    };

    config {
     pins = "gpio105";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_aux_pcm_dout_active: sec_aux_pcm_dout_active {
    mux {
     pins = "gpio105";
     function = "mi2s1_data1";
    };

    config {
     pins = "gpio105";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_aux_pcm {
   tert_aux_pcm_clk_sleep: tert_aux_pcm_clk_sleep {
    mux {
     pins = "gpio101";
     function = "gpio";
    };

    config {
     pins = "gpio101";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_aux_pcm_clk_active: tert_aux_pcm_clk_active {
    mux {
     pins = "gpio101";
     function = "mi2s2_sck";
    };

    config {
     pins = "gpio101";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };

   tert_aux_pcm_ws_sleep: tert_aux_pcm_ws_sleep {
    mux {
     pins = "gpio103";
     function = "gpio";
    };

    config {
     pins = "gpio103";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_aux_pcm_ws_active: tert_aux_pcm_ws_active {
    mux {
     pins = "gpio103";
     function = "mi2s2_ws";
    };

    config {
     pins = "gpio103";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  tert_aux_pcm_din {
   tert_aux_pcm_din_sleep: tert_aux_pcm_din_sleep {
    mux {
     pins = "gpio102";
     function = "gpio";
    };

    config {
     pins = "gpio102";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_aux_pcm_din_active: tert_aux_pcm_din_active {
    mux {
     pins = "gpio102";
     function = "mi2s2_data0";
    };

    config {
     pins = "gpio102";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_aux_pcm_dout {
   tert_aux_pcm_dout_sleep: tert_aux_pcm_dout_sleep {
    mux {
     pins = "gpio104";
     function = "gpio";
    };

    config {
     pins = "gpio104";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_aux_pcm_dout_active: tert_aux_pcm_dout_active {
    mux {
     pins = "gpio104";
     function = "mi2s2_data1";
    };

    config {
     pins = "gpio104";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pri_tdm_clk {
   pri_tdm_clk_sleep: pri_tdm_clk_sleep {
    mux {
     pins = "gpio97";
     function = "gpio";
    };

    config {
     pins = "gpio97";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_tdm_clk_active: pri_tdm_clk_active {
    mux {
     pins = "gpio97";
     function = "mi2s0_sck";
    };

    config {
     pins = "gpio97";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_tdm_sync {
   pri_tdm_sync_sleep: pri_tdm_sync_sleep {
    mux {
     pins = "gpio100";
     function = "gpio";
    };

    config {
     pins = "gpio100";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_tdm_sync_active: pri_tdm_sync_active {
    mux {
     pins = "gpio100";
     function = "mi2s0_ws";
    };

    config {
     pins = "gpio100";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_tdm_din {
   pri_tdm_din_sleep: pri_tdm_din_sleep {
    mux {
     pins = "gpio98";
     function = "gpio";
    };

    config {
     pins = "gpio98";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_tdm_din_active: pri_tdm_din_active {
    mux {
     pins = "gpio98";
     function = "mi2s0_data0";
    };

    config {
     pins = "gpio98";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pri_tdm_dout {
   pri_tdm_dout_sleep: pri_tdm_dout_sleep {
    mux {
     pins = "gpio99";
     function = "gpio";
    };

    config {
     pins = "gpio99";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_tdm_dout_active: pri_tdm_dout_active {
    mux {
     pins = "gpio99";
     function = "mi2s0_data1";
    };

    config {
     pins = "gpio99";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_tdm {
   sec_tdm_sck_sleep: sec_tdm_sck_sleep {
    mux {
     pins = "gpio106";
     function = "gpio";
    };

    config {
     pins = "gpio106";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_tdm_sck_active: sec_tdm_sck_active {
    mux {
     pins = "gpio106";
     function = "mi2s1_sck";
    };

    config {
     pins = "gpio106";
     drive-strength = <8>;
     bias-disable;
    };
   };

   sec_tdm_ws_sleep: sec_tdm_ws_sleep {
    mux {
     pins = "gpio108";
     function = "gpio";
    };

    config {
     pins = "gpio108";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_tdm_ws_active: sec_tdm_ws_active {
    mux {
     pins = "gpio108";
     function = "mi2s1_ws";
    };

    config {
     pins = "gpio108";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_tdm_din {
   sec_tdm_din_sleep: sec_tdm_din_sleep {
    mux {
     pins = "gpio107";
     function = "gpio";
    };

    config {
     pins = "gpio107";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_tdm_din_active: sec_tdm_din_active {
    mux {
     pins = "gpio107";
     function = "mi2s1_data0";
    };

    config {
     pins = "gpio107";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_tdm_dout {
   sec_tdm_dout_sleep: sec_tdm_dout_sleep {
    mux {
     pins = "gpio105";
     function = "gpio";
    };

    config {
     pins = "gpio105";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_tdm_dout_active: sec_tdm_dout_active {
    mux {
     pins = "gpio105";
     function = "mi2s1_data1";
    };

    config {
     pins = "gpio105";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_tdm {
   tert_tdm_clk_sleep: tert_tdm_clk_sleep {
    mux {
     pins = "gpio101";
     function = "gpio";
    };

    config {
     pins = "gpio101";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_tdm_clk_active: tert_tdm_clk_active {
    mux {
     pins = "gpio101";
     function = "mi2s2_sck";
    };

    config {
     pins = "gpio101";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };

   tert_tdm_ws_sleep: tert_tdm_ws_sleep {
    mux {
     pins = "gpio103";
     function = "gpio";
    };

    config {
     pins = "gpio103";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_tdm_ws_active: tert_tdm_ws_active {
    mux {
     pins = "gpio103";
     function = "mi2s2_ws";
    };

    config {
     pins = "gpio103";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  tert_tdm_din {
   tert_tdm_din_sleep: tert_tdm_din_sleep {
    mux {
     pins = "gpio102";
     function = "gpio";
    };

    config {
     pins = "gpio102";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_tdm_din_active: tert_tdm_din_active {
    mux {
     pins = "gpio102";
     function = "mi2s2_data0";
    };

    config {
     pins = "gpio102";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_tdm_dout {
   tert_tdm_dout_sleep: tert_tdm_dout_sleep {
    mux {
     pins = "gpio104";
     function = "gpio";
    };

    config {
     pins = "gpio104";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_tdm_dout_active: tert_tdm_dout_active {
    mux {
     pins = "gpio104";
     function = "mi2s2_data1";
    };

    config {
     pins = "gpio104";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pri_mi2s_mclk {
   pri_mi2s_mclk_sleep: pri_mi2s_mclk_sleep {
    mux {
     pins = "gpio96";
     function = "gpio";
    };

    config {
     pins = "gpio96";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_mclk_active: pri_mi2s_mclk_active {
    mux {
     pins = "gpio96";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio96";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_mi2s_sck {
   pri_mi2s_sck_sleep: pri_mi2s_sck_sleep {
    mux {
     pins = "gpio97";
     function = "gpio";
    };

    config {
     pins = "gpio97";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_sck_active: pri_mi2s_sck_active {
    mux {
     pins = "gpio97";
     function = "mi2s0_sck";
    };

    config {
     pins = "gpio97";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_mi2s_ws {
   pri_mi2s_ws_sleep: pri_mi2s_ws_sleep {
    mux {
     pins = "gpio100";
     function = "gpio";
    };

    config {
     pins = "gpio100";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_ws_active: pri_mi2s_ws_active {
    mux {
     pins = "gpio100";
     function = "mi2s0_ws";
    };

    config {
     pins = "gpio100";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_mi2s_sd0 {
   pri_mi2s_sd0_sleep: pri_mi2s_sd0_sleep {
    mux {
     pins = "gpio98";
     function = "gpio";
    };

    config {
     pins = "gpio98";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_sd0_active: pri_mi2s_sd0_active {
    mux {
     pins = "gpio98";
     function = "mi2s0_data0";
    };

    config {
     pins = "gpio98";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_mi2s_sd1 {
   pri_mi2s_sd1_sleep: pri_mi2s_sd1_sleep {
    mux {
     pins = "gpio99";
     function = "gpio";
    };

    config {
     pins = "gpio99";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_sd1_active: pri_mi2s_sd1_active {
    mux {
     pins = "gpio99";
     function = "mi2s0_data1";
    };

    config {
     pins = "gpio99";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  sec_mi2s_mclk {
   sec_mi2s_mclk_sleep: sec_mi2s_mclk_sleep {
    mux {
     pins = "gpio105";
     function = "gpio";
    };

    config {
     pins = "gpio105";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_mi2s_mclk_active: sec_mi2s_mclk_active {
    mux {
     pins = "gpio105";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio105";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  sec_mi2s_sck {
   sec_mi2s_sck_sleep: sec_mi2s_sck_sleep {
    mux {
     pins = "gpio106";
     function = "gpio";
    };

    config {
     pins = "gpio106";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_mi2s_sck_active: sec_mi2s_sck_active {
    mux {
     pins = "gpio106";
     function = "mi2s1_sck";
    };

    config {
     pins = "gpio106";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_mi2s_ws {
   sec_mi2s_ws_sleep: sec_mi2s_ws_sleep {
    mux {
     pins = "gpio108";
     function = "gpio";
    };

    config {
     pins = "gpio108";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_mi2s_ws_active: sec_mi2s_ws_active {
    mux {
     pins = "gpio108";
     function = "mi2s1_ws";
    };

    config {
     pins = "gpio108";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_mi2s_sd0 {
   sec_mi2s_sd0_sleep: sec_mi2s_sd0_sleep {
    mux {
     pins = "gpio107";
     function = "gpio";
    };

    config {
     pins = "gpio107";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_mi2s_sd0_active: sec_mi2s_sd0_active {
    mux {
     pins = "gpio107";
     function = "mi2s1_data0";
    };

    config {
     pins = "gpio107";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_mi2s_sd1 {
   sec_mi2s_sd1_sleep: sec_mi2s_sd1_sleep {
    mux {
     pins = "gpio105";
     function = "gpio";
    };

    config {
     pins = "gpio105";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_mi2s_sd1_active: sec_mi2s_sd1_active {
    mux {
     pins = "gpio105";
     function = "mi2s1_data1";
    };

    config {
     pins = "gpio105";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_mi2s_sck {
   tert_mi2s_sck_sleep: tert_mi2s_sck_sleep {
    mux {
     pins = "gpio101";
     function = "gpio";
    };

    config {
     pins = "gpio101";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_mi2s_sck_active: tert_mi2s_sck_active {
    mux {
     pins = "gpio101";
     function = "mi2s2_sck";
    };

    config {
     pins = "gpio101";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_mi2s_ws {
   tert_mi2s_ws_sleep: tert_mi2s_ws_sleep {
    mux {
     pins = "gpio103";
     function = "gpio";
    };

    config {
     pins = "gpio103";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_mi2s_ws_active: tert_mi2s_ws_active {
    mux {
     pins = "gpio103";
     function = "mi2s2_ws";
    };

    config {
     pins = "gpio103";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_mi2s_sd0 {
   tert_mi2s_sd0_sleep: tert_mi2s_sd0_sleep {
    mux {
     pins = "gpio102";
     function = "gpio";
    };

    config {
     pins = "gpio102";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_mi2s_sd0_active: tert_mi2s_sd0_active {
    mux {
     pins = "gpio102";
     function = "mi2s2_data0";
    };

    config {
     pins = "gpio102";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_mi2s_sd1 {
   tert_mi2s_sd1_sleep: tert_mi2s_sd1_sleep {
    mux {
     pins = "gpio104";
     function = "gpio";
    };

    config {
     pins = "gpio104";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_mi2s_sd1_active: tert_mi2s_sd1_active {
    mux {
     pins = "gpio104";
     function = "mi2s2_data1";
    };

    config {
     pins = "gpio104";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };
  pmx_sde: pmx_sde {
   sde_dsi_active: sde_dsi_active {
    mux {
     pins = "gpio44";
     function = "gpio";
    };

    config {
     pins = "gpio44";
     drive-strength = <8>;
     bias-disable = <0>;
    };
   };

   sde_dsi_suspend: sde_dsi_suspend {
    mux {
     pins = "gpio44";
     function = "gpio";
    };

    config {
     pins = "gpio44";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_sde_te: pmx_sde_te {
   sde_te_active: sde_te_active {
    mux {
     pins = "gpio80";
     function = "mdp_vsync";
    };

    config {
     pins = "gpio80";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   sde_te_suspend: sde_te_suspend {
    mux {
     pins = "gpio80";
     function = "mdp_vsync";
    };

    config {
     pins = "gpio80";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  usb_phy_ps: usb_phy_ps {
   usb3phy_portselect_default: usb3phy_portselect_default {
    mux {
     pins = "gpio140";
     function = "usb_phy";
    };

    config {
     pins = "gpio140";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
  };

  pmx_ts_active {
   ts_active: ts_active {
    mux {
     pins = "gpio105", "gpio81";
     function = "gpio";
    };

    config {
     pins = "gpio105", "gpio81";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_reset_suspend {
   ts_reset_suspend: ts_reset_suspend {
    mux {
     pins = "gpio105";
     function = "gpio";
    };

    config {
     pins = "gpio105";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_int_suspend {
   ts_int_suspend: ts_int_suspend {
    mux {
     pins = "gpio81";
     function = "gpio";
    };

    config {
     pins = "gpio81";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_release {
   ts_release: ts_release {
    mux {
     pins = "gpio105", "gpio81";
     function = "gpio";
    };

    config {
     pins = "gpio105", "gpio81";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  cnss_pins {
   cnss_wlan_en_active: cnss_wlan_en_active {
    mux {
     pins = "gpio84";
     function = "gpio";
    };

    config {
     pins = "gpio84";
     drive-strength = <16>;
     output-high;
     bias-pull-up;
    };
   };

   cnss_wlan_en_sleep: cnss_wlan_en_sleep {
    mux {
     pins = "gpio84";
     function = "gpio";
    };

    config {
     pins = "gpio84";
     drive-strength = <2>;
     output-low;
     bias-pull-down;
    };
   };
  };
 };
};
# 5423 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik-pm.dtsi" 1
&soc {
 qcom,lpm-levels {
  compatible = "qcom,lpm-levels";
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,pm-cluster@0 {
   reg = <0>;
   #address-cells = <1>;
   #size-cells = <0>;
   idle-state-name = "L3";
   qcom,clstr-tmr-add = <1000>;
   qcom,psci-mode-shift = <4>;
   qcom,psci-mode-mask = <0xfff>;

   CLUSTER_WFI: qcom,pm-cluster-level@0 {
    reg = <0>;
    compatible = "arm,idle-state";
    idle-state-name = "l3-wfi";
    entry-latency-us = <660>;
    exit-latency-us = <600>;
    min-residency-us = <1260>;
    arm,psci-suspend-param = <0x10>;
    qcom,psci-mode = <0x1>;
   };

   CLUSTER_OFF: qcom,pm-cluster-level@1 {
    reg = <1>;
    compatible = "arm,idle-state";
    idle-state-name = "l3-pc";
    entry-latency-us = <2752>;
    exit-latency-us = <3048>;
    min-residency-us = <6118>;
    arm,psci-suspend-param = <0x40>;
    qcom,psci-mode = <0x4>;
    qcom,is-reset;
    qcom,min-child-idx = <2>;
   };

   CX_RET: qcom,pm-cluster-level@2 {
    reg = <2>;
    compatible = "arm,idle-state";
    idle-state-name = "cx-ret";
    entry-latency-us = <3263>;
    exit-latency-us = <4562>;
    min-residency-us = <8467>;
    arm,psci-suspend-param = <0x1340>;
    qcom,psci-mode = <0x134>;
    qcom,is-reset;
    qcom,notify-rpm;
    qcom,min-child-idx = <2>;
   };

   LLCC_OFF: qcom,pm-cluster-level@3 {
    reg = <3>;
    compatible = "arm,idle-state";
    idle-state-name = "llcc-off";
    entry-latency-us = <3638>;
    exit-latency-us = <6562>;
    min-residency-us = <9826>;
    arm,psci-suspend-param = <0xb340>;
    qcom,psci-mode = <0xb34>;
    qcom,is-reset;
    qcom,notify-rpm;
    qcom,min-child-idx = <2>;
   };

   qcom,pm-cpu@0 {
    reg = <0>;
    #address-cells = <1>;
    #size-cells = <0>;
    qcom,psci-mode-shift = <0>;
    qcom,psci-mode-mask = <0xf>;
    qcom,ref-stddev = <500>;
    qcom,tmr-add = <1000>;
    qcom,ref-premature-cnt = <1>;
    qcom,disable-ipi-prediction;
    qcom,cpu = <&CPU0 &CPU1 &CPU2 &CPU3>;

    SLVR_WFI: qcom,pm-cpu-level@0 {
     reg = <0>;
     compatible = "arm,idle-state";
     idle-state-name = "wfi";
     entry-latency-us = <61>;
     exit-latency-us = <60>;
     min-residency-us = <121>;
     arm,psci-suspend-param = <0x1>;
     qcom,psci-cpu-mode = <0x1>;
    };

    SLVR_OFF: qcom,pm-cpu-level@1 {
     reg = <1>;
     compatible = "arm,idle-state";
     idle-state-name = "pc";
     entry-latency-us = <549>;
     exit-latency-us = <901>;
     min-residency-us = <1774>;
     arm,psci-suspend-param = <0x40000003>;
     qcom,psci-cpu-mode = <0x3>;
     local-timer-stop;
     qcom,is-reset;
     qcom,use-broadcast-timer;
    };

    SLVR_RAIL_OFF: qcom,pm-cpu-level@2 {
     reg = <2>;
     compatible = "arm,idle-state";
     idle-state-name = "rail-pc";
     entry-latency-us = <702>;
     exit-latency-us = <915>;
     min-residency-us = <4001>;
     arm,psci-suspend-param = <0x40000004>;
     qcom,psci-cpu-mode = <0x4>;
     local-timer-stop;
     qcom,is-reset;
     qcom,use-broadcast-timer;
    };
   };

   qcom,pm-cpu@1 {
    reg = <1>;
    #address-cells = <1>;
    #size-cells = <0>;
    qcom,psci-mode-shift = <0>;
    qcom,psci-mode-mask = <0xf>;
    qcom,cpu = <&CPU4 &CPU5 &CPU6 &CPU7>;

    GOLD_WFI: qcom,pm-cpu-level@0 {
     reg = <0>;
     compatible = "arm,idle-state";
     idle-state-name = "wfi";
     entry-latency-us = <55>;
     exit-latency-us = <66>;
     min-residency-us = <121>;
     arm,psci-suspend-param = <0x1>;
     qcom,psci-cpu-mode = <0x1>;
    };

    GOLD_OFF: qcom,pm-cpu-level@1 {
     reg = <1>;
     compatible = "arm,idle-state";
     idle-state-name = "pc";
     entry-latency-us = <523>;
     exit-latency-us = <1244>;
     min-residency-us = <2207>;
     arm,psci-suspend-param = <0x40000003>;
     qcom,psci-cpu-mode = <0x3>;
     local-timer-stop;
     qcom,is-reset;
     qcom,use-broadcast-timer;
    };

    GOLD_RAIL_OFF: qcom,pm-cpu-level@2 {
     reg = <2>;
     compatible = "arm,idle-state";
     idle-state-name = "rail-pc";
     entry-latency-us = <526>;
     exit-latency-us = <1854>;
     min-residency-us = <5555>;
     arm,psci-suspend-param = <0x40000004>;
     qcom,psci-cpu-mode = <0x4>;
     local-timer-stop;
     qcom,is-reset;
     qcom,use-broadcast-timer;
    };
   };
  };
 };

 rpmh-master-stats@b221200 {
  compatible = "qcom,rpmh-master-stats-v1";
  reg = <0xb221200 0x60>;
 };

 soc-sleep-stats@c3f0000 {
  compatible = "qcom,rpmh-sleep-stats";
  reg = <0xc3f0000 0x400>;
 };

 ddr-stats@c300000 {
  compatible = "qcom,ddr-stats";
  reg = <0xc300000 0x1000>, <0xc3f001c 0x4>;
  reg-names = "phys_addr_base", "offset_addr";
  mboxes = <&qmp_aop 0>;
 };
};
# 5424 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/ipcc-test-yupik.dtsi" 1
# 1 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/ipcc-test.dtsi" 1


&soc {
 ipcc_self_ping_apss: ipcc-self-ping-apss {
  compatible = "qcom,ipcc-self-ping";
  interrupts-extended = <&ipcc_mproc 8
   2 4>;
  mboxes = <&ipcc_mproc 8 2>;
 };

 ipcc_self_ping_cdsp: ipcc-self-ping-cdsp {
  compatible = "qcom,ipcc-self-ping";
  interrupts-extended = <&ipcc_mproc 6
    3 4>;
  mboxes = <&ipcc_mproc 6 3>;
 };

 ipcc_self_ping_adsp: ipcc-self-ping-adsp {
  compatible = "qcom,ipcc-self-ping";
  interrupts-extended = <&ipcc_mproc 3
    3 4>;
  mboxes = <&ipcc_mproc 3 3>;
 };

 ipcc_self_ping_slpi: ipcc-self-ping-slpi {
  compatible = "qcom,ipcc-self-ping";
  interrupts-extended = <&ipcc_mproc 4
    3 4>;
  mboxes = <&ipcc_mproc 4 3>;
 };
};
# 2 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/ipcc-test-yupik.dtsi" 2

&soc {
 /delete-node/ ipcc-self-ping-slpi;
};
# 5425 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik-regulators.dtsi" 1


&apps_rsc {
 rpmh-regulator-smpb1 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "smpb1";
  S1B:
  pm7325_s1: regulator-pm7325-s1 {
   regulator-name = "pm7325_s1";
   qcom,set = <3>;
   regulator-min-microvolt = <1840000>;
   regulator-max-microvolt = <2040000>;
   qcom,init-voltage = <1872000>;
  };
 };

 rpmh-regulator-ebilvl {
  compatible = "qcom,rpmh-arc-regulator";
  qcom,resource-name = "ebi.lvl";
  VDD_EBI_LEVEL:
  S2B_LEVEL:
  pm7325_s2_level: regulator-pm7325-s2-level {
   regulator-name = "pm7325_s2_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt = <65535>;
   qcom,init-voltage-level =
    <16>;
  };
 };

 rpmh-regulator-smpb7 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "smpb7";
  S7B:
  pm7325_s7: regulator-pm7325-s7 {
   regulator-name = "pm7325_s7";
   qcom,set = <3>;
   regulator-min-microvolt = <535000>;
   regulator-max-microvolt = <1120000>;
   qcom,init-voltage = <972000>;
  };
 };

 rpmh-regulator-smpb8 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "smpb8";
  qcom,regulator-type = "pmic5-hfsmps";
  qcom,supported-modes =
   <1
   3>;
  qcom,mode-threshold-currents = <0 200000>;
  S8B:
  pm7325_s8: regulator-pm7325-s8 {
   regulator-name = "pm7325_s8";
   qcom,set = <3>;
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1500000>;
   qcom,init-voltage = <1272000>;
   qcom,init-mode = <1>;
  };
 };

 rpmh-regulator-ldob1 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldob1";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  L1B:
  pm7325_l1: regulator-pm7325-l1 {
   regulator-name = "pm7325_l1";
   qcom,set = <3>;
   regulator-min-microvolt = <825000>;
   regulator-max-microvolt = <925000>;
   qcom,init-voltage = <912000>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-ldob2 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldob2";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  L2B:
  pm7325_l2: regulator-pm7325-l2 {
   regulator-name = "pm7325_l2";
   qcom,set = <3>;
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <3544000>;
   qcom,init-voltage = <3072000>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-ldob3 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldob3";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  L3B:
  pm7325_l3: regulator-pm7325-l3 {
   regulator-name = "pm7325_l3";
   qcom,set = <3>;
   regulator-min-microvolt = <312000>;
   regulator-max-microvolt = <910000>;
   qcom,init-voltage = <504000>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-lmxlvl {
  compatible = "qcom,rpmh-arc-regulator";
  qcom,resource-name = "lmx.lvl";
  VDD_LPI_MX_LEVEL:
  L4B_LEVEL:
  pm7325_l4_level: regulator-pm7325-l4-level {
   regulator-name = "pm7325_l4_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt = <65535>;
   qcom,init-voltage-level =
    <16>;
  };
 };

 rpmh-regulator-lcxlvl {
  compatible = "qcom,rpmh-arc-regulator";
  qcom,resource-name = "lcx.lvl";
  VDD_LPI_CX_LEVEL:
  L5B_LEVEL:
  pm7325_l5_level: regulator-pm7325-l5-level {
   regulator-name = "pm7325_l5_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt = <65535>;
   qcom,init-voltage-level =
    <16>;
  };
 };

 rpmh-regulator-ldob6 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldob6";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  proxy-supply = <&pm7325_l6>;
  L6B:
  pm7325_l6: regulator-pm7325-l6 {
   regulator-name = "pm7325_l6";
   qcom,set = <3>;
   regulator-min-microvolt = <1140000>;
   regulator-max-microvolt = <1260000>;
   qcom,init-voltage = <1200000>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <8350>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-ldob7 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldob7";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  L7B:
  pm7325_l7: regulator-pm7325-l7 {
   regulator-name = "pm7325_l7";
   qcom,set = <3>;
   regulator-min-microvolt = <2400000>;
   regulator-max-microvolt = <3544000>;
   qcom,init-voltage = <2952000>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-ldob8 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldob8";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  L8B:
  pm7325_l8: regulator-pm7325-l8 {
   regulator-name = "pm7325_l8";
   qcom,set = <3>;
   regulator-min-microvolt = <870000>;
   regulator-max-microvolt = <970000>;
   qcom,init-voltage = <904000>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-ldob9 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldob9";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  L9B:
  pm7325_l9: regulator-pm7325-l9 {
   regulator-name = "pm7325_l9";
   qcom,set = <3>;
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1304000>;
   qcom,init-voltage = <1200000>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-ldob11 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldob11";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  L11B:
  pm7325_l11: regulator-pm7325-l11 {
   regulator-name = "pm7325_l11";
   qcom,set = <3>;
   regulator-min-microvolt = <1504000>;
   regulator-max-microvolt = <2000000>;
   qcom,init-voltage = <1504000>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-ldob12 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldob12";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  L12B:
  pm7325_l12: regulator-pm7325-l12 {
   regulator-name = "pm7325_l12";
   qcom,set = <3>;
   regulator-min-microvolt = <751000>;
   regulator-max-microvolt = <824000>;
   qcom,init-voltage = <751000>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-ldob13 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldob13";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  L13B:
  pm7325_l13: regulator-pm7325-l13 {
   regulator-name = "pm7325_l13";
   qcom,set = <3>;
   regulator-min-microvolt = <530000>;
   regulator-max-microvolt = <824000>;
   qcom,init-voltage = <530000>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-ldob14 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldob14";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  L14B:
  pm7325_l14: regulator-pm7325-l14 {
   regulator-name = "pm7325_l14";
   qcom,set = <3>;
   regulator-min-microvolt = <1080000>;
   regulator-max-microvolt = <1304000>;
   qcom,init-voltage = <1080000>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-ldob15 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldob15";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  L15B:
  pm7325_l15: regulator-pm7325-l15 {
   regulator-name = "pm7325_l15";
   qcom,set = <3>;
   regulator-min-microvolt = <765000>;
   regulator-max-microvolt = <1020000>;
   qcom,init-voltage = <765000>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-ldob16 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldob16";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  L16B:
  pm7325_l16: regulator-pm7325-l16 {
   regulator-name = "pm7325_l16";
   qcom,set = <3>;
   regulator-min-microvolt = <1100000>;
   regulator-max-microvolt = <1300000>;
   qcom,init-voltage = <1100000>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-ldob17 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldob17";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  L17B:
  pm7325_l17: regulator-pm7325-l17 {
   regulator-name = "pm7325_l17";
   qcom,set = <3>;
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <1900000>;
   qcom,init-voltage = <1700000>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-ldob18 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldob18";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  L18B:
  pm7325_l18: regulator-pm7325-l18 {
   regulator-name = "pm7325_l18";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2000000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-ldob19 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldob19";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  L19B:
  pm7325_l19: regulator-pm7325-l19 {
   regulator-name = "pm7325_l19";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2000000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-smpc1 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "smpc1";
  S1C:
  pm8350c_s1: regulator-pm8350c-s1 {
   regulator-name = "pm8350c_s1";
   qcom,set = <3>;
   regulator-min-microvolt = <2190000>;
   regulator-max-microvolt = <2210000>;
   qcom,init-voltage = <2190000>;
  };
 };

 rpmh-regulator-cxlvl {
  compatible = "qcom,rpmh-arc-regulator";
  qcom,resource-name = "cx.lvl";
  proxy-supply = <&VDD_CX_LEVEL>;
  VDD_CX_LEVEL:
  S2C_LEVEL:
  pm8350c_s2_level: regulator-pm8350c-s2-level {
   regulator-name = "pm8350c_s2_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt = <65535>;
   qcom,init-voltage-level =
    <384>;
   qcom,min-dropout-voltage-level = <(-1)>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-voltage =
    <384
     65535>;
  };

  VDD_CX_LEVEL_AO:
  S2C_LEVEL_AO:
  pm8350c_s2_level_ao: regulator-pm8350c-s2-level-ao {
   regulator-name = "pm8350c_s2_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt = <65535>;
   qcom,init-voltage-level =
    <16>;
   qcom,min-dropout-voltage-level = <(-1)>;
  };
 };

 rpmh-regulator-msslvl {
  compatible = "qcom,rpmh-arc-regulator";
  qcom,resource-name = "mss.lvl";
  VDD_MODEM_LEVEL:
  S5C_LEVEL:
  pm8350c_s5_level: regulator-pm8350c-s5-level {
   regulator-name = "pm8350c_s5_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt = <65535>;
   qcom,init-voltage-level =
    <16>;
  };
 };

 rpmh-regulator-gfxlvl {
  compatible = "qcom,rpmh-arc-regulator";
  qcom,resource-name = "gfx.lvl";
  VDD_GFX_LEVEL:
  S7C_LEVEL:
  pm8350c_s7_level: regulator-pm8350c-s7-level {
   regulator-name = "pm8350c_s7_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt = <65535>;
   qcom,init-voltage-level =
    <16>;
  };
 };

 rpmh-regulator-smpc9 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "smpc9";
  S9C:
  pm8350c_s9: regulator-pm8350c-s9 {
   regulator-name = "pm8350c_s9";
   qcom,set = <3>;
   regulator-min-microvolt = <1010000>;
   regulator-max-microvolt = <1170000>;
   qcom,init-voltage = <1084000>;
  };
 };

 rpmh-regulator-mxlvl {
  compatible = "qcom,rpmh-arc-regulator";
  qcom,resource-name = "mx.lvl";
  proxy-supply = <&VDD_MX_LEVEL>;
  VDD_MX_LEVEL:
  S10C_LEVEL:
  pm8350c_s10_level: regulator-pm8350c-s10-level {
   regulator-name = "pm8350c_s10_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt = <65535>;
   qcom,init-voltage-level =
    <384>;
   qcom,min-dropout-voltage-level = <(-1)>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-voltage =
    <384
     65535>;
  };

  VDD_MX_LEVEL_AO:
  S10C_LEVEL_AO:
  pm8350c_s10_level_ao: regulator-pm8350c-s10-level-ao {
   regulator-name = "pm8350c_s10_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt = <65535>;
   qcom,init-voltage-level =
    <16>;
   qcom,min-dropout-voltage-level = <(-1)>;
  };
 };

 rpmh-regulator-bobc1 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "bobc1";
  BOB: pm8350c_bob: regulator-pm8350c-bob {
   regulator-name = "pm8350c_bob";
   qcom,set = <3>;
   regulator-min-microvolt = <3008000>;
   regulator-max-microvolt = <3960000>;
   qcom,init-voltage = <3296000>;
  };
 };

 rpmh-regulator-ldoc1 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc1";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  L1C:
  pm8350c_l1: regulator-pm8350c-l1 {
   regulator-name = "pm8350c_l1";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1980000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <4>;
  };

  L1C_AO: pm8350c_l1_ao: regulator-pm8350c-l1-ao {
   regulator-name = "pm8350c_l1_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1980000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };

  L1C_SO: pm8350c_l1_so: regulator-pm8350c-l1-so {
   regulator-name = "pm8350c_l1_so";
   qcom,set = <2>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1980000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
   qcom,init-enable = <0>;
  };
 };

 rpmh-regulator-ldoc2 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc2";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  L2C:
  pm8350c_l2: regulator-pm8350c-l2 {
   regulator-name = "pm8350c_l2";
   qcom,set = <3>;
   regulator-min-microvolt = <1620000>;
   regulator-max-microvolt = <1980000>;
   qcom,init-voltage = <1620000>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-ldoc3 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc3";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  L3C:
  pm8350c_l3: regulator-pm8350c-l3 {
   regulator-name = "pm8350c_l3";
   qcom,set = <3>;
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <3540000>;
   qcom,init-voltage = <2800000>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-ldoc4 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc4";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  L4C:
  pm8350c_l4: regulator-pm8350c-l4 {
   regulator-name = "pm8350c_l4";
   qcom,set = <3>;
   regulator-min-microvolt = <1620000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <1620000>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-ldoc5 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc5";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  L5C:
  pm8350c_l5: regulator-pm8350c-l5 {
   regulator-name = "pm8350c_l5";
   qcom,set = <3>;
   regulator-min-microvolt = <1620000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <1620000>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-ldoc6 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc6";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 10000>;
  L6C:
  pm8350c_l6: regulator-pm8350c-l6 {
   regulator-name = "pm8350c_l6";
   qcom,set = <3>;
   regulator-min-microvolt = <1650000>;
   regulator-max-microvolt = <3544000>;
   qcom,init-voltage = <2960000>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-ldoc7 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc7";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  L7C:
  pm8350c_l7: regulator-pm8350c-l7 {
   regulator-name = "pm8350c_l7";
   qcom,set = <3>;
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3544000>;
   qcom,init-voltage = <3000000>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-ldoc8 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc8";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  L8C:
  pm8350c_l8: regulator-pm8350c-l8 {
   regulator-name = "pm8350c_l8";
   qcom,set = <3>;
   regulator-min-microvolt = <1620000>;
   regulator-max-microvolt = <2000000>;
   qcom,init-voltage = <1620000>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-ldoc9 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc9";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  L9C:
  pm8350c_l9: regulator-pm8350c-l9 {
   regulator-name = "pm8350c_l9";
   qcom,set = <3>;
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <3544000>;
   qcom,init-voltage = <2960000>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-ldoc10 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc10";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  proxy-supply = <&pm8350c_l10>;
  L10C:
  pm8350c_l10: regulator-pm8350c-l10 {
   regulator-name = "pm8350c_l10";
   qcom,set = <3>;
   regulator-min-microvolt = <720000>;
   regulator-max-microvolt = <1050000>;
   qcom,init-voltage = <880000>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <37550>;
   qcom,init-mode = <4>;
  };

  L10C_AO:
  pm8350c_l10_ao: regulator-pm8350c-l10-ao {
   regulator-name = "pm8350c_l10_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <720000>;
   regulator-max-microvolt = <1050000>;
   qcom,init-voltage = <880000>;
   qcom,init-mode = <2>;
  };

  L10C_SO:
  pm8350c_l10_so: regulator-pm8350c-l10-so {
   regulator-name = "pm8350c_l10_so";
   qcom,set = <2>;
   regulator-min-microvolt = <720000>;
   regulator-max-microvolt = <1050000>;
   qcom,init-voltage = <880000>;
   qcom,init-mode = <2>;
   qcom,init-enable = <0>;
  };
 };

 rpmh-regulator-ldoc11 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc11";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  L11C:
  pm8350c_l11: regulator-pm8350c-l11 {
   regulator-name = "pm8350c_l11";
   qcom,set = <3>;
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <3544000>;
   qcom,init-voltage = <2800000>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-ldoc12 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc12";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  L12C:
  pm8350c_l12: regulator-pm8350c-l12 {
   regulator-name = "pm8350c_l12";
   qcom,set = <3>;
   regulator-min-microvolt = <1650000>;
   regulator-max-microvolt = <2000000>;
   qcom,init-voltage = <1650000>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-ldoc13 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc13";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  L13C:
  pm8350c_l13: regulator-pm8350c-l13 {
   regulator-name = "pm8350c_l13";
   qcom,set = <3>;
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <3544000>;
   qcom,init-voltage = <2700000>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-ldoe2 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoe2";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  L2E:
  pmr735a_l2: regulator-pmr735a-l2 {
   regulator-name = "pmr735a_l2";
   qcom,set = <3>;
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-ldoe3 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoe3";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  L3E:
  pmr735a_l3: regulator-pmr735a-l3 {
   regulator-name = "pmr735a_l3";
   qcom,set = <3>;
   regulator-min-microvolt = <912000>;
   regulator-max-microvolt = <1020000>;
   qcom,init-voltage = <912000>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-ldoe4 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoe4";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  L4E:
  pmr735a_l4: regulator-pmr735a-l4 {
   regulator-name = "pmr735a_l4";
   qcom,set = <3>;
   regulator-min-microvolt = <1776000>;
   regulator-max-microvolt = <1890000>;
   qcom,init-voltage = <1776000>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-ldoe5 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoe5";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  L5E:
  pmr735a_l5: regulator-pmr735a-l5 {
   regulator-name = "pmr735a_l5";
   qcom,set = <3>;
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <800000>;
   qcom,init-voltage = <800000>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-ldoe6 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoe6";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
   4>;
  qcom,mode-threshold-currents = <0 30000>;
  L6E:
  pmr735a_l6: regulator-pmr735a-l6 {
   regulator-name = "pmr735a_l6";
   qcom,set = <3>;
   regulator-min-microvolt = <480000>;
   regulator-max-microvolt = <904000>;
   qcom,init-voltage = <480000>;
   qcom,init-mode = <4>;
  };
 };
};

&soc {
 refgen: refgen-regulator@88e7000 {
  compatible = "qcom,refgen-kona-regulator";
  reg = <0x88e7000 0x84>;
  regulator-name = "refgen";
  proxy-supply = <&refgen>;
  qcom,proxy-consumer-enable;
  regulator-enable-ramp-delay = <5>;
 };
};
# 5426 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/display/yupik-sde.dtsi" 1
# 1 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/display/yupik-sde-common.dtsi" 1
# 1 "/home/rayan/st/kernel/msm-5.4/scripts/dtc/include-prefixes/dt-bindings/clock/mdss-5nm-pll-clk.h" 1
# 2 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/display/yupik-sde-common.dtsi" 2

&soc {
 mdss_mdp: qcom,mdss_mdp@ae00000 {
  compatible = "qcom,sde-kms";
  reg = <0x0ae00000 0x84000>,
        <0x0aeb0000 0x2008>,
        <0x0aeac000 0x800>;
  reg-names = "mdp_phys",
   "vbif_phys",
   "regdma_phys";

  clock-rate = <0 0 0 506666667 19200000 506666667 19200000>;
  clock-max-rate = <0 0 0 608000000 19200000 608000000
     608000000>;


  interrupts = <0 83 4>;
  interrupt-controller;
  #interrupt-cells = <1>;


  qcom,sde-off = <0x1000>;
  qcom,sde-len = <0x494>;

  qcom,sde-ctl-off = <0x16000 0x17000 0x18000
     0x19000>;
  qcom,sde-ctl-size = <0x1e8>;
  qcom,sde-ctl-display-pref = "primary", "none", "none",
       "none";

  qcom,sde-mixer-off = <0x45000 0x45000 0x47000 0x48000>;
  qcom,sde-mixer-size = <0x320>;
  qcom,sde-mixer-display-pref = "primary", "none",
           "none", "none";

  qcom,sde-mixer-cwb-pref = "none", "cwb",
      "none", "none";

  qcom,sde-dspp-top-off = <0x1300>;
  qcom,sde-dspp-top-size = <0x80>;
  qcom,sde-dspp-off = <0x55000>;
  qcom,sde-dspp-size = <0x1800>;

  qcom,sde-dspp-rc-version = <0x00010000>;
  qcom,sde-dspp-rc-off = <0x15800>;
  qcom,sde-dspp-rc-size = <0x100>;
  qcom,sde-dspp-rc-mem-size = <2720>;

  qcom,sde-wb-off = <0x66000>;
  qcom,sde-wb-size = <0x2c8>;
  qcom,sde-wb-xin-id = <6>;
  qcom,sde-wb-id = <2>;
  qcom,sde-wb-clk-ctrl = <0x2bc 16>;
  qcom,sde-wb-clk-status = <0x3bc 20>;

  qcom,sde-intf-off = <0x35000 0x36000
     0x3a000>;
  qcom,sde-intf-size = <0x2c4>;
  qcom,sde-intf-type = "dp", "dsi", "dp";
  qcom,sde-intf-tear-irq-off = <0 0x36800 0>;

  qcom,sde-pp-off = <0x6a000 0x6b000
     0x6c000 0x6d000>;
  qcom,sde-pp-slave = <0x0 0x0 0x0 0x0>;
  qcom,sde-pp-size = <0xd4>;
  qcom,sde-pp-merge-3d-id = <0x0 0x0 0x1 0x1>;

  qcom,sde-merge-3d-off = <0x50000 0x50000>;
  qcom,sde-merge-3d-size = <0x10>;

  qcom,sde-cdm-off = <0x7a200>;
  qcom,sde-cdm-size = <0x224>;

  qcom,sde-dsc-off = <0x81000>;
  qcom,sde-dsc-size = <0x10>;
  qcom,sde-dsc-hw-rev = "dsc_1_2";
  qcom,sde-dsc-enc = <0x100>;
  qcom,sde-dsc-enc-size = <0x100>;
  qcom,sde-dsc-ctl = <0xF00>;
  qcom,sde-dsc-ctl-size = <0x10>;
  qcom,sde-dsc-native422-supp = <1>;
  qcom,sde-dsc-linewidth = <2048>;

  qcom,sde-dither-off = <0xe0 0xe0 0xe0 0xe0>;
  qcom,sde-dither-version = <0x00020000>;
  qcom,sde-dither-size = <0x20>;

  qcom,sde-sspp-type = "vig",
     "dma", "dma", "dma";

  qcom,sde-sspp-off = <0x5000
     0x25000 0x27000 0x29000>;
  qcom,sde-sspp-src-size = <0x1f8>;

  qcom,sde-sspp-xin-id = <0
     1 5 9>;
  qcom,sde-sspp-excl-rect = <1 1 1 1>;
  qcom,sde-sspp-smart-dma-priority = <4 1 2 3>;
  qcom,sde-smart-dma-rev = "smart_dma_v2p5";

  qcom,sde-mixer-pair-mask = <0 0 4 3>;

  qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98
      0xb0 0xc8 0xe0 0xf8 0x110>;

  qcom,sde-max-per-pipe-bw-kbps = <4300000 4300000
      4300000 4300000>;

  qcom,sde-max-per-pipe-bw-high-kbps = <4300000 4300000
      4300000 4300000>;


  qcom,sde-sspp-clk-ctrl =
    <0x2ac 0>,
     <0x2ac 8>, <0x2b4 8>, <0x2c4 8>;
  qcom,sde-sspp-clk-status =
    <0x2b0 0>,
     <0x2b0 12>, <0x2b8 12>, <0x2c8 12>;
  qcom,sde-sspp-csc-off = <0x1a00>;
  qcom,sde-csc-type = "csc-10bit";
  qcom,sde-qseed-sw-lib-rev = "qseedv3lite";
  qcom,sde-qseed-scalar-version = <0x3000>;
  qcom,sde-sspp-qseed-off = <0xa00>;
  qcom,sde-mixer-linewidth = <2560>;
  qcom,sde-sspp-linewidth = <2400>;
  qcom,sde-vig-sspp-linewidth = <4096>;
  qcom,sde-scaling-linewidth = <2560>;
  qcom,sde-wb-linewidth = <4096>;
  qcom,sde-wb-linewidth-linear = <4096>;
  qcom,sde-mixer-blendstages = <0x9>;
  qcom,sde-highest-bank-bit = <0x8 0x2>,
         <0x7 0x1>;
  qcom,sde-ubwc-version = <0x300>;
  qcom,sde-ubwc-swizzle = <0x6>;
  qcom,sde-ubwc-bw-calc-version = <0x1>;
  qcom,sde-ubwc-static = <0x1>;
  qcom,sde-macrotile-mode = <0x1>;
  qcom,sde-smart-panel-align-mode = <0xc>;
  qcom,sde-panic-per-pipe;
  qcom,sde-has-cdp;
  qcom,sde-has-src-split;
  qcom,sde-pipe-order-version = <0x1>;
  qcom,sde-has-dim-layer;
  qcom,sde-max-trusted-vm-displays = <1>;

  qcom,sde-max-bw-low-kbps = <4700000>;
  qcom,sde-max-bw-high-kbps = <8800000>;
  qcom,sde-min-core-ib-kbps = <2500000>;
  qcom,sde-min-llcc-ib-kbps = <0>;
  qcom,sde-min-dram-ib-kbps = <1600000>;
  qcom,sde-dram-channels = <2>;
  qcom,sde-num-nrt-paths = <0>;

  qcom,sde-uidle-off = <0x80000>;
  qcom,sde-uidle-size = <0x70>;

  qcom,sde-vbif-off = <0>;
  qcom,sde-vbif-size = <0x1040>;
  qcom,sde-vbif-id = <0>;
  qcom,sde-vbif-memtype-0 = <3 3 3 3 3 3 3 3>;
  qcom,sde-vbif-memtype-1 = <3 3 3 3 3 3>;

  qcom,sde-vbif-qos-rt-remap = <3 3 4 4 5 5 6 6>;
  qcom,sde-vbif-qos-nrt-remap = <3 3 3 3 3 3 3 3>;
  qcom,sde-vbif-qos-cwb-remap = <3 3 4 4 5 5 6 3>;
  qcom,sde-vbif-qos-lutdma-remap = <3 3 3 3 4 4 4 4>;

  qcom,sde-danger-lut = <0x0000ffff 0x0000ffff 0x00000000
   0x00000000 0x0000ffff 0x0000ffff>;
  qcom,sde-safe-lut = <0xff00 0xff00 0xffff 0x1 0xff00 0xff00>;

  qcom,sde-qos-lut-linear = <0x00112233 0x44556677>;
  qcom,sde-qos-lut-macrotile = <0x00112233 0x44556677>;
  qcom,sde-qos-lut-macrotile-qseed = <0x00112233 0x66777777>;
  qcom,sde-qos-lut-linear-qseed = <0x00112233 0x66777777>;
  qcom,sde-qos-lut-nrt = <0x0 0x0>;
  qcom,sde-qos-lut-cwb = <0x66666666 0x66666540>;

  qcom,sde-cdp-setting = <1 1>, <1 0>;

  qcom,sde-qos-cpu-mask = <0x3>;
  qcom,sde-qos-cpu-mask-performance = <0xf>;
  qcom,sde-qos-cpu-dma-latency = <300>;
  qcom,sde-qos-cpu-irq-latency = <300>;


  qcom,sde-reg-dma-off = <0 0x400>;
  qcom,sde-reg-dma-id = <0 1>;
  qcom,sde-reg-dma-version = <0x00020000>;
  qcom,sde-reg-dma-trigger-off = <0x119c>;
  qcom,sde-reg-dma-xin-id = <7>;
  qcom,sde-reg-dma-clk-ctrl = <0x2bc 20>;

  qcom,sde-secure-sid-mask = <0x901 0xD01>;

  qcom,sde-reg-bus,vectors-KBps = <0 0>,
    <0 74000>,
    <0 148000>,
    <0 265000>;

  qcom,sde-sspp-vig-blocks {
   qcom,sde-vig-csc-off = <0x1a00>;
   qcom,sde-vig-qseed-off = <0xa00>;
   qcom,sde-vig-qseed-size = <0xa0>;
   qcom,sde-vig-gamut = <0x1d00 0x00060001>;
   qcom,sde-vig-igc = <0x1d00 0x00060000>;
   qcom,sde-vig-inverse-pma;
  };

  qcom,sde-sspp-dma-blocks {
   dgm@0 {
    qcom,sde-dma-igc = <0x400 0x00050000>;
    qcom,sde-dma-gc = <0x600 0x00050000>;
    qcom,sde-dma-inverse-pma;
    qcom,sde-dma-csc-off = <0x200>;
   };

   dgm@1 {
    qcom,sde-dma-igc = <0x1400 0x00050000>;
    qcom,sde-dma-gc = <0x600 0x00050000>;
    qcom,sde-dma-inverse-pma;
    qcom,sde-dma-csc-off = <0x1200>;
   };
  };

  qcom,sde-dspp-blocks {
   qcom,sde-dspp-igc = <0x1260 0x00040000>;
   qcom,sde-dspp-hsic = <0x800 0x00010007>;
   qcom,sde-dspp-memcolor = <0x880 0x00010007>;
   qcom,sde-dspp-hist = <0x800 0x00010007>;
   qcom,sde-dspp-sixzone= <0x900 0x00010007>;
   qcom,sde-dspp-vlut = <0xa00 0x00010008>;
   qcom,sde-dspp-gamut = <0x1000 0x00040003>;
   qcom,sde-dspp-pcc = <0x1700 0x00040000>;
   qcom,sde-dspp-gc = <0x17c0 0x00010008>;
   qcom,sde-dspp-dither = <0x82c 0x00010007>;
  };

 };

 mdss_dsi0: qcom,mdss_dsi_ctrl0@ae94000 {
  compatible = "qcom,dsi-ctrl-hw-v2.5";
  label = "dsi-ctrl-0";
  cell-index = <0>;
  frame-threshold-time-us = <800>;
  reg = <0xae94000 0x400>,
   <0xaf08000 0x4>,
   <0x0ae36000 0x300>;
  reg-names = "dsi_ctrl", "disp_cc_base", "mdp_intf_base";
  interrupt-parent = <&mdss_mdp>;
  interrupts = <4 0>;

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-1p2";
    qcom,supply-min-voltage = <1200000>;
    qcom,supply-max-voltage = <1200000>;
    qcom,supply-enable-load = <8350>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;
   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "refgen";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 mdss_dsi_phy0: qcom,mdss_dsi_phy0@ae94900 {
  compatible = "qcom,dsi-phy-v4.1";
  label = "dsi-phy-0";
  cell-index = <0>;
  #clock-cells = <1>;
  reg = <0xae94400 0x800>,
        <0xae94900 0x27c>,
        <0xaf01004 0x8>,
        <0xae94200 0x100>;
  reg-names = "dsi_phy", "pll_base", "gdsc_base", "dyn_refresh_base";
  pll-label = "dsi_pll_5nm";

  qcom,platform-strength-ctrl = [55 03
      55 03
      55 03
      55 03
      55 00];
  qcom,platform-lane-config = [00 00 0a 0a
      00 00 0a 0a
      00 00 0a 0a
      00 00 0a 0a
      00 00 8a 8a];
  qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;
   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-0p9";
    qcom,supply-min-voltage = <880000>;
    qcom,supply-max-voltage = <880000>;
    qcom,supply-enable-load = <37550>;
    qcom,supply-disable-load = <0>;
   };
  };
 };
};
# 2 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/display/yupik-sde.dtsi" 2






&soc {
 disp_rdump_memory: disp_rdump_region@e1000000 {
  reg = <0xe1000000 0x00800000>;
  label = "disp_rdump_region";
 };

 ext_disp: qcom,msm-ext-disp {
  compatible = "qcom,msm-ext-disp";

  ext_disp_audio_codec: qcom,msm-ext-disp-audio-codec-rx {
   compatible = "qcom,msm-ext-disp-audio-codec-rx";
  };
 };

 qcom_msmhdcp: qcom,msm_hdcp {
  compatible = "qcom,msm-hdcp";
 };

 sde_edp: qcom,edp_display@aea0000 {
  status = "disabled";
  cell-index = <1>;
  qcom,intf-index = <1>;
  compatible = "qcom,edp-display";
  label = "drm_edp";

  reg = <0xaea0000 0x0fc>,
   <0xaea0200 0x0c0>,
   <0xaea0400 0x770>,
   <0xaea1000 0x098>,
   <0xaec2a00 0x200>,
   <0xaec2200 0x200>,
   <0xaec2600 0x200>,
   <0xaf01188 0x1f>,
   <0xaec2000 0x200>,
   <0xaee4000 0x034>,
   <0xaf01004 0x8>;
  reg-names = "dp_ahb", "dp_aux", "dp_link",
   "dp_p0", "dp_phy", "dp_ln_tx0", "dp_ln_tx1",
   "dp_mmss_cc", "dp_pll",
   "hdcp_physical", "gdsc";

  qcom,pixel-base-off = <0>;
  interrupt-parent = <&mdss_mdp>;
  interrupts = <14 0>;

  qcom,dp-aux-switch = <&sde_edp>;
  qcom,dp-low-power-hw-hpd;

  #clock-cells = <1>;
  clocks = <&dispcc 17>,
   <&rpmhcc 0>,
   <&gcc 170>,
   <&dispcc 19>,
   <&dispcc 20>,
   <&dispcc 22>,
   <&sde_edp 0>,
   <&dispcc 24>,
   <&sde_edp 1>,
   <&rpmhcc 0>,
   <&dispcc 23>;
  clock-names = "core_aux_clk", "rpmh_cxo_clk", "core_edp_refclk",
   "link_clk", "link_clk_src", "link_iface_clk",
   "link_parent",
   "pixel_clk_rcg", "pixel_parent",
   "pixel1_clk_rcg",
   "strm0_pixel_clk";

  qcom,pll-revision = "edp-7nm";
  qcom,phy-version = <0x500>;
  qcom,phy-mode = "edp";
  qcom,aux-cfg0-settings = [24 00];
  qcom,aux-cfg1-settings = [28 13];
  qcom,aux-cfg2-settings = [2c 24];
  qcom,aux-cfg3-settings = [30 00];
  qcom,aux-cfg4-settings = [34 0a];
  qcom,aux-cfg5-settings = [38 26];
  qcom,aux-cfg6-settings = [3c 0a];
  qcom,aux-cfg7-settings = [40 03];
  qcom,aux-cfg8-settings = [44 37];
  qcom,aux-cfg9-settings = [4c 03];

  qcom,max-pclk-frequency-khz = <675000>;
  qcom,display-type = "primary";

  qcom,widebus-enable;
  qcom,ssc-feature-enable;
  qcom,dsc-feature-enable;
  qcom,fec-feature-enable;

  qcom,qos-cpu-mask = <0xf>;
  qcom,qos-cpu-latency-us = <300>;

  vdda-1p2-supply = <&L6B>;
  vdda-0p9-supply = <&L10C>;
  vdd_mx-supply = <&VDD_MX_LEVEL>;
  refgen-supply = <&refgen>;

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-1p2";
    qcom,supply-min-voltage = <1200000>;
    qcom,supply-max-voltage = <1200000>;
    qcom,supply-enable-load = <30100>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-0p9";
    qcom,supply-min-voltage = <880000>;
    qcom,supply-max-voltage = <880000>;
    qcom,supply-enable-load = <115000>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,pll-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,pll-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdd_mx";
    qcom,supply-min-voltage =
      <384>;
    qcom,supply-max-voltage =
      <65535>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "refgen";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 sde_dp: qcom,dp_display@ae90000 {
  cell-index = <0>;
  compatible = "qcom,dp-display";

  usb-phy = <&usb_qmp_dp_phy>;
  qcom,dp-aux-switch = <&fsa4480>;
  qcom,ext-disp = <&ext_disp>;
  qcom,altmode-dev = <&altmode 0>;
  usb-controller = <&usb0>;

  reg = <0xae90000 0x0fc>,
   <0xae90200 0x0c0>,
   <0xae90400 0x508>,
   <0xae91000 0x098>,
   <0x88eaa00 0x200>,
   <0x88ea200 0x200>,
   <0x88ea600 0x200>,
   <0xaf00f98 0x1a0>,
   <0x88ea000 0x200>,
   <0x88e8000 0x20>,
   <0x0aee1000 0x034>,
   <0xaf01004 0x8>;
  reg-names = "dp_ahb", "dp_aux", "dp_link",
   "dp_p0", "dp_phy", "dp_ln_tx0", "dp_ln_tx1",
   "dp_mmss_cc", "dp_pll", "usb3_dp_com",
   "hdcp_physical","gdsc";

  interrupt-parent = <&mdss_mdp>;
  interrupts = <12 0>;

  qcom,pll-revision = "7nm";
  #clock-cells = <1>;
  clocks = <&dispcc 7>,
   <&rpmhcc 0>,
   <&gcc 151>,
   <&dispcc 11>,
   <&dispcc 14>,
   <&dispcc 16>,
   <&sde_dp 5>,
   <&dispcc 15>;
  clock-names = "core_aux_clk", "core_usb_ref_clk_src",
   "core_usb_pipe_clk", "link_clk", "link_iface_clk",
   "pixel_clk_rcg", "pixel_parent","strm0_pixel_clk";

  qcom,phy-version = <0x420>;
  qcom,aux-cfg0-settings = [20 00];
  qcom,aux-cfg1-settings = [24 13];
  qcom,aux-cfg2-settings = [28 A4];
  qcom,aux-cfg3-settings = [2c 00];
  qcom,aux-cfg4-settings = [30 0a];
  qcom,aux-cfg5-settings = [34 26];
  qcom,aux-cfg6-settings = [38 0a];
  qcom,aux-cfg7-settings = [3c 03];
  qcom,aux-cfg8-settings = [40 b7];
  qcom,aux-cfg9-settings = [44 03];

  qcom,max-pclk-frequency-khz = <675000>;

  vdda-1p2-supply = <&L6B>;
  vdda-0p9-supply = <&L1B>;

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-1p2";
    qcom,supply-min-voltage = <1200000>;
    qcom,supply-max-voltage = <1200000>;
    qcom,supply-enable-load = <21700>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-0p9";
    qcom,supply-min-voltage = <912000>;
    qcom,supply-max-voltage = <912000>;
    qcom,supply-enable-load = <115000>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "refgen";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 sde_rscc: qcom,sde_rscc@af20000 {
  cell-index = <0>;
  compatible = "qcom,sde-rsc";
  reg = <0xaf20000 0x4d68>,
    <0xaf30000 0x3fd4>;
  reg-names = "drv", "wrapper";
  qcom,sde-rsc-version = <4>;

  qcom,sde-dram-channels = <2>;

  vdd-supply = <&disp_cc_mdss_core_gdsc>;
  clocks = <&dispcc 36>,
    <&dispcc 30>,
    <&dispcc 35>;
  clock-names = "vsync_clk", "gdsc_clk", "iface_clk";
  qcom,msm-bus,active-only;
  interconnects =
    <&mmss_noc 1002 &gem_noc 1513>,
    <&mc_virt 1000 &mc_virt 1512>;
  interconnect-names = "qcom,sde-data-bus0",
      "qcom,sde-ebi-bus";
 };

 smmu_sde_unsec: qcom,smmu_sde_unsec_cb {
  compatible = "qcom,smmu_sde_unsec";
  iommus = <&apps_smmu 0x900 0x402>;
  qcom,iommu-dma-addr-pool = <0x00020000 0xfffe0000>;
  qcom,iommu-faults = "non-fatal";
  qcom,iommu-earlymap;
  dma-coherent-hint-cached;
 };

 smmu_sde_sec: qcom,smmu_sde_sec_cb {
  compatible = "qcom,smmu_sde_sec";
  iommus = <&apps_smmu 0x901 0x0>,
   <&apps_smmu 0xD01 0x0>;
  qcom,iommu-dma-addr-pool = <0x00020000 0xfffe0000>;
  qcom,iommu-faults = "non-fatal";
  qcom,iommu-vmid = <0xa>;
 };
};

&mdss_mdp {
 clocks =
  <&gcc 22>,
  <&gcc 23>,
  <&dispcc 1>,
  <&dispcc 27>,
  <&dispcc 37>,
  <&dispcc 29>,
  <&dispcc 33>;
 clock-names = "gcc_bus", "gcc_nrt_bus",
   "iface_clk", "core_clk", "vsync_clk",
   "lut_clk", "rot_clk";


 interconnects = <&mmss_noc 39 &gem_noc 573>,
   <&mc_virt 3 &mc_virt 512>,
   <&gem_noc 2
    &cnoc2 525>;
 interconnect-names = "qcom,sde-data-bus0", "qcom,sde-ebi-bus", "qcom,sde-reg-bus";

 qcom,sde-has-idle-pc;
 qcom,sde-dspp-ltm-version = <0x00010001>;

 qcom,sde-dspp-ltm-off = <0x15300>;
};

&mdss_dsi0 {
 vdda-1p2-supply = <&L6B>;
 refgen-supply = <&refgen>;
 clocks = <&dispcc 3>,
  <&dispcc 4>,
  <&dispcc 6>,
  <&dispcc 31>,
  <&dispcc 32>,
  <&dispcc 25>;
 clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk",
   "pixel_clk", "pixel_clk_rcg", "esc_clk";
};

&mdss_dsi_phy0 {
 vdda-0p9-supply = <&L10C>;
 qcom,dsi-pll-ssc-en;
 qcom,dsi-pll-ssc-mode = "down-spread";
 memory-region = <&dfps_data_memory>;

};
# 5427 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik-pcie.dtsi" 1


&soc {
 pcie0: qcom,pcie@1c00000 {
  compatible = "qcom,pci-msm";

  reg = <0x01c00000 0x3000>,
   <0x01c06000 0x1000>,
   <0x60000000 0xf1d>,
   <0x60000f20 0xa8>,
   <0x60001000 0x1000>,
   <0x60100000 0x100000>;
  reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf";

  cell-index = <0>;
  linux,pci-domain = <0>;

  #address-cells = <3>;
  #size-cells = <2>;
  ranges = <0x01000000 0x0 0x60200000 0x60200000 0x0 0x100000>,
   <0x02000000 0x0 0x60300000 0x60300000 0x0 0x3d00000>;

  interrupt-parent = <&pcie0>;
  interrupts = <0 1 2 3 4>;
  interrupt-names = "int_global_int", "int_a", "int_b", "int_c",
    "int_d";
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 0xffffffff>;

  interrupt-map = <0 0 0 0 &intc 0 140 4
    0 0 0 1 &intc 0 149 4
    0 0 0 2 &intc 0 150 4
    0 0 0 3 &intc 0 151 4
    0 0 0 4 &intc 0 152 4>;

  msi-parent = <&pcie0_msi>;

  perst-gpio = <&tlmm 87 0>;
  wake-gpio = <&tlmm 89 0>;
  qcom,clkreq-gpio = <88>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&pcie0_perst_default
    &pcie0_clkreq_default
    &pcie0_wake_default>;
  pinctrl-1 = <&pcie0_perst_default
    &pcie0_clkreq_sleep
    &pcie0_wake_default>;

  gdsc-vdd-supply = <&gcc_pcie_0_gdsc>;
  vreg-1p8-supply = <&L6B>;
  vreg-0p9-supply = <&L10C>;
  vreg-cx-supply = <&VDD_CX_LEVEL>;
  qcom,vreg-1p8-voltage-level = <1200000 1200000 15000>;
  qcom,vreg-0p9-voltage-level = <880000 880000 47900>;
  qcom,vreg-cx-voltage-level = <65535
      256 0>;
  qcom,bw-scale =
    <64
    64
    19200000

    64
    64
    19200000

    256
    64
    100000000>;

  interconnect-names = "icc_path";
  interconnects = <&aggre1_noc 43 &mc_virt 512>;

  clocks = <&gcc 44>,
   <&rpmhcc 0>,
   <&gcc 39>,
   <&gcc 41>,
   <&gcc 42>,
   <&gcc 46>,
   <&gcc 169>,
   <&gcc 47>,
   <&gcc 168>,
   <&gcc 37>,
   <&gcc 19>,
   <&gcc 7>,
   <&gcc 8>,
   <&gcc 45>,
   <&gcc 167>,
   <&pcie_0_pipe_clk>;
  clock-names = "pcie_0_pipe_clk", "pcie_0_ref_clk_src",
    "pcie_0_aux_clk", "pcie_0_cfg_ahb_clk",
    "pcie_0_mstr_axi_clk", "pcie_0_slv_axi_clk",
    "pcie_0_ldo", "pcie_0_slv_q2a_axi_clk",
    "pcie_tbu_clk", "pcie_phy_refgen_clk",
    "pcie_ddrss_sf_tbu_clk",
    "pcie_aggre_noc_0_axi_clk",
    "pcie_aggre_noc_1_axi_clk", "pcie_pipe_clk_mux",
    "pcie_aggre_noc_south_sf_axi_clk",
    "pcie_pipe_clk_ext_src";
  max-clock-frequency-hz = <0>, <0>, <19200000>, <0>, <0>, <0>,
     <0>, <0>, <0>, <0>, <100000000>, <0>,
     <0>, <0>, <0>, <0>;

  resets = <&gcc 0>,
   <&gcc 1>;
  reset-names = "pcie_0_core_reset",
    "pcie_0_phy_reset";

  dma-coherent;
  qcom,smmu-sid-base = <0x1C00>;
  iommu-map = <0x0 &apps_smmu 0x1C00 0x1>,
   <0x100 &apps_smmu 0x1C01 0x1>;

  qcom,boot-option = <0x1>;
  qcom,drv-supported;
  qcom,drv-l1ss-timeout-us = <10000>;
  qcom,use-19p2mhz-aux-clk;
  qcom,no-l0s-supported;
  qcom,l1-2-th-scale = <2>;
  qcom,l1-2-th-value = <70>;
  qcom,slv-addr-space-size = <0x4000000>;
  qcom,ep-latency = <10>;

  qcom,phy-manage-pll = <1>;
  qcom,phy-resetsm-cntrl2 = <0xa0>;
  qcom,phy-core-pll-en-mux = <7>;
  qcom,phy-c-ready-status = <0x178>;

  qcom,pcie-phy-ver = <1003>;
  qcom,phy-status-offset = <0x814>;
  qcom,phy-status-bit = <6>;
  qcom,phy-power-down-offset = <0x840>;
  qcom,phy-sequence = <0x0840 0x03 0x0
    0x0094 0x08 0x0
    0x0154 0x34 0x0
    0x016c 0x08 0x0
    0x0058 0x0f 0x0
    0x00a4 0x42 0x0
    0x0110 0x24 0x0
    0x011c 0x03 0x0
    0x0118 0xb4 0x0
    0x010c 0x02 0x0
    0x01bc 0x11 0x0
    0x00bc 0x82 0x0
    0x00d4 0x03 0x0
    0x00d0 0x55 0x0
    0x00cc 0x55 0x0
    0x00b0 0x1a 0x0
    0x00ac 0x0a 0x0
    0x00c4 0x68 0x0
    0x00e0 0x02 0x0
    0x00dc 0xaa 0x0
    0x00d8 0xab 0x0
    0x00b8 0x34 0x0
    0x00b4 0x14 0x0
    0x0158 0x01 0x0
    0x0074 0x06 0x0
    0x007c 0x16 0x0
    0x0084 0x36 0x0
    0x0078 0x06 0x0
    0x0080 0x16 0x0
    0x0088 0x36 0x0
    0x01b0 0x1e 0x0
    0x01ac 0xca 0x0
    0x01b8 0x18 0x0
    0x01b4 0xa2 0x0
    0x0050 0x07 0x0
    0x0010 0x01 0x0
    0x001c 0x31 0x0
    0x0020 0x01 0x0
    0x0024 0xde 0x0
    0x0028 0x07 0x0
    0x0030 0x4c 0x0
    0x0034 0x06 0x0
    0x029c 0x12 0x0
    0x0284 0x35 0x0
    0x023c 0x11 0x0
    0x051c 0x03 0x0
    0x0518 0x1c 0x0
    0x0524 0x1e 0x0
    0x04e8 0x00 0x0
    0x04ec 0x0e 0x0
    0x04f0 0x4a 0x0
    0x04f4 0x0f 0x0
    0x05b4 0x04 0x0
    0x0434 0x7f 0x0
    0x0444 0x70 0x0
    0x0510 0x17 0x0
    0x04d4 0x04 0x0
    0x04d8 0x07 0x0
    0x0598 0xd4 0x0
    0x059c 0x54 0x0
    0x05a0 0xdb 0x0
    0x05a4 0x3b 0x0
    0x05a8 0x31 0x0
    0x0584 0x24 0x0
    0x0588 0xe4 0x0
    0x058c 0xec 0x0
    0x0590 0x3b 0x0
    0x0594 0x36 0x0
    0x0570 0x3f 0x0
    0x0574 0x3f 0x0
    0x0578 0xff 0x0
    0x057c 0x7f 0x0
    0x0580 0x14 0x0
    0x04fc 0x00 0x0
    0x04f8 0xc0 0x0
    0x0460 0x30 0x0
    0x0464 0x00 0x0
    0x05bc 0x0c 0x0
    0x04dc 0x1b 0x0
    0x0408 0x0c 0x0
    0x0414 0x03 0x0
    0x05b8 0x30 0x0
    0x09a4 0x01 0x0
    0x0c90 0x00 0x0
    0x0c40 0x01 0x0
    0x0c48 0x01 0x0
    0x0c50 0x00 0x0
    0x0cb4 0x33 0x0
    0x0cbc 0x00 0x0
    0x0ce0 0x58 0x0
    0x0ca4 0x0f 0x0
    0x0048 0x90 0x0
    0x0c1c 0xc1 0x0
    0x0988 0x77 0x0
    0x0998 0x0b 0x0
    0x08dc 0x0d 0x0
    0x09ec 0x12 0x0
    0x0800 0x00 0x0
    0x0844 0x03 0x0>;

  status = "disabled";

  pcie0_rp: pcie0_rp {
   reg = <0 0 0 0 0>;
  };
 };

 pcie0_msi: qcom,pcie0_msi@17a10040 {
  compatible = "qcom,pci-msi";
  msi-controller;
  reg = <0x17a10040 0x0>;
  interrupt-parent = <&intc>;
  interrupts = <0 768 1>,
   <0 769 1>,
   <0 770 1>,
   <0 771 1>,
   <0 772 1>,
   <0 773 1>,
   <0 774 1>,
   <0 775 1>,
   <0 776 1>,
   <0 777 1>,
   <0 778 1>,
   <0 779 1>,
   <0 780 1>,
   <0 781 1>,
   <0 782 1>,
   <0 783 1>,
   <0 784 1>,
   <0 785 1>,
   <0 786 1>,
   <0 787 1>,
   <0 788 1>,
   <0 789 1>,
   <0 790 1>,
   <0 791 1>,
   <0 792 1>,
   <0 793 1>,
   <0 794 1>,
   <0 795 1>,
   <0 796 1>,
   <0 797 1>,
   <0 798 1>,
   <0 799 1>;

  status = "disabled";

 };

 pcie1: qcom,pcie@1c08000 {
  compatible = "qcom,pci-msm";

  reg = <0x01c08000 0x3000>,
   <0x01c0e000 0x2000>,
   <0x40000000 0xf1d>,
   <0x40000f20 0xa8>,
   <0x40001000 0x1000>,
   <0x40100000 0x100000>;
  reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf";

  cell-index = <1>;
  linux,pci-domain = <1>;

  #address-cells = <3>;
  #size-cells = <2>;
  ranges = <0x01000000 0x0 0x40200000 0x40200000 0x0 0x100000>,
   <0x02000000 0x0 0x40300000 0x40300000 0x0 0x1fd00000>;

  interrupt-parent = <&pcie1>;
  interrupts = <0 1 2 3 4>;
  interrupt-names = "int_global_int", "int_a", "int_b", "int_c",
    "int_d";
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 0xffffffff>;
  interrupt-map = <0 0 0 0 &intc 0 306 4
    0 0 0 1 &intc 0 434 4
    0 0 0 2 &intc 0 435 4
    0 0 0 3 &intc 0 438 4
    0 0 0 4 &intc 0 439 4>;
  msi-parent = <&pcie1_msi>;

  perst-gpio = <&tlmm 2 0>;
  wake-gpio = <&tlmm 3 0>;
  qcom,clkreq-gpio = <79>;
  pinctrl-names = "default";
  pinctrl-0 = <&pcie1_perst_default
    &pcie1_clkreq_default
    &pcie1_wake_default>;
  pinctrl-1 = <&pcie1_perst_default
    &pcie1_clkreq_sleep
    &pcie1_wake_default>;

  gdsc-vdd-supply = <&gcc_pcie_1_gdsc>;
  vreg-1p8-supply = <&L6B>;
  vreg-0p9-supply = <&L10C>;
  vreg-cx-supply = <&VDD_CX_LEVEL>;
  qcom,vreg-1p8-voltage-level = <1200000 1200000 25000>;
  qcom,vreg-0p9-voltage-level = <880000 880000 99000>;
  qcom,vreg-cx-voltage-level = <65535
      256 0>;
  qcom,bw-scale =
    <64
    64
    19200000

    64
    64
    19200000

    256
    64
    100000000>;

  interconnect-names = "icc_path";
  interconnects = <&aggre1_noc 44 &mc_virt 512>;

  clocks = <&gcc 53>,
   <&rpmhcc 0>,
   <&gcc 48>,
   <&gcc 50>,
   <&gcc 51>,
   <&gcc 55>,
   <&rpmhcc 0>,
   <&gcc 56>,
   <&gcc 168>,
   <&gcc 38>,
   <&gcc 19>,
   <&gcc 8>,
   <&gcc 54>,
   <&pcie_1_pipe_clk>;
  clock-names = "pcie_1_pipe_clk", "pcie_1_ref_clk_src",
    "pcie_1_aux_clk", "pcie_1_cfg_ahb_clk",
    "pcie_1_mstr_axi_clk", "pcie_1_slv_axi_clk",
    "pcie_1_ldo", "pcie_1_slv_q2a_axi_clk",
    "pcie_tbu_clk", "pcie_phy_refgen_clk",
    "pcie_ddrss_sf_tbu_clk",
    "pcie_aggre_noc_1_axi_clk",
    "pcie_pipe_clk_mux",
    "pcie_pipe_clk_ext_src";
  max-clock-frequency-hz = <0>, <0>, <19200000>, <0>, <0>, <0>,
     <0>, <0>, <0>, <0>, <100000000>, <0>,
     <0>, <0>, <0>, <0>;

  resets = <&gcc 2>,
   <&gcc 3>;
  reset-names = "pcie_1_core_reset",
    "pcie_1_phy_reset";

  dma-coherent;
  qcom,smmu-sid-base = <0x1c80>;
  iommu-map = <0x0 &apps_smmu 0x1c80 0x1>,
   <0x100 &apps_smmu 0x1c81 0x1>;

  qcom,boot-option = <0x1>;
  qcom,drv-supported;
  qcom,use-19p2mhz-aux-clk;
  qcom,no-l0s-supported;
  qcom,slv-addr-space-size = <0x20000000>;
  qcom,ep-latency = <10>;

  qcom,pcie-phy-ver = <1102>;
  qcom,phy-status-offset = <0xa14>;
  qcom,phy-status-bit = <6>;
  qcom,phy-power-down-offset = <0xa40>;
  qcom,phy-sequence = <0x0a40 0x03 0x0
    0x0010 0x01 0x0
    0x001c 0x31 0x0
    0x0020 0x01 0x0
    0x0024 0xde 0x0
    0x0028 0x07 0x0
    0x0030 0x4c 0x0
    0x0034 0x06 0x0
    0x0048 0x90 0x0
    0x0058 0x0f 0x0
    0x0074 0x06 0x0
    0x0078 0x06 0x0
    0x007c 0x16 0x0
    0x0080 0x16 0x0
    0x0084 0x36 0x0
    0x0088 0x36 0x0
    0x0094 0x08 0x0
    0x00a4 0x42 0x0
    0x00ac 0x0a 0x0
    0x00b0 0x1a 0x0
    0x00b4 0x14 0x0
    0x00b8 0x34 0x0
    0x00bc 0x82 0x0
    0x00c4 0x68 0x0
    0x00cc 0x55 0x0
    0x00d0 0x55 0x0
    0x00d4 0x03 0x0
    0x00d8 0xab 0x0
    0x00dc 0xaa 0x0
    0x00e0 0x02 0x0
    0x010c 0x02 0x0
    0x0110 0x24 0x0
    0x0118 0xb4 0x0
    0x011c 0x03 0x0
    0x0154 0x34 0x0
    0x0158 0x01 0x0
    0x016c 0x08 0x0
    0x01ac 0xca 0x0
    0x01b0 0x1e 0x0
    0x01b4 0xa2 0x0
    0x01b8 0x18 0x0
    0x01bc 0x11 0x0
    0x023c 0x11 0x0
    0x0284 0x75 0x0
    0x029c 0x12 0x0
    0x0304 0x02 0x0
    0x0408 0x0c 0x0
    0x0414 0x03 0x0
    0x0434 0x7f 0x0
    0x0444 0x70 0x0
    0x0460 0x30 0x0
    0x04d4 0x04 0x0
    0x04d8 0x07 0x0
    0x04dc 0x1b 0x0
    0x04e8 0x04 0x0
    0x04ec 0x0e 0x0
    0x04f0 0x4a 0x0
    0x04f4 0x0f 0x0
    0x04f8 0xc0 0x0
    0x04fc 0x00 0x0
    0x0510 0x17 0x0
    0x0518 0x1c 0x0
    0x051c 0x03 0x0
    0x0524 0x1e 0x0
    0x0570 0xbf 0x0
    0x0574 0x3f 0x0
    0x0578 0xff 0x0
    0x057c 0x7f 0x0
    0x0580 0x15 0x0
    0x0584 0x24 0x0
    0x0588 0xe4 0x0
    0x058c 0xec 0x0
    0x0590 0x3b 0x0
    0x0594 0x36 0x0
    0x0598 0xd4 0x0
    0x059c 0x54 0x0
    0x05a0 0xdb 0x0
    0x05a4 0x3b 0x0
    0x05a8 0x31 0x0
    0x05bc 0x0c 0x0
    0x05b8 0x38 0x0
    0x063c 0x11 0x0
    0x0684 0x75 0x0
    0x069c 0x12 0x0
    0x0704 0x20 0x0
    0x0808 0x0c 0x0
    0x0814 0x03 0x0
    0x0834 0x7f 0x0
    0x0844 0x70 0x0
    0x0860 0x30 0x0
    0x08d4 0x04 0x0
    0x08d8 0x07 0x0
    0x08dc 0x1b 0x0
    0x08e8 0x04 0x0
    0x08ec 0x0e 0x0
    0x08f0 0x4a 0x0
    0x08f4 0x0f 0x0
    0x08f8 0xc0 0x0
    0x08fc 0x00 0x0
    0x0910 0x17 0x0
    0x0918 0x1c 0x0
    0x091c 0x03 0x0
    0x0924 0x1e 0x0
    0x0970 0xbf 0x0
    0x0974 0x3f 0x0
    0x0978 0xff 0x0
    0x097c 0x7f 0x0
    0x0980 0x15 0x0
    0x0984 0x24 0x0
    0x0988 0xe4 0x0
    0x098c 0xec 0x0
    0x0990 0x3b 0x0
    0x0994 0x36 0x0
    0x0998 0xd4 0x0
    0x099c 0x54 0x0
    0x09a0 0xdb 0x0
    0x09a4 0x3b 0x0
    0x09a8 0x31 0x0
    0x09bc 0x0c 0x0
    0x09b8 0x38 0x0
    0x0adc 0x05 0x0
    0x0b88 0x77 0x0
    0x0b98 0x0b 0x0
    0x0ba4 0x01 0x0
    0x0be0 0x0f 0x0
    0x0e0c 0x0d 0x0
    0x0e14 0x07 0x0
    0x0e1c 0xc1 0x0
    0x0e40 0x01 0x0
    0x0e48 0x01 0x0
    0x0e90 0x00 0x0
    0x0eb4 0x33 0x0
    0x0ebc 0x00 0x0
    0x0ee0 0x58 0x0
    0x0a00 0x00 0x0
    0x0a44 0x03 0x0>;

  status = "disabled";
  pcie1_rp: pcie1_rp {
   reg = <0 0 0 0 0>;
  };
 };

 pcie1_msi: qcom,pcie1_msi@17a10040 {
  compatible = "qcom,pci-msi";
  status = "disabled";
  msi-controller;
  reg = <0x17a10040 0x0>;
  interrupt-parent = <&intc>;
  interrupts = <0 800 1>,
   <0 801 1>,
   <0 802 1>,
   <0 803 1>,
   <0 804 1>,
   <0 805 1>,
   <0 806 1>,
   <0 807 1>,
   <0 808 1>,
   <0 809 1>,
   <0 810 1>,
   <0 811 1>,
   <0 812 1>,
   <0 813 1>,
   <0 814 1>,
   <0 815 1>,
   <0 816 1>,
   <0 817 1>,
   <0 818 1>,
   <0 819 1>,
   <0 820 1>,
   <0 821 1>,
   <0 822 1>,
   <0 823 1>,
   <0 824 1>,
   <0 825 1>,
   <0 826 1>,
   <0 827 1>,
   <0 828 1>,
   <0 829 1>,
   <0 830 1>,
   <0 831 1>;
 };
};
# 5428 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2

&gcc_ufs_phy_gdsc {
 qcom,support-hw-trigger;
 status = "ok";
};

&gcc_usb30_prim_gdsc {
 status = "ok";
};

&hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc {
 status = "ok";
};

&hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc {
 status = "ok";
};

&hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc {
 status = "ok";
};

&hlos1_vote_turing_mmu_tbu0_gdsc {
 status = "ok";
};

&hlos1_vote_turing_mmu_tbu1_gdsc {
 status = "ok";
};

&cam_cc_titan_top_gdsc {
 clocks = <&gcc 12>;
 clock-names = "ahb_clk";
 parent-supply = <&VDD_CX_LEVEL>;
 reg = <0xad0c194 0x4>;
 status = "ok";
};

&cam_cc_bps_gdsc {
 clocks = <&gcc 12>;
 clock-names = "ahb_clk";
 parent-supply = <&VDD_CX_LEVEL>;
 qcom,support-hw-trigger;
 status = "ok";
};

&cam_cc_ife_0_gdsc {
 clocks = <&gcc 12>;
 clock-names = "ahb_clk";
 parent-supply = <&VDD_CX_LEVEL>;
 status = "ok";
};

&cam_cc_ife_1_gdsc {
 clocks = <&gcc 12>;
 clock-names = "ahb_clk";
 parent-supply = <&VDD_CX_LEVEL>;
 status = "ok";
};

&cam_cc_ife_2_gdsc {
 clocks = <&gcc 12>;
 clock-names = "ahb_clk";
 parent-supply = <&VDD_CX_LEVEL>;
 status = "ok";
};

&cam_cc_ipe_0_gdsc {
 clocks = <&gcc 12>;
 clock-names = "ahb_clk";
 parent-supply = <&VDD_CX_LEVEL>;
 qcom,support-hw-trigger;
 status = "ok";
};

&disp_cc_mdss_core_gdsc {
 reg = <0xaf01004 0x4>;
 clocks = <&gcc 20>;
 clock-names = "ahb_clk";
 parent-supply = <&VDD_CX_LEVEL>;
 qcom,support-hw-trigger;
 status = "ok";
};

&gpu_cx_gdsc {
 clocks = <&gcc 31>;
 clock-names = "ahb_clk";
 parent-supply = <&VDD_CX_LEVEL>;
 qcom,retain-regs;
 status = "ok";
};

&gpu_gx_gdsc {
 clocks = <&gcc 31>;
 clock-names = "ahb_clk";
 parent-supply = <&VDD_GFX_LEVEL>;
 qcom,retain-regs;
 qcom,skip-disable-before-sw-enable;
 status = "ok";
};

&video_cc_mvs0_gdsc {
 reg = <0xaaf3004 0x4>;
 clocks = <&gcc 158>;
 clock-names = "ahb_clk";
 parent-supply = <&VDD_CX_LEVEL>;
 qcom,support-hw-trigger;
 status = "ok";
};

&video_cc_mvsc_gdsc {
 clocks = <&gcc 158>;
 clock-names = "ahb_clk";
 parent-supply = <&VDD_CX_LEVEL>;
 status = "ok";
};

# 1 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik-vidc.dtsi" 1
&soc {
 msm_vidc: qcom,vidc {
  compatible = "qcom,msm-vidc", "qcom,yupik-vidc";
  status = "okay";
  reg = <0x0aa00000 0x0100000>;
  interrupts = <0 174 4>;


  #address-cells = <1>;
  #size-cells = <1>;


  iris-ctl-supply = <&video_cc_mvsc_gdsc>;
  vcodec-supply = <&video_cc_mvs0_gdsc>;


  clock-names = "video_cc_mvsc_ctl_axi",
   "video_cc_mvs0_ctl_axi", "core_clk",
   "vcodec_clk", "iface_clk";
  clocks = <&videocc 6>,
   <&videocc 3>,
   <&videocc 5>,
   <&videocc 4>,
   <&videocc 9>;
  qcom,proxy-clock-names = "video_cc_mvsc_ctl_axi",
   "video_cc_mvs0_ctl_axi", "core_clk",
   "vcodec_clk", "iface_clk";

  qcom,clock-configs = <0x0 0x0 0x1 0x1 0x0>;
  qcom,allowed-clock-rates = <133330000 240000000
   335000000 424000000 460000000>;

  qcom,reg-presets = <0xB0088 0x0 0x11>;


  vidc,firmware-name = "vpu20_1v";


  interconnect-names = "venus-cnoc", "venus-ddr";
  interconnects = <&gem_noc 2
     &cnoc2 559>,
    <&mmss_noc 30
     &mc_virt 512>;

  qcom,bus-range-kbps = <1000 1000
     1000 8000000>;


  non_secure_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_ns";
   iommus = <&apps_smmu 0x2180 0x0020>;
   qcom,iommu-dma-addr-pool = <0x25800000 0xba800000>;
   qcom,iommu-faults = "non-fatal";
   buffer-types = <0xfff>;
   virtual-addr-pool = <0x25800000 0xba800000>;
   dma-coherent-hint-cached;
  };

  secure_non_pixel_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_non_pixel";
   iommus = <&apps_smmu 0x2184 0x0020>;
   qcom,iommu-dma-addr-pool = <0x01000000 0x24800000>;
   qcom,iommu-faults = "non-fatal";
   qcom,iommu-vmid = <0xB>;
   buffer-types = <0x480>;
   virtual-addr-pool = <0x01000000 0x24800000>;
   qcom,secure-context-bank;
  };

  secure_bitstream_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_bitstream";
   iommus = <&apps_smmu 0x2181 0x0004>;
   qcom,iommu-dma-addr-pool = <0x00500000 0xdfb00000>;
   qcom,iommu-faults = "non-fatal";
   qcom,iommu-vmid = <0x9>;
   buffer-types = <0x241>;
   virtual-addr-pool = <0x00500000 0xdfb00000>;
   qcom,secure-context-bank;
  };

  secure_pixel_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_pixel";
   iommus = <&apps_smmu 0x2183 0x0000>;
   qcom,iommu-dma-addr-pool = <0x00500000 0xdfb00000>;
   qcom,iommu-faults = "non-fatal";
   qcom,iommu-vmid = <0xA>;
   buffer-types = <0x106>;
   virtual-addr-pool = <0x00500000 0xdfb00000>;
   qcom,secure-context-bank;
  };
 };
};
# 5546 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik-usb.dtsi" 1

# 1 "/home/rayan/st/kernel/msm-5.4/scripts/dtc/include-prefixes/dt-bindings/phy/qcom,yupik-qmp-usb3.h" 1
# 3 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik-usb.dtsi" 2

&soc {

 usb0: ssusb@a600000 {
  compatible = "qcom,dwc-usb3-msm";
  reg = <0xa600000 0x100000>;
  reg-names = "core_base";

  iommus = <&apps_smmu 0xe0 0x0>;
  qcom,iommu-dma = "atomic";
  qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
  dma-coherent;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  dma-ranges;

  interrupts-extended = <&pdc 14 1>,
        <&intc 0 130 4>,
        <&pdc 17 4>,
        <&pdc 15 1>;
  interrupt-names = "dp_hs_phy_irq", "pwr_event_irq",
    "ss_phy_irq", "dm_hs_phy_irq";
  qcom,use-pdc-interrupts;

  USB3_GDSC-supply = <&gcc_usb30_prim_gdsc>;
  clocks = <&gcc 136>,
   <&gcc 16>,
   <&gcc 10>,
   <&gcc 138>,
   <&gcc 141>;
  clock-names = "core_clk", "iface_clk", "bus_aggr_clk",
     "utmi_clk", "sleep_clk";

  resets = <&gcc 10>;
  reset-names = "core_reset";

  qcom,core-clk-rate = <133333333>;
  qcom,core-clk-rate-hs = <66666667>;
  qcom,num-gsi-evt-buffs = <0x3>;
  qcom,pm-qos-latency = <61>;
  qcom,gsi-reg-offset =
   <0x0fc
   0x110
   0x120
   0x130
   0x144
   0x1a4>;
  qcom,dwc-usb3-msm-tx-fifo-size = <21288>;
  usb-role-switch;
  extcon = <&eud>;

  interconnect-names = "usb-ddr", "usb-ipa", "ddr-usb";
  interconnects = <&aggre1_noc 51 &mc_virt 512>,
    <&aggre1_noc 51 &cnoc2 529>,
    <&gem_noc 2 &cnoc2 558>;

  qcom,usb-charger = <&battery_charger>;

  dwc3@a600000 {
   compatible = "snps,dwc3";
   reg = <0xa600000 0xe000>;
   interrupts = <0 133 4>;
   usb-phy = <&usb2_phy0>, <&usb_qmp_dp_phy>;
   linux,sysdev_is_parent;
   snps,disable-clk-gating;
   snps,has-lpm-erratum;
   snps,hird-threshold = /bits/ 8 <0x0>;
   snps,is-utmi-l1-suspend;
   snps,dis-u1-entry-quirk;
   snps,dis-u2-entry-quirk;
   snps,dis_u2_susphy_quirk;
   snps,ssp-u3-u0-quirk;
   tx-fifo-resize;
   maximum-speed = "super-speed";
   dr_mode = "otg";
  };

  port {
   usb_port0: endpoint {
    remote-endpoint = <&usb_port0_connector>;
   };
  };
 };


 usb2_phy0: hsphy@88e3000 {
  compatible = "qcom,usb-hsphy-snps-femto";
  reg = <0x88e3000 0x114>,
   <0x088e2000 0x4>;
  reg-names = "hsusb_phy_base",
   "eud_enable_reg";

  vdd-supply = <&L10C>;
  vdda18-supply = <&L1C>;
  vdda33-supply = <&L2B>;
  qcom,vdd-voltage-level = <0 880000 880000>;

  clocks = <&rpmhcc 0>;
  clock-names = "ref_clk_src";

  resets = <&gcc 4>;
  reset-names = "phy_reset";
  qcom,param-override-seq =
   <0xe6 0x6c
    0x8b 0x70
    0x16 0x74>;
 };


 usb_qmp_dp_phy: ssphy@88e8000 {
  compatible = "qcom,usb-ssphy-qmp-dp-combo";
  reg = <0x88e8000 0x3000>;
  reg-names = "qmp_phy_base";

  vdd-supply = <&L1B>;
  qcom,vdd-voltage-level = <0 912000 912000>;
  qcom,vdd-max-load-uA = <47000>;
  core-supply = <&L6B>;

  clocks = <&gcc 148>,
   <&gcc 151>,
   <&gcc 152>,
   <&usb3_phy_wrapper_gcc_usb30_pipe_clk>,
   <&rpmhcc 0>,
   <&gcc 150>;
  clock-names = "aux_clk", "pipe_clk", "pipe_clk_mux",
    "pipe_clk_ext_src", "ref_clk_src",
    "com_aux_clk";

  resets = <&gcc 12>,
   <&gcc 13>;
  reset-names = "global_phy_reset", "phy_reset";

  pinctrl-names = "default";
  pinctrl-0 = <&usb3phy_portselect_default>;

  qcom,qmp-phy-reg-offset =
   <0x1C14
    0x1F08
    0x1F14
    0x1C40
    0x1C00
    0x1C44
    0xffff
    0x0008
    0x0004
    0x001C
    0x0000
    0x0010
    0x1C8C
    0x0024>;

  qcom,qmp-phy-init-seq =

   <0x1010 0x01 0
   0x101C 0x31 0
   0x1020 0x01 0
   0x1024 0xDE 0
   0x1028 0x07 0
   0x1030 0xDE 0
   0x1034 0x07 0
   0x1050 0x0A 0
   0x1060 0x20 0
   0x1074 0x06 0
   0x1078 0x06 0
   0x107C 0x16 0
   0x1080 0x16 0
   0x1084 0x36 0
   0x1088 0x36 0
   0x1094 0x1A 0
   0x10A4 0x04 0
   0x10AC 0x14 0
   0x10B0 0x34 0
   0x10B4 0x34 0
   0x10B8 0x82 0
   0x10BC 0x82 0
   0x10C4 0x82 0
   0x10CC 0xAB 0
   0x10D0 0xEA 0
   0x10D4 0x02 0
   0x10D8 0xAB 0
   0x10DC 0xEA 0
   0x10E0 0x02 0
   0x110C 0x02 0
   0x1110 0x24 0
   0x1118 0x24 0
   0x111C 0x02 0
   0x1158 0x01 0
   0x116C 0x08 0
   0x11AC 0xCA 0
   0x11B0 0x1E 0
   0x11B4 0xCA 0
   0x11B8 0x1E 0
   0x11BC 0x11 0
   0x1234 0x60 0
   0x1238 0x60 0
   0x123C 0x11 0
   0x1240 0x02 0
   0x1284 0xD5 0
   0x1288 0x00 0
   0x129C 0x12 0
   0x1304 0x40 0
   0x1408 0x09 0
   0x1414 0x05 0
   0x1430 0x2F 0
   0x1434 0x7F 0
   0x143C 0xFF 0
   0x1440 0x0F 0
   0x1444 0x99 0
   0x144C 0x08 0
   0x1450 0x08 0
   0x1454 0x00 0
   0x1458 0x04 0
   0x14D4 0x54 0
   0x14D8 0x0C 0
   0x14EC 0x0F 0
   0x14F0 0x4A 0
   0x14F4 0x0A 0
   0x14F8 0xC0 0
   0x14FC 0x00 0
   0x1510 0x77 0
   0x151C 0x04 0
   0x1524 0x0E 0
   0x1570 0xFF 0
   0x1574 0x7F 0
   0x1578 0x7F 0
   0x157C 0x7F 0
   0x1580 0x97 0
   0x1584 0xDC 0
   0x1588 0xDC 0
   0x158C 0x5C 0
   0x1590 0x7B 0
   0x1594 0xB4 0
   0x15B4 0x04 0
   0x15B8 0x38 0
   0x1460 0xA0 0
   0x15BC 0x0C 0
   0x14DC 0x1F 0
   0x15C4 0x10 0
   0x1634 0x60 0
   0x1638 0x60 0
   0x163C 0x11 0
   0x1640 0x02 0
   0x1684 0xD5 0
   0x1688 0x00 0
   0x169C 0x12 0
   0x1704 0x54 0
   0x1808 0x09 0
   0x1814 0x05 0
   0x1830 0x2F 0
   0x1834 0x7F 0
   0x183C 0xFF 0
   0x1840 0x0F 0
   0x1844 0x99 0
   0x184C 0x08 0
   0x1850 0x08 0
   0x1854 0x00 0
   0x1858 0x04 0
   0x18D4 0x54 0
   0x18D8 0x0C 0
   0x18EC 0x0F 0
   0x18F0 0x4A 0
   0x18F4 0x0A 0
   0x18F8 0xC0 0
   0x18FC 0x00 0
   0x1910 0x77 0
   0x191C 0x04 0
   0x1924 0x0E 0
   0x1970 0x7F 0
   0x1974 0xFF 0
   0x1978 0x3F 0
   0x197C 0x7F 0
   0x1980 0xA6 0
   0x1984 0xDC 0
   0x1988 0xDC 0
   0x198C 0x5C 0
   0x1990 0x7B 0
   0x1994 0xB4 0
   0x19B4 0x04 0
   0x19B8 0x38 0
   0x1860 0xA0 0
   0x19BC 0x0C 0
   0x18DC 0x1F 0
   0x19C4 0x10 0
   0x1CC4 0xD0 0
   0x1CC8 0x07 0
   0x1CCC 0x20 0
   0x1CD8 0x13 0
   0x1CDC 0x21 0
   0x1D88 0xA9 0
   0x1DB0 0x0A 0
   0x1DC0 0x88 0
   0x1DC4 0x13 0
   0x1DD0 0x0C 0
   0x1DDC 0x4B 0
   0x1DEC 0x10 0
   0x1F18 0xF8 0
   0x1F38 0x07 0
   0xffffffff 0xffffffff 0x00>;

 };

 usb1: hsusb@8c00000 {
  status = "disabled";
  compatible = "qcom,dwc-usb3-msm";
  reg = <0x8c00000 0x100000>;
  reg-names = "core_base";

  iommus = <&apps_smmu 0xa0 0x0>;
  qcom,iommu-dma = "bypass";
  qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  interrupts-extended = <&pdc 12 1>,
        <&intc 0 241 4>,
        <&pdc 13 1>;
  interrupt-names = "dp_hs_phy_irq", "pwr_event_irq",
    "dm_hs_phy_irq";
  qcom,use-pdc-interrupts;

  USB3_GDSC-supply = <&gcc_usb30_sec_gdsc>;
  clocks = <&gcc 142>,
   <&gcc 17>,
   <&gcc 11>,
   <&gcc 144>,
   <&gcc 147>;
  clock-names = "core_clk", "iface_clk","bus_aggr_clk",
     "utmi_clk", "sleep_clk";

  resets = <&gcc 11>;
  reset-names = "core_reset";

  qcom,core-clk-rate = <120000000>;
  qcom,core-clk-rate-hs = <60000000>;
  qcom,num-gsi-evt-buffs = <0x3>;
  qcom,pm-qos-latency = <61>;
  qcom,gsi-reg-offset =
   <0x0fc
   0x110
   0x120
   0x130
   0x144
   0x1a4>;
  qcom,dwc-usb3-msm-tx-fifo-size = <21288>;

  dwc3@8c00000 {
   compatible = "snps,dwc3";
   reg = <0x8c00000 0xe000>;
   interrupts = <0 242 4>;
   usb-phy = <&usb2_phy1>, <&usb_nop_phy>;
   linux,sysdev_is_parent;
   snps,disable-clk-gating;
   snps,has-lpm-erratum;
   snps,hird-threshold = /bits/ 8 <0x0>;
   snps,is-utmi-l1-suspend;
   snps,dis-u1-entry-quirk;
   snps,dis-u2-entry-quirk;
   snps,dis_u2_susphy_quirk;
   snps,dis_enblslpm_quirk;
   tx-fifo-resize;
   maximum-speed = "high-speed";
   dr_mode = "otg";
  };
 };



 usb2_phy1: hsphy@88e4000 {
  status = "disabled";
  compatible = "qcom,usb-hsphy-snps-femto";
  reg = <0x88e4000 0x114>;
  reg-names = "hsusb_phy_base";

  vdd-supply = <&L10C>;
  vdda18-supply = <&L1C>;
  vdda33-supply = <&L2B>;
  qcom,vdd-voltage-level = <0 880000 880000>;

  clocks = <&rpmhcc 0>;
  clock-names = "ref_clk_src";

  resets = <&gcc 5>;
  reset-names = "phy_reset";
 };

 usb_nop_phy: usb_nop_phy {
  compatible = "usb-nop-xceiv";
 };

 usb_audio_qmi_dev {
  compatible = "qcom,usb-audio-qmi-dev";
  iommus = <&apps_smmu 0x180f 0x0>;
  qcom,iommu-dma = "disabled";
  qcom,usb-audio-stream-id = <0xf>;
  qcom,usb-audio-intr-num = <2>;
 };
};
# 5547 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik-ion.dtsi" 1
# 1 "/home/rayan/st/kernel/msm-5.4/scripts/dtc/include-prefixes/dt-bindings/arm/msm/msm_ion_ids.h" 1
# 2 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik-ion.dtsi" 2

&soc {
 qcom,ion {
  compatible = "qcom,msm-ion";
  #address-cells = <1>;
  #size-cells = <0>;

  system_heap: qcom,ion-heap@25 {
   reg = <(1U << (25))>;
   qcom,ion-heap-type = "MSM_SYSTEM";
  };

  system_secure_heap: qcom,ion-heap@9 {
   reg = <(1U << (10))>;
   qcom,ion-heap-type = "SYSTEM_SECURE";
  };

  qcom,ion-heap@14 {
   reg = <(1U << (15))>;
   qcom,ion-heap-type = "SECURE_CARVEOUT";
   cdsp {
    memory-region = <&cdsp_secure_heap_mem>;
    token = <0x20000000>;
   };
  };

  qcom,ion-heap@10 {
   reg = <(1U << (11))>;
   memory-region = <&secure_display_memory>;
   qcom,ion-heap-type = "HYP_CMA";
  };

  qcom,ion-heap@19 {
   reg = <(1U << (1))>;
   memory-region = <&qseecom_ta_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@26 {
   reg = <(1U << (6))>;
   memory-region = <&user_contig_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@27 {
   reg = <(1U << (7))>;
   memory-region = <&qseecom_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@5 {
   reg = <(1U << (5))>;
   memory-region = <&audio_cma_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@3 {
   reg = <(1U << (3))>;
   memory-region = <&non_secure_display_memory>;
   qcom,ion-heap-type = "DMA";
  };
 };
};
# 5548 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/msm-arm-smmu-yupik.dtsi" 1


&soc {
 kgsl_smmu: kgsl-smmu@3da0000 {
  compatible = "qcom,qsmmu-v500";
  reg = <0x3da0000 0x20000>,
   <0x3dd6000 0x20>;
  reg-names = "base", "tcu-base";
  #iommu-cells = <2>;
  qcom,skip-init;
  qcom,use-3-lvl-tables;
  qcom,split-tables;
  #global-interrupts = <1>;
  #size-cells = <1>;
  #address-cells = <1>;
  ranges;
  dma-coherent;
  qcom,regulator-names = "vdd";
  vdd-supply = <&gpu_cx_gdsc>;
  clocks = <&gcc 35>,
   <&gcc 36>,
   <&gpucc 2>,
   <&gpucc 11>,
   <&gpucc 5>,
   <&gpucc 15>,
   <&gpucc 13>;

  clock-names = "gcc_gpu_memnoc_gfx_clk",
   "gcc_gpu_snoc_dvm_gfx_clk",
   "gpu_cc_ahb_clk",
   "gpu_cc_hlos1_vote_gpu_smmu_clk",
   "gpu_cc_cx_gmu_clk",
   "gpu_cc_hub_cx_int_clk",
   "gpu_cc_hub_aon_clk";

  interrupts = <0 673 4>,
    <0 678 4>,
    <0 679 4>,
    <0 680 4>,
    <0 681 4>,
    <0 682 4>,
    <0 683 4>,
    <0 684 4>,
    <0 685 4>,
    <0 686 4>,
    <0 687 4>;

  qcom,actlr =

   <0x0 0x7ff 0x32B>;

  gfx_0_tbu: gfx_0_tbu@3dd9000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x3dd9000 0x1000>,
    <0x3dd6200 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x0 0x400>;
  };

  gfx_1_tbu: gfx_1_tbu@3ddd000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x3ddd000 0x1000>,
    <0x3dd6208 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x400 0x400>;
  };
 };

 apps_smmu: apps-smmu@15000000 {
  compatible = "qcom,qsmmu-v500";
  reg = <0x15000000 0x100000>,
   <0x151da000 0x20>;
  reg-names = "base", "tcu-base";
  #iommu-cells = <2>;
  qcom,skip-init;
  qcom,use-3-lvl-tables;
  #global-interrupts = <1>;
  #size-cells = <1>;
  #address-cells = <1>;
  ranges;
  dma-coherent;
  interrupts = <0 65 4>,
    <0 96 4>,
    <0 97 4>,
    <0 98 4>,
    <0 99 4>,
    <0 100 4>,
    <0 101 4>,
    <0 102 4>,
    <0 103 4>,
    <0 104 4>,
    <0 105 4>,
    <0 106 4>,
    <0 107 4>,
    <0 108 4>,
    <0 109 4>,
    <0 110 4>,
    <0 111 4>,
    <0 112 4>,
    <0 113 4>,
    <0 114 4>,
    <0 115 4>,
    <0 116 4>,
    <0 117 4>,
    <0 118 4>,
    <0 181 4>,
    <0 182 4>,
    <0 183 4>,
    <0 184 4>,
    <0 185 4>,
    <0 186 4>,
    <0 187 4>,
    <0 188 4>,
    <0 189 4>,
    <0 190 4>,
    <0 191 4>,
    <0 192 4>,
    <0 315 4>,
    <0 316 4>,
    <0 317 4>,
    <0 318 4>,
    <0 319 4>,
    <0 320 4>,
    <0 321 4>,
    <0 322 4>,
    <0 323 4>,
    <0 324 4>,
    <0 325 4>,
    <0 326 4>,
    <0 327 4>,
    <0 328 4>,
    <0 329 4>,
    <0 330 4>,
    <0 331 4>,
    <0 332 4>,
    <0 333 4>,
    <0 334 4>,
    <0 335 4>,
    <0 336 4>,
    <0 337 4>,
    <0 338 4>,
    <0 339 4>,
    <0 340 4>,
    <0 341 4>,
    <0 342 4>,
    <0 343 4>,
    <0 344 4>,
    <0 345 4>,
    <0 395 4>,
    <0 396 4>,
    <0 397 4>,
    <0 398 4>,
    <0 399 4>,
    <0 400 4>,
    <0 401 4>,
    <0 402 4>,
    <0 403 4>,
    <0 404 4>,
    <0 405 4>,
    <0 406 4>,
    <0 407 4>,
    <0 408 4>;

  qcom,actlr =

   <0x800 0x24E1 0x1>,
   <0x2000 0x163 0x1>,
   <0x2080 0x461 0x1>,
   <0x2100 0x161 0x1>,

   <0x900 0x407 0x103>,

   <0x2180 0x27 0x103>,

   <0x1000 0x7ff 0x303>;

  interconnects = <&gem_noc 2
    &cnoc3 599>;
  qcom,active-only;

  anoc_1_tbu: anoc_1_tbu@151dd000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x151dd000 0x1000>,
    <0x151da200 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x0 0x400>;
   interconnects = <&gem_noc 2
     &cnoc3 599>;
   qcom,active-only;
  };

  anoc_2_tbu: anoc_2_tbu@151e1000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x151e1000 0x1000>,
    <0x151da208 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x400 0x400>;
   interconnects = <&gem_noc 2
     &cnoc3 599>;
   qcom,active-only;
  };

  mnoc_hf_0_tbu: mnoc_hf_0_tbu@151e5000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x151e5000 0x1000>,
    <0x151da210 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x800 0x400>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc>;
   interconnects = <&mmss_noc 39
     &mc_virt 512>;
   qcom,active-only;
  };

  mnoc_hf_1_tbu: mnoc_hf_1_tbu@151e9000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x151e9000 0x1000>,
    <0x151da218 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0xc00 0x400>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc>;
   interconnects = <&mmss_noc 39
     &mc_virt 512>;
   qcom,active-only;
  };

  compute_dsp_1_tbu: compute_dsp_1_tbu@151ed000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x151ed000 0x1000>,
    <0x151da220 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x1000 0x400>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_turing_mmu_tbu1_gdsc>;
   interconnects = <&nsp_noc 40
     &mc_virt 512>;
   qcom,active-only;
  };

  compute_dsp_0_tbu: compute_dsp_0_tbu@151f1000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x151f1000 0x1000>,
    <0x151da228 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x1400 0x400>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_turing_mmu_tbu0_gdsc>;
   interconnects = <&nsp_noc 40
     &mc_virt 512>;
   qcom,active-only;
  };

  adsp_tbu: adsp_tbu@151f5000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x151f5000 0x1000>,
    <0x151da230 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x1800 0x400>;
   interconnects = <&gem_noc 2
     &lpass_ag_noc 533>;
   qcom,active-only;
  };

  anoc_1_pcie_tbu: anoc_1_pcie_tbu@151f9000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x151f9000 0x1000>,
    <0x151da238 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x1c00 0x400>;
   interconnects = <&gem_noc 2
     &cnoc3 599>;
   qcom,active-only;
  };

  mnoc_sf_0_tbu: mnoc_sf_0_tbu@151fd000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x151fd000 0x1000>,
    <0x151da240 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x2000 0x400>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc>;
   interconnects = <&mmss_noc 36
     &mc_virt 512>;
   qcom,active-only;
  };
 };

 kgsl_iommu_test_device {
  compatible = "iommu-debug-test";
  iommus = <&kgsl_smmu 0x7 0>;
  qcom,iommu-dma = "disabled";
 };

 kgsl_iommu_coherent_test_device {
  status= "disabled";
  compatible = "iommu-debug-test";
  iommus = <&kgsl_smmu 0x407 0>;
  qcom,iommu-dma = "disabled";
  dma-coherent;
 };

 apps_iommu_test_device {
  compatible = "iommu-debug-test";
  iommus = <&apps_smmu 0x0 0>;
  qcom,iommu-dma = "disabled";
 };

 apps_iommu_coherent_test_device {
  compatible = "iommu-debug-test";
  iommus = <&apps_smmu 0x1 0>;
  qcom,iommu-dma = "disabled";
  dma-coherent;
 };
};
# 5549 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik-qupv3.dtsi" 1


&soc {
# 24 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik-qupv3.dtsi"
 qupv3_0: qcom,qupv3_0_geni_se@9c0000 {
  compatible = "qcom,qupv3-geni-se";
  reg = <0x9c0000 0x2000>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-bus-ids =
   <32 581>,
   <8 512>;
  iommus = <&apps_smmu 0x123 0x0>;
  qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
  qcom,iommu-geometry = <0x40000000 0x10000000>;
  qcom,iommu-dma = "fastmap";
  status = "ok";
 };


 gpi_dma0: qcom,gpi-dma@900000 {
  compatible = "qcom,gpi-dma";
  #dma-cells = <5>;
  reg = <0x900000 0x60000>;
  reg-names = "gpi-top";
  iommus = <&apps_smmu 0x136 0x0>;
  qcom,max-num-gpii = <12>;
  interrupts = <0 244 4>,
   <0 245 4>,
   <0 246 4>,
   <0 247 4>,
   <0 248 4>,
   <0 249 4>,
   <0 250 4>,
   <0 251 4>,
   <0 252 4>,
   <0 253 4>,
   <0 254 4>,
   <0 255 4>;
  qcom,gpii-mask = <0x7f>;
  qcom,ev-factor = <2>;
  qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
  qcom,gpi-ee-offset = <0x10000>;
  status = "ok";
 };


 qupv3_se5_2uart: qcom,qup_uart@994000 {
  compatible = "qcom,msm-geni-console";
  reg = <0x994000 0x4000>;
  reg-names = "se_phys";
  interrupts = <0 606 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 78>,
   <&gcc 102>,
   <&gcc 103>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se5_2uart_active>;
  pinctrl-1 = <&qupv3_se5_2uart_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "ok";
 };

 qupv3_se0_i2c: i2c@980000 {
  compatible = "qcom,i2c-geni";
  reg = <0x980000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 601 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 68>,
   <&gcc 102>,
   <&gcc 103>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se0_i2c_active>;
  pinctrl-1 = <&qupv3_se0_i2c_sleep>;
  dmas = <&gpi_dma0 0 0 3 64 0>,
   <&gpi_dma0 1 0 3 64 0>;
  dma-names = "tx", "rx";
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se0_spi: spi@980000 {
  compatible = "qcom,spi-geni";
  reg = <0x980000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "se_phys";
  interrupts = <0 601 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 68>,
   <&gcc 102>,
   <&gcc 103>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se0_spi_active>;
  pinctrl-1 = <&qupv3_se0_spi_sleep>;
  dmas = <&gpi_dma0 0 0 1 64 0>,
   <&gpi_dma0 1 0 1 64 0>;
  dma-names = "tx", "rx";
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se1_i2c: i2c@984000 {
  compatible = "qcom,i2c-geni";
  reg = <0x984000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 602 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 70>,
   <&gcc 102>,
   <&gcc 103>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se1_i2c_active>;
  pinctrl-1 = <&qupv3_se1_i2c_sleep>;
  dmas = <&gpi_dma0 0 1 3 64 0>,
   <&gpi_dma0 1 1 3 64 0>;
  dma-names = "tx", "rx";
  qcom,wrapper-core = <&qupv3_0>;
  qcom,shared;
  status = "disabled";
 };

 qupv3_se1_spi: spi@984000 {
  compatible = "qcom,spi-geni";
  reg = <0x984000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "se_phys";
  interrupts = <0 602 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 70>,
   <&gcc 102>,
   <&gcc 103>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se1_spi_active>;
  pinctrl-1 = <&qupv3_se1_spi_sleep>;
  dmas = <&gpi_dma0 0 1 1 64 0>,
   <&gpi_dma0 1 1 1 64 0>;
  dma-names = "tx", "rx";
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se2_i2c: i2c@988000 {
  compatible = "qcom,i2c-geni";
  reg = <0x988000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 603 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 72>,
   <&gcc 102>,
   <&gcc 103>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se2_i2c_active>;
  pinctrl-1 = <&qupv3_se2_i2c_sleep>;
  dmas = <&gpi_dma0 0 2 3 64 0>,
   <&gpi_dma0 1 2 3 64 0>;
  dma-names = "tx", "rx";
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se2_spi: spi@988000 {
  compatible = "qcom,spi-geni";
  reg = <0x988000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "se_phys";
  interrupts = <0 603 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 72>,
   <&gcc 102>,
   <&gcc 103>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se2_spi_active>;
  pinctrl-1 = <&qupv3_se2_spi_sleep>;
  dmas = <&gpi_dma0 0 2 1 64 0>,
   <&gpi_dma0 1 2 1 64 0>;
  dma-names = "tx", "rx";
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se3_i2c: i2c@98c000 {
  compatible = "qcom,i2c-geni";
  reg = <0x98c000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 604 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 74>,
   <&gcc 102>,
   <&gcc 103>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se3_i2c_active>;
  pinctrl-1 = <&qupv3_se3_i2c_sleep>;
  dmas = <&gpi_dma0 0 3 3 64 0>,
   <&gpi_dma0 1 3 3 64 0>;
  dma-names = "tx", "rx";
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se3_spi: spi@98c000 {
  compatible = "qcom,spi-geni";
  reg = <0x98c000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "se_phys";
  interrupts = <0 604 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 74>,
   <&gcc 102>,
   <&gcc 103>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se3_spi_active>;
  pinctrl-1 = <&qupv3_se3_spi_sleep>;
  dmas = <&gpi_dma0 0 3 1 64 0>,
   <&gpi_dma0 1 3 1 64 0>;
  dma-names = "tx", "rx";
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se4_i2c: i2c@990000 {
  compatible = "qcom,i2c-geni";
  reg = <0x990000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 605 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 76>,
   <&gcc 102>,
   <&gcc 103>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se4_i2c_active>;
  pinctrl-1 = <&qupv3_se4_i2c_sleep>;
  dmas = <&gpi_dma0 0 4 3 64 0>,
   <&gpi_dma0 1 4 3 64 0>;
  dma-names = "tx", "rx";
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se4_spi: spi@990000 {
  compatible = "qcom,spi-geni";
  reg = <0x990000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "se_phys";
  interrupts = <0 605 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 76>,
   <&gcc 102>,
   <&gcc 103>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se4_spi_active>;
  pinctrl-1 = <&qupv3_se4_spi_sleep>;
  dmas = <&gpi_dma0 0 4 1 64 0>,
   <&gpi_dma0 1 4 1 64 0>;
  dma-names = "tx", "rx";
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se6_i2c: i2c@998000 {
  compatible = "qcom,i2c-geni";
  reg = <0x998000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 607 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 80>,
   <&gcc 102>,
   <&gcc 103>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se6_i2c_active>;
  pinctrl-1 = <&qupv3_se6_i2c_sleep>;
  dmas = <&gpi_dma0 0 6 3 64 0>,
   <&gpi_dma0 1 6 3 64 0>;
  dma-names = "tx", "rx";
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se6_spi: spi@998000 {
  compatible = "qcom,spi-geni";
  reg = <0x998000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "se_phys";
  interrupts = <0 607 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 80>,
   <&gcc 102>,
   <&gcc 103>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se6_spi_active>;
  pinctrl-1 = <&qupv3_se6_spi_sleep>;
  dmas = <&gpi_dma0 0 6 1 64 0>,
   <&gpi_dma0 1 6 1 64 0>;
  dma-names = "tx", "rx";
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };


 qupv3_se7_4uart: qcom,qup_uart@99c000 {
  compatible = "qcom,msm-geni-serial-hs";
  reg = <0x99c000 0x4000>;
  reg-names = "se_phys";
  interrupts-extended = <&intc 0 608 4>,
    <&tlmm 31 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 82>,
   <&gcc 102>,
   <&gcc 103>;
  pinctrl-names = "default", "active", "sleep", "shutdown";
  pinctrl-0 = <&qupv3_se7_default_cts>,
   <&qupv3_se7_default_rtsrx>, <&qupv3_se7_default_tx>;
  pinctrl-1 = <&qupv3_se7_ctsrx>, <&qupv3_se7_rts>,
      <&qupv3_se7_tx>;
  pinctrl-2 = <&qupv3_se7_ctsrx>, <&qupv3_se7_rts>,
      <&qupv3_se7_tx>;
  pinctrl-3 = <&qupv3_se7_default_cts>,
   <&qupv3_se7_default_rtsrx>, <&qupv3_se7_default_tx>;
  qcom,wakeup-byte = <0xFD>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };


 qupv3_1: qcom,qupv3_1_geni_se@ac0000 {
  compatible = "qcom,qupv3-geni-se";
  reg = <0xac0000 0x2000>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-bus-ids =
   <33 582>,
   <9 512>;
  iommus = <&apps_smmu 0x43 0x0>;
  qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
  qcom,iommu-geometry = <0x40000000 0x10000000>;
  qcom,iommu-dma = "fastmap";
  status = "ok";
 };


 gpi_dma1: qcom,gpi-dma@a00000 {
  compatible = "qcom,gpi-dma";
  #dma-cells = <5>;
  reg = <0xa00000 0x60000>;
  reg-names = "gpi-top";
  iommus = <&apps_smmu 0x56 0x0>;
  qcom,max-num-gpii = <12>;
  interrupts = <0 279 4>,
   <0 280 4>,
   <0 281 4>,
   <0 282 4>,
   <0 283 4>,
   <0 284 4>,
   <0 293 4>,
   <0 294 4>,
   <0 295 4>,
   <0 296 4>,
   <0 297 4>,
   <0 298 4>;
  qcom,static-gpii-mask = <0x1>;
  qcom,gpii-mask = <0x1e>;
  qcom,ev-factor = <2>;
  qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
  qcom,gpi-ee-offset = <0x10000>;
  qcom,le-vm;
  status = "ok";
 };

 qupv3_se8_i2c: i2c@a80000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa80000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 353 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 86>,
   <&gcc 104>,
   <&gcc 105>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se8_i2c_active>;
  pinctrl-1 = <&qupv3_se8_i2c_sleep>;
  dmas = <&gpi_dma1 0 0 3 64 0>,
   <&gpi_dma1 1 0 3 64 0>;
  dma-names = "tx", "rx";
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se8_spi: spi@a80000 {
  compatible = "qcom,spi-geni";
  reg = <0xa80000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "se_phys";
  interrupts = <0 353 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 86>,
   <&gcc 104>,
   <&gcc 105>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se0_spi_active>;
  pinctrl-1 = <&qupv3_se0_spi_sleep>;
  dmas = <&gpi_dma1 0 0 1 64 0>,
   <&gpi_dma1 1 0 1 64 0>;
  dma-names = "tx", "rx";
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se9_i2c: i2c@a84000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa84000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 354 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 88>,
   <&gcc 104>,
   <&gcc 105>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se9_i2c_active>;
  pinctrl-1 = <&qupv3_se9_i2c_sleep>;
  dmas = <&gpi_dma1 0 1 3 64 0>,
   <&gpi_dma1 1 1 3 64 0>;
  dma-names = "tx", "rx";
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se9_spi: spi@a84000 {
  compatible = "qcom,spi-geni";
  reg = <0xa84000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "se_phys";
  interrupts = <0 354 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 88>,
   <&gcc 104>,
   <&gcc 105>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se9_spi_active>;
  pinctrl-1 = <&qupv3_se9_spi_sleep>;
  dmas = <&gpi_dma1 0 1 1 64 0>,
   <&gpi_dma1 1 1 1 64 0>;
  dma-names = "tx", "rx";
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se10_2uart: qcom,qup_uart@a88000 {
  compatible = "qcom,msm-geni-serial-hs";
  reg = <0xa88000 0x4000>;
  reg-names = "se_phys";
  interrupts = <0 355 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 90>,
   <&gcc 104>,
   <&gcc 105>;
  pinctrl-names = "default", "active", "sleep";
  pinctrl-0 = <&qupv3_se10_default_txrx>;
  pinctrl-1 = <&qupv3_se10_2uart_active>;
  pinctrl-2 = <&qupv3_se10_2uart_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se10_i2c: i2c@a88000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa88000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 355 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 90>,
   <&gcc 104>,
   <&gcc 105>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se10_i2c_active>;
  pinctrl-1 = <&qupv3_se10_i2c_sleep>;
  dmas = <&gpi_dma1 0 2 3 64 0>,
   <&gpi_dma1 1 2 3 64 0>;
  dma-names = "tx", "rx";
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se10_spi: spi@a88000 {
  compatible = "qcom,spi-geni";
  reg = <0xa88000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "se_phys";
  interrupts = <0 355 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 90>,
   <&gcc 104>,
   <&gcc 105>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se10_spi_active>;
  pinctrl-1 = <&qupv3_se10_spi_sleep>;
  dmas = <&gpi_dma1 0 2 1 64 0>,
   <&gpi_dma1 1 2 1 64 0>;
  dma-names = "tx", "rx";
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se11_i2c: i2c@a8c000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa8c000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 356 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 92>,
   <&gcc 104>,
   <&gcc 105>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se11_i2c_active>;
  pinctrl-1 = <&qupv3_se11_i2c_sleep>;
  dmas = <&gpi_dma1 0 3 3 64 0>,
   <&gpi_dma1 1 3 3 64 0>;
  dma-names = "tx", "rx";
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se11_spi: spi@a8c000 {
  compatible = "qcom,spi-geni";
  reg = <0xa8c000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "se_phys";
  interrupts = <0 356 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 92>,
   <&gcc 104>,
   <&gcc 105>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se11_spi_active>;
  pinctrl-1 = <&qupv3_se11_spi_sleep>;
  dmas = <&gpi_dma1 0 3 1 64 0>,
   <&gpi_dma1 1 3 1 64 0>;
  dma-names = "tx", "rx";
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se12_i2c: i2c@a90000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa90000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 357 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 94>,
   <&gcc 104>,
   <&gcc 105>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se12_i2c_active>;
  pinctrl-1 = <&qupv3_se12_i2c_sleep>;
  dmas = <&gpi_dma1 0 4 3 64 0>,
   <&gpi_dma1 1 4 3 64 0>;
  dma-names = "tx", "rx";
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se12_spi: spi@a90000 {
  compatible = "qcom,spi-geni";
  reg = <0xa90000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "se_phys";
  interrupts = <0 357 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 94>,
   <&gcc 104>,
   <&gcc 105>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se12_spi_active>;
  pinctrl-1 = <&qupv3_se12_spi_sleep>;
  dmas = <&gpi_dma1 0 4 1 64 0>,
   <&gpi_dma1 1 4 1 64 0>;
  dma-names = "tx", "rx";
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se13_i2c: i2c@a94000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa94000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 358 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 96>,
   <&gcc 104>,
   <&gcc 105>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se13_i2c_active>;
  pinctrl-1 = <&qupv3_se13_i2c_sleep>;
  dmas = <&gpi_dma1 0 5 3 64 2>,
   <&gpi_dma1 1 5 3 64 2>;
  dma-names = "tx", "rx";
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se13_spi: spi@a94000 {
  compatible = "qcom,spi-geni";
  reg = <0xa94000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "se_phys";
  interrupts = <0 358 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 96>,
   <&gcc 104>,
   <&gcc 105>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se13_spi_active>;
  pinctrl-1 = <&qupv3_se13_spi_sleep>;
  dmas = <&gpi_dma1 0 5 1 64 2>,
   <&gpi_dma1 1 5 1 64 2>;
  dma-names = "tx", "rx";
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se14_i2c: i2c@a98000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa98000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 368 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 98>,
   <&gcc 104>,
   <&gcc 105>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se14_i2c_active>;
  pinctrl-1 = <&qupv3_se14_i2c_sleep>;
  dmas = <&gpi_dma1 0 6 3 64 0>,
   <&gpi_dma1 1 6 3 64 0>;
  dma-names = "tx", "rx";
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se14_spi: spi@a98000 {
  compatible = "qcom,spi-geni";
  reg = <0xa98000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "se_phys";
  interrupts = <0 368 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 98>,
   <&gcc 104>,
   <&gcc 105>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se14_spi_active>;
  pinctrl-1 = <&qupv3_se14_spi_sleep>;
  dmas = <&gpi_dma1 0 6 1 64 0>,
   <&gpi_dma1 1 6 1 64 0>;
  dma-names = "tx", "rx";
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se15_i2c: i2c@a9c000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa9c000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 369 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 100>,
   <&gcc 104>,
   <&gcc 105>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se15_i2c_active>;
  pinctrl-1 = <&qupv3_se15_i2c_sleep>;
  dmas = <&gpi_dma1 0 7 3 64 0>,
   <&gpi_dma1 1 7 3 64 0>;
  dma-names = "tx", "rx";
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se15_spi: spi@a9c000 {
  compatible = "qcom,spi-geni";
  reg = <0xa9c000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "se_phys";
  interrupts = <0 369 4>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&gcc 100>,
   <&gcc 104>,
   <&gcc 105>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se15_spi_active>;
  pinctrl-1 = <&qupv3_se15_spi_sleep>;
  dmas = <&gpi_dma1 0 7 1 64 0>,
   <&gpi_dma1 1 7 1 64 0>;
  dma-names = "tx", "rx";
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };
};
# 5550 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik-audio.dtsi" 1
# 1 "/home/rayan/st/kernel/msm-5.4/scripts/dtc/include-prefixes/dt-bindings/clock/qcom,audio-ext-clk.h" 1
# 2 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik-audio.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/msm-audio-lpass.dtsi" 1
&soc {
 pcm0: qcom,msm-pcm {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <0>;
 };

 routing: qcom,msm-pcm-routing {
  compatible = "qcom,msm-pcm-routing";
 };

 compr: qcom,msm-compr-dsp {
  compatible = "qcom,msm-compr-dsp";
 };

 pcm1: qcom,msm-pcm-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <1>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "regular";
 };

 pcm2: qcom,msm-ultra-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <2>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 pcm_noirq: qcom,msm-pcm-dsp-noirq {
  compatible = "qcom,msm-pcm-dsp-noirq";
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 trans_loopback: qcom,msm-transcode-loopback {
  compatible = "qcom,msm-transcode-loopback";
 };

 compress: qcom,msm-compress-dsp {
  compatible = "qcom,msm-compress-dsp";
 };

 voip: qcom,msm-voip-dsp {
  compatible = "qcom,msm-voip-dsp";
 };

 voice: qcom,msm-pcm-voice {
  compatible = "qcom,msm-pcm-voice";
  qcom,destroy-cvd;
 };

 stub_codec: qcom,msm-stub-codec {
  compatible = "qcom,msm-stub-codec";
 };

 qcom,msm-dai-fe {
  compatible = "qcom,msm-dai-fe";
 };

 afe: qcom,msm-pcm-afe {
  compatible = "qcom,msm-pcm-afe";
 };

 dai_hdmi: qcom,msm-dai-q6-hdmi {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <8>;
 };

 dai_dp: qcom,msm-dai-q6-dp {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <0>;
 };

 dai_dp1: qcom,msm-dai-q6-dp1 {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <1>;
 };

 loopback: qcom,msm-pcm-loopback {
  compatible = "qcom,msm-pcm-loopback";
 };

 loopback1: qcom,msm-pcm-loopback-low-latency {
  compatible = "qcom,msm-pcm-loopback";
  qcom,msm-pcm-loopback-low-latency;
 };

 pcm_dtmf: qcom,msm-pcm-dtmf {
  compatible = "qcom,msm-pcm-dtmf";
 };

 msm_dai_mi2s: qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  dai_mi2s0_rx: qcom,msm-dai-q6-mi2s-prim-rx {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <0>;
   qcom,msm-mi2s-lines = <3>;
  };

  dai_mi2s0_tx: qcom,msm-dai-q6-mi2s-prim-tx {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <1>;
   qcom,msm-mi2s-lines = <0>;
  };

  dai_mi2s1_rx: qcom,msm-dai-q6-mi2s-sec-rx {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <2>;
   qcom,msm-mi2s-lines = <1>;
  };

  dai_mi2s1_tx: qcom,msm-dai-q6-mi2s-sec-tx {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <3>;
   qcom,msm-mi2s-lines = <0>;
  };

  dai_mi2s2_rx: qcom,msm-dai-q6-mi2s-tert-rx {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <4>;
   qcom,msm-mi2s-lines = <0>;
  };

  dai_mi2s2_tx: qcom,msm-dai-q6-mi2s-tert-tx {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <5>;
   qcom,msm-mi2s-lines = <3>;
  };

  dai_mi2s3_rx: qcom,msm-dai-q6-mi2s-quat-rx {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <6>;
   qcom,msm-mi2s-lines = <1>;
  };

  dai_mi2s3_tx: qcom,msm-dai-q6-mi2s-quat-tx {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <7>;
   qcom,msm-mi2s-lines = <2>;
  };

  dai_mi2s4_rx: qcom,msm-dai-q6-mi2s-quin-rx {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <8>;
   qcom,msm-mi2s-lines = <1>;
  };

  dai_mi2s4_tx: qcom,msm-dai-q6-mi2s-quin-tx {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <9>;
   qcom,msm-mi2s-lines = <2>;
  };

  dai_mi2s5_rx: qcom,msm-dai-q6-mi2s-senary-rx {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <10>;
   qcom,msm-mi2s-lines = <0>;
  };

  dai_mi2s5_tx: qcom,msm-dai-q6-mi2s-senary-tx {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <11>;
   qcom,msm-mi2s-lines = <3>;
  };
 };

 msm_dai_cdc_dma: qcom,msm-dai-cdc-dma {
  compatible = "qcom,msm-dai-cdc-dma";
  wsa_cdc_dma_0_rx: qcom,msm-dai-wsa-cdc-dma-0-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45056>;
  };

  wsa_cdc_dma_0_tx: qcom,msm-dai-wsa-cdc-dma-0-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45057>;
  };

  wsa_cdc_dma_1_rx: qcom,msm-dai-wsa-cdc-dma-1-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45058>;
  };

  wsa_cdc_dma_1_tx: qcom,msm-dai-wsa-cdc-dma-1-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45059>;
  };

  wsa_cdc_dma_2_tx: qcom,msm-dai-wsa-cdc-dma-2-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45061>;
  };

  va_cdc_dma_0_tx: qcom,msm-dai-va-cdc-dma-0-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45089>;
  };

  va_cdc_dma_1_tx: qcom,msm-dai-va-cdc-dma-1-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45091>;
  };

  va_cdc_dma_2_tx: qcom,msm-dai-va-cdc-dma-2-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45093>;
  };

  rx_cdc_dma_0_rx: qcom,msm-dai-rx-cdc-dma-0-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45104>;
  };

  rx_cdc_dma_1_rx: qcom,msm-dai-rx-cdc-dma-1-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45106>;
  };

  rx_cdc_dma_2_rx: qcom,msm-dai-rx-cdc-dma-2-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45108>;
  };

  rx_cdc_dma_3_rx: qcom,msm-dai-rx-cdc-dma-3-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45110>;
  };

  rx_cdc_dma_4_rx: qcom,msm-dai-rx-cdc-dma-4-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45112>;
  };

  rx_cdc_dma_5_rx: qcom,msm-dai-rx-cdc-dma-5-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45114>;
  };

  rx_cdc_dma_6_rx: qcom,msm-dai-rx-cdc-dma-6-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45116>;
   qcom,msm-cdc-dma-data-align = <1>;
  };

  rx_cdc_dma_7_rx: qcom,msm-dai-rx-cdc-dma-7-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45118>;
  };

  tx_cdc_dma_0_tx: qcom,msm-dai-tx-cdc-dma-0-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45105>;
  };

  tx_cdc_dma_1_tx: qcom,msm-dai-tx-cdc-dma-1-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45107>;
  };

  tx_cdc_dma_2_tx: qcom,msm-dai-tx-cdc-dma-2-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45109>;
  };

  tx_cdc_dma_3_tx: qcom,msm-dai-tx-cdc-dma-3-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45111>;
  };

  tx_cdc_dma_4_tx: qcom,msm-dai-tx-cdc-dma-4-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45113>;
  };

  tx_cdc_dma_5_tx: qcom,msm-dai-tx-cdc-dma-5-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45115>;
  };
 };

 lsm: qcom,msm-lsm-client {
  compatible = "qcom,msm-lsm-client";
 };

 qcom,msm-dai-q6 {
  compatible = "qcom,msm-dai-q6";
  sb_7_rx: qcom,msm-dai-q6-sb-7-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16398>;
   qcom,msm-dai-q6-slim-dev-id = <0>;
  };

  sb_7_tx: qcom,msm-dai-q6-sb-7-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16399>;
   qcom,msm-dai-q6-slim-dev-id = <0>;
  };

  sb_8_tx: qcom,msm-dai-q6-sb-8-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16401>;
   qcom,msm-dai-q6-slim-dev-id = <0>;
  };

  bt_sco_rx: qcom,msm-dai-q6-bt-sco-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12288>;
  };

  bt_sco_tx: qcom,msm-dai-q6-bt-sco-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12289>;
  };

  int_fm_rx: qcom,msm-dai-q6-int-fm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12292>;
  };

  int_fm_tx: qcom,msm-dai-q6-int-fm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12293>;
  };

  afe_pcm_rx: qcom,msm-dai-q6-be-afe-pcm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <224>;
  };

  afe_pcm_tx: qcom,msm-dai-q6-be-afe-pcm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <225>;
  };

  afe_proxy_rx: qcom,msm-dai-q6-afe-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <241>;
  };

  afe_proxy_tx: qcom,msm-dai-q6-afe-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <240>;
  };

  incall_record_rx: qcom,msm-dai-q6-incall-record-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32771>;
  };

  incall_record_tx: qcom,msm-dai-q6-incall-record-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32772>;
  };

  incall_music_rx: qcom,msm-dai-q6-incall-music-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32773>;
  };

  incall_music_2_rx: qcom,msm-dai-q6-incall-music-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32770>;
  };

  afe_proxy_tx_1: qcom,msm-dai-q6-afe-proxy-tx-1 {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <242>;
  };

  proxy_rx: qcom,msm-dai-q6-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <8194>;
  };

  proxy_tx: qcom,msm-dai-q6-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <8195>;
  };

  usb_audio_rx: qcom,msm-dai-q6-usb-audio-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <28672>;
  };

  usb_audio_tx: qcom,msm-dai-q6-usb-audio-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <28673>;
  };
 };

 hostless: qcom,msm-pcm-hostless {
  compatible = "qcom,msm-pcm-hostless";
 };

 audio_apr: qcom,msm-audio-apr {
  compatible = "qcom,msm-audio-apr";
  qcom,subsys-name = "apr_adsp";

  msm_audio_ion: qcom,msm-audio-ion {
   compatible = "qcom,msm-audio-ion";
   qcom,smmu-version = <2>;
   qcom,smmu-enabled;
   iommus = <&apps_smmu 0x1801 0x0>;
   qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
  };
 };

 dai_pri_auxpcm: qcom,msm-pri-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "primary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_sec_auxpcm: qcom,msm-sec-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "secondary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_tert_auxpcm: qcom,msm-tert-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "tertiary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_quat_auxpcm: qcom,msm-quat-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "quaternary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_quin_auxpcm: qcom,msm-quin-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "quinary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_sen_auxpcm: qcom,msm-sen-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "senary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 hdmi_dba: qcom,msm-hdmi-dba-codec-rx {
  compatible = "qcom,msm-hdmi-dba-codec-rx";
  qcom,dba-bridge-chip = "adv7533";
 };

 adsp_loader: qcom,msm-adsp-loader {
  status = "ok";
  compatible = "qcom,adsp-loader";
  qcom,adsp-state = <0>;
 };

 tdm_pri_rx: qcom,msm-dai-tdm-pri-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37120>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36864>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_pri_tdm_rx_0: qcom,msm-dai-q6-tdm-pri-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36864>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_pri_tx: qcom,msm-dai-tdm-pri-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37121>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36865>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_pri_tdm_tx_0: qcom,msm-dai-q6-tdm-pri-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36865>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sec_rx: qcom,msm-dai-tdm-sec-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37136>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36880>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sec_tdm_rx_0: qcom,msm-dai-q6-tdm-sec-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36880>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sec_tx: qcom,msm-dai-tdm-sec-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37137>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36881>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sec_tdm_tx_0: qcom,msm-dai-q6-tdm-sec-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36881>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_tert_rx: qcom,msm-dai-tdm-tert-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37152>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36896>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_tert_tdm_rx_0: qcom,msm-dai-q6-tdm-tert-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36896>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_tert_tx: qcom,msm-dai-tdm-tert-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37153>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36897 >;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_tert_tdm_tx_0: qcom,msm-dai-q6-tdm-tert-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36897 >;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quat_rx: qcom,msm-dai-tdm-quat-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37168>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36912>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quat_tdm_rx_0: qcom,msm-dai-q6-tdm-quat-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36912>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quat_tx: qcom,msm-dai-tdm-quat-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37169>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36913 >;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quat_tdm_tx_0: qcom,msm-dai-q6-tdm-quat-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36913 >;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quin_rx: qcom,msm-dai-tdm-quin-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37184>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36928>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quin_tdm_rx_0: qcom,msm-dai-q6-tdm-quin-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36928>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quin_tx: qcom,msm-dai-tdm-quin-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37185>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36929>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quin_tdm_tx_0: qcom,msm-dai-q6-tdm-quin-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36929>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sen_rx: qcom,msm-dai-tdm-sen-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37200>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36944>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sen_tdm_rx_0: qcom,msm-dai-q6-tdm-sen-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36944>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sen_tx: qcom,msm-dai-tdm-sen-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37201>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36945>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sen_tdm_tx_0: qcom,msm-dai-q6-tdm-sen-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36945>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sep_rx: qcom,msm-dai-tdm-sep-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37216>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36960>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sep_tdm_rx_0: qcom,msm-dai-q6-tdm-sep-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36960>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sep_tx: qcom,msm-dai-tdm-sep-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37217>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36961>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sep_tdm_tx_0: qcom,msm-dai-q6-tdm-sep-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36961>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_hsif0_rx: qcom,msm-dai-tdm-hsif0-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37232>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36976>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_hsif0_tdm_rx_0: qcom,msm-dai-q6-tdm-hsif0-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36976>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_hsif0_tx: qcom,msm-dai-tdm-hsif0-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37231>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36977>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_hsif0_tdm_tx_0: qcom,msm-dai-q6-tdm-hsif0-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36977>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_hsif1_rx: qcom,msm-dai-tdm-hsif1-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37248>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36992>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_hsif1_tdm_rx_0: qcom,msm-dai-q6-tdm-hsif1-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36992>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_hsif1_tx: qcom,msm-dai-tdm-hsif1-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37249>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36993>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_hsif1_tdm_tx_0: qcom,msm-dai-q6-tdm-hsif1-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36993>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_hsif2_rx: qcom,msm-dai-tdm-hsif2-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37264>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <37008>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_hsif2_tdm_rx_0: qcom,msm-dai-q6-tdm-hsif2-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <37008>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_hsif2_tx: qcom,msm-dai-tdm-hsif2-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37265>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <37009>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_hsif2_tdm_tx_0: qcom,msm-dai-q6-tdm-hsif2-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <37009>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 dai_pri_spdif_rx: qcom,msm-dai-q6-spdif-pri-rx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20480>;
 };

 dai_pri_spdif_tx: qcom,msm-dai-q6-spdif-pri-tx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20481>;
 };

 dai_sec_spdif_rx: qcom,msm-dai-q6-spdif-sec-rx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20482>;
 };

 dai_sec_spdif_tx: qcom,msm-dai-q6-spdif-sec-tx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20483>;
 };

 afe_loopback_tx: qcom,msm-dai-q6-afe-loopback-tx {
  compatible = "qcom,msm-dai-q6-dev";
  qcom,msm-dai-q6-dev-id = <24577>;
 };
};
# 3 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik-audio.dtsi" 2

&msm_audio_ion {
 iommus = <&apps_smmu 0x1801 0x0>;
 qcom,smmu-sid-mask = /bits/ 64 <0xf>;
};

&audio_apr {
 msm_audio_ion_cma: qcom,msm-audio-ion-cma {
  compatible = "qcom,msm-audio-ion-cma";
 };

 q6core: qcom,q6core-audio {
  compatible = "qcom,q6core-audio";
  #address-cells = <1>;
  #size-cells = <1>;
  lpass_core_hw_vote: vote_lpass_core_hw {
   compatible = "qcom,audio-ref-clk";
   qcom,codec-ext-clk-src = <9>;
   #clock-cells = <1>;
  };

  lpass_audio_hw_vote: vote_lpass_audio_hw {
   compatible = "qcom,audio-ref-clk";
   qcom,codec-ext-clk-src = <11>;
   #clock-cells = <1>;
  };

  lpi_tlmm: lpi_pinctrl@33c0000 {
   compatible = "qcom,lpi-pinctrl";
   reg = <0x33c0000 0x0>;
   qcom,slew-reg = <0x355a000 0x0>;
   qcom,gpios-count = <15>;
   gpio-controller;
   #gpio-cells = <2>;
   qcom,lpi-offset-tbl = <0x00000000>, <0x00001000>,
           <0x00002000>, <0x00003000>,
           <0x00004000>, <0x00005000>,
           <0x00006000>, <0x00007000>,
           <0x00008000>, <0x00009000>,
           <0x0000A000>, <0x0000B000>,
           <0x0000C000>, <0x0000D000>,
           <0x0000E000>;
   qcom,lpi-slew-offset-tbl = <0x00000000>, <0x00000002>,
         <0x00000004>, <0x00000008>,
         <0x0000000A>, <0x0000000C>,
         <0x00000000>, <0x00000000>,
         <0x00000000>, <0x00000000>,
         <0x00000010>, <0x00000012>,
         <0x00000000>, <0x00000000>,
         <0x00000006>;

   clock-names = "lpass_core_hw_vote",
     "lpass_audio_hw_vote";
   clocks = <&lpass_core_hw_vote 0>,
     <&lpass_audio_hw_vote 0>;
  };

  bolero: bolero-cdc {
   compatible = "qcom,bolero-codec";
   clock-names = "lpass_core_hw_vote",
     "lpass_audio_hw_vote";
   clocks = <&lpass_core_hw_vote 0>,
     <&lpass_audio_hw_vote 0>;
   bolero-clk-rsc-mngr {
    compatible = "qcom,bolero-clk-rsc-mngr";
   };

   va_macro: va-macro@3370000 {
   };

   tx_macro: tx-macro@3220000 {
    swr2: tx_swr_master {
    };
   };

   rx_macro: rx-macro@3200000 {
    swr1: rx_swr_master {
    };
   };

   wsa_macro: wsa-macro@3240000 {
    swr0: wsa_swr_master {
    };
   };
  };
 };
};

# 1 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik-lpi.dtsi" 1
&lpi_tlmm {
 quat_mi2s_sck {
  quat_mi2s_sck_sleep: quat_mi2s_sck_sleep {
   mux {
    pins = "gpio0";
    function = "func2";
   };

   config {
    pins = "gpio0";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_mi2s_sck_active: quat_mi2s_sck_active {
   mux {
    pins = "gpio0";
    function = "func2";
   };

   config {
    pins = "gpio0";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_mi2s_ws {
  quat_mi2s_ws_sleep: quat_mi2s_ws_sleep {
   mux {
    pins = "gpio1";
    function = "func2";
   };

   config {
    pins = "gpio1";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_mi2s_ws_active: quat_mi2s_ws_active {
   mux {
    pins = "gpio1";
    function = "func2";
   };

   config {
    pins = "gpio1";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_mi2s_sd0 {
  quat_mi2s_sd0_sleep: quat_mi2s_sd0_sleep {
   mux {
    pins = "gpio2";
    function = "func2";
   };

   config {
    pins = "gpio2";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_mi2s_sd0_active: quat_mi2s_sd0_active {
   mux {
    pins = "gpio2";
    function = "func2";
   };

   config {
    pins = "gpio2";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_mi2s_sd1 {
  quat_mi2s_sd1_sleep: quat_mi2s_sd1_sleep {
   mux {
    pins = "gpio3";
    function = "func2";
   };

   config {
    pins = "gpio3";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_mi2s_sd1_active: quat_mi2s_sd1_active {
   mux {
    pins = "gpio3";
    function = "func2";
   };

   config {
    pins = "gpio3";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_mi2s_sd2 {
  quat_mi2s_sd2_sleep: quat_mi2s_sd2_sleep {
   mux {
    pins = "gpio4";
    function = "func2";
   };

   config {
    pins = "gpio4";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_mi2s_sd2_active: quat_mi2s_sd2_active {
   mux {
    pins = "gpio4";
    function = "func2";
   };

   config {
    pins = "gpio4";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_mi2s_sd3 {
  quat_mi2s_sd3_sleep: quat_mi2s_sd3_sleep {
   mux {
    pins = "gpio5";
    function = "func3";
   };

   config {
    pins = "gpio5";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_mi2s_sd3_active: quat_mi2s_sd3_active {
   mux {
    pins = "gpio5";
    function = "func3";
   };

   config {
    pins = "gpio5";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_i2s1_sck {
  lpi_i2s1_sck_sleep: lpi_i2s1_sck_sleep {
   mux {
    pins = "gpio6";
    function = "func2";
   };

   config {
    pins = "gpio6";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_i2s1_sck_active: lpi_i2s1_sck_active {
   mux {
    pins = "gpio6";
    function = "func2";
   };

   config {
    pins = "gpio6";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_i2s1_ws {
  lpi_i2s1_ws_sleep: lpi_i2s1_ws_sleep {
   mux {
    pins = "gpio7";
    function = "func2";
   };

   config {
    pins = "gpio7";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_i2s1_ws_active: lpi_i2s1_ws_active {
   mux {
    pins = "gpio7";
    function = "func2";
   };

   config {
    pins = "gpio7";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_i2s1_sd0 {
  lpi_i2s1_sd0_sleep: lpi_i2s1_sd0_sleep {
   mux {
    pins = "gpio8";
    function = "func2";
   };

   config {
    pins = "gpio8";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_i2s1_sd0_active: lpi_i2s1_sd0_active {
   mux {
    pins = "gpio8";
    function = "func2";
   };

   config {
    pins = "gpio8";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_i2s1_sd1 {
  lpi_i2s1_sd1_sleep: lpi_i2s1_sd1_sleep {
   mux {
    pins = "gpio9";
    function = "func2";
   };

   config {
    pins = "gpio9";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_i2s1_sd1_active: lpi_i2s1_sd1_active {
   mux {
    pins = "gpio9";
    function = "func2";
   };

   config {
    pins = "gpio9";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_i2s2_sck {
  lpi_i2s2_sck_sleep: lpi_i2s2_sck_sleep {
   mux {
    pins = "gpio10";
    function = "func1";
   };

   config {
    pins = "gpio10";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_i2s2_sck_active: lpi_i2s2_sck_active {
   mux {
    pins = "gpio10";
    function = "func1";
   };

   config {
    pins = "gpio10";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_i2s2_ws {
  lpi_i2s2_ws_sleep: lpi_i2s2_ws_sleep {
   mux {
    pins = "gpio11";
    function = "func1";
   };

   config {
    pins = "gpio11";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_i2s2_ws_active: lpi_i2s2_ws_active {
   mux {
    pins = "gpio11";
    function = "func1";
   };

   config {
    pins = "gpio11";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_i2s2_sd0 {
  lpi_i2s2_sd0_sleep: lpi_i2s2_sd0_sleep {
   mux {
    pins = "gpio12";
    function = "func2";
   };

   config {
    pins = "gpio12";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_i2s2_sd0_active: lpi_i2s2_sd0_active {
   mux {
    pins = "gpio12";
    function = "func2";
   };

   config {
    pins = "gpio12";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_i2s2_sd1 {
  lpi_i2s2_sd1_sleep: lpi_i2s2_sd1_sleep {
   mux {
    pins = "gpio13";
    function = "func2";
   };

   config {
    pins = "gpio13";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_i2s2_sd1_active: lpi_i2s2_sd1_active {
   mux {
    pins = "gpio13";
    function = "func2";
   };

   config {
    pins = "gpio13";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_tdm_sck {
  quat_tdm_sck_sleep: quat_tdm_sck_sleep {
   mux {
    pins = "gpio0";
    function = "func2";
   };

   config {
    pins = "gpio0";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_tdm_sck_active: quat_tdm_sck_active {
   mux {
    pins = "gpio0";
    function = "func2";
   };

   config {
    pins = "gpio0";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_tdm_ws {
  quat_tdm_ws_sleep: quat_tdm_ws_sleep {
   mux {
    pins = "gpio1";
    function = "func2";
   };

   config {
    pins = "gpio1";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_tdm_ws_active: quat_tdm_ws_active {
   mux {
    pins = "gpio1";
    function = "func2";
   };

   config {
    pins = "gpio1";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_tdm_sd0 {
  quat_tdm_sd0_sleep: quat_tdm_sd0_sleep {
   mux {
    pins = "gpio2";
    function = "func2";
   };

   config {
    pins = "gpio2";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_tdm_sd0_active: quat_tdm_sd0_active {
   mux {
    pins = "gpio2";
    function = "func2";
   };

   config {
    pins = "gpio2";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_tdm_sd1 {
  quat_tdm_sd1_sleep: quat_tdm_sd1_sleep {
   mux {
    pins = "gpio3";
    function = "func2";
   };

   config {
    pins = "gpio3";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_tdm_sd1_active: quat_tdm_sd1_active {
   mux {
    pins = "gpio3";
    function = "func2";
   };

   config {
    pins = "gpio3";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_tdm_sd2 {
  quat_tdm_sd2_sleep: quat_tdm_sd2_sleep {
   mux {
    pins = "gpio4";
    function = "func2";
   };

   config {
    pins = "gpio4";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_tdm_sd2_active: quat_tdm_sd2_active {
   mux {
    pins = "gpio4";
    function = "func2";
   };

   config {
    pins = "gpio4";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_tdm_sd3 {
  quat_tdm_sd3_sleep: quat_tdm_sd3_sleep {
   mux {
    pins = "gpio5";
    function = "func3";
   };

   config {
    pins = "gpio5";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_tdm_sd3_active: quat_tdm_sd3_active {
   mux {
    pins = "gpio5";
    function = "func3";
   };

   config {
    pins = "gpio5";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_tdm1_sck {
  lpi_tdm1_sck_sleep: lpi_tdm1_sck_sleep {
   mux {
    pins = "gpio6";
    function = "func2";
   };

   config {
    pins = "gpio6";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_tdm1_sck_active: lpi_tdm1_sck_active {
   mux {
    pins = "gpio6";
    function = "func2";
   };

   config {
    pins = "gpio6";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_tdm1_ws {
  lpi_tdm1_ws_sleep: lpi_tdm1_ws_sleep {
   mux {
    pins = "gpio7";
    function = "func2";
   };

   config {
    pins = "gpio7";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_tdm1_ws_active: lpi_tdm1_ws_active {
   mux {
    pins = "gpio7";
    function = "func2";
   };

   config {
    pins = "gpio7";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_tdm1_sd0 {
  lpi_tdm1_sd0_sleep: lpi_tdm1_sd0_sleep {
   mux {
    pins = "gpio8";
    function = "func2";
   };

   config {
    pins = "gpio8";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_tdm1_sd0_active: lpi_tdm1_sd0_active {
   mux {
    pins = "gpio8";
    function = "func2";
   };

   config {
    pins = "gpio8";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_tdm1_sd1 {
  lpi_tdm1_sd1_sleep: lpi_tdm1_sd1_sleep {
   mux {
    pins = "gpio9";
    function = "func2";
   };

   config {
    pins = "gpio9";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_tdm1_sd1_active: lpi_tdm1_sd1_active {
   mux {
    pins = "gpio9";
    function = "func2";
   };

   config {
    pins = "gpio9";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_tdm2_sck {
  lpi_tdm2_sck_sleep: lpi_tdm2_sck_sleep {
   mux {
    pins = "gpio10";
    function = "func1";
   };

   config {
    pins = "gpio10";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_tdm2_sck_active: lpi_tdm2_sck_active {
   mux {
    pins = "gpio10";
    function = "func1";
   };

   config {
    pins = "gpio10";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_tdm2_ws {
  lpi_tdm2_ws_sleep: lpi_tdm2_ws_sleep {
   mux {
    pins = "gpio11";
    function = "func1";
   };

   config {
    pins = "gpio11";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_tdm2_ws_active: lpi_tdm2_ws_active {
   mux {
    pins = "gpio11";
    function = "func1";
   };

   config {
    pins = "gpio11";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_tdm2_sd0 {
  lpi_tdm2_sd0_sleep: lpi_tdm2_sd0_sleep {
   mux {
    pins = "gpio12";
    function = "func2";
   };

   config {
    pins = "gpio12";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_tdm2_sd0_active: lpi_tdm2_sd0_active {
   mux {
    pins = "gpio12";
    function = "func2";
   };

   config {
    pins = "gpio12";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_tdm2_sd1 {
  lpi_tdm2_sd1_sleep: lpi_tdm2_sd1_sleep {
   mux {
    pins = "gpio13";
    function = "func2";
   };

   config {
    pins = "gpio13";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_tdm2_sd1_active: lpi_tdm2_sd1_active {
   mux {
    pins = "gpio13";
    function = "func2";
   };

   config {
    pins = "gpio13";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_aux_sck {
  quat_aux_sck_sleep: quat_aux_sck_sleep {
   mux {
    pins = "gpio0";
    function = "func2";
   };

   config {
    pins = "gpio0";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_aux_sck_active: quat_aux_sck_active {
   mux {
    pins = "gpio0";
    function = "func2";
   };

   config {
    pins = "gpio0";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_aux_ws {
  quat_aux_ws_sleep: quat_aux_ws_sleep {
   mux {
    pins = "gpio1";
    function = "func2";
   };

   config {
    pins = "gpio1";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_aux_ws_active: quat_aux_ws_active {
   mux {
    pins = "gpio1";
    function = "func2";
   };

   config {
    pins = "gpio1";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_aux_sd0 {
  quat_aux_sd0_sleep: quat_aux_sd0_sleep {
   mux {
    pins = "gpio2";
    function = "func2";
   };

   config {
    pins = "gpio2";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_aux_sd0_active: quat_aux_sd0_active {
   mux {
    pins = "gpio2";
    function = "func2";
   };

   config {
    pins = "gpio2";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_aux_sd1 {
  quat_aux_sd1_sleep: quat_aux_sd1_sleep {
   mux {
    pins = "gpio3";
    function = "func2";
   };

   config {
    pins = "gpio3";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_aux_sd1_active: quat_aux_sd1_active {
   mux {
    pins = "gpio3";
    function = "func2";
   };

   config {
    pins = "gpio3";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_aux_sd2 {
  quat_aux_sd2_sleep: quat_aux_sd2_sleep {
   mux {
    pins = "gpio4";
    function = "func2";
   };

   config {
    pins = "gpio4";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_aux_sd2_active: quat_aux_sd2_active {
   mux {
    pins = "gpio4";
    function = "func2";
   };

   config {
    pins = "gpio4";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 quat_aux_sd3 {
  quat_aux_sd3_sleep: quat_aux_sd3_sleep {
   mux {
    pins = "gpio5";
    function = "func3";
   };

   config {
    pins = "gpio5";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  quat_aux_sd3_active: quat_aux_sd3_active {
   mux {
    pins = "gpio5";
    function = "func3";
   };

   config {
    pins = "gpio5";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_aux1_sck {
  lpi_aux1_sck_sleep: lpi_aux1_sck_sleep {
   mux {
    pins = "gpio6";
    function = "func2";
   };

   config {
    pins = "gpio6";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_aux1_sck_active: lpi_aux1_sck_active {
   mux {
    pins = "gpio6";
    function = "func2";
   };

   config {
    pins = "gpio6";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_aux1_ws {
  lpi_aux1_ws_sleep: lpi_aux1_ws_sleep {
   mux {
    pins = "gpio7";
    function = "func2";
   };

   config {
    pins = "gpio7";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_aux1_ws_active: lpi_aux1_ws_active {
   mux {
    pins = "gpio7";
    function = "func2";
   };

   config {
    pins = "gpio7";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_aux1_sd0 {
  lpi_aux1_sd0_sleep: lpi_aux1_sd0_sleep {
   mux {
    pins = "gpio8";
    function = "func2";
   };

   config {
    pins = "gpio8";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_aux1_sd0_active: lpi_aux1_sd0_active {
   mux {
    pins = "gpio8";
    function = "func2";
   };

   config {
    pins = "gpio8";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_aux1_sd1 {
  lpi_aux1_sd1_sleep: lpi_aux1_sd1_sleep {
   mux {
    pins = "gpio9";
    function = "func2";
   };

   config {
    pins = "gpio9";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_aux1_sd1_active: lpi_aux1_sd1_active {
   mux {
    pins = "gpio9";
    function = "func2";
   };

   config {
    pins = "gpio9";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_aux2_sck {
  lpi_aux2_sck_sleep: lpi_aux2_sck_sleep {
   mux {
    pins = "gpio10";
    function = "func1";
   };

   config {
    pins = "gpio10";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_aux2_sck_active: lpi_aux2_sck_active {
   mux {
    pins = "gpio10";
    function = "func1";
   };

   config {
    pins = "gpio10";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_aux2_ws {
  lpi_aux2_ws_sleep: lpi_aux2_ws_sleep {
   mux {
    pins = "gpio11";
    function = "func1";
   };

   config {
    pins = "gpio11";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_aux2_ws_active: lpi_aux2_ws_active {
   mux {
    pins = "gpio11";
    function = "func1";
   };

   config {
    pins = "gpio11";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_aux2_sd0 {
  lpi_aux2_sd0_sleep: lpi_aux2_sd0_sleep {
   mux {
    pins = "gpio12";
    function = "func2";
   };

   config {
    pins = "gpio12";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_aux2_sd0_active: lpi_aux2_sd0_active {
   mux {
    pins = "gpio12";
    function = "func2";
   };

   config {
    pins = "gpio12";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 lpi_aux2_sd1 {
  lpi_aux2_sd1_sleep: lpi_aux2_sd1_sleep {
   mux {
    pins = "gpio13";
    function = "func2";
   };

   config {
    pins = "gpio13";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  lpi_aux2_sd1_active: lpi_aux2_sd1_active {
   mux {
    pins = "gpio13";
    function = "func2";
   };

   config {
    pins = "gpio13";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };
 };

 wsa_swr_clk_pin {
  wsa_swr_clk_sleep: wsa_swr_clk_sleep {
   mux {
    pins = "gpio10";
    function = "func2";
   };

   config {
    pins = "gpio10";
    drive-strength = <2>;
    input-enable;
    bias-pull-down;
   };
  };

  wsa_swr_clk_active: wsa_swr_clk_active {
   mux {
    pins = "gpio10";
    function = "func2";
   };

   config {
    pins = "gpio10";
    drive-strength = <2>;
    slew-rate = <1>;
    bias-disable;
   };
  };
 };

 wsa_swr_data_pin {
  wsa_swr_data_sleep: wsa_swr_data_sleep {
   mux {
    pins = "gpio11";
    function = "func2";
   };

   config {
    pins = "gpio11";
    drive-strength = <2>;
    input-enable;
    bias-pull-down;
   };
  };

  wsa_swr_data_active: wsa_swr_data_active {
   mux {
    pins = "gpio11";
    function = "func2";
   };

   config {
    pins = "gpio11";
    drive-strength = <2>;
    slew-rate = <1>;
    bias-bus-hold;
   };
  };
 };

 tx_swr_clk_sleep: tx_swr_clk_sleep {
  mux {
   pins = "gpio0";
   function = "func1";
   input-enable;
   bias-pull-down;
  };

  config {
   pins = "gpio0";
   drive-strength = <2>;
  };
 };

 tx_swr_clk_active: tx_swr_clk_active {
  mux {
   pins = "gpio0";
   function = "func1";
  };

  config {
   pins = "gpio0";
   drive-strength = <2>;
   slew-rate = <1>;
   bias-disable;
  };
 };

 tx_swr_data0_sleep: tx_swr_data0_sleep {
  mux {
   pins = "gpio1";
   function = "func1";
  };

  config {
   pins = "gpio1";
   drive-strength = <2>;
   input-enable;
   bias-bus-hold;
  };
 };

 tx_swr_data0_active: tx_swr_data0_active {
  mux {
   pins = "gpio1";
   function = "func1";
  };

  config {
   pins = "gpio1";
   drive-strength = <2>;
   slew-rate = <1>;
   bias-bus-hold;
  };
 };

 tx_swr_data1_sleep: tx_swr_data1_sleep {
  mux {
   pins = "gpio2";
   function = "func1";
  };

  config {
   pins = "gpio2";
   drive-strength = <2>;
   input-enable;
   bias-pull-down;
  };
 };

 tx_swr_data1_active: tx_swr_data1_active {
  mux {
   pins = "gpio2";
   function = "func1";
  };

  config {
   pins = "gpio2";
   drive-strength = <2>;
   slew-rate = <1>;
   bias-bus-hold;
  };
 };

 tx_swr_data2_sleep: tx_swr_data2_sleep {
  mux {
   pins = "gpio14";
   function = "func1";
  };

  config {
   pins = "gpio14";
   drive-strength = <2>;
   input-enable;
   bias-pull-down;
  };
 };

 tx_swr_data2_active: tx_swr_data2_active {
  mux {
   pins = "gpio14";
   function = "func1";
  };

  config {
   pins = "gpio14";
   drive-strength = <2>;
   slew-rate = <1>;
   bias-bus-hold;
  };
 };

 rx_swr_clk_sleep: rx_swr_clk_sleep {
  mux {
   pins = "gpio3";
   function = "func1";
  };

  config {
   pins = "gpio3";
   drive-strength = <2>;
   input-enable;
   bias-pull-down;
  };
 };

 rx_swr_clk_active: rx_swr_clk_active {
  mux {
   pins = "gpio3";
   function = "func1";
  };

  config {
   pins = "gpio3";
   drive-strength = <2>;
   slew-rate = <1>;
   bias-disable;
  };
 };

 rx_swr_data_sleep: rx_swr_data_sleep {
  mux {
   pins = "gpio4";
   function = "func1";
  };

  config {
   pins = "gpio4";
   drive-strength = <2>;
   input-enable;
   bias-pull-down;
  };
 };

 rx_swr_data_active: rx_swr_data_active {
  mux {
   pins = "gpio4";
   function = "func1";
  };

  config {
   pins = "gpio4";
   drive-strength = <2>;
   slew-rate = <1>;
   bias-bus-hold;
  };
 };

 rx_swr_data1_sleep: rx_swr_data1_sleep {
  mux {
   pins = "gpio5";
   function = "func1";
  };

  config {
   pins = "gpio5";
   drive-strength = <2>;
   input-enable;
   bias-pull-down;
  };
 };

 rx_swr_data1_active: rx_swr_data1_active {
  mux {
   pins = "gpio5";
   function = "func1";
  };

  config {
   pins = "gpio5";
   drive-strength = <2>;
   slew-rate = <1>;
   bias-bus-hold;
  };
 };

 cdc_dmic01_clk_active: dmic01_clk_active {
  mux {
   pins = "gpio6";
   function = "func1";
  };

  config {
   pins = "gpio6";
   drive-strength = <8>;
   output-high;
  };
 };

 cdc_dmic01_clk_sleep: dmic01_clk_sleep {
  mux {
   pins = "gpio6";
   function = "func1";
  };

  config {
   pins = "gpio6";
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };

 cdc_dmic01_data_active: dmic01_data_active {
  mux {
   pins = "gpio7";
   function = "func1";
  };

  config {
   pins = "gpio7";
   drive-strength = <8>;
   input-enable;
  };
 };

 cdc_dmic01_data_sleep: dmic01_data_sleep {
  mux {
   pins = "gpio7";
   function = "func1";
  };

  config {
   pins = "gpio7";
   drive-strength = <2>;
   pull-down;
   input-enable;
  };
 };

 cdc_dmic23_clk_active: dmic23_clk_active {
  mux {
   pins = "gpio8";
   function = "func1";
  };

  config {
   pins = "gpio8";
   drive-strength = <8>;
   output-high;
  };
 };

 cdc_dmic23_clk_sleep: dmic23_clk_sleep {
  mux {
   pins = "gpio8";
   function = "func1";
  };

  config {
   pins = "gpio8";
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };

 cdc_dmic23_data_active: dmic23_data_active {
  mux {
   pins = "gpio9";
   function = "func1";
  };

  config {
   pins = "gpio9";
   drive-strength = <8>;
   input-enable;
  };
 };

 cdc_dmic23_data_sleep: dmic23_data_sleep {
  mux {
   pins = "gpio9";
   function = "func1";
  };

  config {
   pins = "gpio9";
   drive-strength = <2>;
   pull-down;
   input-enable;
  };
 };

 cdc_dmic45_clk_active: dmic45_clk_active {
  mux {
   pins = "gpio12";
   function = "func1";
  };

  config {
   pins = "gpio12";
   drive-strength = <8>;
   output-high;
  };
 };

 cdc_dmic45_clk_sleep: dmic45_clk_sleep {
  mux {
   pins = "gpio12";
   function = "func1";
  };

  config {
   pins = "gpio12";
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };

 cdc_dmic45_data_active: dmic45_data_active {
  mux {
   pins = "gpio13";
   function = "func1";
  };

  config {
   pins = "gpio13";
   drive-strength = <8>;
   input-enable;
  };
 };

 cdc_dmic45_data_sleep: dmic45_data_sleep {
  mux {
   pins = "gpio13";
   function = "func1";
  };

  config {
   pins = "gpio13";
   drive-strength = <2>;
   pull-down;
   input-enable;
  };
 };
};
# 92 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik-audio.dtsi" 2

&q6core {
 wsa_swr_gpios: wsa_swr_clk_data_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&wsa_swr_clk_active &wsa_swr_data_active>;
  pinctrl-1 = <&wsa_swr_clk_sleep &wsa_swr_data_sleep>;
  qcom,lpi-gpios;
  qcom,tlmm-pins = <155>;
  #gpio-cells = <0>;
 };

 rx_swr_gpios: rx_swr_clk_data_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&rx_swr_clk_active &rx_swr_data_active
    &rx_swr_data1_active>;
  pinctrl-1 = <&rx_swr_clk_sleep &rx_swr_data_sleep
    &rx_swr_data1_sleep>;
  qcom,lpi-gpios;
  qcom,tlmm-pins = <148>;
  #gpio-cells = <0>;
 };

 tx_swr_gpios: tx_swr_clk_data_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&tx_swr_clk_active &tx_swr_data0_active
       &tx_swr_data1_active &tx_swr_data2_active>;
  pinctrl-1 = <&tx_swr_clk_sleep &tx_swr_data0_sleep
       &tx_swr_data1_sleep &tx_swr_data2_sleep>;
  qcom,lpi-gpios;
  qcom,tlmm-pins = <145 158>;
  #gpio-cells = <0>;
 };

 cdc_dmic01_gpios: cdc_dmic01_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&cdc_dmic01_clk_active &cdc_dmic01_data_active>;
  pinctrl-1 = <&cdc_dmic01_clk_sleep &cdc_dmic01_data_sleep>;
  qcom,lpi-gpios;
  qcom,tlmm-pins = <150 151>;
  #gpio-cells = <0>;
 };

 cdc_dmic23_gpios: cdc_dmic23_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&cdc_dmic23_clk_active &cdc_dmic23_data_active>;
  pinctrl-1 = <&cdc_dmic23_clk_sleep &cdc_dmic23_data_sleep>;
  qcom,lpi-gpios;
  qcom,tlmm-pins = <153>;
  #gpio-cells = <0>;
 };

 cdc_dmic45_gpios: cdc_dmic45_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&cdc_dmic45_clk_active &cdc_dmic45_data_active>;
  pinctrl-1 = <&cdc_dmic45_clk_sleep &cdc_dmic45_data_sleep>;
  qcom,lpi-gpios;
  qcom,tlmm-pins = <156 157>;
  #gpio-cells = <0>;
 };
};

&q6core {
 yupik_snd: sound {
  compatible = "qcom,lahaina-asoc-snd";
  qcom,mi2s-audio-intf = <1>;
  qcom,auxpcm-audio-intf = <1>;
  qcom,wcn-bt = <1>;
  qcom,ext-disp-audio-rx = <1>;
  qcom,afe-rxtx-lb = <0>;

  clock-names = "lpass_audio_hw_vote";
  clocks = <&lpass_audio_hw_vote 0>;

  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&compr>,
    <&pcm_noirq>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
    "msm-pcm-dsp.2", "msm-voip-dsp",
    "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless",
    "msm-pcm-afe", "msm-lsm-client",
    "msm-pcm-routing", "msm-compr-dsp",
    "msm-pcm-dsp-noirq";
  asoc-cpu = <&dai_dp>, <&dai_dp1>,
    <&dai_mi2s0_rx>, <&dai_mi2s0_tx>,
    <&dai_mi2s1_rx>, <&dai_mi2s1_tx>,
    <&dai_mi2s2_rx>, <&dai_mi2s2_tx>,
    <&dai_mi2s3_rx>, <&dai_mi2s3_tx>,
    <&dai_mi2s4_rx>, <&dai_mi2s4_tx>,
    <&dai_mi2s5_rx>, <&dai_mi2s5_tx>,
    <&dai_pri_auxpcm>,
    <&dai_sec_auxpcm>, <&dai_tert_auxpcm>,
    <&dai_quat_auxpcm>, <&dai_quin_auxpcm>,
    <&dai_sen_auxpcm>,
    <&afe_pcm_rx>, <&afe_pcm_tx>, <&afe_proxy_rx>,
    <&afe_proxy_tx>, <&incall_record_rx>,
    <&incall_record_tx>, <&incall_music_rx>,
    <&incall_music_2_rx>,
    <&afe_proxy_tx_1>,
    <&proxy_rx>, <&proxy_tx>,
    <&usb_audio_rx>, <&usb_audio_tx>,
    <&sb_7_rx>, <&sb_7_tx>, <&sb_8_tx>,
    <&dai_pri_tdm_rx_0>, <&dai_pri_tdm_tx_0>,
    <&dai_sec_tdm_rx_0>, <&dai_sec_tdm_tx_0>,
    <&dai_tert_tdm_rx_0>, <&dai_tert_tdm_tx_0>,
    <&dai_quat_tdm_rx_0>, <&dai_quat_tdm_tx_0>,
    <&dai_quin_tdm_rx_0>, <&dai_quin_tdm_tx_0>,
    <&dai_sen_tdm_rx_0>, <&dai_sen_tdm_tx_0>,
    <&wsa_cdc_dma_0_rx>, <&wsa_cdc_dma_0_tx>,
    <&wsa_cdc_dma_1_rx>, <&wsa_cdc_dma_1_tx>,
    <&wsa_cdc_dma_2_tx>,
    <&va_cdc_dma_0_tx>, <&va_cdc_dma_1_tx>,
    <&va_cdc_dma_2_tx>,
    <&rx_cdc_dma_0_rx>, <&tx_cdc_dma_0_tx>,
    <&rx_cdc_dma_1_rx>, <&tx_cdc_dma_1_tx>,
    <&rx_cdc_dma_2_rx>, <&tx_cdc_dma_2_tx>,
    <&rx_cdc_dma_3_rx>, <&tx_cdc_dma_3_tx>,
    <&rx_cdc_dma_4_rx>, <&tx_cdc_dma_4_tx>,
    <&rx_cdc_dma_5_rx>, <&tx_cdc_dma_5_tx>,
    <&rx_cdc_dma_6_rx>, <&rx_cdc_dma_7_rx>,
    <&afe_loopback_tx>;
  asoc-cpu-names = "msm-dai-q6-dp.0", "msm-dai-q6-dp.1",
    "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1",
    "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
    "msm-dai-q6-mi2s.4", "msm-dai-q6-mi2s.5",
    "msm-dai-q6-mi2s.6", "msm-dai-q6-mi2s.7",
    "msm-dai-q6-mi2s.8", "msm-dai-q6-mi2s.9",
    "msm-dai-q6-mi2s.10", "msm-dai-q6-mi2s.11",
    "msm-dai-q6-auxpcm.1",
    "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3",
    "msm-dai-q6-auxpcm.4", "msm-dai-q6-auxpcm.5",
    "msm-dai-q6-auxpcm.6", "msm-dai-q6-dev.224",
    "msm-dai-q6-dev.225", "msm-dai-q6-dev.241",
    "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771",
    "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773",
    "msm-dai-q6-dev.32770",
    "msm-dai-q6-dev.242",
    "msm-dai-q6-dev.8194", "msm-dai-q6-dev.8195",
    "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673",
    "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399",
    "msm-dai-q6-dev.16401",
    "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865",
    "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881",
    "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897",
    "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913",
    "msm-dai-q6-tdm.36928", "msm-dai-q6-tdm.36929",
    "msm-dai-q6-tdm.36944", "msm-dai-q6-tdm.36945",
    "msm-dai-cdc-dma-dev.45056",
    "msm-dai-cdc-dma-dev.45057",
    "msm-dai-cdc-dma-dev.45058",
    "msm-dai-cdc-dma-dev.45059",
    "msm-dai-cdc-dma-dev.45061",
    "msm-dai-cdc-dma-dev.45089",
    "msm-dai-cdc-dma-dev.45091",
    "msm-dai-cdc-dma-dev.45093",
    "msm-dai-cdc-dma-dev.45104",
    "msm-dai-cdc-dma-dev.45105",
    "msm-dai-cdc-dma-dev.45106",
    "msm-dai-cdc-dma-dev.45107",
    "msm-dai-cdc-dma-dev.45108",
    "msm-dai-cdc-dma-dev.45109",
    "msm-dai-cdc-dma-dev.45110",
    "msm-dai-cdc-dma-dev.45111",
    "msm-dai-cdc-dma-dev.45112",
    "msm-dai-cdc-dma-dev.45113",
    "msm-dai-cdc-dma-dev.45114",
    "msm-dai-cdc-dma-dev.45115",
    "msm-dai-cdc-dma-dev.45116",
    "msm-dai-cdc-dma-dev.45118",
    "msm-dai-q6-dev.24577";
    fsa4480-i2c-handle = <&fsa4480>;
 };
};

&qupv3_se1_i2c {
 status = "ok";
 fsa4480: fsa4480@42 {
  compatible = "qcom,fsa4480-i2c";
  reg = <0x42>;
 };
};
# 5551 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/camera/yupik-camera.dtsi" 1
# 1 "/home/rayan/st/kernel/msm-5.4/scripts/dtc/include-prefixes/dt-bindings/msm/msm-camera.h" 1
# 2 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/camera/yupik-camera.dtsi" 2

&soc {
 qcom,cam-req-mgr {
  compatible = "qcom,cam-req-mgr";
  status = "ok";
 };

 qcom,cam-sync {
  compatible = "qcom,cam-sync";
  status = "ok";
 };

 cam_csiphy0: qcom,csiphy0 {
  cell-index = <0>;
  compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";
  reg = <0x0ace0000 0x2000>;
  reg-names = "csiphy";
  reg-cam-base = <0xe0000>;
  interrupts = <0 477 1>;
  interrupt-names = "csiphy0";
  gdscr-supply = <&cam_cc_titan_top_gdsc>;
  refgen-supply = <&refgen>;
  csi-vdd-1p2-supply = <&L6B>;
  csi-vdd-0p9-supply = <&L10C>;
  regulator-names = "gdscr", "refgen", "csi-vdd-1p2",
   "csi-vdd-0p9";
  rgltr-cntrl-support;
  rgltr-min-voltage = <0 0 1200000 880000>;
  rgltr-max-voltage = <0 0 1260000 1050000>;
  rgltr-load-current = <0 0 54000 96400>;
  clocks = <&camcc 31>,
   <&camcc 42>,
   <&camcc 33>,
   <&camcc 32>;
  clock-names = "cphy_rx_clk_src",
   "csiphy0_clk",
   "csi0phytimer_clk_src",
   "csi0phytimer_clk";
  src-clock-name = "csi0phytimer_clk_src";
  clock-cntl-level = "lowsvs", "svs";
  clock-rates =
   <300000000 0 300000000 0>,
   <400000000 0 300000000 0>;
  status = "ok";
 };

 cam_csiphy1: qcom,csiphy1 {
  cell-index = <1>;
  compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";
  reg = <0xace2000 0x2000>;
  reg-names = "csiphy";
  reg-cam-base = <0xe2000>;
  interrupts = <0 478 1>;
  interrupt-names = "csiphy1";
  gdscr-supply = <&cam_cc_titan_top_gdsc>;
  refgen-supply = <&refgen>;
  csi-vdd-1p2-supply = <&L6B>;
  csi-vdd-0p9-supply = <&L10C>;
  regulator-names = "gdscr", "refgen", "csi-vdd-1p2",
   "csi-vdd-0p9";
  rgltr-cntrl-support;
  rgltr-min-voltage = <0 0 1200000 880000>;
  rgltr-max-voltage = <0 0 1260000 1050000>;
  rgltr-load-current = <0 0 54000 96400>;
  clocks = <&camcc 31>,
   <&camcc 43>,
   <&camcc 35>,
   <&camcc 34>;
  clock-names = "cphy_rx_clk_src",
   "csiphy1_clk",
   "csi1phytimer_clk_src",
   "csi1phytimer_clk";
  src-clock-name = "csi1phytimer_clk_src";
  clock-cntl-level = "lowsvs", "svs";
  clock-rates =
   <300000000 0 300000000 0>,
   <400000000 0 300000000 0>;
  status = "ok";
 };

 cam_csiphy2: qcom,csiphy2 {
  cell-index = <2>;
  compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";
  reg = <0xace4000 0x2000>;
  reg-names = "csiphy";
  reg-cam-base = <0xe4000>;
  interrupts = <0 479 1>;
  interrupt-names = "csiphy2";
  gdscr-supply = <&cam_cc_titan_top_gdsc>;
  refgen-supply = <&refgen>;
  csi-vdd-1p2-supply = <&L6B>;
  csi-vdd-0p9-supply = <&L10C>;
  regulator-names = "gdscr", "refgen", "csi-vdd-1p2",
   "csi-vdd-0p9";
  rgltr-cntrl-support;
  rgltr-min-voltage = <0 0 1200000 880000>;
  rgltr-max-voltage = <0 0 1260000 1050000>;
  rgltr-load-current = <0 0 54000 96400>;
  clocks = <&camcc 31>,
   <&camcc 44>,
   <&camcc 37>,
   <&camcc 36>;
  clock-names = "cphy_rx_clk_src",
   "csiphy2_clk",
   "csi2phytimer_clk_src",
   "csi2phytimer_clk";
  src-clock-name = "csi2phytimer_clk_src";
  clock-cntl-level = "lowsvs", "svs";
  clock-rates =
   <300000000 0 300000000 0>,
   <400000000 0 300000000 0>;
  status = "ok";
 };

 cam_csiphy3: qcom,csiphy3 {
  cell-index = <3>;
  compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";
  reg = <0xace6000 0x2000>;
  reg-names = "csiphy";
  reg-cam-base = <0xe6000>;
  interrupts = <0 448 1>;
  interrupt-names = "csiphy3";
  gdscr-supply = <&cam_cc_titan_top_gdsc>;
  refgen-supply = <&refgen>;
  csi-vdd-1p2-supply = <&L6B>;
  csi-vdd-0p9-supply = <&L10C>;
  regulator-names = "gdscr", "refgen", "csi-vdd-1p2",
   "csi-vdd-0p9";
  rgltr-cntrl-support;
  rgltr-min-voltage = <0 0 1200000 880000>;
  rgltr-max-voltage = <0 0 1260000 1050000>;
  rgltr-load-current = <0 0 54000 96400>;
  clocks = <&camcc 31>,
   <&camcc 45>,
   <&camcc 39>,
   <&camcc 38>;
  clock-names = "cphy_rx_clk_src",
   "csiphy3_clk",
   "csi3phytimer_clk_src",
   "csi3phytimer_clk";
  src-clock-name = "csi3phytimer_clk_src";
  clock-cntl-level = "lowsvs", "svs";
  clock-rates =
   <300000000 0 300000000 0>,
   <400000000 0 300000000 0>;
  status = "ok";
 };

 cam_csiphy4: qcom,csiphy4 {
  cell-index = <4>;
  compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";
  reg = <0xace8000 0x2000>;
  reg-names = "csiphy";
  reg-cam-base = <0xe8000>;
  interrupts = <0 122 1>;
  interrupt-names = "csiphy4";
  gdscr-supply = <&cam_cc_titan_top_gdsc>;
  refgen-supply = <&refgen>;
  csi-vdd-1p2-supply = <&L6B>;
  csi-vdd-0p9-supply = <&L10C>;
  regulator-names = "gdscr", "refgen", "csi-vdd-1p2",
   "csi-vdd-0p9";
  rgltr-cntrl-support;
  rgltr-min-voltage = <0 0 1200000 880000>;
  rgltr-max-voltage = <0 0 1260000 1050000>;
  rgltr-load-current = <0 0 54000 96400>;
  clocks = <&camcc 31>,
   <&camcc 46>,
   <&camcc 41>,
   <&camcc 40>;
  clock-names = "cphy_rx_clk_src",
   "csiphy4_clk",
   "csi4phytimer_clk_src",
   "csi4phytimer_clk";
  src-clock-name = "csi4phytimer_clk_src";
  clock-cntl-level = "lowsvs", "svs";
  clock-rates =
   <300000000 0 300000000 0>,
   <400000000 0 300000000 0>;
  status = "ok";
 };

 cam_cci0: qcom,cci0 {
  cell-index = <0>;
  compatible = "qcom,cci", "simple-bus";
  reg = <0xac4a000 0x1000>;
  reg-names = "cci";
  reg-cam-base = <0x4a000>;
  interrupt-names = "cci";
  interrupts = <0 460 1>;
  status = "ok";
  gdscr-supply = <&cam_cc_titan_top_gdsc>;
  regulator-names = "gdscr";
  clocks = <&camcc 26>,
   <&camcc 25>;
  clock-names = "cci_0_clk_src",
   "cci_0_clk";
  src-clock-name = "cci_0_clk_src";
  clock-cntl-level = "lowsvs";
  clock-rates = <37500000 0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cci0_active &cci1_active>;
  pinctrl-1 = <&cci0_suspend &cci1_suspend>;
  gpios = <&tlmm 69 0>,
   <&tlmm 70 0>,
   <&tlmm 71 0>,
   <&tlmm 72 0>;
  gpio-req-tbl-num = <0 1 2 3>;
  gpio-req-tbl-flags = <1 1 1 1>;
  gpio-req-tbl-label = "CCI_I2C_DATA0",
     "CCI_I2C_CLK0",
     "CCI_I2C_DATA1",
     "CCI_I2C_CLK1";

  i2c_freq_100Khz_cci0: qcom,i2c_standard_mode {
   hw-thigh = <201>;
   hw-tlow = <174>;
   hw-tsu-sto = <204>;
   hw-tsu-sta = <231>;
   hw-thd-dat = <22>;
   hw-thd-sta = <162>;
   hw-tbuf = <227>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_400Khz_cci0: qcom,i2c_fast_mode {
   hw-thigh = <38>;
   hw-tlow = <56>;
   hw-tsu-sto = <40>;
   hw-tsu-sta = <40>;
   hw-thd-dat = <22>;
   hw-thd-sta = <35>;
   hw-tbuf = <62>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_custom_cci0: qcom,i2c_custom_mode {
   hw-thigh = <38>;
   hw-tlow = <56>;
   hw-tsu-sto = <40>;
   hw-tsu-sta = <40>;
   hw-thd-dat = <22>;
   hw-thd-sta = <35>;
   hw-tbuf = <62>;
   hw-scl-stretch-en = <1>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_1Mhz_cci0: qcom,i2c_fast_plus_mode {
   hw-thigh = <16>;
   hw-tlow = <22>;
   hw-tsu-sto = <17>;
   hw-tsu-sta = <18>;
   hw-thd-dat = <16>;
   hw-thd-sta = <15>;
   hw-tbuf = <24>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <3>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };
 };

 cam_cci1: qcom,cci1 {
  cell-index = <1>;
  compatible = "qcom,cci", "simple-bus";
  reg = <0xac4b000 0x1000>;
  reg-names = "cci";
  reg-cam-base = <0x4b000>;
  interrupt-names = "cci";
  interrupts = <0 271 1>;
  status = "ok";
  gdscr-supply = <&cam_cc_titan_top_gdsc>;
  regulator-names = "gdscr";
  clocks = <&camcc 28>,
   <&camcc 27>;
  clock-names = "cci_1_clk_src",
   "cci_1_clk";
  src-clock-name = "cci_1_clk_src";
  clock-cntl-level = "lowsvs";
  clock-rates = <37500000 0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cci2_active &cci3_active>;
  pinctrl-1 = <&cci2_suspend &cci3_suspend>;
  gpios = <&tlmm 73 0>,
   <&tlmm 74 0>,
   <&tlmm 75 0>,
   <&tlmm 76 0>;
  gpio-req-tbl-num = <0 1 2 3>;
  gpio-req-tbl-flags = <1 1 1 1>;
  gpio-req-tbl-label = "CCI_I2C_DATA2",
     "CCI_I2C_CLK2",
     "CCI_I2C_DATA3",
     "CCI_I2C_CLK3";

  i2c_freq_100Khz_cci1: qcom,i2c_standard_mode {
   hw-thigh = <201>;
   hw-tlow = <174>;
   hw-tsu-sto = <204>;
   hw-tsu-sta = <231>;
   hw-thd-dat = <22>;
   hw-thd-sta = <162>;
   hw-tbuf = <227>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_400Khz_cci1: qcom,i2c_fast_mode {
   hw-thigh = <38>;
   hw-tlow = <56>;
   hw-tsu-sto = <40>;
   hw-tsu-sta = <40>;
   hw-thd-dat = <22>;
   hw-thd-sta = <35>;
   hw-tbuf = <62>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_custom_cci1: qcom,i2c_custom_mode {
   hw-thigh = <38>;
   hw-tlow = <56>;
   hw-tsu-sto = <40>;
   hw-tsu-sta = <40>;
   hw-thd-dat = <22>;
   hw-thd-sta = <35>;
   hw-tbuf = <62>;
   hw-scl-stretch-en = <1>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_1Mhz_cci1: qcom,i2c_fast_plus_mode {
   hw-thigh = <16>;
   hw-tlow = <22>;
   hw-tsu-sto = <17>;
   hw-tsu-sta = <18>;
   hw-thd-dat = <16>;
   hw-thd-sta = <15>;
   hw-tbuf = <24>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <3>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };
 };

 qcom,cam_smmu {
  compatible = "qcom,msm-cam-smmu", "simple-bus";
  status = "ok";

  msm_cam_smmu_ife {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x800 0x4E0>,
    <&apps_smmu 0x820 0x4E0>,
    <&apps_smmu 0x840 0x4E0>,
    <&apps_smmu 0x860 0x4E0>,
    <&apps_smmu 0x880 0x4E0>,
    <&apps_smmu 0x8A0 0x4E0>,
    <&apps_smmu 0x8C0 0x4E0>,
    <&apps_smmu 0x8E0 0x4E0>,
    <&apps_smmu 0xC00 0x4E0>,
    <&apps_smmu 0xC20 0x4E0>,
    <&apps_smmu 0xC40 0x4E0>,
    <&apps_smmu 0xC60 0x4E0>,
    <&apps_smmu 0xC80 0x4E0>,
    <&apps_smmu 0xCA0 0x4E0>,
    <&apps_smmu 0xCC0 0x4E0>,
    <&apps_smmu 0xCE0 0x4E0>;
   qcom,iommu-faults = "non-fatal";
   qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
   dma-coherent-hint-cached;
   cam-smmu-label = "ife";
   stall-disable;
   multiple-client-devices;
   ife_iova_mem_map: iova-mem-map {

    iova-mem-region-io {
     iova-region-name = "io";
     iova-region-start = <0x100000>;
     iova-region-len = <0xffe00000>;
     iova-region-id = <0x3>;
     status = "ok";
    };
   };
  };

  msm_cam_smmu_jpeg {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x20C0 0x20>,
    <&apps_smmu 0x20E0 0x20>;
   cam-smmu-label = "jpeg";
   qcom,iommu-faults = "non-fatal";
   stall-disable;
   qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
   dma-coherent-hint-cached;
   jpeg_iova_mem_map: iova-mem-map {

    iova-mem-region-io {
     iova-region-name = "io";
     iova-region-start = <0x100000>;
     iova-region-len = <0xffe00000>;
     iova-region-id = <0x3>;
     status = "ok";
    };
   };
  };

  msm_cam_icp_fw {
   compatible = "qcom,msm-cam-smmu-fw-dev";
   label="icp";
   memory-region = <&pil_camera_mem>;
  };

  msm_cam_smmu_icp {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x2000 0x20>,
    <&apps_smmu 0x2020 0x20>,
    <&apps_smmu 0x2062 0x0>,
    <&apps_smmu 0x2080 0x20>,
    <&apps_smmu 0x20A0 0x20>,
    <&apps_smmu 0x2140 0x0>;
   cam-smmu-label = "icp";
   qcom,iommu-faults = "non-fatal";
   stall-disable;
   qcom,iommu-dma-addr-pool = <0x10c00000 0xee300000>;
   dma-coherent-hint-cached;
   iova-region-discard = <0xdff00000 0x300000>;
   icp_iova_mem_map: iova-mem-map {
    iova-mem-region-firmware {

     iova-region-name = "firmware";
     iova-region-start = <0x0>;
     iova-region-len = <0x500000>;
     iova-region-id = <0x0>;
     status = "ok";
    };

    iova-mem-region-shared {

     iova-region-name = "shared";
     iova-region-start = <0x7400000>;
     iova-region-len = <0x9600000>;
     iova-region-id = <0x1>;
     status = "ok";
    };

    iova-mem-region-secondary-heap {

     iova-region-name = "secheap";
     iova-region-start = <0x10a00000>;
     iova-region-len = <0x100000>;
     iova-region-id = <0x4>;
     status = "ok";
    };

    iova-mem-region-io {

     iova-region-name = "io";
     iova-region-start = <0x10c00000>;
     iova-region-len = <0xee300000>;
     iova-region-id = <0x3>;
     iova-region-discard = <0xdff00000 0x300000>;
     status = "ok";
    };

    iova-mem-qdss-region {

     iova-region-name = "qdss";
     iova-region-start = <0x10b00000>;
     iova-region-len = <0x100000>;
     iova-region-id = <0x5>;
     qdss-phy-addr = <0x16790000>;
     status = "ok";
    };
   };
  };

  msm_cam_smmu_cpas_cdm {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x2040 0x0>;
   cam-smmu-label = "cpas-cdm";
   qcom,iommu-faults = "non-fatal";
   stall-disable;
   qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
   dma-coherent-hint-cached;
   cpas_cdm_iova_mem_map: iova-mem-map {
    iova-mem-region-io {

     iova-region-name = "io";
     iova-region-start = <0x100000>;
     iova-region-len = <0xffe00000>;
     iova-region-id = <0x3>;
     status = "ok";
    };
   };
  };

  msm_cam_smmu_secure {
   compatible = "qcom,msm-cam-smmu-cb";
   cam-smmu-label = "cam-secure";
   qcom,secure-cb;
  };

  msm_cam_smmu_lrme {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x2100 0x20>,
    <&apps_smmu 0x2120 0x20>;
   cam-smmu-label = "lrme";
   qcom,iommu-faults = "non-fatal";
   stall-disable;
   qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
   dma-coherent-hint-cached;
   lrme_iova_mem_map: iova-mem-map {
    iova-mem-region-shared {

     iova-region-name = "shared";
     iova-region-start = <0x7400000>;
     iova-region-len = <0x6400000>;
     iova-region-id = <0x1>;
     status = "ok";
    };

    iova-mem-region-io {
     iova-region-name = "io";
     iova-region-start = <0x100000>;
     iova-region-len = <0xffe00000>;
     iova-region-id = <0x3>;
     status = "ok";
    };
   };
  };
 };

 qcom,cam-cdm-intf {
  compatible = "qcom,cam-cdm-intf";
  cell-index = <0>;
  label = "cam-cdm-intf";
  num-hw-cdm = <1>;
  cdm-client-names = "vfe",
   "jpegdma",
   "jpegenc",
   "lrmecdm";
  status = "ok";
 };

 qcom,cpas-cdm0 {
  cell-index = <0>;
  compatible = "qcom,cam170-cpas-cdm0";
  label = "cpas-cdm";
  reg = <0xac48000 0x1000>;
  reg-names = "cpas-cdm";
  reg-cam-base = <0x48000>;
  interrupts = <0 461 1>;
  interrupt-names = "cpas-cdm";
  regulator-names = "camss";
  camss-supply = <&cam_cc_titan_top_gdsc>;
  clock-names = "cam_cc_cpas_slow_ahb_clk",
   "cam_cc_cpas_ahb_clk";
  clocks = <&camcc 106>,
   <&camcc 30>;
  clock-rates = <0 0>;
  clock-cntl-level = "svs";
  cdm-client-names = "ife0", "ife1", "ife2",
       "ife3", "ife4", "dualife";
  status = "ok";
 };

 qcom,cam-isp {
  compatible = "qcom,cam-isp";
  arch-compat = "ife";
  status = "ok";
 };

 cam_csid0: qcom,csid0 {
  cell-index = <0>;
  compatible = "qcom,csid165_204";
  reg-names = "csid";
  reg = <0xacb3000 0x1000>;
  reg-cam-base = <0xb3000>;
  interrupt-names = "csid0";
  interrupts = <0 464 1>;
  regulator-names = "camss", "ife0";
  camss-supply = <&cam_cc_titan_top_gdsc>;
  ife0-supply = <&cam_cc_ife_0_gdsc>;
  clock-names =
   "ife_csid_clk_src",
   "ife_csid_clk",
   "ife_cphy_rx_clk",
   "ife_clk_src",
   "ife_clk",
   "ife_axi_clk";
  clocks =
   <&camcc 57>,
   <&camcc 56>,
   <&camcc 55>,
   <&camcc 54>,
   <&camcc 53>,
   <&camcc 52>;
  clock-rates =
   <300000000 0 0 380000000 0 0>,
   <400000000 0 0 510000000 0 0>,
   <400000000 0 0 637000000 0 0>,
   <400000000 0 0 760000000 0 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_csid_clk_src";
  clock-control-debugfs = "true";
  status = "ok";
 };

 cam_vfe0: qcom,vfe0 {
  cell-index = <0>;
  compatible = "qcom,vfe165_160";
  reg-names = "ife";
  reg = <0xacaf000 0x5200>;
  reg-cam-base = <0xaf000>;
  interrupt-names = "ife0";
  interrupts = <0 465 1>;
  regulator-names = "camss", "ife0";
  camss-supply = <&cam_cc_titan_top_gdsc>;
  ife0-supply = <&cam_cc_ife_0_gdsc>;
  clock-names =
   "ife_clk_src",
   "ife_clk",
   "ife_axi_clk";
  clocks =
   <&camcc 54>,
   <&camcc 53>,
   <&camcc 52>;
  clock-rates =
   <380000000 0 0>,
   <510000000 0 0>,
   <637000000 0 0>,
   <760000000 0 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_clk_src";
  clock-control-debugfs = "true";
  clock-names-option = "ife_dsp_clk";
  clocks-option = <&camcc 58>;
  clock-rates-option = <760000000>;
  cam_hw_pid = <24 8>;
  status = "ok";
 };

 cam_csid1: qcom,csid1 {
  cell-index = <1>;
  compatible = "qcom,csid165_204";
  reg-names = "csid";
  reg = <0xacba000 0x1000>;
  reg-cam-base = <0xba000>;
  interrupt-names = "csid1";
  interrupts = <0 466 1>;
  regulator-names = "camss", "ife1";
  camss-supply = <&cam_cc_titan_top_gdsc>;
  ife1-supply = <&cam_cc_ife_1_gdsc>;
  clock-names =
   "ife_csid_clk_src",
   "ife_csid_clk",
   "ife_cphy_rx_clk",
   "ife_clk_src",
   "ife_clk",
   "ife_axi_clk";
  clocks =
   <&camcc 64>,
   <&camcc 63>,
   <&camcc 62>,
   <&camcc 61>,
   <&camcc 60>,
   <&camcc 59>;
  clock-rates =
   <300000000 0 0 380000000 0 0>,
   <400000000 0 0 510000000 0 0>,
   <400000000 0 0 637000000 0 0>,
   <400000000 0 0 760000000 0 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_csid_clk_src";
  clock-control-debugfs = "true";
  status = "ok";
 };

 cam_vfe1: qcom,vfe1 {
  cell-index = <1>;
  compatible = "qcom,vfe165_160";
  reg-names = "ife";
  reg = <0xacb6000 0x5200>;
  reg-cam-base = <0xb6000>;
  interrupt-names = "ife1";
  interrupts = <0 467 1>;
  regulator-names = "camss", "ife1";
  camss-supply = <&cam_cc_titan_top_gdsc>;
  ife1-supply = <&cam_cc_ife_1_gdsc>;
  clock-names =
   "ife_clk_src",
   "ife_clk",
   "ife_axi_clk";
  clocks =
   <&camcc 61>,
   <&camcc 60>,
   <&camcc 59>;
  clock-rates =
   <380000000 0 0>,
   <510000000 0 0>,
   <637000000 0 0>,
   <760000000 0 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_clk_src";
  clock-control-debugfs = "true";
  clock-names-option = "ife_dsp_clk";
  clocks-option = <&camcc 65>;
  clock-rates-option = <760000000>;
  cam_hw_pid = <25 9>;
  status = "ok";
 };

 cam_csid2: qcom,csid2 {
  cell-index = <2>;
  compatible = "qcom,csid165_204";
  reg-names = "csid";
  reg = <0x0acc1000 0x1000>;
  reg-cam-base = <0xc1000>;
  interrupt-names = "csid2";
  interrupts = <0 640 1>;
  regulator-names = "camss", "ife2";
  camss-supply = <&cam_cc_titan_top_gdsc>;
  ife2-supply = <&cam_cc_ife_2_gdsc>;
  clock-names =
   "ife_csid_clk_src",
   "ife_csid_clk",
   "ife_cphy_rx_clk",
   "ife_clk_src",
   "ife_clk",
   "ife_axi_clk";
  clocks =
   <&camcc 71>,
   <&camcc 70>,
   <&camcc 69>,
   <&camcc 68>,
   <&camcc 67>,
   <&camcc 66>;
  clock-rates =
   <300000000 0 0 380000000 0 0>,
   <400000000 0 0 510000000 0 0>,
   <400000000 0 0 637000000 0 0>,
   <400000000 0 0 760000000 0 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_csid_clk_src";
  clock-control-debugfs = "true";
  status = "ok";
 };

 cam_vfe2: qcom,vfe2 {
  cell-index = <2>;
  compatible = "qcom,vfe165_160";
  reg-names = "ife";
  reg = <0x0acbd000 0x5200>;
  reg-cam-base = <0xbd000>;
  interrupt-names = "ife2";
  interrupts = <0 641 1>;
  regulator-names = "camss", "ife2";
  camss-supply = <&cam_cc_titan_top_gdsc>;
  ife2-supply = <&cam_cc_ife_2_gdsc>;
  clock-names =
   "ife_clk_src",
   "ife_clk",
   "ife_axi_clk";
  clocks =
   <&camcc 68>,
   <&camcc 67>,
   <&camcc 66>;
  clock-rates =
   <380000000 0 0>,
   <510000000 0 0>,
   <637000000 0 0>,
   <760000000 0 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_clk_src";
  clock-control-debugfs = "true";
  clock-names-option = "ife_dsp_clk";
  clocks-option = <&camcc 72>;
  clock-rates-option = <760000000>;
  cam_hw_pid = <3 10>;
  status = "ok";
 };

 cam_csid_lite0: qcom,csid-lite0 {
  cell-index = <3>;
  compatible = "qcom,csid-lite165";
  reg-names = "csid-lite";
  reg = <0xacc8000 0x1000>;
  reg-cam-base = <0xc8000>;
  interrupt-names = "csid-lite0";
  interrupts = <0 468 1>;
  regulator-names = "camss";
  camss-supply = <&cam_cc_titan_top_gdsc>;
  clock-names =
   "ife_csid_clk_src",
   "ife_csid_clk",
   "ife_cphy_rx_clk",
   "ife_clk_src",
   "ife_clk";
  clocks =
   <&camcc 77>,
   <&camcc 76>,
   <&camcc 75>,
   <&camcc 74>,
   <&camcc 73>;
  clock-rates =
   <300000000 0 0 320000000 0>,
   <400000000 0 0 400000000 0>,
   <400000000 0 0 480000000 0>,
   <400000000 0 0 600000000 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_csid_clk_src";
  clock-control-debugfs = "true";
  status = "ok";
 };

 cam_vfe_lite0: qcom,vfe-lite0 {
  cell-index = <3>;
  compatible = "qcom,vfe-lite165";
  reg-names = "ife-lite";
  reg = <0xacc4000 0x5000>;
  reg-cam-base = <0xc4000>;
  interrupt-names = "ife-lite0";
  interrupts = <0 469 1>;
  regulator-names = "camss";
  camss-supply = <&cam_cc_titan_top_gdsc>;
  clock-names =
   "ife_clk_src",
   "ife_clk";
  clocks =
   <&camcc 74>,
   <&camcc 73>;
  clock-rates =
   <320000000 0>,
   <400000000 0>,
   <480000000 0>,
   <600000000 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_clk_src";
  clock-control-debugfs = "true";
  cam_hw_pid = <11>;
  status = "ok";
 };

 cam_csid_lite1: qcom,csid-lite1 {
  cell-index = <4>;
  compatible = "qcom,csid-lite165";
  reg-names = "csid-lite";
  reg = <0x0accf000 0x1000>;
  reg-cam-base = <0xcf000>;
  interrupt-names = "csid-lite1";
  interrupts = <0 359 1>;
  regulator-names = "camss";
  camss-supply = <&cam_cc_titan_top_gdsc>;
  clock-names =
   "ife_csid_clk_src",
   "ife_csid_clk",
   "ife_cphy_rx_clk",
   "ife_clk_src",
   "ife_clk";
  clocks =
   <&camcc 82>,
   <&camcc 81>,
   <&camcc 80>,
   <&camcc 79>,
   <&camcc 78>;
  clock-rates =
   <300000000 0 0 320000000 0>,
   <400000000 0 0 400000000 0>,
   <400000000 0 0 480000000 0>,
   <400000000 0 0 600000000 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_csid_clk_src";
  clock-control-debugfs = "true";
  status = "ok";
 };

 cam_vfe_lite1: qcom,vfe-lite1 {
  cell-index = <4>;
  compatible = "qcom,vfe-lite165";
  reg-names = "ife-lite";
  reg = <0x0accb000 0x5000>;
  reg-cam-base = <0xcb000>;
  interrupt-names = "ife-lite1";
  interrupts = <0 360 1>;
  regulator-names = "camss";
  camss-supply = <&cam_cc_titan_top_gdsc>;
  clock-names =
   "ife_clk_src",
   "ife_clk";
  clocks =
   <&camcc 79>,
   <&camcc 78>;
  clock-rates =
   <320000000 0>,
   <400000000 0>,
   <480000000 0>,
   <600000000 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_clk_src";
  clock-control-debugfs = "true";
  cam_hw_pid = <12>;
  status = "ok";
 };

 qcom,cam-icp {
  compatible = "qcom,cam-icp";
  compat-hw-name = "qcom,a5",
   "qcom,ipe0",
   "qcom,bps";
  num-a5 = <1>;
  num-ipe = <1>;
  num-bps = <1>;
  icp_pc_en;
  status = "ok";
 };

 cam_a5: qcom,a5 {
  cell-index = <0>;
  compatible = "qcom,cam-a5";
  reg = <0xac00000 0x6000>,
   <0xac10000 0x8000>,
   <0xac18000 0x3000>;
  reg-names = "a5_qgic", "a5_sierra", "a5_csr";
  reg-cam-base = <0x00000 0x10000 0x18000>;
  interrupts = <0 463 1>;
  interrupt-names = "a5";
  regulator-names = "camss-vdd";
  camss-vdd-supply = <&cam_cc_titan_top_gdsc>;
  clock-names =
   "soc_fast_ahb",
   "icp_ahb_clk",
   "icp_clk_src",
   "icp_clk";
  src-clock-name = "icp_clk_src";
  clocks =
   <&camcc 47>,
   <&camcc 49>,
   <&camcc 51>,
   <&camcc 50>;
  clock-rates =
   <100000000 0 400000000 0>,
   <200000000 0 400000000 0>,
   <300000000 0 600000000 0>,
   <400000000 0 600000000 0>,
   <400000000 0 600000000 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1",
     "nominal", "turbo";
  fw_name = "CAMERA_ICP_170.elf";
  ubwc-ipe-fetch-cfg = <0x7073 0x707b>;
  ubwc-ipe-write-cfg = <0x161cf 0x161ef>;
  ubwc-bps-fetch-cfg = <0x7073 0x707b>;
  ubwc-bps-write-cfg = <0x161cf 0x161ef>;
  qos-val = <0x00000A0A>;
  status = "ok";
 };

 cam_ipe0: qcom,ipe0 {
  cell-index = <0>;
  compatible = "qcom,cam-ipe";
  reg = <0xac87000 0xa000>;
  reg-names = "ipe0_top";
  reg-cam-base = <0x87000>;
  regulator-names = "ipe0-vdd";
  ipe0-vdd-supply = <&cam_cc_ipe_0_gdsc>;
  clock-names =
   "ipe_0_ahb_clk",
   "ipe_0_areg_clk",
   "ipe_0_axi_clk",
   "ipe_0_clk_src",
   "ipe_0_clk";
  src-clock-name = "ipe_0_clk_src";
  clock-control-debugfs = "true";
  clocks =
   <&camcc 83>,
   <&camcc 84>,
   <&camcc 85>,
   <&camcc 87>,
   <&camcc 86>;

  clock-rates =
   <0 0 0 300000000 0>,
   <0 0 0 430000000 0>,
   <0 0 0 520000000 0>,
   <0 0 0 600000000 0>,
   <0 0 0 600000000 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1",
    "nominal", "turbo";
  status = "ok";
 };

 cam_bps: qcom,bps {
  cell-index = <0>;
  compatible = "qcom,cam-bps";
  reg = <0xac6f000 0x8000>;
  reg-names = "bps_top";
  reg-cam-base = <0x6f000>;
  regulator-names = "bps-vdd";
  bps-vdd-supply = <&cam_cc_bps_gdsc>;
  clock-names =
   "bps_ahb_clk",
   "bps_areg_clk",
   "bps_axi_clk",
   "bps_clk_src",
   "bps_clk";
  src-clock-name = "bps_clk_src";
  clock-control-debugfs = "true";
  clocks =
   <&camcc 17>,
   <&camcc 18>,
   <&camcc 19>,
   <&camcc 21>,
   <&camcc 20>;

  clock-rates =
   <0 0 0 200000000 0>,
   <0 0 0 400000000 0>,
   <0 0 0 480000000 0>,
   <0 0 0 600000000 0>,
   <0 0 0 600000000 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1",
    "nominal", "turbo";
  status = "ok";
 };

 qcom,cam-jpeg {
  compatible = "qcom,cam-jpeg";
  compat-hw-name = "qcom,jpegenc",
   "qcom,jpegdma";
  num-jpeg-enc = <1>;
  num-jpeg-dma = <1>;
  status = "ok";
 };

 cam_jpeg_enc: qcom,jpegenc {
  cell-index = <0>;
  compatible = "qcom,cam_jpeg_enc_165";
  reg-names = "jpege_hw", "cam_camnoc";
  reg = <0xac4e000 0x4000>,
   <0x0ac9f000 0x10000>;
  reg-cam-base = <0x4e000 0x9f000>;
  interrupt-names = "jpeg";
  interrupts = <0 474 1>;
  regulator-names = "camss-vdd";
  camss-vdd-supply = <&cam_cc_titan_top_gdsc>;
  clock-names =
   "jpegenc_clk_src",
   "jpegenc_clk";
  clocks =
   <&camcc 89>,
   <&camcc 88>;

  clock-rates = <600000000 0>;
  src-clock-name = "jpegenc_clk_src";
  clock-cntl-level = "nominal";
  cam_hw_pid = <22 23>;
  cam_hw_rd_mid = <0>;
  cam_hw_wr_mid = <2>;
  status = "ok";
 };

 cam_jpeg_dma: qcom,jpegdma {
  cell-index = <0>;
  compatible = "qcom,cam_jpeg_dma_165";
  reg-names = "jpegdma_hw", "cam_camnoc";
  reg = <0xac52000 0x4000>,
   <0x0ac9f000 0x10000>;
  reg-cam-base = <0x52000 0x9f000>;
  interrupt-names = "jpegdma";
  interrupts = <0 475 1>;
  regulator-names = "camss-vdd";
  camss-vdd-supply = <&cam_cc_titan_top_gdsc>;
  clock-names =
   "jpegdma_clk_src",
   "jpegdma_clk";
  clocks =
   <&camcc 89>,
   <&camcc 88>;

  clock-rates = <600000000 0>;
  src-clock-name = "jpegdma_clk_src";
  clock-cntl-level = "nominal";
  cam_hw_pid = <20 21>;
  cam_hw_rd_mid = <0>;
  cam_hw_wr_mid = <2>;
  status = "ok";
 };

 qcom,cam-lrme {
  compatible = "qcom,cam-lrme";
  arch-compat = "lrme";
  status = "ok";
 };

 cam_lrme: qcom,lrme {
  cell-index = <0>;
  compatible = "qcom,lrme";
  reg-names = "lrme";
  reg = <0xac6b000 0x1000>;
  reg-cam-base = <0x6b000>;
  interrupt-names = "lrme";
  interrupts = <0 476 1>;
  regulator-names = "camss-vdd";
  camss-supply = <&cam_cc_titan_top_gdsc>;
  clock-names = "lrme_clk_src",
   "lrme_clk";
  clocks = <&camcc 91>,
   <&camcc 90>;
  clock-rates = <240000000 240000000>,
   <300000000 300000000>,
   <320000000 320000000>,
   <400000000 400000000>,
   <400000000 400000000>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal",
   "turbo";
  src-clock-name = "lrme_clk_src";
  status = "ok";
 };

 qcom,cam-cpas {
  cell-index = <0>;
  compatible = "qcom,cam-cpas";
  label = "cpas";
  arch-compat = "cpas_top";
  status = "ok";
  reg-names = "cam_cpas_top", "cam_camnoc";
  reg = <0x0ac40000 0x1000>,
   <0x0ac9f000 0x10000>;
  reg-cam-base = <0x40000 0x9f000>;
  cam_hw_fuse = <4 0x7801FC 0x10 0 0x4>,
         <6 0x7801FC 0x20 0 0x10>,
         <7 0x7801FC 0x40 0 0xFF>,
         <0 0x7801FC 0x80 0 0xFF>,
         <8 0x7801FC 0x100 0 0x10>,
         <9 0x7801A4 0x10000000 0 0xFF>;
  interrupt-names = "cpas_camnoc";
  interrupts = <0 459 1>;
  camnoc-axi-min-ib-bw = <3000000000>;
  regulator-names = "camss-vdd";
  camss-vdd-supply = <&cam_cc_titan_top_gdsc>;
  clock-names =
   "gcc_axi_hf_clk",
   "gcc_axi_sf_clk",
   "slow_ahb_clk_src",
   "cpas_ahb_clk",
   "camnoc_axi_clk_src",
   "camnoc_axi_clk",
   "icp_ahb_clk",
   "icp_clk";
  clocks =
   <&gcc 13>,
   <&gcc 14>,
   <&camcc 106>,
   <&camcc 30>,
   <&camcc 23>,
   <&camcc 22>,
   <&camcc 49>,
   <&camcc 50>;
  src-clock-name = "camnoc_axi_clk_src";
  clock-rates =
   <0 0 0 0 0 0 0 0>,
   <0 0 80000000 0 150000000 0 0 0>,
   <0 0 80000000 0 240000000 0 0 0>,
   <0 0 80000000 0 320000000 0 0 0>,
   <0 0 80000000 0 400000000 0 0 0>,
   <0 0 80000000 0 480000000 0 0 0>;
  clock-cntl-level = "suspend", "lowsvs", "svs",
   "svs_l1", "nominal", "turbo";
  control-camnoc-axi-clk;
  camnoc-bus-width = <32>;
  camnoc-axi-clk-bw-margin-perc = <20>;
  interconnect-names = "cam_ahb";
  interconnects =<&gem_noc 2
   &cnoc2 517>;
  cam-ahb-num-cases = <7>;
  cam-ahb-bw-KBps =
   <0 0>, <0 76800>, <0 150000>, <0 150000>,
   <0 300000>, <0 300000>, <0 300000>;
  vdd-corners = <16
   48
   64
   128
   192
   256
   320
   336
   384
   416>;
  vdd-corner-ahb-mapping = "suspend",
   "lowsvs", "lowsvs", "svs", "svs_l1",
   "nominal", "nominal", "nominal",
   "turbo", "turbo";
  client-id-based;
  client-names =
   "csiphy0", "csiphy1", "csiphy2", "csiphy3",
   "csiphy4", "cci0", "cci1",
   "csid0", "csid1", "csid2", "csid3", "csid4",
   "ife0", "ife1", "ife2", "ife3", "ife4",
   "ipe0", "cam-cdm-intf0", "cpas-cdm0",
   "bps0", "icp0", "jpeg-dma0", "jpeg-enc0",
   "lrmecpas0";

  camera-bus-nodes {
   level3-nodes {
    level-index = <3>;
    level3_rt0_wr_sum: level3-rt0-wr-sum {
     cell-index = <0>;
     node-name = "level3-rt0-wr-sum";
     traffic-merge-type =
     <0>;
     ib-bw-voting-needed;
     qcom,axi-port-mnoc {
      interconnect-names = "cam_hf_0";
      interconnects =
      <&mmss_noc 34
      &mc_virt 512>;
     };
    };

    level3_nrt0_rd_wr_sum: level3-nrt0-rd-wr-sum {
     cell-index = <1>;
     node-name = "level3-nrt0-rd-wr-sum";
     traffic-merge-type =
     <0>;
     qcom,axi-port-mnoc {
      interconnect-names = "cam_sf_0";
      interconnects =
      <&mmss_noc 36
      &mc_virt 512>;
     };
    };

    level3_nrt1_rd_sum: level3-nrt1-rd-sum {
     cell-index = <2>;
     node-name = "level3-nrt1-rd-sum";
     traffic-merge-type =
     <0>;
     qcom,axi-port-mnoc {
      interconnect-names = "cam_sf_icp";
      interconnects =
      <&mmss_noc 35
      &mc_virt 512>;
     };
    };
   };

   level2-nodes {
    level-index = <3>;
    camnoc-max-needed;
    level2_rt0_write0: level2-rt0-write0 {
     cell-index = <3>;
     node-name = "level2-rt0-write0";
     parent-node = <&level3_rt0_wr_sum>;
     traffic-merge-type =
     <1>;
    };

    level2_rt1_write0: level2-rt1-write0 {
     cell-index = <4>;
     node-name = "level2-rt1-write0";
     parent-node = <&level3_rt0_wr_sum>;
     traffic-merge-type =
     <1>;
    };

    level2_nrt0_write0: level2-nrt0-write0 {
     cell-index = <5>;
     node-name = "level2-nrt0-write0";
     parent-node = <&level3_nrt0_rd_wr_sum>;
     traffic-merge-type =
     <0>;
    };

    level2_nrt0_read0: level2-nrt0-read0 {
     cell-index = <6>;
     node-name = "level2-nrt0-read0";
     parent-node = <&level3_nrt0_rd_wr_sum>;
     traffic-merge-type =
     <0>;
    };

    level2_nrt1_read0: level2-nrt1-read0 {
     cell-index = <7>;
     node-name = "level2-nrt1-read0";
     parent-node = <&level3_nrt1_rd_sum>;
     traffic-merge-type =
     <0>;
     bus-width-factor = <4>;
    };
   };

   level1-nodes {
    level-index = <1>;
    camnoc-max-needed;
    level1_rt0_write0: level1-rt0-write0 {
     cell-index = <8>;
     node-name = "level1-rt0-write0";
     parent-node = <&level2_rt0_write0>;
     traffic-merge-type =
     <0>;
    };

    level1_rt1_write0: level1-rt1-write0 {
     cell-index = <9>;
     node-name = "level1-rt1-write0";
     parent-node = <&level2_rt1_write0>;
     traffic-merge-type =
     <0>;
    };

    level1_rt1_write1: level1-rt1-write1 {
     cell-index = <10>;
     node-name = "level1-rt1-write1";
     parent-node = <&level2_rt1_write0>;
     traffic-merge-type =
     <0>;
    };

    level1_nrt0_write0: level1-nrt0-write0 {
     cell-index = <11>;
     node-name = "level1-nrt0-write0";
     parent-node = <&level2_nrt0_write0>;
     traffic-merge-type =
     <0>;
    };

    level1_nrt0_read0: level1-nrt0-read0 {
     cell-index = <12>;
     node-name = "level1-nrt0-read0";
     parent-node = <&level2_nrt0_read0>;
     traffic-merge-type =
     <0>;
    };

    level1_nrt1_write0: level1-nrt1-write0 {
     cell-index = <13>;
     node-name = "level1-nrt1-write0";
     parent-node = <&level2_nrt0_write0>;
     traffic-merge-type =
     <0>;
    };

    level1_nrt1_read0: level1-nrt1-read0 {
     cell-index = <14>;
     node-name = "level1-nrt1-read0";
     parent-node = <&level2_nrt0_read0>;
     traffic-merge-type =
     <0>;
    };
   };

   level0-nodes {
    level-index = <0>;
    ife0_rdi_wr: ife0-rdi-wr {
     cell-index = <16>;
     node-name = "ife0-rdi-wr";
     client-name = "ife0";
     traffic-data =
     <(256 + 5)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
     <(0 + 4)
     (0 + 5)
     (0 + 6)
     (0 + 7)>;
     parent-node = <&level1_rt0_write0>;
    };

    ife1_rdi_wr: ife1-rdi-wr {
     cell-index = <17>;
     node-name = "ife1-rdi-wr";
     client-name = "ife1";
     traffic-data =
     <(256 + 5)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
     <(0 + 4)
     (0 + 5)
     (0 + 6)
     (0 + 7)>;
     parent-node = <&level1_rt0_write0>;
    };

    ife2_rdi_wr: ife2-rdi-wr {
     cell-index = <18>;
     node-name = "ife2-rdi-wr";
     client-name = "ife2";
     traffic-data =
     <(256 + 5)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
     <(0 + 4)
     (0 + 5)
     (0 + 6)
     (0 + 7)>;
     parent-node = <&level1_rt0_write0>;
    };

    ife3_rdi_wr: ife3-rdi-wr {
     cell-index = <19>;
     node-name = "ife3-rdi-wr";
     client-name = "ife3";
     traffic-data =
     <(256 + 5)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
     <(0 + 4)
     (0 + 5)
     (0 + 6)
     (0 + 7)>;
     parent-node = <&level1_rt0_write0>;
    };

    ife4_rdi_wr: ife4-rdi-wr {
     cell-index = <20>;
     node-name = "ife4-rdi-wr";
     client-name = "ife4";
     traffic-data =
     <(256 + 5)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
     <(0 + 4)
     (0 + 5)
     (0 + 6)
     (0 + 7)>;
     parent-node = <&level1_rt0_write0>;
    };

    ife0_pixelall_wr: ife0-pixelall-wr {
     cell-index = <21>;
     node-name = "ife0-pixelall-wr";
     client-name = "ife0";
     traffic-data =
     <(256 + 3)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
     <(0 + 0)
     (0 + 8)
     (0 + 1)
     (0 + 2)
     (0 + 3)
     (0 + 9)>;
     parent-node = <&level1_rt1_write0>;
    };

    ife1_pixelall_wr: ife1-pixelall-wr {
     cell-index = <22>;
     node-name = "ife1-pixelall-wr";
     client-name = "ife1";
     traffic-data =
     <(256 + 3)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
     <(0 + 0)
     (0 + 8)
     (0 + 1)
     (0 + 2)
     (0 + 3)
     (0 + 9)>;
     parent-node = <&level1_rt1_write0>;
    };

    ife2_pixelall_wr: ife2-pixelall-wr {
     cell-index = <23>;
     node-name = "ife2-pixelall-wr";
     client-name = "ife2";
     traffic-data =
     <(256 + 3)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
     <(0 + 0)
     (0 + 8)
     (0 + 1)
     (0 + 2)
     (0 + 3)
     (0 + 9)>;
     parent-node = <&level1_rt1_write1>;
    };

    ipe0_ref_wr: ipe0-ref-wr {
     cell-index = <24>;
     node-name = "ipe0-ref-wr";
     client-name = "ipe0";
     traffic-data =
     <(32 + 4)>;
     traffic-transaction-type =
     <1>;
     parent-node = <&level1_nrt0_write0>;
    };

    bps0_all_wr: bps0-all-wr {
     cell-index = <25>;
     node-name = "bps0-all-wr";
     client-name = "bps0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <1>;
     parent-node = <&level1_nrt0_write0>;
    };

    lrme0_all_wr: lrme0-all-wr {
     cell-index = <26>;
     node-name = "lrme0-all-wr";
     client-name = "lrmecpas0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <1>;
     parent-node = <&level1_nrt0_write0>;
    };

    ipe0_viddisp_wr: ipe0-viddisp-wr {
     cell-index = <27>;
     node-name = "ipe0-viddisp-wr";
     client-name = "ipe0";
     traffic-data =
     <(256 + 1)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
     <(32 + 2)
     (32 + 3)>;
     parent-node = <&level1_nrt0_write0>;
    };

    ipe0_all_rd: ipe0-all-rd {
     cell-index = <28>;
     node-name = "ipe0-all-rd";
     client-name = "ipe0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <0>;
     constituent-paths =
     <(32 + 0)
     (32 + 1)>;
     parent-node = <&level1_nrt0_read0>;
    };

    bps0_all_rd: bps0-all-rd {
     cell-index = <29>;
     node-name = "bps0-all-rd";
     client-name = "bps0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <0>;
     parent-node = <&level1_nrt0_read0>;
    };

    lrme0_all_rd: lrme0-all-rd {
     cell-index = <30>;
     node-name = "lrme0-all-rd";
     client-name = "lrmecpas0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <0>;
     parent-node = <&level1_nrt0_read0>;
    };

    jpeg_enc0_all_wr: jpeg-enc0-all-wr {
     cell-index = <31>;
     node-name = "jpeg-enc0-all-wr";
     client-name = "jpeg-enc0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <1>;
     parent-node = <&level1_nrt1_write0>;
    };

    jpeg_enc0_all_rd: jpeg-enc0-all-rd {
     cell-index = <32>;
     node-name = "jpeg-enc0-all-rd";
     client-name = "jpeg-enc0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <0>;
     parent-node = <&level1_nrt1_read0>;
    };

    jpeg_dma0_all_wr: jpeg-dma0-all-wr {
     cell-index = <33>;
     node-name = "jpeg-dma0-all-wr";
     client-name = "jpeg-dma0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <1>;
     parent-node = <&level1_nrt1_write0>;
    };

    jpeg_dma0_all_rd: jpeg-dma0-all-rd {
     cell-index = <34>;
     node-name = "jpeg-dma0-all-rd";
     client-name = "jpeg-dma0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <0>;
     parent-node = <&level1_nrt1_read0>;
    };

    cpas_cdm0_all_rd: cpas-cdm0-all-rd {
     cell-index = <35>;
     node-name = "cpas-cdm0-all-rd";
     client-name = "cpas-cdm0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <0>;
     parent-node = <&level2_nrt0_read0>;
    };

    icp0_all_rd: icp0-all-rd {
     cell-index = <36>;
     node-name = "icp0-all-rd";
     client-name = "icp0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <0>;
     parent-node = <&level2_nrt1_read0>;
    };
   };
  };
 };
};
# 5552 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/msm-rdbg.dtsi" 1
&soc {

 qcom,smp2p_interrupt_rdbg_2_out {
  compatible = "qcom,smp2p-interrupt-rdbg-2-out";
  qcom,smem-states = <&smp2p_rdbg2_out 0>;
  qcom,smem-state-names = "rdbg-smp2p-out";
 };

 qcom,smp2p_interrupt_rdbg_2_in {
  compatible = "qcom,smp2p-interrupt-rdbg-2-in";
  interrupts-extended = <&smp2p_rdbg2_in 0 0>;
  interrupt-names = "rdbg-smp2p-in";
 };

 qcom,smp2p_interrupt_rdbg_5_out {
  compatible = "qcom,smp2p-interrupt-rdbg-5-out";
  qcom,smem-states = <&smp2p_rdbg5_out 0>;
  qcom,smem-state-names = "rdbg-smp2p-out";
 };

 qcom,smp2p_interrupt_rdbg_5_in {
  compatible = "qcom,smp2p-interrupt-rdbg-5-in";
  interrupts-extended = <&smp2p_rdbg5_in 0 0>;
  interrupt-names = "rdbg-smp2p-in";
 };
};
# 5553 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik-gpu.dtsi" 1


&soc {
 pil_gpu: qcom,kgsl-hyp {
  compatible = "qcom,pil-tz-generic";
  qcom,pas-id = <13>;
  qcom,firmware-name = "a660_zap";
  memory-region = <&pil_gpu_micro_code_mem>;
 };

 kgsl_ddr_qos: qcom,kgsl-ddr-qos {
  compatible = "qcom,devfreq-qoslat";
  governor = "powersave";
  operating-points-v2 = <&qoslat_opp_table>;
  mboxes = <&qmp_aop 0>;
 };

 msm_gpu: qcom,kgsl-3d0@3d00000 {
  compatible = "qcom,kgsl-3d0",
   "qcom,adreno-gpu-a642l";
  status = "ok";

  reg = <0x3d00000 0x40000>, <0x3d61000 0x800>,
   <0x3de0000 0x10000>, <0x3d8b000 0x2000>,
   <0x06900000 0x80000>, <0x0636000 0x1000>,
   <0x3d9e000 0x1000>;

  reg-names = "kgsl_3d0_reg_memory", "cx_dbgc", "rscc",
   "isense_cntl", "qdss_gfx", "rdpm_mx",
   "cx_misc";

  interrupts = <0 300 4>;
  interrupt-names = "kgsl_3d0_irq";

  clocks = <&gcc 35>,
   <&gcc 36>,
   <&gpucc 2>,
   <&aopcc 0>,
   <&gpucc 11>,
   <&gpucc 5>,
   <&gpucc 13>,
   <&gpucc 15>;

  clock-names = "gcc_gpu_memnoc_gfx",
    "gcc_gpu_snoc_dvm_gfx",
    "gpu_cc_ahb",
    "apb_pclk",
    "gpu_cc_hlos1_vote_gpu_smmu",
    "gpu_cc_cx_gmu",
    "gpu_cc_hub_aon",
    "gpu_cc_hub_cx_int";

  qcom,chipid = <0x06030500>;
  qcom,gpu-model = "Adreno642Lv1";
  qcom,no-nap;

  qcom,min-access-length = <32>;
  qcom,ubwc-mode = <3>;

  nvmem-cells = <&gpu_speed_bin>, <&gpu_gaming_bin>, <&gpu_model_bin>;
  nvmem-cell-names = "speed_bin", "gaming_bin", "gpu_model";

  qcom,tzone-names = "gpuss-0-usr", "gpuss-1-usr";

  interconnects = <&gem_noc 22 &mc_virt 512>,
   <&epss_l3_cpu 0 &epss_l3_cpu 9>;
  interconnect-names = "gpu_icc_path", "l3_path";

  qcom,bus-table-ddr7 =
   <((0 * 1000000 * 4) / (1024))>,
   <((200 * 1000000 * 4) / (1024))>,
   <((451 * 1000000 * 4) / (1024))>,
   <((547 * 1000000 * 4) / (1024))>,
   <((681 * 1000000 * 4) / (1024))>,
   <((768 * 1000000 * 4) / (1024))>,
   <((1017 * 1000000 * 4) / (1024))>,
   <((1353 * 1000000 * 4) / (1024))>,
   <((1555 * 1000000 * 4) / (1024))>,
   <((1708 * 1000000 * 4) / (1024))>,
   <((2092 * 1000000 * 4) / (1024))>,
   <((2133 * 1000000 * 4) / (1024))>;

  qcom,bus-table-ddr8 =
   <((0 * 1000000 * 4) / (1024))>,
   <((200 * 1000000 * 4) / (1024))>,
   <((451 * 1000000 * 4) / (1024))>,
   <((547 * 1000000 * 4) / (1024))>,
   <((681 * 1000000 * 4) / (1024))>,
   <((768 * 1000000 * 4) / (1024))>,
   <((1555 * 1000000 * 4) / (1024))>,
   <((1708 * 1000000 * 4) / (1024))>,
   <((2092 * 1000000 * 4) / (1024))>,
   <((2736 * 1000000 * 4) / (1024))>,
   <((3196 * 1000000 * 4) / (1024))>;

  qcom,bus-table-cnoc =
   <0>,
   <100>;

  qcom,l3-pwrlevels {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,l3-pwrlevels";

   qcom,l3-pwrlevel@0 {
    reg = <0>;
    qcom,l3-freq = <0>;
   };

   qcom,l3-pwrlevel@1 {
    reg = <1>;
    qcom,l3-freq = <614400000>;
   };

   qcom,l3-pwrlevel@2 {
    reg = <2>;
    qcom,l3-freq = <1516800000>;
   };
  };

  qcom,gpu-models {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible="qcom,gpu-models";

   qcom,gpu-model@0 {
    compatible="qcom,adreno-gpu-a643";
    qcom,gpu-model-id = <172>;
    qcom,gpu-model = "Adreno643v1";
    qcom,vk-device-id = <0x06030501>;
   };

   qcom,gpu-model@1 {
    compatible="qcom,adreno-gpu-a643";
    qcom,gpu-model-id = <190>;
    qcom,gpu-model = "Adreno643v1";
    qcom,vk-device-id = <0x06030501>;
   };
  };

  qcom,gpu-mempools {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "qcom,gpu-mempools";


   qcom,gpu-mempool@0 {
    reg = <0>;
    qcom,mempool-page-size = <4096>;
    qcom,mempool-reserved = <2048>;
    qcom,mempool-allocate;
   };

   qcom,gpu-mempool@1 {
    reg = <1>;
    qcom,mempool-page-size = <8192>;
    qcom,mempool-reserved = <1024>;
    qcom,mempool-allocate;
   };

   qcom,gpu-mempool@2 {
    reg = <2>;
    qcom,mempool-page-size = <65536>;
    qcom,mempool-reserved = <256>;
   };

   qcom,gpu-mempool@3 {
    reg = <3>;
    qcom,mempool-page-size = <1048576>;
    qcom,mempool-reserved = <32>;
   };
  };
# 182 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik-gpu.dtsi"
  qcom,gpu-pwrlevel-bins {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,gpu-pwrlevel-bins";
   qcom,gpu-pwrlevels-0 {
    #address-cells = <1>;
    #size-cells = <0>;

    qcom,speed-bin = <0>;
    qcom,initial-pwrlevel = <5>;

    qcom,gpu-pwrlevel@0 {
     reg = <0>;
     qcom,gpu-freq = <812000000>;
     qcom,level = <320>;

     qcom,bus-freq-ddr7 = <11>;
     qcom,bus-min-ddr7 = <11>;
     qcom,bus-max-ddr7 = <11>;

     qcom,bus-freq-ddr8 = <10>;
     qcom,bus-min-ddr8 = <9>;
     qcom,bus-max-ddr8 = <10>;

     qcom,acd-level = <0x802B5FFD>;
    };

    qcom,gpu-pwrlevel@1 {
     reg = <1>;
     qcom,gpu-freq = <700000000>;
     qcom,level = <256>;

     qcom,bus-freq-ddr7 = <11>;
     qcom,bus-min-ddr7 = <10>;
     qcom,bus-max-ddr7 = <11>;

     qcom,bus-freq-ddr8 = <9>;
     qcom,bus-min-ddr8 = <8>;
     qcom,bus-max-ddr8 = <10>;

     qcom,acd-level = <0x802B5FFD>;
    };

    qcom,gpu-pwrlevel@2 {
     reg = <2>;
     qcom,gpu-freq = <608000000>;
     qcom,level = <224>;

     qcom,bus-freq-ddr7 = <10>;
     qcom,bus-min-ddr7 = <9>;
     qcom,bus-max-ddr7 = <11>;

     qcom,bus-freq-ddr8 = <8>;
     qcom,bus-min-ddr8 = <7>;
     qcom,bus-max-ddr8 = <10>;

     qcom,acd-level = <0x802B5FFD>;
    };

    qcom,gpu-pwrlevel@3 {
     reg = <3>;
     qcom,gpu-freq = <550000000>;
     qcom,level = <192>;

     qcom,bus-freq-ddr7 = <9>;
     qcom,bus-min-ddr7 = <8>;
     qcom,bus-max-ddr7 = <11>;

     qcom,bus-freq-ddr8 = <7>;
     qcom,bus-min-ddr8 = <6>;
     qcom,bus-max-ddr8 = <9>;

     qcom,acd-level = <0x802B5FFD>;
    };

    qcom,gpu-pwrlevel@4 {
     reg = <4>;
     qcom,gpu-freq = <450000000>;
     qcom,level = <128>;

     qcom,bus-freq-ddr7 = <6>;
     qcom,bus-min-ddr7 = <5>;
     qcom,bus-max-ddr7 = <10>;

     qcom,bus-freq-ddr8 = <6>;
     qcom,bus-min-ddr8 = <6>;
     qcom,bus-max-ddr8 = <8>;

     qcom,acd-level = <0x802B5FFD>;
    };

    qcom,gpu-pwrlevel@5 {
     reg = <5>;
     qcom,gpu-freq = <315000000>;
     qcom,level = <64>;

     qcom,bus-freq-ddr7 = <3>;
     qcom,bus-min-ddr7 = <2>;
     qcom,bus-max-ddr7 = <9>;

     qcom,bus-freq-ddr8 = <3>;
     qcom,bus-min-ddr8 = <2>;
     qcom,bus-max-ddr8 = <7>;

     qcom,acd-level = <0x882F5FFD>;
    };
   };

   qcom,gpu-pwrlevels-1 {
    #address-cells = <1>;
    #size-cells = <0>;


    qcom,speed-bin = <172>;
    qcom,initial-pwrlevel = <5>;

    qcom,gpu-pwrlevel@0 {
     reg = <0>;
     qcom,gpu-freq = <812000000>;
     qcom,level = <320>;

     qcom,bus-freq-ddr7 = <11>;
     qcom,bus-min-ddr7 = <11>;
     qcom,bus-max-ddr7 = <11>;

     qcom,bus-freq-ddr8 = <10>;
     qcom,bus-min-ddr8 = <9>;
     qcom,bus-max-ddr8 = <10>;

     qcom,acd-level = <0x802B5FFD>;
    };

    qcom,gpu-pwrlevel@1 {
     reg = <1>;
     qcom,gpu-freq = <700000000>;
     qcom,level = <256>;

     qcom,bus-freq-ddr7 = <11>;
     qcom,bus-min-ddr7 = <10>;
     qcom,bus-max-ddr7 = <11>;

     qcom,bus-freq-ddr8 = <9>;
     qcom,bus-min-ddr8 = <8>;
     qcom,bus-max-ddr8 = <10>;

     qcom,acd-level = <0x802B5FFD>;
    };

    qcom,gpu-pwrlevel@2 {
     reg = <2>;
     qcom,gpu-freq = <608000000>;
     qcom,level = <224>;

     qcom,bus-freq-ddr7 = <10>;
     qcom,bus-min-ddr7 = <9>;
     qcom,bus-max-ddr7 = <11>;

     qcom,bus-freq-ddr8 = <8>;
     qcom,bus-min-ddr8 = <7>;
     qcom,bus-max-ddr8 = <10>;

     qcom,acd-level = <0x802B5FFD>;
    };

    qcom,gpu-pwrlevel@3 {
     reg = <3>;
     qcom,gpu-freq = <550000000>;
     qcom,level = <192>;

     qcom,bus-freq-ddr7 = <9>;
     qcom,bus-min-ddr7 = <8>;
     qcom,bus-max-ddr7 = <11>;

     qcom,bus-freq-ddr8 = <7>;
     qcom,bus-min-ddr8 = <6>;
     qcom,bus-max-ddr8 = <9>;

     qcom,acd-level = <0x802B5FFD>;
    };

    qcom,gpu-pwrlevel@4 {
     reg = <4>;
     qcom,gpu-freq = <450000000>;
     qcom,level = <128>;

     qcom,bus-freq-ddr7 = <6>;
     qcom,bus-min-ddr7 = <5>;
     qcom,bus-max-ddr7 = <10>;

     qcom,bus-freq-ddr8 = <6>;
     qcom,bus-min-ddr8 = <6>;
     qcom,bus-max-ddr8 = <8>;

     qcom,acd-level = <0x802B5FFD>;
    };

    qcom,gpu-pwrlevel@5 {
     reg = <5>;
     qcom,gpu-freq = <315000000>;
     qcom,level = <64>;

     qcom,bus-freq-ddr7 = <3>;
     qcom,bus-min-ddr7 = <2>;
     qcom,bus-max-ddr7 = <9>;

     qcom,bus-freq-ddr8 = <3>;
     qcom,bus-min-ddr8 = <2>;
     qcom,bus-max-ddr8 = <7>;

     qcom,acd-level = <0x882F5FFD>;
    };
   };

   qcom,gpu-pwrlevels-2 {
    #address-cells = <1>;
    #size-cells = <0>;

    qcom,speed-bin = <117>;
    qcom,initial-pwrlevel = <2>;

    qcom,gpu-pwrlevel@0 {
     reg = <0>;
     qcom,gpu-freq = <550000000>;
     qcom,level = <192>;

     qcom,bus-freq-ddr7 = <9>;
     qcom,bus-min-ddr7 = <8>;
     qcom,bus-max-ddr7 = <11>;

     qcom,bus-freq-ddr8 = <7>;
     qcom,bus-min-ddr8 = <6>;
     qcom,bus-max-ddr8 = <9>;

     qcom,acd-level = <0x802B5FFD>;
    };

    qcom,gpu-pwrlevel@1 {
     reg = <1>;
     qcom,gpu-freq = <450000000>;
     qcom,level = <128>;

     qcom,bus-freq-ddr7 = <6>;
     qcom,bus-min-ddr7 = <5>;
     qcom,bus-max-ddr7 = <10>;

     qcom,bus-freq-ddr8 = <6>;
     qcom,bus-min-ddr8 = <6>;
     qcom,bus-max-ddr8 = <8>;

     qcom,acd-level = <0x802B5FFD>;
    };

    qcom,gpu-pwrlevel@2 {
     reg = <2>;
     qcom,gpu-freq = <315000000>;
     qcom,level = <64>;

     qcom,bus-freq-ddr7 = <3>;
     qcom,bus-min-ddr7 = <2>;
     qcom,bus-max-ddr7 = <9>;

     qcom,bus-freq-ddr8 = <3>;
     qcom,bus-min-ddr8 = <2>;
     qcom,bus-max-ddr8 = <7>;

     qcom,acd-level = <0x882F5FFD>;
    };
   };
   qcom,gpu-pwrlevels-3 {
    #address-cells = <1>;
    #size-cells = <0>;

    qcom,speed-bin = <96>;
    qcom,initial-pwrlevel = <1>;

    qcom,gpu-pwrlevel@0 {
     reg = <0>;
     qcom,gpu-freq = <450000000>;
     qcom,level = <128>;

     qcom,bus-freq-ddr7 = <6>;
     qcom,bus-min-ddr7 = <5>;
     qcom,bus-max-ddr7 = <10>;

     qcom,bus-freq-ddr8 = <6>;
     qcom,bus-min-ddr8 = <6>;
     qcom,bus-max-ddr8 = <8>;

     qcom,acd-level = <0x802B5FFD>;
    };

    qcom,gpu-pwrlevel@1 {
     reg = <1>;
     qcom,gpu-freq = <315000000>;
     qcom,level = <64>;

     qcom,bus-freq-ddr7 = <3>;
     qcom,bus-min-ddr7 = <2>;
     qcom,bus-max-ddr7 = <9>;

     qcom,bus-freq-ddr8 = <3>;
     qcom,bus-min-ddr8 = <2>;
     qcom,bus-max-ddr8 = <7>;

     qcom,acd-level = <0x882F5FFD>;
    };
   };

   qcom,gpu-pwrlevels-4 {
    #address-cells = <1>;
    #size-cells = <0>;

    qcom,speed-bin = <129>;
    qcom,initial-pwrlevel = <3>;

    qcom,gpu-pwrlevel@0 {
     reg = <0>;
     qcom,gpu-freq = <608000000>;
     qcom,level = <224>;

     qcom,bus-freq-ddr7 = <10>;
     qcom,bus-min-ddr7 = <9>;
     qcom,bus-max-ddr7 = <11>;

     qcom,bus-freq-ddr8 = <8>;
     qcom,bus-min-ddr8 = <7>;
     qcom,bus-max-ddr8 = <10>;

     qcom,acd-level = <0x802B5FFD>;
    };

    qcom,gpu-pwrlevel@1 {
     reg = <1>;
     qcom,gpu-freq = <550000000>;
     qcom,level = <192>;

     qcom,bus-freq-ddr7 = <9>;
     qcom,bus-min-ddr7 = <8>;
     qcom,bus-max-ddr7 = <11>;

     qcom,bus-freq-ddr8 = <7>;
     qcom,bus-min-ddr8 = <6>;
     qcom,bus-max-ddr8 = <9>;

     qcom,acd-level = <0x802B5FFD>;
    };

    qcom,gpu-pwrlevel@2 {
     reg = <2>;
     qcom,gpu-freq = <450000000>;
     qcom,level = <128>;

     qcom,bus-freq-ddr7 = <6>;
     qcom,bus-min-ddr7 = <5>;
     qcom,bus-max-ddr7 = <10>;

     qcom,bus-freq-ddr8 = <6>;
     qcom,bus-min-ddr8 = <6>;
     qcom,bus-max-ddr8 = <8>;

     qcom,acd-level = <0x802B5FFD>;
    };

    qcom,gpu-pwrlevel@3 {
     reg = <3>;
     qcom,gpu-freq = <315000000>;
     qcom,level = <64>;

     qcom,bus-freq-ddr7 = <3>;
     qcom,bus-min-ddr7 = <2>;
     qcom,bus-max-ddr7 = <9>;

     qcom,bus-freq-ddr8 = <3>;
     qcom,bus-min-ddr8 = <2>;
     qcom,bus-max-ddr8 = <7>;

     qcom,acd-level = <0x882F5FFD>;
    };
   };

   qcom,gpu-pwrlevels-5 {
    #address-cells = <1>;
    #size-cells = <0>;

    qcom,speed-bin = <148>;
    qcom,initial-pwrlevel = <4>;

    qcom,gpu-pwrlevel@0 {
     reg = <0>;
     qcom,gpu-freq = <700000000>;
     qcom,level = <256>;

     qcom,bus-freq-ddr7 = <11>;
     qcom,bus-min-ddr7 = <10>;
     qcom,bus-max-ddr7 = <11>;

     qcom,bus-freq-ddr8 = <9>;
     qcom,bus-min-ddr8 = <8>;
     qcom,bus-max-ddr8 = <10>;

     qcom,acd-level = <0x802B5FFD>;
    };

    qcom,gpu-pwrlevel@1 {
     reg = <1>;
     qcom,gpu-freq = <608000000>;
     qcom,level = <224>;

     qcom,bus-freq-ddr7 = <10>;
     qcom,bus-min-ddr7 = <9>;
     qcom,bus-max-ddr7 = <11>;

     qcom,bus-freq-ddr8 = <8>;
     qcom,bus-min-ddr8 = <7>;
     qcom,bus-max-ddr8 = <10>;

     qcom,acd-level = <0x802B5FFD>;
    };

    qcom,gpu-pwrlevel@2 {
     reg = <2>;
     qcom,gpu-freq = <550000000>;
     qcom,level = <192>;

     qcom,bus-freq-ddr7 = <9>;
     qcom,bus-min-ddr7 = <8>;
     qcom,bus-max-ddr7 = <11>;

     qcom,bus-freq-ddr8 = <7>;
     qcom,bus-min-ddr8 = <6>;
     qcom,bus-max-ddr8 = <9>;

     qcom,acd-level = <0x802B5FFD>;
    };

    qcom,gpu-pwrlevel@3 {
     reg = <3>;
     qcom,gpu-freq = <450000000>;
     qcom,level = <128>;

     qcom,bus-freq-ddr7 = <6>;
     qcom,bus-min-ddr7 = <5>;
     qcom,bus-max-ddr7 = <10>;

     qcom,bus-freq-ddr8 = <6>;
     qcom,bus-min-ddr8 = <6>;
     qcom,bus-max-ddr8 = <8>;

     qcom,acd-level = <0x802B5FFD>;
    };

    qcom,gpu-pwrlevel@4 {
     reg = <4>;
     qcom,gpu-freq = <315000000>;
     qcom,level = <64>;

     qcom,bus-freq-ddr7 = <3>;
     qcom,bus-min-ddr7 = <2>;
     qcom,bus-max-ddr7 = <9>;

     qcom,bus-freq-ddr8 = <3>;
     qcom,bus-min-ddr8 = <2>;
     qcom,bus-max-ddr8 = <7>;

     qcom,acd-level = <0x882F5FFD>;
    };
   };
  };
 };

 kgsl_msm_iommu: qcom,kgsl-iommu@3da0000 {
  compatible = "qcom,kgsl-smmu-v2";
  reg = <0x03da0000 0x20000>;

  vddcx-supply = <&gpu_cx_gdsc>;

  gfx3d_user: gfx3d_user {
   compatible = "qcom,smmu-kgsl-cb";
   iommus = <&kgsl_smmu 0x0 0x400>;
   qcom,iommu-dma = "disabled";
  };

  gfx3d_lpac: gfx3d_lpac {
   compatible = "qcom,smmu-kgsl-cb";
   iommus = <&kgsl_smmu 0x1 0x400>;
   qcom,iommu-dma = "disabled";
  };

  gfx3d_secure: gfx3d_secure {
   compatible = "qcom,smmu-kgsl-cb";
   iommus = <&kgsl_smmu 0x2 0x400>;
   qcom,iommu-dma = "disabled";
  };
 };

 gmu: qcom,gmu@3d69000 {
  compatible = "qcom,gpu-gmu";

  reg = <0x3d6a000 0x34000>,
   <0xb290000 0x10000>;

  reg-names = "kgsl_gmu_reg",
   "kgsl_gmu_pdc_cfg";

  interrupts = <0 304 4>,
   <0 305 4>;
  interrupt-names = "kgsl_hfi_irq", "kgsl_gmu_irq";

  regulator-names = "vddcx", "vdd";

  iommus = <&kgsl_smmu 0x5 0x400>;
  qcom,iommu-dma = "disabled";

  vddcx-supply = <&gpu_cx_gdsc>;
  vdd-supply = <&gpu_gx_gdsc>;

  clocks = <&gpucc 5>,
   <&gpucc 8>,
   <&gcc 18>,
   <&gcc 35>,
   <&gpucc 2>,
   <&gpucc 15>,
   <&gpucc 11>;

  clock-names = "gmu_clk", "cxo_clk", "axi_clk",
   "memnoc_clk", "ahb_clk", "hub_clk", "smmu_vote";

  mboxes = <&qmp_aop 0>;
  mbox-names = "aop";
 };
};
# 5554 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik-thermal.dtsi" 1
# 1 "/home/rayan/st/kernel/msm-5.4/scripts/dtc/include-prefixes/dt-bindings/thermal/thermal_qti.h" 1




# 1 "/home/rayan/st/kernel/msm-5.4/scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 6 "/home/rayan/st/kernel/msm-5.4/scripts/dtc/include-prefixes/dt-bindings/thermal/thermal_qti.h" 2
# 2 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik-thermal.dtsi" 2
# 1 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/lahaina-thermal-modem.dtsi" 1
&qmi_tmd {
 modem {
  qcom,instance-id = <0x0>;

  modem_pa: modem_pa {
   qcom,qmi-dev-name = "pa";
   #cooling-cells = <2>;
  };

  modem_pa_fr1: modem_pa_fr1 {
   qcom,qmi-dev-name = "pa_fr1";
   #cooling-cells = <2>;
  };

  modem_skin: modem_skin {
   qcom,qmi-dev-name = "modem_skin";
   #cooling-cells = <2>;
  };

  modem_mmw_skin0: modem_mmw_skin0 {
   qcom,qmi-dev-name = "mmw_skin0";
   #cooling-cells = <2>;
  };

  modem_mmw_skin1: modem_mmw_skin1 {
   qcom,qmi-dev-name = "mmw_skin1";
   #cooling-cells = <2>;
  };

  modem_mmw_skin2: modem_mmw_skin2 {
   qcom,qmi-dev-name = "mmw_skin2";
   #cooling-cells = <2>;
  };

  modem_mmw_skin3: modem_mmw_skin3 {
   qcom,qmi-dev-name = "mmw_skin3";
   #cooling-cells = <2>;
  };

  modem_pa_dsc: modem_pa_dsc {
   qcom,qmi-dev-name = "pa_dsc";
   #cooling-cells = <2>;
  };

  modem_pa_fr1_dsc: modem_pa_fr1_dsc {
   qcom,qmi-dev-name = "pa_fr1_dsc";
   #cooling-cells = <2>;
  };

  modem_tj: modem_tj {
   qcom,qmi-dev-name = "modem";
   #cooling-cells = <2>;
  };

  modem_skin_lte_dsc: modem_skin_lte_dsc {
   qcom,qmi-dev-name = "modem_skin_lte_dsc";
   #cooling-cells = <2>;
  };

  modem_skin_nr_dsc: modem_skin_nr_dsc {
   qcom,qmi-dev-name = "modem_skin_nr_dsc";
   #cooling-cells = <2>;
  };

  modem_mmw_skin0_dsc: modem_mmw_skin0_dsc {
   qcom,qmi-dev-name = "mmw_skin0_dsc";
   #cooling-cells = <2>;
  };

  modem_mmw_skin1_dsc: modem_mmw_skin1_dsc {
   qcom,qmi-dev-name = "mmw_skin1_dsc";
   #cooling-cells = <2>;
  };

  modem_mmw_skin2_dsc: modem_mmw_skin2_dsc {
   qcom,qmi-dev-name = "mmw_skin2_dsc";
   #cooling-cells = <2>;
  };

  modem_mmw_skin3_dsc: modem_mmw_skin3_dsc {
   qcom,qmi-dev-name = "mmw_skin3_dsc";
   #cooling-cells = <2>;
  };

  modem_mmw0: modem_mmw0 {
   qcom,qmi-dev-name = "mmw0";
   #cooling-cells = <2>;
  };

  modem_mmw1: modem_mmw1 {
   qcom,qmi-dev-name = "mmw1";
   #cooling-cells = <2>;
  };

  modem_mmw2: modem_mmw2 {
   qcom,qmi-dev-name = "mmw2";
   #cooling-cells = <2>;
  };

  modem_mmw3: modem_mmw3 {
   qcom,qmi-dev-name = "mmw3";
   #cooling-cells = <2>;
  };

  modem_bcl: modem_bcl {
   qcom,qmi-dev-name = "vbatt_low";
   #cooling-cells = <2>;
  };

  modem_charge_state: modem_charge_state {
   qcom,qmi-dev-name = "charge_state";
   #cooling-cells = <2>;
  };

  modem_wlan: modem_wlan {
   qcom,qmi-dev-name = "wlan";
   #cooling-cells = <2>;
  };
 };
};

&soc {
 qmi_sensor: qmi-ts-sensors {
  compatible = "qcom,qmi-sensors";
  #thermal-sensor-cells = <1>;

  modem {
   qcom,instance-id = <0x0>;
   qcom,qmi-sensor-names = "pa",
      "pa_1",
      "qfe_wtr0",
      "modem_tsens",
      "qfe_mmw0",
      "qfe_mmw1",
      "qfe_mmw2",
      "qfe_mmw3",
      "xo_therm",
      "qfe_mmw_streamer0",
      "qfe_mmw0_mod",
      "qfe_mmw1_mod",
      "qfe_mmw2_mod",
      "qfe_mmw3_mod",
      "qfe_ret_pa0",
      "qfe_wtr_pa0",
      "qfe_wtr_pa1",
      "qfe_wtr_pa2",
      "qfe_wtr_pa3",
      "sys_therm1",
      "sys_therm2",
      "modem_tsens1",
      "mmw_pa1",
      "mmw_pa2",
      "mmw_pa3",
      "sdr_mmw_therm";
  };
 };
};

&thermal_zones {
 modem-lte-sub6-pa1 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +0)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-lte-sub6-pa2 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +1)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +6)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +7)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw2-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +8)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw3-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +9)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-skin-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +10)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-wifi-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +23)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-ambient-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +24)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-streamer-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +13)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw0-mod-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +14)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw1-mod-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +15)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw2-mod-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +16)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw3-mod-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +17)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw-pa1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +26)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw-pa2-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +27)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw-pa3-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +28)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-sdr-mmw-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +29)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 mdmss-1-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens1 9>;
  trips {
   mdmss10_config: active-config0 {
    temperature = <95000>;
    hysteresis = <3000>;
    type = "passive";
   };

   mdmss11_config: active-config1 {
    temperature = <98000>;
    hysteresis = <2000>;
    type = "passive";
   };

   mdmss12_config: active-config2 {
    temperature = <105000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };

  cooling-maps {
   mdmss10_cdev {
    trip = <&mdmss10_config>;
    cooling-device = <&modem_tj 1 1>;
   };

   mdmss11_cdev {
    trip = <&mdmss11_config>;
    cooling-device = <&modem_tj 2 2>;
   };

   mdmss12_cdev {
    trip = <&mdmss12_config>;
    cooling-device = <&modem_tj 3 3>;
   };
  };
 };

 mdmss-2-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens1 10>;
  trips {
   mdmss20_config: active-config0 {
    temperature = <95000>;
    hysteresis = <3000>;
    type = "passive";
   };

   mdmss21_config: active-config1 {
    temperature = <98000>;
    hysteresis = <2000>;
    type = "passive";
   };

   mdmss22_config: active-config2 {
    temperature = <105000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };

  cooling-maps {
   mdmss20_cdev {
    trip = <&mdmss20_config>;
    cooling-device = <&modem_tj 1 1>;
   };

   mdmss21_cdev {
    trip = <&mdmss21_config>;
    cooling-device = <&modem_tj 2 2>;
   };

   mdmss22_cdev {
    trip = <&mdmss22_config>;
    cooling-device = <&modem_tj 3 3>;
   };
  };
 };
};
# 3 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik-thermal.dtsi" 2

&soc {
 tsens0:tsens@c222000 {
  compatible = "qcom,tsens26xx";
  reg = <0x0C222000 0x8>,
   <0x0C263000 0x1ff>;
  reg-names = "tsens_srot_physical",
   "tsens_tm_physical";
  interrupts-extended = <&intc 0 506 4>,
    <&intc 0 508 4>,
    <&pdc 20 1>;
  interrupt-names = "tsens-upper-lower",
    "tsens-critical",
    "tsens-0C";
  #thermal-sensor-cells = <1>;
 };

 tsens1:tsens@c223000 {
  compatible = "qcom,tsens26xx";
  reg = <0x0C223000 0x8>,
   <0x0C265000 0x1ff>;
  reg-names = "tsens_srot_physical",
   "tsens_tm_physical";
  interrupts-extended = <&intc 0 507 4>,
    <&intc 0 509 4>,
    <&pdc 21 1>;
  interrupt-names = "tsens-upper-lower",
    "tsens-critical",
    "tsens-0C";
  #thermal-sensor-cells = <1>;
 };

 qmi-ts-sensors {
  modem {
   qcom,qmi-sensor-names = "pa",
      "pa_1",
      "qfe_wtr0",
      "modem_tsens",
      "qfe_mmw0",
      "qfe_mmw1",
      "qfe_mmw2",
      "qfe_mmw3",
      "xo_therm",
      "qfe_mmw_streamer0",
      "qfe_mmw0_mod",
      "qfe_mmw1_mod",
      "qfe_mmw2_mod",
      "qfe_mmw3_mod",
      "qfe_ret_pa0",
      "qfe_wtr_pa0",
      "qfe_wtr_pa1",
      "qfe_wtr_pa2",
      "qfe_wtr_pa3",
      "sys_therm1",
      "modem_tsens1",
      "mmw_pa1",
      "mmw_pa2",
      "mmw_pa3",
      "msm_skin_therm";
  };
 };

 mx_sdpm@0x00636000 {
  compatible = "qcom,sdpm";
  reg = <0x00636000 0x1000>;
  clock-names = "cam_cc_ipe", "disp_cc_mdss_mdp";
  clocks = <&camcc 87>,
   <&dispcc 28>;
  cam_cc_ipe-supply = <&cam_cc_ipe_0_gdsc>;
  csr-id = <1 4>;
  status = "disabled";
 };

 cx_sdpm@0x00634000 {
  compatible = "qcom,sdpm";
  reg = <0x00634000 0x1000>;
  clock-names = "cam_cc_ipe", "disp_cc_mdss_mdp";
  clocks = <&camcc 87>,
   <&dispcc 28>;
  cam_cc_ipe-supply = <&cam_cc_ipe_0_gdsc>;
  csr-id = <0 2>;
  status = "disabled";
 };

 mx_pe: mx_rdpm_pe@0x00637000 {
  compatible = "qcom,policy-engine";
  #thermal-sensor-cells = <0>;
  reg = <0x00637000 0x1000>;
  interrupts = <0 237 4>;
  status = "disabled";
 };

 cx_pe: cx_rdpm_pe@0x00635000 {
  compatible = "qcom,policy-engine";
  #thermal-sensor-cells = <0>;
  reg = <0x00635000 0x1000>;
  interrupts = <0 243 4>;
  status = "disabled";
 };
};

&qmi_tmd {
 modem {
  modem_current: modem_current {
   qcom,qmi-dev-name = "modem_current";
   #cooling-cells = <2>;
  };

  modem_bw_backoff: modem_bw_backoff {
   qcom,qmi-dev-name = "modem_bw_backoff";
   #cooling-cells = <2>;
  };

  modem_wlan_bw: modem_wlan_bw {
   qcom,qmi-dev-name = "wlan_bw";
   #cooling-cells = <2>;
  };
 };

 cdsp {
  qcom,instance-id = <0x43>;

  cdsp_sw: cdsp {
   qcom,qmi-dev-name = "cdsp_sw";
   #cooling-cells = <2>;
  };

  cdsp_hw: cdsp_hw {
   qcom,qmi-dev-name = "cdsp_hw";
   #cooling-cells = <2>;
  };
 };
};

&cpufreq_hw {
 qcom,cpu-isolation {
  compatible = "qcom,cpu-isolate";
  cpu0_isolate: cpu0-isolate {
   qcom,cpu = <&CPU0>;
   #cooling-cells = <2>;
  };

  cpu1_isolate: cpu1-isolate {
   qcom,cpu = <&CPU1>;
   #cooling-cells = <2>;
  };

  cpu2_isolate: cpu2-isolate {
   qcom,cpu = <&CPU2>;
   #cooling-cells = <2>;
  };

  cpu3_isolate: cpu3-isolate {
   qcom,cpu = <&CPU3>;
   #cooling-cells = <2>;
  };

  cpu4_isolate: cpu4-isolate {
   qcom,cpu = <&CPU4>;
   #cooling-cells = <2>;
  };

  cpu5_isolate: cpu5-isolate {
   qcom,cpu = <&CPU5>;
   #cooling-cells = <2>;
  };

  cpu6_isolate: cpu6-isolate {
   qcom,cpu = <&CPU6>;
   #cooling-cells = <2>;
  };

  cpu7_isolate: cpu7-isolate {
   qcom,cpu = <&CPU7>;
   #cooling-cells = <2>;
  };
 };

 qcom,cpu-hotplug {
  compatible = "qcom,cpu-hotplug";
  cpu0_hotplug: cpu0-hotplug {
   qcom,cpu = <&CPU0>;
   #cooling-cells = <2>;
  };

  cpu1_hotplug: cpu1-hotplug {
   qcom,cpu = <&CPU1>;
   #cooling-cells = <2>;
  };

  cpu2_hotplug: cpu2-hotplug {
   qcom,cpu = <&CPU2>;
   #cooling-cells = <2>;
  };

  cpu3_hotplug: cpu3-hotplug {
   qcom,cpu = <&CPU3>;
   #cooling-cells = <2>;
  };

  cpu4_hotplug: cpu4-hotplug {
   qcom,cpu = <&CPU4>;
   #cooling-cells = <2>;
  };

  cpu5_hotplug: cpu5-hotplug {
   qcom,cpu = <&CPU5>;
   #cooling-cells = <2>;
  };

  cpu6_hotplug: cpu6-hotplug {
   qcom,cpu = <&CPU6>;
   #cooling-cells = <2>;
  };

  cpu7_hotplug: cpu7-hotplug {
   qcom,cpu = <&CPU7>;
   #cooling-cells = <2>;
  };
 };

 qcom,limits-dcvs {
  compatible = "qcom,msm-hw-limits";
  isens_vref_0p8-supply = <&pm8350c_l10_ao>;
  isens-vref-0p8-settings = <880000 880000 30000>;
  isens_vref_1p8-supply = <&pm8350c_l1_ao>;
  isens-vref-1p8-settings = <1800000 1800000 20000>;
 };

 qcom,cpu-voltage-cdev {
  compatible = "qcom,cc-cooling-devices";
  apc1_cluster: thermal-cluster-4-7 {
   qcom,cluster0 = <&CPU4 &CPU5 &CPU6>;
   qcom,cluster1 = <&CPU7>;
   #cooling-cells = <2>;
  };
 };
};

&msm_gpu {
 #cooling-cells = <2>;
};

&thermal_zones {
 /delete-node/ modem-sdr-mmw-usr;
 /delete-node/ modem-ambient-usr;
 /delete-node/ mdmss-1-step;
 /delete-node/ mdmss-2-step;

 msm-skin-therm-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x0 +30)>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-0-0-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 1>;
  thermal-governor = "step_wise";
  trips {
   cpu00_config: cpu00-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };

   cpu00_config1: cpu00-config1 {
    temperature = <112000>;
    hysteresis = <12000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu00_cdev {
    trip = <&cpu00_config>;
    cooling-device = <&cpu0_isolate 1 1>;
   };

   cpu00_cdev2 {
    trip = <&cpu00_config1>;
    cooling-device = <&cpu0_hotplug 1 1>;
   };
  };
 };

 cpu-0-1-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 2>;
  thermal-governor = "step_wise";
  trips {
   cpu01_config: cpu01-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };

   cpu01_config1: cpu01-config1 {
    temperature = <112000>;
    hysteresis = <12000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu01_cdev {
    trip = <&cpu01_config>;
    cooling-device = <&cpu1_isolate 1 1>;
   };

   cpu01_cdev2 {
    trip = <&cpu01_config1>;
    cooling-device = <&cpu1_hotplug 1 1>;
   };
  };
 };

 cpu-0-2-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 3>;
  thermal-governor = "step_wise";
  trips {
   cpu02_config: cpu02-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };

   cpu02_config1: cpu02-config1 {
    temperature = <112000>;
    hysteresis = <12000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu02_cdev {
    trip = <&cpu02_config>;
    cooling-device = <&cpu2_isolate 1 1>;
   };

   cpu02_cdev2 {
    trip = <&cpu02_config1>;
    cooling-device = <&cpu2_hotplug 1 1>;
   };
  };
 };

 cpu-0-3-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 4>;
  thermal-governor = "step_wise";
  trips {
   cpu03_config: cpu03-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };

   cpu03_config1: cpu03-config1 {
    temperature = <112000>;
    hysteresis = <12000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu03_cdev {
    trip = <&cpu03_config>;
    cooling-device = <&cpu3_isolate 1 1>;
   };

   cpu03_cdev2 {
    trip = <&cpu03_config1>;
    cooling-device = <&cpu3_hotplug 1 1>;
   };
  };
 };

 cpu-1-0-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 7>;
  thermal-governor = "step_wise";
  trips {
   cpu10_config: cpu10-config {
    temperature = <108000>;
    hysteresis = <8000>;
    type = "passive";
   };

   cpu10_config1: cpu10-config1 {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu10_cdev {
    trip = <&cpu10_config>;
    cooling-device = <&cpu4_isolate 1 1>;
   };

   cpu10_cdev1 {
    trip = <&cpu10_config>;
    cooling-device = <&apc1_cluster ((~0) - 1)
       ((~0) - 1)>;
   };

   cpu10_cdev2 {
    trip = <&cpu10_config1>;
    cooling-device = <&cpu4_hotplug 1 1>;
   };
  };
 };

 cpu-1-1-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 8>;
  thermal-governor = "step_wise";
  trips {
   cpu11_config: cpu11-config {
    temperature = <108000>;
    hysteresis = <8000>;
    type = "passive";
   };

   cpu11_config1: cpu11-config1 {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu11_cdev {
    trip = <&cpu11_config>;
    cooling-device = <&cpu4_isolate 1 1>;
   };

   cpu11_cdev1 {
    trip = <&cpu11_config>;
    cooling-device = <&apc1_cluster ((~0) - 1)
       ((~0) - 1)>;
   };

   cpu11_cdev2 {
    trip = <&cpu11_config1>;
    cooling-device = <&cpu4_hotplug 1 1>;
   };
  };
 };

 cpu-1-2-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 9>;
  thermal-governor = "step_wise";
  trips {
   cpu12_config: cpu12-config {
    temperature = <108000>;
    hysteresis = <8000>;
    type = "passive";
   };

   cpu12_config1: cpu12-config1 {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu12_cdev {
    trip = <&cpu12_config>;
    cooling-device = <&cpu5_isolate 1 1>;
   };

   cpu12_cdev1 {
    trip = <&cpu12_config>;
    cooling-device = <&apc1_cluster ((~0) - 1)
       ((~0) - 1)>;
   };

   cpu12_cdev2 {
    trip = <&cpu12_config1>;
    cooling-device = <&cpu5_hotplug 1 1>;
   };
  };
 };

 cpu-1-3-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 10>;
  thermal-governor = "step_wise";
  trips {
   cpu13_config: cpu13-config {
    temperature = <108000>;
    hysteresis = <8000>;
    type = "passive";
   };

   cpu13_config1: cpu13-config1 {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu13_cdev {
    trip = <&cpu13_config>;
    cooling-device = <&cpu5_isolate 1 1>;
   };

   cpu13_cdev1 {
    trip = <&cpu13_config>;
    cooling-device = <&apc1_cluster ((~0) - 1)
       ((~0) - 1)>;
   };

   cpu13_cdev2 {
    trip = <&cpu13_config1>;
    cooling-device = <&cpu5_hotplug 1 1>;
   };
  };
 };

 cpu-1-4-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 11>;
  thermal-governor = "step_wise";
  trips {
   cpu14_config: cpu14-config {
    temperature = <108000>;
    hysteresis = <8000>;
    type = "passive";
   };

   cpu14_config1: cpu14-config1 {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu14_cdev {
    trip = <&cpu14_config>;
    cooling-device = <&cpu6_isolate 1 1>;
   };

   cpu14_cdev1 {
    trip = <&cpu14_config>;
    cooling-device = <&apc1_cluster ((~0) - 1)
       ((~0) - 1)>;
   };

   cpu14_cdev2 {
    trip = <&cpu14_config1>;
    cooling-device = <&cpu6_hotplug 1 1>;
   };
  };
 };

 cpu-1-5-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 12>;
  thermal-governor = "step_wise";
  trips {
   cpu15_config: cpu15-config {
    temperature = <108000>;
    hysteresis = <8000>;
    type = "passive";
   };

   cpu15_config1: cpu15-config1 {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu15_cdev {
    trip = <&cpu15_config>;
    cooling-device = <&cpu6_isolate 1 1>;
   };

   cpu15_cdev1 {
    trip = <&cpu15_config>;
    cooling-device = <&apc1_cluster ((~0) - 1)
       ((~0) - 1)>;
   };

   cpu15_cdev2 {
    trip = <&cpu15_config1>;
    cooling-device = <&cpu6_hotplug 1 1>;
   };
  };
 };

 cpu-1-6-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 13>;
  thermal-governor = "step_wise";
  trips {
   cpu16_config: cpu16-config {
    temperature = <108000>;
    hysteresis = <8000>;
    type = "passive";
   };

   cpu16_config1: cpu16-config1 {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu16_cdev {
    trip = <&cpu16_config>;
    cooling-device = <&cpu7_isolate 1 1>;
   };

   cpu16_cdev2 {
    trip = <&cpu16_config1>;
    cooling-device = <&cpu7_hotplug 1 1>;
   };
  };
 };

 cpu-1-7-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 14>;
  thermal-governor = "step_wise";
  trips {
   cpu17_config: cpu17-config {
    temperature = <108000>;
    hysteresis = <8000>;
    type = "passive";
   };

   cpu17_config1: cpu17-config1 {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu17_cdev {
    trip = <&cpu17_config>;
    cooling-device = <&cpu7_isolate 1 1>;
   };

   cpu17_cdev2 {
    trip = <&cpu17_config1>;
    cooling-device = <&cpu7_hotplug 1 1>;
   };
  };
 };

 gpuss-0-step {
  polling-delay-passive = <10>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens1 1>;
  trips {
   gpuss0_config: active-config0 {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };
  };

  cooling-maps {
   gpu_cdev {
    trip = <&gpuss0_config>;
    cooling-device = <&msm_gpu (~0)
       (~0)>;
   };
  };
 };

 gpuss-1-step {
  polling-delay-passive = <10>;
  polling-delay = <100>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens1 2>;
  trips {
   gpuss1_config: active-config0 {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };
  };

  cooling-maps {
   gpu_cdev {
    trip = <&gpuss1_config>;
    cooling-device = <&msm_gpu (~0)
       (~0)>;
   };
  };
 };

 nspss-0-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens1 3>;
  trips {
   nspss0_trip: nspss0-trip {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };

  cooling-maps {
   cdsp_cdev {
    trip = <&nspss0_trip>;
    cooling-device = <&cdsp_sw 4 4>;
   };

   gpu_cdev {
    trip = <&nspss0_trip>;

    cooling-device = <&msm_gpu ((~0) - 1)
       ((~0) - 1)>;
   };

   modem_pa_cdev {
    trip = <&nspss0_trip>;
    cooling-device = <&modem_pa 3 3>;
   };
  };
 };

 nspss-1-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens1 4>;
  trips {
   nspss1_trip: nspss1-trip {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };

  cooling-maps {
   cdsp_cdev {
    trip = <&nspss1_trip>;
    cooling-device = <&cdsp_sw 4 4>;
   };

   gpu_cdev {
    trip = <&nspss1_trip>;

    cooling-device = <&msm_gpu ((~0) - 1)
       ((~0) - 1)>;
   };

   modem_pa_cdev {
    trip = <&nspss1_trip>;
    cooling-device = <&modem_pa 3 3>;
   };
  };
 };

 video-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens1 5>;
  trips {
   video_trip: video-trip {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };

  cooling-maps {
   cdsp_cdev {
    trip = <&video_trip>;
    cooling-device = <&cdsp_sw 4 4>;
   };

   gpu_cdev {
    trip = <&video_trip>;

    cooling-device = <&msm_gpu ((~0) - 1)
       ((~0) - 1)>;
   };

   modem_pa_cdev {
    trip = <&video_trip>;
    cooling-device = <&modem_pa 3 3>;
   };
  };
 };

 mdmss-0-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens1 7>;
  trips {
   mdmss0_trip0: mdmss0-trip0 {
    temperature = <95000>;
    hysteresis = <15000>;
    type = "passive";
   };

   mdmss0_trip1: mdmss0-trip1 {
    temperature = <105000>;
    hysteresis = <15000>;
    type = "passive";
   };

   mdmss0_trip2: mdmss0-trip2 {
    temperature = <115000>;
    hysteresis = <15000>;
    type = "passive";
   };
  };

  cooling-maps {
   mdmss0_cdev0 {
    trip = <&mdmss0_trip0>;
    cooling-device = <&modem_tj 1 1>;
   };

   mdmss0_cdev1 {
    trip = <&mdmss0_trip1>;
    cooling-device = <&modem_tj 2 2>;
   };

   mdmss0_cdev2 {
    trip = <&mdmss0_trip2>;
    cooling-device = <&modem_tj 3 3>;
   };
  };
 };

 mdmss-1-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens1 8>;
  trips {
   mdmss1_trip0: mdmss1-trip0 {
    temperature = <95000>;
    hysteresis = <15000>;
    type = "passive";
   };

   mdmss1_trip1: mdmss1-trip1 {
    temperature = <105000>;
    hysteresis = <15000>;
    type = "passive";
   };

   mdmss1_trip2: mdmss1-trip2 {
    temperature = <115000>;
    hysteresis = <15000>;
    type = "passive";
   };
  };

  cooling-maps {
   mdmss1_cdev0 {
    trip = <&mdmss1_trip0>;
    cooling-device = <&modem_tj 1 1>;
   };

   mdmss1_cdev1 {
    trip = <&mdmss1_trip1>;
    cooling-device = <&modem_tj 2 2>;
   };

   mdmss1_cdev2 {
    trip = <&mdmss1_trip2>;
    cooling-device = <&modem_tj 3 3>;
   };
  };
 };

 mdmss-2-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens1 9>;
  trips {
   mdmss2_trip0: mdmss2-trip0 {
    temperature = <95000>;
    hysteresis = <15000>;
    type = "passive";
   };

   mdmss2_trip1: mdmss2-trip1 {
    temperature = <105000>;
    hysteresis = <15000>;
    type = "passive";
   };

   mdmss2_trip2: mdmss2-trip2 {
    temperature = <115000>;
    hysteresis = <15000>;
    type = "passive";
   };
  };

  cooling-maps {
   mdmss2_cdev0 {
    trip = <&mdmss2_trip0>;
    cooling-device = <&modem_tj 1 1>;
   };

   mdmss2_cdev1 {
    trip = <&mdmss2_trip1>;
    cooling-device = <&modem_tj 2 2>;
   };

   mdmss2_cdev2 {
    trip = <&mdmss2_trip2>;
    cooling-device = <&modem_tj 3 3>;
   };
  };
 };

 mdmss-3-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens1 10>;
  trips {
   mdmss3_trip0: mdmss3-trip0 {
    temperature = <95000>;
    hysteresis = <15000>;
    type = "passive";
   };

   mdmss3_trip1: mdmss3-trip1 {
    temperature = <105000>;
    hysteresis = <15000>;
    type = "passive";
   };

   mdmss3_trip2: mdmss3-trip2 {
    temperature = <115000>;
    hysteresis = <15000>;
    type = "passive";
   };
  };

  cooling-maps {
   mdmss3_cdev0 {
    trip = <&mdmss3_trip0>;
    cooling-device = <&modem_tj 1 1>;
   };

   mdmss3_cdev1 {
    trip = <&mdmss3_trip1>;
    cooling-device = <&modem_tj 2 2>;
   };

   mdmss3_cdev2 {
    trip = <&mdmss3_trip2>;
    cooling-device = <&modem_tj 3 3>;
   };
  };
 };

 camera-0-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens1 11>;
  trips {
   camera_trip: camera-trip {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };

  cooling-maps {
   cdsp_cdev {
    trip = <&camera_trip>;
    cooling-device = <&cdsp_sw 4 4>;
   };

   gpu_cdev {
    trip = <&camera_trip>;

    cooling-device = <&msm_gpu ((~0) - 1)
       ((~0) - 1)>;
   };

   modem_pa_cdev {
    trip = <&camera_trip>;
    cooling-device = <&modem_pa 3 3>;
   };
  };
 };

 mx-pe-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&mx_pe>;
  thermal-governor = "step_wise";
  status = "disabled";
  trips {
   mx_pe_config1: mx-pe-config1 {
    temperature = <1>;
    hysteresis = <1>;
    type = "passive";
   };

   mx_pe_config2: mx-pe-config2 {
    temperature = <2>;
    hysteresis = <1>;
    type = "passive";
   };

   mx_pe_config3: mx-pe-config3 {
    temperature = <3>;
    hysteresis = <1>;
    type = "passive";
   };
  };

  cooling-maps {
   mx_pe_cdev_cpu4 {
    trip = <&mx_pe_config1>;
    cooling-device = <&cpu4_isolate 0 0>;
   };

   mx_pe_cdev_cpu5 {
    trip = <&mx_pe_config1>;
    cooling-device = <&cpu5_isolate 0 0>;
   };

   mx_pe_cdev_cpu6 {
    trip = <&mx_pe_config1>;
    cooling-device = <&cpu6_isolate 0 0>;
   };

   mx_pe_cdev_cpu7 {
    trip = <&mx_pe_config1>;
    cooling-device = <&cpu7_isolate 0 0>;
   };

   mx_pe_cdev_cdsp {
    trip = <&mx_pe_config1>;
    cooling-device = <&cdsp_sw 0 0>;
   };

   mx_pe_cdev_gpu {
    trip = <&mx_pe_config2>;
    cooling-device = <&msm_gpu 0 0>;
   };

   mx_pe_cdev_modem {
    trip = <&mx_pe_config3>;
    cooling-device = <&modem_tj 0 0>;
   };
  };
 };

 cx-pe-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&cx_pe>;
  thermal-governor = "step_wise";
  status = "disabled";
  trips {
   cx_pe_config1: cx-pe-config1 {
    temperature = <1>;
    hysteresis = <1>;
    type = "passive";
   };

   cx_pe_config2: cx-pe-config2 {
    temperature = <2>;
    hysteresis = <1>;
    type = "passive";
   };

   cx_pe_config3: cx-pe-config3 {
    temperature = <3>;
    hysteresis = <1>;
    type = "passive";
   };

   cx_pe_config4: cx-pe-config4 {
    temperature = <4>;
    hysteresis = <1>;
    type = "passive";
   };
  };

  cooling-maps {
   cx_pe_cdev_1 {
    trip = <&cx_pe_config1>;
    cooling-device = <&cdsp_sw 0 0>;
   };

   cx_pe_cdev_2 {
    trip = <&cx_pe_config2>;
    cooling-device = <&cdsp_sw 0 0>;
   };

   cx_pe_cdev_3 {
    trip = <&cx_pe_config3>;
    cooling-device = <&cdsp_sw 0 0>;
   };

   cx_pe_cdev_4 {
    trip = <&cx_pe_config4>;
    cooling-device = <&modem_tj 0 0>;
   };

   cx_pe_cdev_5 {
    trip = <&cx_pe_config4>;
    cooling-device = <&msm_gpu 0 0>;
   };
  };
 };

 aoss-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 0>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-0-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 1>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-0-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 2>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-0-2-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 3>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-0-3-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 4>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpuss-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 5>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpuss-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 6>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-1-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 7>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-1-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 8>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-1-2-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 9>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-1-3-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 10>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-1-4-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 11>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-1-5-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 12>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-1-6-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 13>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-1-7-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 14>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 aoss-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens1 0>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 gpuss-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens1 1>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 gpuss-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens1 2>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 nspss-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens1 3>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 nspss-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens1 4>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 video-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens1 5>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 ddr-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens1 6>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 mdmss-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens1 7>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 mdmss-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens1 8>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 mdmss-2-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens1 9>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 mdmss-3-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens1 10>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 camera-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens1 11>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   reset-mon-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };
};

&soc {
    shell_front {
            compatible = "nothing,simulated-ntc";
    };

    shell_frame {
            compatible = "nothing,simulated-ntc";
    };

    shell_back {
            compatible = "nothing,simulated-ntc";
    };
};
# 5555 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupik.dtsi" 2


&qupv3_se7_4uart {
 status = "ok";
};

&qupv3_se1_i2c {
 status = "ok";
 nq@64 {
  compatible = "rtc6226";
  reg = <0x64>;
  fmint-gpio = <&tlmm 18 0>;
  vdd-supply = <&L11C>;
  rtc6226,vdd-supply-voltage = <2800000 2800000>;
  rtc6226,vdd-load = <15000>;
  vio-supply = <&L19B>;
  rtc6226,vio-supply-voltage = <1800000 1800000>;
 };
};
# 2 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupikp.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. YupikP";
 compatible = "qcom,yupikp";
 qcom,msm-id = <499 0x10000>;
};
# 4 "/home/rayan/st/kernel/msm-5.4/arch/arm64/boot/dts/vendor/qcom/yupikp.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. YupikP SoC";
 compatible = "qcom,yupikp";
 qcom,board-id = <0 0>;
};
