Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Oct 14 04:46:28 2024
| Host         : DESKTOP-O3QOG7I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        
SYNTH-16   Warning           Address collision            1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3184)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8488)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3184)
---------------------------
 There are 3184 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8488)
---------------------------------------------------
 There are 8488 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 8500          inf        0.000                      0                 8500           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          8500 Endpoints
Min Delay          8500 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1[1].aes_instance/round_n_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[1].aes_instance/state_reg[2][16]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.550ns  (logic 0.842ns (6.709%)  route 11.708ns (93.291%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X91Y56         FDCE                         0.000     0.000 r  pblock_aes1          genblk1[1].aes_instance/round_n_reg[1]/C
    SLICE_X91Y56         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  pblock_aes1          genblk1[1].aes_instance/round_n_reg[1]/Q
                         net (fo=27, routed)          1.426     1.845                         genblk1[1].aes_instance/SubBytes/Q[1]
    SLICE_X88Y59         LUT5 (Prop_lut5_I2_O)        0.299     2.144 r  pblock_aes1          genblk1[1].aes_instance/SubBytes/state[3][31]_i_3/O
                         net (fo=129, routed)         5.534     7.678                         genblk1[1].aes_instance/SubBytes_n_32
    SLICE_X57Y59         LUT4 (Prop_lut4_I1_O)        0.124     7.802 r  pblock_aes1          genblk1[1].aes_instance/state[3][31]_i_1/O
                         net (fo=128, routed)         4.748    12.550                         genblk1[1].aes_instance/state
    SLICE_X83Y72         FDCE                                         r  pblock_aes1          genblk1[1].aes_instance/state_reg[2][16]/CE
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 genblk1[1].aes_instance/round_n_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[1].aes_instance/state_reg[2][10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.549ns  (logic 0.842ns (6.710%)  route 11.707ns (93.290%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X91Y56         FDCE                         0.000     0.000 r  pblock_aes1          genblk1[1].aes_instance/round_n_reg[1]/C
    SLICE_X91Y56         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  pblock_aes1          genblk1[1].aes_instance/round_n_reg[1]/Q
                         net (fo=27, routed)          1.426     1.845                         genblk1[1].aes_instance/SubBytes/Q[1]
    SLICE_X88Y59         LUT5 (Prop_lut5_I2_O)        0.299     2.144 r  pblock_aes1          genblk1[1].aes_instance/SubBytes/state[3][31]_i_3/O
                         net (fo=129, routed)         5.534     7.678                         genblk1[1].aes_instance/SubBytes_n_32
    SLICE_X57Y59         LUT4 (Prop_lut4_I1_O)        0.124     7.802 r  pblock_aes1          genblk1[1].aes_instance/state[3][31]_i_1/O
                         net (fo=128, routed)         4.747    12.549                         genblk1[1].aes_instance/state
    SLICE_X83Y70         FDCE                                         r  pblock_aes1          genblk1[1].aes_instance/state_reg[2][10]/CE
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 genblk1[1].aes_instance/round_n_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[1].aes_instance/state_reg[2][11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.549ns  (logic 0.842ns (6.710%)  route 11.707ns (93.290%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X91Y56         FDCE                         0.000     0.000 r  pblock_aes1          genblk1[1].aes_instance/round_n_reg[1]/C
    SLICE_X91Y56         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  pblock_aes1          genblk1[1].aes_instance/round_n_reg[1]/Q
                         net (fo=27, routed)          1.426     1.845                         genblk1[1].aes_instance/SubBytes/Q[1]
    SLICE_X88Y59         LUT5 (Prop_lut5_I2_O)        0.299     2.144 r  pblock_aes1          genblk1[1].aes_instance/SubBytes/state[3][31]_i_3/O
                         net (fo=129, routed)         5.534     7.678                         genblk1[1].aes_instance/SubBytes_n_32
    SLICE_X57Y59         LUT4 (Prop_lut4_I1_O)        0.124     7.802 r  pblock_aes1          genblk1[1].aes_instance/state[3][31]_i_1/O
                         net (fo=128, routed)         4.747    12.549                         genblk1[1].aes_instance/state
    SLICE_X83Y70         FDCE                                         r  pblock_aes1          genblk1[1].aes_instance/state_reg[2][11]/CE
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 genblk1[1].aes_instance/round_n_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[1].aes_instance/state_reg[2][23]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.549ns  (logic 0.842ns (6.710%)  route 11.707ns (93.290%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X91Y56         FDCE                         0.000     0.000 r  pblock_aes1          genblk1[1].aes_instance/round_n_reg[1]/C
    SLICE_X91Y56         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  pblock_aes1          genblk1[1].aes_instance/round_n_reg[1]/Q
                         net (fo=27, routed)          1.426     1.845                         genblk1[1].aes_instance/SubBytes/Q[1]
    SLICE_X88Y59         LUT5 (Prop_lut5_I2_O)        0.299     2.144 r  pblock_aes1          genblk1[1].aes_instance/SubBytes/state[3][31]_i_3/O
                         net (fo=129, routed)         5.534     7.678                         genblk1[1].aes_instance/SubBytes_n_32
    SLICE_X57Y59         LUT4 (Prop_lut4_I1_O)        0.124     7.802 r  pblock_aes1          genblk1[1].aes_instance/state[3][31]_i_1/O
                         net (fo=128, routed)         4.747    12.549                         genblk1[1].aes_instance/state
    SLICE_X83Y70         FDCE                                         r  pblock_aes1          genblk1[1].aes_instance/state_reg[2][23]/CE
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 genblk1[1].aes_instance/round_n_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[1].aes_instance/state_reg[2][20]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.409ns  (logic 0.842ns (6.785%)  route 11.567ns (93.215%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X91Y56         FDCE                         0.000     0.000 r  pblock_aes1          genblk1[1].aes_instance/round_n_reg[1]/C
    SLICE_X91Y56         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  pblock_aes1          genblk1[1].aes_instance/round_n_reg[1]/Q
                         net (fo=27, routed)          1.426     1.845                         genblk1[1].aes_instance/SubBytes/Q[1]
    SLICE_X88Y59         LUT5 (Prop_lut5_I2_O)        0.299     2.144 r  pblock_aes1          genblk1[1].aes_instance/SubBytes/state[3][31]_i_3/O
                         net (fo=129, routed)         5.534     7.678                         genblk1[1].aes_instance/SubBytes_n_32
    SLICE_X57Y59         LUT4 (Prop_lut4_I1_O)        0.124     7.802 r  pblock_aes1          genblk1[1].aes_instance/state[3][31]_i_1/O
                         net (fo=128, routed)         4.607    12.409                         genblk1[1].aes_instance/state
    SLICE_X83Y71         FDCE                                         r  pblock_aes1          genblk1[1].aes_instance/state_reg[2][20]/CE
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 genblk1[1].aes_instance/round_n_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[1].aes_instance/state_reg[2][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.226ns  (logic 0.842ns (6.887%)  route 11.384ns (93.113%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X91Y56         FDCE                         0.000     0.000 r  pblock_aes1          genblk1[1].aes_instance/round_n_reg[1]/C
    SLICE_X91Y56         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  pblock_aes1          genblk1[1].aes_instance/round_n_reg[1]/Q
                         net (fo=27, routed)          1.426     1.845                         genblk1[1].aes_instance/SubBytes/Q[1]
    SLICE_X88Y59         LUT5 (Prop_lut5_I2_O)        0.299     2.144 r  pblock_aes1          genblk1[1].aes_instance/SubBytes/state[3][31]_i_3/O
                         net (fo=129, routed)         5.534     7.678                         genblk1[1].aes_instance/SubBytes_n_32
    SLICE_X57Y59         LUT4 (Prop_lut4_I1_O)        0.124     7.802 r  pblock_aes1          genblk1[1].aes_instance/state[3][31]_i_1/O
                         net (fo=128, routed)         4.424    12.226                         genblk1[1].aes_instance/state
    SLICE_X80Y72         FDCE                                         r  pblock_aes1          genblk1[1].aes_instance/state_reg[2][0]/CE
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 genblk1[1].aes_instance/round_n_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[1].aes_instance/state_reg[2][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.226ns  (logic 0.842ns (6.887%)  route 11.384ns (93.113%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X91Y56         FDCE                         0.000     0.000 r  pblock_aes1          genblk1[1].aes_instance/round_n_reg[1]/C
    SLICE_X91Y56         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  pblock_aes1          genblk1[1].aes_instance/round_n_reg[1]/Q
                         net (fo=27, routed)          1.426     1.845                         genblk1[1].aes_instance/SubBytes/Q[1]
    SLICE_X88Y59         LUT5 (Prop_lut5_I2_O)        0.299     2.144 r  pblock_aes1          genblk1[1].aes_instance/SubBytes/state[3][31]_i_3/O
                         net (fo=129, routed)         5.534     7.678                         genblk1[1].aes_instance/SubBytes_n_32
    SLICE_X57Y59         LUT4 (Prop_lut4_I1_O)        0.124     7.802 r  pblock_aes1          genblk1[1].aes_instance/state[3][31]_i_1/O
                         net (fo=128, routed)         4.424    12.226                         genblk1[1].aes_instance/state
    SLICE_X80Y72         FDCE                                         r  pblock_aes1          genblk1[1].aes_instance/state_reg[2][1]/CE
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 genblk1[1].aes_instance/round_n_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[1].aes_instance/state_reg[2][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.226ns  (logic 0.842ns (6.887%)  route 11.384ns (93.113%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X91Y56         FDCE                         0.000     0.000 r  pblock_aes1          genblk1[1].aes_instance/round_n_reg[1]/C
    SLICE_X91Y56         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  pblock_aes1          genblk1[1].aes_instance/round_n_reg[1]/Q
                         net (fo=27, routed)          1.426     1.845                         genblk1[1].aes_instance/SubBytes/Q[1]
    SLICE_X88Y59         LUT5 (Prop_lut5_I2_O)        0.299     2.144 r  pblock_aes1          genblk1[1].aes_instance/SubBytes/state[3][31]_i_3/O
                         net (fo=129, routed)         5.534     7.678                         genblk1[1].aes_instance/SubBytes_n_32
    SLICE_X57Y59         LUT4 (Prop_lut4_I1_O)        0.124     7.802 r  pblock_aes1          genblk1[1].aes_instance/state[3][31]_i_1/O
                         net (fo=128, routed)         4.424    12.226                         genblk1[1].aes_instance/state
    SLICE_X80Y72         FDCE                                         r  pblock_aes1          genblk1[1].aes_instance/state_reg[2][3]/CE
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 genblk1[1].aes_instance/round_n_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[1].aes_instance/state_reg[2][8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.226ns  (logic 0.842ns (6.887%)  route 11.384ns (93.113%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X91Y56         FDCE                         0.000     0.000 r  pblock_aes1          genblk1[1].aes_instance/round_n_reg[1]/C
    SLICE_X91Y56         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  pblock_aes1          genblk1[1].aes_instance/round_n_reg[1]/Q
                         net (fo=27, routed)          1.426     1.845                         genblk1[1].aes_instance/SubBytes/Q[1]
    SLICE_X88Y59         LUT5 (Prop_lut5_I2_O)        0.299     2.144 r  pblock_aes1          genblk1[1].aes_instance/SubBytes/state[3][31]_i_3/O
                         net (fo=129, routed)         5.534     7.678                         genblk1[1].aes_instance/SubBytes_n_32
    SLICE_X57Y59         LUT4 (Prop_lut4_I1_O)        0.124     7.802 r  pblock_aes1          genblk1[1].aes_instance/state[3][31]_i_1/O
                         net (fo=128, routed)         4.424    12.226                         genblk1[1].aes_instance/state
    SLICE_X81Y72         FDCE                                         r  pblock_aes1          genblk1[1].aes_instance/state_reg[2][8]/CE
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 genblk1[1].aes_instance/round_n_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[1].aes_instance/state_reg[2][9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.226ns  (logic 0.842ns (6.887%)  route 11.384ns (93.113%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X91Y56         FDCE                         0.000     0.000 r  pblock_aes1          genblk1[1].aes_instance/round_n_reg[1]/C
    SLICE_X91Y56         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  pblock_aes1          genblk1[1].aes_instance/round_n_reg[1]/Q
                         net (fo=27, routed)          1.426     1.845                         genblk1[1].aes_instance/SubBytes/Q[1]
    SLICE_X88Y59         LUT5 (Prop_lut5_I2_O)        0.299     2.144 r  pblock_aes1          genblk1[1].aes_instance/SubBytes/state[3][31]_i_3/O
                         net (fo=129, routed)         5.534     7.678                         genblk1[1].aes_instance/SubBytes_n_32
    SLICE_X57Y59         LUT4 (Prop_lut4_I1_O)        0.124     7.802 r  pblock_aes1          genblk1[1].aes_instance/state[3][31]_i_1/O
                         net (fo=128, routed)         4.424    12.226                         genblk1[1].aes_instance/state
    SLICE_X81Y72         FDCE                                         r  pblock_aes1          genblk1[1].aes_instance/state_reg[2][9]/CE
  -------------------------------------------------------------------    ----------------------------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            clock/MMCME2_BASE_inst1/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        -1.506ns  (logic -5.927ns (393.449%)  route 4.420ns (-293.449%))
  Logic Levels:           3  (BUFG=1 IBUF=1 MMCME2_ADV=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.582    clock/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.856 r  clock/MMCME2_BASE_inst1/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.165    clock/CLKFBOUT1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clock/u25/O
                         net (fo=1, routed)           1.567    -1.506    clock/CLKFBIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clock/MMCME2_BASE_inst1/CLKFBIN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            cf0/PLLE2_ADV_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        -1.442ns  (logic -9.278ns (643.270%)  route 7.836ns (-543.269%))
  Logic Levels:           5  (BUFG=2 IBUF=1 MMCME2_ADV=1 PLLE2_ADV=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.582    clock/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clock/MMCME2_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clock/clk0t
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clock/u1/O
                         net (fo=1, routed)           1.631    -1.442    cf0/clk0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.442    -4.885 r  cf0/PLLE2_ADV_inst/CLKFBOUT
                         net (fo=1, routed)           1.720    -3.165    cf0/CLKFBin
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  cf0/BUFG_inst0/O
                         net (fo=1, routed)           1.631    -1.442    cf0/CLKFBOut
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  cf0/PLLE2_ADV_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[0].aes_instance/round10_key_reg[55]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[0].aes_instance/iw_reg[2][23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X93Y85         FDCE                         0.000     0.000 r  pblock_aes1          genblk1[0].aes_instance/round10_key_reg[55]/C
    SLICE_X93Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pblock_aes1          genblk1[0].aes_instance/round10_key_reg[55]/Q
                         net (fo=1, routed)           0.052     0.193                         genblk1[0].aes_instance/round10_key[55]
    SLICE_X92Y85         LUT6 (Prop_lut6_I2_O)        0.045     0.238 r  pblock_aes1          genblk1[0].aes_instance/iw[2][23]_i_1/O
                         net (fo=1, routed)           0.000     0.238                         genblk1[0].aes_instance/iw[2][23]_i_1_n_0
    SLICE_X92Y85         FDCE                                         r  pblock_aes1          genblk1[0].aes_instance/iw_reg[2][23]/D
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 genblk1[1].aes_instance/round10_key_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[1].aes_instance/iw_reg[3][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X87Y60         FDCE                         0.000     0.000 r  pblock_aes1          genblk1[1].aes_instance/round10_key_reg[12]/C
    SLICE_X87Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pblock_aes1          genblk1[1].aes_instance/round10_key_reg[12]/Q
                         net (fo=1, routed)           0.052     0.193                         genblk1[1].aes_instance/round10_key[12]
    SLICE_X86Y60         LUT6 (Prop_lut6_I2_O)        0.045     0.238 r  pblock_aes1          genblk1[1].aes_instance/iw[3][12]_i_1/O
                         net (fo=1, routed)           0.000     0.238                         genblk1[1].aes_instance/iw[3][12]_i_1_n_0
    SLICE_X86Y60         FDCE                                         r  pblock_aes1          genblk1[1].aes_instance/iw_reg[3][12]/D
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 genblk1[2].aes_instance/round10_key_reg[58]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[2].aes_instance/iw_reg[2][26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X43Y99         FDCE                         0.000     0.000 r  pblock_aes1          genblk1[2].aes_instance/round10_key_reg[58]/C
    SLICE_X43Y99         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pblock_aes1          genblk1[2].aes_instance/round10_key_reg[58]/Q
                         net (fo=1, routed)           0.052     0.193                         genblk1[2].aes_instance/round10_key[58]
    SLICE_X42Y99         LUT6 (Prop_lut6_I2_O)        0.045     0.238 r  pblock_aes1          genblk1[2].aes_instance/iw[2][26]_i_1/O
                         net (fo=1, routed)           0.000     0.238                         genblk1[2].aes_instance/iw[2][26]_i_1_n_0
    SLICE_X42Y99         FDCE                                         r  pblock_aes1          genblk1[2].aes_instance/iw_reg[2][26]/D
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 genblk1[1].aes_instance/round10_key_reg[91]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[1].aes_instance/iw_reg[1][27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X88Y56         FDCE                         0.000     0.000 r  pblock_aes1          genblk1[1].aes_instance/round10_key_reg[91]/C
    SLICE_X88Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pblock_aes1          genblk1[1].aes_instance/round10_key_reg[91]/Q
                         net (fo=1, routed)           0.053     0.194                         genblk1[1].aes_instance/round10_key[91]
    SLICE_X89Y56         LUT6 (Prop_lut6_I2_O)        0.045     0.239 r  pblock_aes1          genblk1[1].aes_instance/iw[1][27]_i_1/O
                         net (fo=1, routed)           0.000     0.239                         genblk1[1].aes_instance/iw[1][27]_i_1_n_0
    SLICE_X89Y56         FDCE                                         r  pblock_aes1          genblk1[1].aes_instance/iw_reg[1][27]/D
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 genblk1[0].aes_instance/round10_key_reg[51]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[0].aes_instance/iw_reg[2][19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X91Y85         FDCE                         0.000     0.000 r  pblock_aes1          genblk1[0].aes_instance/round10_key_reg[51]/C
    SLICE_X91Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pblock_aes1          genblk1[0].aes_instance/round10_key_reg[51]/Q
                         net (fo=1, routed)           0.054     0.195                         genblk1[0].aes_instance/round10_key[51]
    SLICE_X90Y85         LUT6 (Prop_lut6_I2_O)        0.045     0.240 r  pblock_aes1          genblk1[0].aes_instance/iw[2][19]_i_1/O
                         net (fo=1, routed)           0.000     0.240                         genblk1[0].aes_instance/iw[2][19]_i_1_n_0
    SLICE_X90Y85         FDCE                                         r  pblock_aes1          genblk1[0].aes_instance/iw_reg[2][19]/D
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 genblk1[1].aes_instance/round10_key_reg[66]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[1].aes_instance/iw_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X97Y67         FDCE                         0.000     0.000 r  pblock_aes1          genblk1[1].aes_instance/round10_key_reg[66]/C
    SLICE_X97Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pblock_aes1          genblk1[1].aes_instance/round10_key_reg[66]/Q
                         net (fo=1, routed)           0.054     0.195                         genblk1[1].aes_instance/round10_key[66]
    SLICE_X96Y67         LUT6 (Prop_lut6_I2_O)        0.045     0.240 r  pblock_aes1          genblk1[1].aes_instance/iw[1][2]_i_1/O
                         net (fo=1, routed)           0.000     0.240                         genblk1[1].aes_instance/iw[1][2]_i_1_n_0
    SLICE_X96Y67         FDCE                                         r  pblock_aes1          genblk1[1].aes_instance/iw_reg[1][2]/D
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 genblk1[3].aes_instance/round10_key_reg[125]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[3].aes_instance/iw_reg[0][29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X39Y49         FDCE                         0.000     0.000 r  pblock_aes1          genblk1[3].aes_instance/round10_key_reg[125]/C
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pblock_aes1          genblk1[3].aes_instance/round10_key_reg[125]/Q
                         net (fo=1, routed)           0.054     0.195                         genblk1[3].aes_instance/iSubWord/iw_reg[0][31][29]
    SLICE_X38Y49         LUT6 (Prop_lut6_I2_O)        0.045     0.240 r  pblock_aes1          genblk1[3].aes_instance/iSubWord/iw[0][29]_i_1/O
                         net (fo=1, routed)           0.000     0.240                         genblk1[3].aes_instance/iSubWord_n_2
    SLICE_X38Y49         FDCE                                         r  pblock_aes1          genblk1[3].aes_instance/iw_reg[0][29]/D
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 genblk1[3].aes_instance/round10_key_reg[46]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[3].aes_instance/iw_reg[2][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X37Y62         FDCE                         0.000     0.000 r  pblock_aes1          genblk1[3].aes_instance/round10_key_reg[46]/C
    SLICE_X37Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pblock_aes1          genblk1[3].aes_instance/round10_key_reg[46]/Q
                         net (fo=1, routed)           0.054     0.195                         genblk1[3].aes_instance/round10_key[46]
    SLICE_X36Y62         LUT6 (Prop_lut6_I2_O)        0.045     0.240 r  pblock_aes1          genblk1[3].aes_instance/iw[2][14]_i_1/O
                         net (fo=1, routed)           0.000     0.240                         genblk1[3].aes_instance/iw[2][14]_i_1_n_0
    SLICE_X36Y62         FDCE                                         r  pblock_aes1          genblk1[3].aes_instance/iw_reg[2][14]/D
  -------------------------------------------------------------------    ----------------------------------------





