vhdtdtfi -lib work /home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/pcplus4.v -lang verilog -prj PipelineMIPS -o pcplus4.spl -module pcplus4 -template /home/ameyapatil/Desktop/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3a pcplus4.spl /home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/pcplus4.sym 
