handler	,	V_87
spin_lock_init	,	F_3
cpdma_chan_dump	,	F_33
dma_addr_t	,	T_2
"CPDMA: dmaintstatmasked: %x"	,	L_20
prev	,	V_118
shift	,	V_165
CPDMA_DMACONTROL	,	V_77
ENOSYS	,	V_152
cpdma_chan_stop	,	F_30
"channel %d (%s %d) state %s"	,	L_26
"\tstats head_enqueue: %d\n"	,	L_32
cpdma_desc_pool_destroy	,	F_8
dev	,	V_3
runt_transmit_buff	,	V_112
len	,	V_129
stats	,	V_104
CPDMA_DESC_TD_COMPLETE	,	V_150
CPDMA_TXINTSTATMASKED	,	V_65
outlen	,	V_142
bitmap	,	V_17
quota	,	V_153
CPDMA_DESC_PORT_MASK	,	V_151
state	,	V_34
chan_linear	,	F_43
ARRAY_SIZE	,	F_27
DMA_FROM_DEVICE	,	V_100
unlikely	,	F_60
hw_next	,	V_123
__cpdma_chan_submit	,	F_47
"\thdp: %x\n"	,	L_29
pool	,	V_9
CPDMA_RXTEARDOWN	,	V_63
cpdma_ctlr_destroy	,	F_34
chan_read	,	F_46
"CPDMA: txintstatraw: %x"	,	L_9
size	,	V_6
"\tstats pad_alloc_fail: %d\n"	,	L_37
bitmap_clear	,	F_20
GFP_KERNEL	,	V_10
device	,	V_2
"\tstats runt_transmit_buff: %d\n"	,	L_39
access	,	V_163
chan_num	,	V_86
"CPDMA: rxteardown: %x"	,	L_8
buff_dma	,	V_144
bitmap_size	,	V_8
dma_alloc_coherent	,	F_6
EBUSY	,	V_43
__force	,	V_24
CPDMA_DESC_PASS_CRC	,	V_148
"CPDMA: dmaintstatraw: %x"	,	L_19
ENOTSUPP	,	V_161
desc_phys	,	F_14
err_chan_busy	,	V_92
__raw_readl	,	F_59
CPDMA_DMAINTMASKCLEAR	,	V_75
"CPDMA: maceoivector: %x"	,	L_14
origlen	,	V_145
"CPDMA: rxbuffofs: %x"	,	L_25
CPDMA_RXINTSTATRAW	,	V_69
CPDMA_DESC_SOP	,	V_134
dma_reg_write	,	F_23
tail	,	V_119
i	,	V_42
ENOENT	,	V_147
cp	,	V_94
td	,	V_98
CPDMA_STATE_IDLE	,	V_35
CPDMA_MACINVECTOR	,	V_67
pad_enqueue	,	V_107
ERR_PTR	,	F_44
cpdma_chan_int_ctrl	,	F_37
controls	,	V_160
desc_end	,	V_29
is_rx	,	V_26
__iomem	,	T_3
"\tstats desc_alloc_fail: %d\n"	,	L_36
align	,	V_7
dir	,	V_99
CPDMA_DMAINTSTATRAW	,	V_72
"\tstats good_dequeue: %d\n"	,	L_42
rxhdp	,	V_48
__cpdma_chan_free	,	F_56
reg	,	V_82
CPDMA_TXINTMASKCLEAR	,	V_52
CPDMA_STATE_ACTIVE	,	V_55
info	,	V_159
ret	,	V_80
int_set	,	V_96
count	,	V_141
cpdma_chan_submit	,	F_51
"\trxfree: %x\n"	,	L_31
cpdma_control_set	,	F_63
ioremap	,	F_5
"tx"	,	L_28
desc_size	,	V_13
spin_unlock_irqrestore	,	F_13
cpdma_chan_create	,	F_39
desc_start	,	V_28
channels	,	V_56
CPDMA_SOFTRESET	,	V_46
cpdma_handler_fn	,	T_4
tail_enqueue	,	V_106
"CPDMA: txintmaskclear: %x"	,	L_12
desc	,	V_23
CPDMA_MAX_CHANNELS	,	V_41
iounmap	,	F_12
dma_map_single	,	F_52
num_desc	,	V_15
timeout	,	V_45
err_chan_alloc	,	V_91
good_dequeue	,	V_115
hw_len	,	V_137
kzalloc	,	F_2
hw_mode	,	V_124
dma_mapping_error	,	F_53
desc_hw_addr	,	V_37
head_enqueue	,	V_105
desc_read	,	F_50
cpdma_params	,	V_31
desc_mem_phys	,	V_36
cpdma_desc_alloc	,	F_16
CPDMA_DMASTATUS	,	V_78
"\tstats runt_receive_buff: %d\n"	,	L_38
mask	,	V_102
chan_write	,	F_48
rxfree	,	V_95
desc_dma	,	V_120
directed	,	V_130
"\tstats misqueued: %d\n"	,	L_35
"CPDMA: rxintmaskset: %x"	,	L_17
cpdma_chan	,	V_85
"CPDMA: txcontrol: %x"	,	L_3
__chan_linear	,	F_40
CPDMA_MACEOIVECTOR	,	V_68
BIT	,	F_42
BITS_PER_LONG	,	V_16
cpdma_desc_to_port	,	F_54
hdp	,	V_93
dma	,	V_25
"\tstats pad_enqueue: %d\n"	,	L_34
"CPDMA: rxintstatmasked: %x"	,	L_16
"CPDMA: txintstatmasked: %x"	,	L_10
ACCESS_RO	,	V_164
"\tstats requeue: %d\n"	,	L_43
ENOMEM	,	V_90
"CPDMA: rxidver: %x"	,	L_5
"\tstats busy_dequeue: %d\n"	,	L_41
rxcp	,	V_50
CPDMA_DESC_OWNER	,	V_126
CPDMA_DMAINTMASKSET	,	V_74
num_chan	,	V_40
dev_info	,	F_32
"CPDMA: macinvector: %x"	,	L_13
"CPDMA: dmacontrol: %x"	,	L_23
mem_size	,	V_12
has_soft_reset	,	V_44
desc_write	,	F_49
enable	,	V_81
lock	,	V_11
int_clear	,	V_97
"CPDMA: txteardown: %x"	,	L_4
DMA_TO_DEVICE	,	V_101
hw_addr	,	V_5
val	,	V_166
CPDMA_STATE_TEARDOWN	,	V_58
phys	,	V_4
bitmap_find_next_zero_area	,	F_17
index	,	V_27
"rx"	,	L_27
params	,	V_32
CPDMA_RXINTMASKCLEAR	,	V_51
CPDMA_RXBUFFOFS	,	V_79
dma_unmap_single	,	F_57
fail	,	V_18
cb_status	,	V_146
status	,	V_143
"CPDMA: rxintstatraw: %x"	,	L_15
CPDMA_TXINTSTATRAW	,	V_64
kfree	,	F_7
CPDMA_DMAINTSTATMASKED	,	V_73
EPERM	,	V_162
next_dma	,	V_156
flags	,	V_21
cpdma_ctlr	,	V_30
bitmap_set	,	F_18
cpdma_chan_get_stats	,	F_45
sw_len	,	V_140
desc_align	,	V_39
ALIGN	,	F_4
CPDMA_TEARDOWN_VALUE	,	V_155
__raw_writel	,	F_26
cpdma_ctlr_create	,	F_21
CPDMA_RXINTSTATMASKED	,	V_70
CPDMA_RXINTMASKSET	,	V_71
CPDMA_RXCONTROL	,	V_54
"\tstats teardown_dequeue: %d\n"	,	L_44
cpdma_chan_destroy	,	F_35
cpdma_chan_process	,	F_61
txhdp	,	V_47
"CPDMA: rxintmaskclear: %x"	,	L_18
"CPDMA: state: %s"	,	L_1
cpdma_ctlr_int_ctrl	,	F_36
token	,	V_127
cpdma_desc_free	,	F_19
EINVAL	,	V_57
"CPDMA: dmaintmaskclear: %x"	,	L_22
empty_dequeue	,	V_113
udelay	,	F_25
CPDMA_TXINTMASKSET	,	V_66
dma_free_coherent	,	F_11
chan	,	V_88
cpdma_ctlr_stop	,	F_29
sw_token	,	V_138
used_desc	,	V_22
dma_reg_read	,	F_24
data	,	V_128
"CPDMA: dmastatus: %x"	,	L_24
cpdma_ctlr_dump	,	F_31
used	,	V_154
iomap	,	V_19
mode	,	V_121
ACCESS_WO	,	V_167
u32	,	T_1
cpdma_chan_start	,	F_28
has_ext_regs	,	V_76
ctlr	,	V_33
teardown_dequeue	,	V_117
buffer	,	V_131
"CPDMA: rxcontrol: %x"	,	L_6
"\tcp: %x\n"	,	L_30
min_packet_size	,	V_133
cpdma_control_get	,	F_62
offset	,	V_89
cpdma_desc	,	V_14
CPDMA_DESC_CRC_LEN	,	V_149
"CPDMA: softreset: %x"	,	L_7
"CPDMA: txidver: %x"	,	L_2
CPDMA_RXIDVER	,	V_62
cpdma_control_info	,	V_158
"CPDMA: txintmaskset: %x"	,	L_11
is_rx_chan	,	F_41
hw_buffer	,	V_136
spin_lock_irqsave	,	F_9
cpdma_ctlr_start	,	F_22
__cpdma_chan_process	,	F_58
cpdma_check_free_tx_desc	,	F_55
cpdma_desc_pool_create	,	F_1
pad_alloc_fail	,	V_110
txcp	,	V_49
runt_receive_buff	,	V_111
cpdma_desc_pool	,	V_1
busy_dequeue	,	V_114
sw_buffer	,	V_139
head	,	V_122
CPDMA_TXTEARDOWN	,	V_61
desc_alloc_fail	,	V_109
misqueued	,	V_108
cpdma_chan_stats	,	V_103
value	,	V_84
cpdma_state_str	,	V_59
cpumap	,	V_20
WARN_ON	,	F_10
desc_mem_size	,	V_38
"\tstats empty_dequeue: %d\n"	,	L_40
control	,	V_157
CPDMA_TXCONTROL	,	V_53
unlock_ret	,	V_132
cpdma_ctlr_eoi	,	F_38
requeue	,	V_116
CPDMA_DMAINT_HOSTERR	,	V_83
CPDMA_DESC_EOP	,	V_135
CPDMA_DESC_EOQ	,	V_125
desc_from_phys	,	F_15
"CPDMA: dmaintmaskset: %x"	,	L_21
CPDMA_TXIDVER	,	V_60
"\tstats tail_enqueue: %d\n"	,	L_33
