Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Sep 12 15:36:08 2023
| Host         : DESKTOP-7O22A40 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file problem3_timing_summary_routed.rpt -pb problem3_timing_summary_routed.pb -rpx problem3_timing_summary_routed.rpx -warn_on_violation
| Design       : problem3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    54          
TIMING-18  Warning           Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (54)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (76)
5. checking no_input_delay (10)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (54)
-------------------------
 There are 54 register/latch pins with no clock driven by root clock pin: Clo/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (76)
-------------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.370        0.000                      0                   49        0.236        0.000                      0                   49        4.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
myClock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
myClock             6.370        0.000                      0                   49        0.236        0.000                      0                   49        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        myClock                     
(none)                      myClock       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  myClock
  To Clock:  myClock

Setup :            0  Failing Endpoints,  Worst Slack        6.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.370ns  (required time - arrival time)
  Source:                 couu_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 2.015ns (55.196%)  route 1.636ns (44.804%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  couu_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  couu_reg[0]/Q
                         net (fo=2, routed)           0.638     6.241    C0/couu_reg[0]
    SLICE_X63Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.821 r  C0/num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.821    C0/num_reg[3]_i_6_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.935 r  C0/num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.935    C0/num_reg[3]_i_5_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  C0/num_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.049    C0/num_reg[3]_i_4_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  C0/num_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.163    C0/num_reg[3]_i_3_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.497 f  C0/num_reg[3]_i_2/O[1]
                         net (fo=8, routed)           0.998     8.495    p_0_in[0]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.303     8.798 r  anode[0]_i_1/O
                         net (fo=1, routed)           0.000     8.798    anode[0]_i_1_n_0
    SLICE_X64Y32         FDRE                                         r  anode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.511    14.852    clock_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  anode_reg[0]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X64Y32         FDRE (Setup_fdre_C_D)        0.077    15.168    anode_reg[0]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  6.370    

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 couu_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 2.015ns (55.348%)  route 1.626ns (44.652%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  couu_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  couu_reg[0]/Q
                         net (fo=2, routed)           0.638     6.241    C0/couu_reg[0]
    SLICE_X63Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.821 r  C0/num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.821    C0/num_reg[3]_i_6_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.935 r  C0/num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.935    C0/num_reg[3]_i_5_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  C0/num_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.049    C0/num_reg[3]_i_4_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  C0/num_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.163    C0/num_reg[3]_i_3_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.497 f  C0/num_reg[3]_i_2/O[1]
                         net (fo=8, routed)           0.988     8.485    p_0_in[0]
    SLICE_X64Y32         LUT2 (Prop_lut2_I1_O)        0.303     8.788 r  anode[2]_i_1/O
                         net (fo=1, routed)           0.000     8.788    anode[2]_i_1_n_0
    SLICE_X64Y32         FDRE                                         r  anode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.511    14.852    clock_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  anode_reg[2]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X64Y32         FDRE (Setup_fdre_C_D)        0.081    15.172    anode_reg[2]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  6.384    

Slack (MET) :             6.385ns  (required time - arrival time)
  Source:                 couu_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 2.041ns (55.513%)  route 1.636ns (44.487%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  couu_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  couu_reg[0]/Q
                         net (fo=2, routed)           0.638     6.241    C0/couu_reg[0]
    SLICE_X63Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.821 r  C0/num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.821    C0/num_reg[3]_i_6_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.935 r  C0/num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.935    C0/num_reg[3]_i_5_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  C0/num_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.049    C0/num_reg[3]_i_4_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  C0/num_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.163    C0/num_reg[3]_i_3_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.497 r  C0/num_reg[3]_i_2/O[1]
                         net (fo=8, routed)           0.998     8.495    p_0_in[0]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.329     8.824 r  anode[1]_i_1/O
                         net (fo=1, routed)           0.000     8.824    anode[1]_i_1_n_0
    SLICE_X64Y32         FDRE                                         r  anode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.511    14.852    clock_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  anode_reg[1]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X64Y32         FDRE (Setup_fdre_C_D)        0.118    15.209    anode_reg[1]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  6.385    

Slack (MET) :             6.393ns  (required time - arrival time)
  Source:                 couu_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 2.043ns (55.689%)  route 1.626ns (44.311%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  couu_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  couu_reg[0]/Q
                         net (fo=2, routed)           0.638     6.241    C0/couu_reg[0]
    SLICE_X63Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.821 r  C0/num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.821    C0/num_reg[3]_i_6_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.935 r  C0/num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.935    C0/num_reg[3]_i_5_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  C0/num_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.049    C0/num_reg[3]_i_4_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  C0/num_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.163    C0/num_reg[3]_i_3_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.497 r  C0/num_reg[3]_i_2/O[1]
                         net (fo=8, routed)           0.988     8.485    p_0_in[0]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.331     8.816 r  anode[3]_i_1/O
                         net (fo=1, routed)           0.000     8.816    anode[3]_i_1_n_0
    SLICE_X64Y32         FDRE                                         r  anode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.511    14.852    clock_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  anode_reg[3]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X64Y32         FDRE (Setup_fdre_C_D)        0.118    15.209    anode_reg[3]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  6.393    

Slack (MET) :             6.444ns  (required time - arrival time)
  Source:                 couu_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 2.015ns (57.280%)  route 1.503ns (42.720%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  couu_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  couu_reg[0]/Q
                         net (fo=2, routed)           0.638     6.241    C0/couu_reg[0]
    SLICE_X63Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.821 r  C0/num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.821    C0/num_reg[3]_i_6_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.935 r  C0/num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.935    C0/num_reg[3]_i_5_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  C0/num_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.049    C0/num_reg[3]_i_4_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  C0/num_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.163    C0/num_reg[3]_i_3_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.497 r  C0/num_reg[3]_i_2/O[1]
                         net (fo=8, routed)           0.865     8.362    C0/O[0]
    SLICE_X61Y34         LUT6 (Prop_lut6_I2_O)        0.303     8.665 r  C0/num[1]_i_1/O
                         net (fo=1, routed)           0.000     8.665    C0_n_11
    SLICE_X61Y34         FDRE                                         r  num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.512    14.853    clock_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  num_reg[1]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X61Y34         FDRE (Setup_fdre_C_D)        0.031    15.109    num_reg[1]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  6.444    

Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 couu_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 1.919ns (56.013%)  route 1.507ns (43.987%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  couu_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  couu_reg[0]/Q
                         net (fo=2, routed)           0.638     6.241    C0/couu_reg[0]
    SLICE_X63Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.821 r  C0/num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.821    C0/num_reg[3]_i_6_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.935 r  C0/num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.935    C0/num_reg[3]_i_5_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  C0/num_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.049    C0/num_reg[3]_i_4_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  C0/num_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.163    C0/num_reg[3]_i_3_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.402 r  C0/num_reg[3]_i_2/O[2]
                         net (fo=8, routed)           0.869     8.271    C0/O[1]
    SLICE_X61Y34         LUT6 (Prop_lut6_I3_O)        0.302     8.573 r  C0/num[3]_i_1/O
                         net (fo=1, routed)           0.000     8.573    C0_n_9
    SLICE_X61Y34         FDRE                                         r  num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.512    14.853    clock_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  num_reg[3]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X61Y34         FDRE (Setup_fdre_C_D)        0.032    15.110    num_reg[3]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  6.537    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 couu_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 1.919ns (56.094%)  route 1.502ns (43.906%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  couu_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  couu_reg[0]/Q
                         net (fo=2, routed)           0.638     6.241    C0/couu_reg[0]
    SLICE_X63Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.821 r  C0/num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.821    C0/num_reg[3]_i_6_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.935 r  C0/num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.935    C0/num_reg[3]_i_5_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  C0/num_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.049    C0/num_reg[3]_i_4_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  C0/num_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.163    C0/num_reg[3]_i_3_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.402 r  C0/num_reg[3]_i_2/O[2]
                         net (fo=8, routed)           0.864     8.266    C0/O[1]
    SLICE_X61Y34         LUT6 (Prop_lut6_I3_O)        0.302     8.568 r  C0/num[2]_i_1/O
                         net (fo=1, routed)           0.000     8.568    C0_n_10
    SLICE_X61Y34         FDRE                                         r  num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.512    14.853    clock_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  num_reg[2]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X61Y34         FDRE (Setup_fdre_C_D)        0.031    15.109    num_reg[2]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.772ns  (required time - arrival time)
  Source:                 couu_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 1.919ns (60.194%)  route 1.269ns (39.806%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  couu_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  couu_reg[0]/Q
                         net (fo=2, routed)           0.638     6.241    C0/couu_reg[0]
    SLICE_X63Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.821 r  C0/num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.821    C0/num_reg[3]_i_6_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.935 r  C0/num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.935    C0/num_reg[3]_i_5_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  C0/num_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.049    C0/num_reg[3]_i_4_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  C0/num_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.163    C0/num_reg[3]_i_3_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.402 r  C0/num_reg[3]_i_2/O[2]
                         net (fo=8, routed)           0.631     8.033    C0/O[1]
    SLICE_X61Y34         LUT6 (Prop_lut6_I3_O)        0.302     8.335 r  C0/num[0]_i_1/O
                         net (fo=1, routed)           0.000     8.335    C0_n_12
    SLICE_X61Y34         FDRE                                         r  num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.512    14.853    clock_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  num_reg[0]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X61Y34         FDRE (Setup_fdre_C_D)        0.029    15.107    num_reg[0]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  6.772    

Slack (MET) :             7.584ns  (required time - arrival time)
  Source:                 couu_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            couu_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 1.806ns (74.529%)  route 0.617ns (25.471%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  couu_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  couu_reg[1]/Q
                         net (fo=2, routed)           0.617     6.220    couu_reg[1]
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.894 r  couu_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.894    couu_reg[0]_i_1_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  couu_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.008    couu_reg[4]_i_1_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.122 r  couu_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.122    couu_reg[8]_i_1_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  couu_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    couu_reg[12]_i_1_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.570 r  couu_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.570    couu_reg[16]_i_1_n_6
    SLICE_X62Y34         FDRE                                         r  couu_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.513    14.854    clock_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  couu_reg[17]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X62Y34         FDRE (Setup_fdre_C_D)        0.062    15.155    couu_reg[17]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                  7.584    

Slack (MET) :             7.605ns  (required time - arrival time)
  Source:                 couu_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            couu_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 1.785ns (74.306%)  route 0.617ns (25.694%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  couu_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  couu_reg[1]/Q
                         net (fo=2, routed)           0.617     6.220    couu_reg[1]
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.894 r  couu_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.894    couu_reg[0]_i_1_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  couu_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.008    couu_reg[4]_i_1_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.122 r  couu_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.122    couu_reg[8]_i_1_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  couu_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    couu_reg[12]_i_1_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.549 r  couu_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.549    couu_reg[16]_i_1_n_4
    SLICE_X62Y34         FDRE                                         r  couu_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.513    14.854    clock_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  couu_reg[19]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X62Y34         FDRE (Setup_fdre_C_D)        0.062    15.155    couu_reg[19]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -7.549    
  -------------------------------------------------------------------
                         slack                                  7.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Clo/cou_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clo/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.264%)  route 0.178ns (55.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.563     1.446    Clo/clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  Clo/cou_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Clo/cou_reg[19]/Q
                         net (fo=2, routed)           0.178     1.765    Clo/cou_reg[19]
    SLICE_X37Y46         FDRE                                         r  Clo/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.832     1.959    Clo/clock_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  Clo/clk_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.070     1.529    Clo/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Clo/cou_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clo/cou_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.563     1.446    Clo/clock_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  Clo/cou_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Clo/cou_reg[10]/Q
                         net (fo=1, routed)           0.121     1.709    Clo/cou_reg_n_0_[10]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  Clo/cou_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    Clo/cou_reg[8]_i_1_n_5
    SLICE_X36Y44         FDRE                                         r  Clo/cou_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.832     1.959    Clo/clock_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  Clo/cou_reg[10]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    Clo/cou_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Clo/cou_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clo/cou_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.563     1.446    Clo/clock_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  Clo/cou_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Clo/cou_reg[14]/Q
                         net (fo=1, routed)           0.121     1.709    Clo/cou_reg_n_0_[14]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  Clo/cou_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    Clo/cou_reg[12]_i_1_n_5
    SLICE_X36Y45         FDRE                                         r  Clo/cou_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.832     1.959    Clo/clock_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  Clo/cou_reg[14]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    Clo/cou_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Clo/cou_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clo/cou_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.563     1.446    Clo/clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  Clo/cou_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Clo/cou_reg[18]/Q
                         net (fo=1, routed)           0.121     1.709    Clo/cou_reg_n_0_[18]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  Clo/cou_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    Clo/cou_reg[16]_i_1_n_5
    SLICE_X36Y46         FDRE                                         r  Clo/cou_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.832     1.959    Clo/clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  Clo/cou_reg[18]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    Clo/cou_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Clo/cou_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clo/cou_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.562     1.445    Clo/clock_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  Clo/cou_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Clo/cou_reg[2]/Q
                         net (fo=1, routed)           0.121     1.708    Clo/cou_reg_n_0_[2]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  Clo/cou_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    Clo/cou_reg[0]_i_1_n_5
    SLICE_X36Y42         FDRE                                         r  Clo/cou_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.831     1.958    Clo/clock_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  Clo/cou_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    Clo/cou_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Clo/cou_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clo/cou_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.563     1.446    Clo/clock_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  Clo/cou_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Clo/cou_reg[6]/Q
                         net (fo=1, routed)           0.121     1.709    Clo/cou_reg_n_0_[6]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  Clo/cou_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    Clo/cou_reg[4]_i_1_n_5
    SLICE_X36Y43         FDRE                                         r  Clo/cou_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.832     1.959    Clo/clock_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  Clo/cou_reg[6]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    Clo/cou_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 couu_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            couu_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.590     1.473    clock_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  couu_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  couu_reg[14]/Q
                         net (fo=2, routed)           0.133     1.747    couu_reg[14]
    SLICE_X62Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  couu_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    couu_reg[12]_i_1_n_5
    SLICE_X62Y33         FDRE                                         r  couu_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     1.986    clock_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  couu_reg[14]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X62Y33         FDRE (Hold_fdre_C_D)         0.105     1.578    couu_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 couu_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            couu_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.470    clock_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  couu_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  couu_reg[2]/Q
                         net (fo=2, routed)           0.133     1.744    couu_reg[2]
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.855 r  couu_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    couu_reg[0]_i_1_n_5
    SLICE_X62Y30         FDRE                                         r  couu_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     1.983    clock_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  couu_reg[2]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y30         FDRE (Hold_fdre_C_D)         0.105     1.575    couu_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 couu_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            couu_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.588     1.471    clock_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  couu_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  couu_reg[6]/Q
                         net (fo=2, routed)           0.133     1.745    couu_reg[6]
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  couu_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.856    couu_reg[4]_i_1_n_5
    SLICE_X62Y31         FDRE                                         r  couu_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.857     1.984    clock_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  couu_reg[6]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.105     1.576    couu_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 couu_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            couu_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.589     1.472    clock_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  couu_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  couu_reg[10]/Q
                         net (fo=2, routed)           0.133     1.746    couu_reg[10]
    SLICE_X62Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  couu_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    couu_reg[8]_i_1_n_5
    SLICE_X62Y32         FDRE                                         r  couu_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.858     1.985    clock_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  couu_reg[10]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X62Y32         FDRE (Hold_fdre_C_D)         0.105     1.577    couu_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myClock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y32   anode_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y32   anode_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y32   anode_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y32   anode_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y30   couu_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y32   couu_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y32   couu_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y33   couu_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y33   couu_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   anode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   anode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   anode_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   anode_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   anode_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   anode_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   anode_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   anode_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   couu_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   couu_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   anode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   anode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   anode_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   anode_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   anode_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   anode_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   anode_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   anode_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   couu_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   couu_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            C3/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.456ns  (logic 1.922ns (25.781%)  route 5.534ns (74.219%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnu_IBUF_inst/O
                         net (fo=14, routed)          4.723     6.165    C3/btnu_IBUF
    SLICE_X61Y36         LUT4 (Prop_lut4_I0_O)        0.154     6.319 r  C3/out[2]_i_3__1/O
                         net (fo=2, routed)           0.811     7.129    C3/out[2]_i_3__1_n_0
    SLICE_X61Y35         LUT6 (Prop_lut6_I4_O)        0.327     7.456 r  C3/out[1]_i_1/O
                         net (fo=1, routed)           0.000     7.456    C3/out[1]_i_1_n_0
    SLICE_X61Y35         FDRE                                         r  C3/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            C3/out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.455ns  (logic 1.922ns (25.784%)  route 5.533ns (74.216%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnu_IBUF_inst/O
                         net (fo=14, routed)          4.723     6.165    C3/btnu_IBUF
    SLICE_X61Y36         LUT4 (Prop_lut4_I0_O)        0.154     6.319 r  C3/out[2]_i_3__1/O
                         net (fo=2, routed)           0.810     7.128    C3/out[2]_i_3__1_n_0
    SLICE_X61Y35         LUT6 (Prop_lut6_I4_O)        0.327     7.455 r  C3/out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     7.455    C3/out[2]_i_1__0_n_0
    SLICE_X61Y35         FDRE                                         r  C3/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            C2/out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.095ns  (logic 1.917ns (27.025%)  route 5.177ns (72.975%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnu_IBUF_inst/O
                         net (fo=14, routed)          4.490     5.932    C2/btnu_IBUF
    SLICE_X61Y36         LUT4 (Prop_lut4_I0_O)        0.150     6.082 r  C2/out[2]_i_3__0/O
                         net (fo=2, routed)           0.687     6.769    C2/out[2]_i_3__0_n_0
    SLICE_X60Y36         LUT6 (Prop_lut6_I4_O)        0.326     7.095 r  C2/out[2]_i_1/O
                         net (fo=1, routed)           0.000     7.095    C2/out[2]_i_1_n_0
    SLICE_X60Y36         FDRE                                         r  C2/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            C2/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.081ns  (logic 1.917ns (27.078%)  route 5.163ns (72.922%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnu_IBUF_inst/O
                         net (fo=14, routed)          4.490     5.932    C2/btnu_IBUF
    SLICE_X61Y36         LUT4 (Prop_lut4_I0_O)        0.150     6.082 r  C2/out[2]_i_3__0/O
                         net (fo=2, routed)           0.673     6.755    C2/out[2]_i_3__0_n_0
    SLICE_X60Y36         LUT6 (Prop_lut6_I4_O)        0.326     7.081 r  C2/out[1]_i_1/O
                         net (fo=1, routed)           0.000     7.081    C2/out[1]_i_1_n_0
    SLICE_X60Y36         FDRE                                         r  C2/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            C1/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.538ns  (logic 1.917ns (29.325%)  route 4.621ns (70.675%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnu_IBUF_inst/O
                         net (fo=14, routed)          3.796     5.237    C1/btnu_IBUF
    SLICE_X59Y34         LUT4 (Prop_lut4_I0_O)        0.150     5.387 r  C1/out[2]_i_3/O
                         net (fo=2, routed)           0.825     6.212    C1/out[2]_i_3_n_0
    SLICE_X60Y34         LUT6 (Prop_lut6_I4_O)        0.326     6.538 r  C1/out[1]_i_1/O
                         net (fo=1, routed)           0.000     6.538    C1/out[1]_i_1_n_0
    SLICE_X60Y34         FDRE                                         r  C1/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            C1/out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.528ns  (logic 1.917ns (29.370%)  route 4.611ns (70.630%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnu_IBUF_inst/O
                         net (fo=14, routed)          3.796     5.237    C1/btnu_IBUF
    SLICE_X59Y34         LUT4 (Prop_lut4_I0_O)        0.150     5.387 r  C1/out[2]_i_3/O
                         net (fo=2, routed)           0.815     6.202    C1/out[2]_i_3_n_0
    SLICE_X60Y34         LUT6 (Prop_lut6_I4_O)        0.326     6.528 r  C1/out[2]_i_1/O
                         net (fo=1, routed)           0.000     6.528    C1/out[2]_i_1_n_0
    SLICE_X60Y34         FDRE                                         r  C1/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            C2/bout_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.208ns  (logic 1.594ns (25.683%)  route 4.613ns (74.317%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnu_IBUF_inst/O
                         net (fo=14, routed)          3.696     5.137    C3/btnu_IBUF
    SLICE_X60Y34         LUT2 (Prop_lut2_I1_O)        0.153     5.290 r  C3/cout_i_1/O
                         net (fo=6, routed)           0.918     6.208    C2/bout_reg_2
    SLICE_X60Y37         FDRE                                         r  C2/bout_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            C2/cout_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.208ns  (logic 1.594ns (25.683%)  route 4.613ns (74.317%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnu_IBUF_inst/O
                         net (fo=14, routed)          3.696     5.137    C3/btnu_IBUF
    SLICE_X60Y34         LUT2 (Prop_lut2_I1_O)        0.153     5.290 r  C3/cout_i_1/O
                         net (fo=6, routed)           0.918     6.208    C2/bout_reg_2
    SLICE_X60Y37         FDRE                                         r  C2/cout_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            C3/bout_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.208ns  (logic 1.594ns (25.683%)  route 4.613ns (74.317%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnu_IBUF_inst/O
                         net (fo=14, routed)          3.696     5.137    C3/btnu_IBUF
    SLICE_X60Y34         LUT2 (Prop_lut2_I1_O)        0.153     5.290 r  C3/cout_i_1/O
                         net (fo=6, routed)           0.918     6.208    C3/btnc
    SLICE_X60Y37         FDRE                                         r  C3/bout_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            C3/cout_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.208ns  (logic 1.594ns (25.683%)  route 4.613ns (74.317%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnu_IBUF_inst/O
                         net (fo=14, routed)          3.696     5.137    C3/btnu_IBUF
    SLICE_X60Y34         LUT2 (Prop_lut2_I1_O)        0.153     5.290 r  C3/cout_i_1/O
                         net (fo=6, routed)           0.918     6.208    C3/btnc
    SLICE_X60Y37         FDRE                                         r  C3/cout_reg/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D4/q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            P20/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE                         0.000     0.000 r  D4/q1_reg/C
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D4/q1_reg/Q
                         net (fo=3, routed)           0.098     0.239    D4/q1
    SLICE_X63Y36         LUT4 (Prop_lut4_I1_O)        0.045     0.284 r  D4/out_i_1__1/O
                         net (fo=1, routed)           0.000     0.284    P20/out_reg_0
    SLICE_X63Y36         FDRE                                         r  P20/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D4/q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            P20/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.189ns (65.896%)  route 0.098ns (34.104%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE                         0.000     0.000 r  D4/q1_reg/C
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D4/q1_reg/Q
                         net (fo=3, routed)           0.098     0.239    D4/q1
    SLICE_X63Y36         LUT3 (Prop_lut3_I1_O)        0.048     0.287 r  D4/out/O
                         net (fo=1, routed)           0.000     0.287    P20/sw_3
    SLICE_X63Y36         FDRE                                         r  P20/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D0/q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            P00/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDRE                         0.000     0.000 r  D0/q1_reg/C
    SLICE_X63Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D0/q1_reg/Q
                         net (fo=3, routed)           0.109     0.250    D0/q1
    SLICE_X62Y38         LUT4 (Prop_lut4_I1_O)        0.045     0.295 r  D0/out_i_1/O
                         net (fo=1, routed)           0.000     0.295    P00/out_reg_0
    SLICE_X62Y38         FDRE                                         r  P00/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D0/q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            P00/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.189ns (63.422%)  route 0.109ns (36.578%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDRE                         0.000     0.000 r  D0/q1_reg/C
    SLICE_X63Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D0/q1_reg/Q
                         net (fo=3, routed)           0.109     0.250    D0/q1
    SLICE_X62Y38         LUT3 (Prop_lut3_I1_O)        0.048     0.298 r  D0/out/O
                         net (fo=1, routed)           0.000     0.298    P00/sw_7
    SLICE_X62Y38         FDRE                                         r  P00/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D3/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            P11/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.226ns (72.388%)  route 0.086ns (27.612%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDRE                         0.000     0.000 r  D3/q2_reg/C
    SLICE_X59Y36         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  D3/q2_reg/Q
                         net (fo=2, routed)           0.086     0.214    D3/q2
    SLICE_X59Y36         LUT4 (Prop_lut4_I0_O)        0.098     0.312 r  D3/out_i_1__4/O
                         net (fo=1, routed)           0.000     0.312    P11/out_reg_0
    SLICE_X59Y36         FDRE                                         r  P11/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2/q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D2/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.141ns (44.625%)  route 0.175ns (55.375%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE                         0.000     0.000 r  D2/q1_reg/C
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D2/q1_reg/Q
                         net (fo=3, routed)           0.175     0.316    D2/q1
    SLICE_X59Y36         FDRE                                         r  D2/q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D3/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            P11/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDRE                         0.000     0.000 r  D3/q2_reg/C
    SLICE_X59Y36         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  D3/q2_reg/Q
                         net (fo=2, routed)           0.086     0.214    D3/q2
    SLICE_X59Y36         LUT3 (Prop_lut3_I2_O)        0.102     0.316 r  D3/out/O
                         net (fo=1, routed)           0.000     0.316    P11/sw_4
    SLICE_X59Y36         FDRE                                         r  P11/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/out_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            C2/out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.186ns (57.935%)  route 0.135ns (42.065%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDSE                         0.000     0.000 r  C2/out_reg[3]/C
    SLICE_X61Y36         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  C2/out_reg[3]/Q
                         net (fo=9, routed)           0.135     0.276    C2/a[2][3]
    SLICE_X60Y36         LUT6 (Prop_lut6_I1_O)        0.045     0.321 r  C2/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.321    C2/out[2]_i_1_n_0
    SLICE_X60Y36         FDRE                                         r  C2/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D0/q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D0/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDRE                         0.000     0.000 r  D0/q1_reg/C
    SLICE_X63Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D0/q1_reg/Q
                         net (fo=3, routed)           0.181     0.322    D0/q1
    SLICE_X63Y38         FDRE                                         r  D0/q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.686%)  route 0.182ns (56.314%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE                         0.000     0.000 r  D1/q1_reg/C
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D1/q1_reg/Q
                         net (fo=3, routed)           0.182     0.323    D1/q1
    SLICE_X65Y37         FDRE                                         r  D1/q2_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  myClock
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.494ns  (logic 4.330ns (57.781%)  route 3.164ns (42.219%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.630     5.151    clock_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  num_reg[2]/Q
                         net (fo=7, routed)           1.445     7.053    e/Q[2]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.150     7.203 r  e/out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.718     8.921    out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.724    12.645 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.645    out[2]
    U5                                                                r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.471ns  (logic 4.365ns (58.431%)  route 3.105ns (41.569%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.630     5.151    clock_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  num_reg[2]/Q
                         net (fo=7, routed)           1.442     7.050    e/Q[2]
    SLICE_X64Y22         LUT4 (Prop_lut4_I3_O)        0.150     7.200 r  e/out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.663     8.863    out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.759    12.622 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.622    out[4]
    U8                                                                r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.426ns  (logic 4.321ns (58.187%)  route 3.105ns (41.813%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.630     5.151    clock_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  num_reg[3]/Q
                         net (fo=7, routed)           1.431     7.038    e/Q[3]
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.150     7.188 r  e/out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.674     8.862    out_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.715    12.577 r  out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.577    out[6]
    W7                                                                r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.383ns  (logic 4.084ns (55.320%)  route 3.299ns (44.680%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.630     5.151    clock_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  num_reg[2]/Q
                         net (fo=7, routed)           1.445     7.053    e/Q[2]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.177 r  e/out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.853     9.030    out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.534 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.534    out[1]
    V5                                                                r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.316ns  (logic 4.111ns (56.195%)  route 3.205ns (43.805%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.630     5.151    clock_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  num_reg[0]/Q
                         net (fo=7, routed)           1.286     6.893    e/Q[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.017 r  e/out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.919     8.936    out_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.468 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.468    out[0]
    U7                                                                r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.225ns  (logic 4.116ns (56.966%)  route 3.109ns (43.034%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.630     5.151    clock_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  num_reg[2]/Q
                         net (fo=7, routed)           1.442     7.050    e/Q[2]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.174 r  e/out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.667     8.840    out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.376 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.376    out[3]
    V8                                                                r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.206ns  (logic 4.109ns (57.024%)  route 3.097ns (42.976%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.630     5.151    clock_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  num_reg[3]/Q
                         net (fo=7, routed)           1.431     7.038    e/Q[3]
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.124     7.162 r  e/out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.666     8.828    out_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.357 r  out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.357    out[5]
    W6                                                                r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.182ns  (logic 4.165ns (67.379%)  route 2.017ns (32.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.629     5.150    clock_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  anode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.478     5.628 r  anode_reg[3]/Q
                         net (fo=1, routed)           2.017     7.645    anode_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.687    11.332 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.332    anode[3]
    W4                                                                r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.866ns  (logic 4.148ns (70.710%)  route 1.718ns (29.290%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.629     5.150    clock_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  anode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.478     5.628 r  anode_reg[1]/Q
                         net (fo=1, routed)           1.718     7.347    anode_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.670    11.017 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.017    anode[1]
    U4                                                                r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.755ns  (logic 4.041ns (70.222%)  route 1.714ns (29.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.629     5.150    clock_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  anode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  anode_reg[2]/Q
                         net (fo=1, routed)           1.714     7.382    anode_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    10.905 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.905    anode[2]
    V4                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 upp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/bout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.474    clock_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  upp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  upp_reg[2]/Q
                         net (fo=7, routed)           0.110     1.725    C2/upp[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.770 r  C2/bout_i_1__0/O
                         net (fo=1, routed)           0.000     1.770    C2/bout0
    SLICE_X60Y37         FDRE                                         r  C2/bout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 upp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/cout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.474    clock_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  upp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  upp_reg[2]/Q
                         net (fo=7, routed)           0.114     1.729    C2/upp[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.045     1.774 r  C2/cout_i_1__1/O
                         net (fo=1, routed)           0.000     1.774    C2/cout0
    SLICE_X60Y37         FDRE                                         r  C2/cout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 upp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/cout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.135%)  route 0.145ns (43.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.474    clock_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  upp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  upp_reg[3]/Q
                         net (fo=7, routed)           0.145     1.760    C3/upp[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.045     1.805 r  C3/cout_i_2/O
                         net (fo=1, routed)           0.000     1.805    C3/cout0
    SLICE_X60Y37         FDRE                                         r  C3/cout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 upp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/bout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.549%)  route 0.161ns (46.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.474    clock_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  upp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  upp_reg[3]/Q
                         net (fo=7, routed)           0.161     1.776    C3/upp[0]
    SLICE_X60Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.821 r  C3/bout_i_1__1/O
                         net (fo=1, routed)           0.000     1.821    C3/bout0
    SLICE_X60Y37         FDRE                                         r  C3/bout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 upp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.186ns (51.317%)  route 0.176ns (48.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.474    clock_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  upp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  upp_reg[2]/Q
                         net (fo=7, routed)           0.176     1.792    C2/upp[0]
    SLICE_X61Y36         LUT4 (Prop_lut4_I1_O)        0.045     1.837 r  C2/out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.837    C2/out[0]_i_1_n_0
    SLICE_X61Y36         FDSE                                         r  C2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 upp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.190ns (51.707%)  route 0.177ns (48.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.474    clock_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  upp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  upp_reg[2]/Q
                         net (fo=7, routed)           0.177     1.793    C2/upp[0]
    SLICE_X61Y36         LUT5 (Prop_lut5_I2_O)        0.049     1.842 r  C2/out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.842    C2/out[3]_i_1_n_0
    SLICE_X61Y36         FDSE                                         r  C2/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 upp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/bout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.186ns (46.980%)  route 0.210ns (53.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.590     1.473    clock_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  upp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  upp_reg[1]/Q
                         net (fo=7, routed)           0.210     1.824    C1/upp[0]
    SLICE_X59Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.869 r  C1/bout_i_1/O
                         net (fo=1, routed)           0.000     1.869    C1/bout0
    SLICE_X59Y35         FDRE                                         r  C1/bout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 upp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/cout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.186ns (46.980%)  route 0.210ns (53.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.590     1.473    clock_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  upp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  upp_reg[1]/Q
                         net (fo=7, routed)           0.210     1.824    C1/upp[0]
    SLICE_X59Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.869 r  C1/cout_i_1__0/O
                         net (fo=1, routed)           0.000     1.869    C1/cout0
    SLICE_X59Y35         FDRE                                         r  C1/cout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 downn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.186ns (46.506%)  route 0.214ns (53.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.474    clock_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  downn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  downn_reg[3]/Q
                         net (fo=7, routed)           0.214     1.829    C3/downn[0]
    SLICE_X61Y36         LUT4 (Prop_lut4_I0_O)        0.045     1.874 r  C3/out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.874    C3/out[0]_i_1_n_0
    SLICE_X61Y36         FDSE                                         r  C3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 downn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.186ns (37.813%)  route 0.306ns (62.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.590     1.473    clock_IBUF_BUFG
    SLICE_X58Y35         FDRE                                         r  downn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  downn_reg[0]/Q
                         net (fo=5, routed)           0.207     1.821    C0/downn[0]
    SLICE_X60Y35         LUT5 (Prop_lut5_I1_O)        0.045     1.866 r  C0/out[3]_i_1/O
                         net (fo=1, routed)           0.099     1.965    C0/out[3]_i_1_n_0
    SLICE_X59Y34         FDSE                                         r  C0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  myClock

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C0/out_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            upp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.440ns  (logic 0.828ns (24.071%)  route 2.612ns (75.929%))
  Logic Levels:           4  (FDSE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDSE                         0.000     0.000 r  C0/out_reg[3]/C
    SLICE_X59Y34         FDSE (Prop_fdse_C_Q)         0.456     0.456 f  C0/out_reg[3]/Q
                         net (fo=10, routed)          1.133     1.589    C0/a[0][3]
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.124     1.713 r  C0/upp[1]_i_3/O
                         net (fo=2, routed)           0.670     2.383    C2/upp_reg[2]
    SLICE_X59Y36         LUT6 (Prop_lut6_I2_O)        0.124     2.507 r  C2/upp[2]_i_2/O
                         net (fo=2, routed)           0.809     3.316    C3/upp_reg[3]
    SLICE_X61Y37         LUT6 (Prop_lut6_I0_O)        0.124     3.440 r  C3/upp[3]_i_1/O
                         net (fo=1, routed)           0.000     3.440    C3_n_4
    SLICE_X61Y37         FDRE                                         r  upp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.514     4.855    clock_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  upp_reg[3]/C

Slack:                    inf
  Source:                 C1/out_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            downn_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.312ns  (logic 0.828ns (24.999%)  route 2.484ns (75.001%))
  Logic Levels:           4  (FDSE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDSE                         0.000     0.000 r  C1/out_reg[0]/C
    SLICE_X59Y34         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  C1/out_reg[0]/Q
                         net (fo=10, routed)          0.858     1.314    C1/a[1][0]
    SLICE_X58Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.438 r  C1/downn[1]_i_2/O
                         net (fo=2, routed)           0.669     2.107    C2/downn_reg[2]_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.231 r  C2/downn[2]_i_2/O
                         net (fo=2, routed)           0.958     3.188    C2/out_reg[3]_1
    SLICE_X61Y37         LUT3 (Prop_lut3_I0_O)        0.124     3.312 r  C2/downn[2]_i_1/O
                         net (fo=1, routed)           0.000     3.312    C2_n_8
    SLICE_X61Y37         FDRE                                         r  downn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.514     4.855    clock_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  downn_reg[2]/C

Slack:                    inf
  Source:                 C0/out_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            upp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.207ns  (logic 0.828ns (25.820%)  route 2.379ns (74.180%))
  Logic Levels:           4  (FDSE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDSE                         0.000     0.000 r  C0/out_reg[3]/C
    SLICE_X59Y34         FDSE (Prop_fdse_C_Q)         0.456     0.456 f  C0/out_reg[3]/Q
                         net (fo=10, routed)          1.133     1.589    C0/a[0][3]
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.124     1.713 r  C0/upp[1]_i_3/O
                         net (fo=2, routed)           0.670     2.383    C2/upp_reg[2]
    SLICE_X59Y36         LUT6 (Prop_lut6_I2_O)        0.124     2.507 r  C2/upp[2]_i_2/O
                         net (fo=2, routed)           0.576     3.083    C2/out_reg[3]_0
    SLICE_X61Y37         LUT3 (Prop_lut3_I0_O)        0.124     3.207 r  C2/upp[2]_i_1/O
                         net (fo=1, routed)           0.000     3.207    p_1_out[1]
    SLICE_X61Y37         FDRE                                         r  upp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.514     4.855    clock_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  upp_reg[2]/C

Slack:                    inf
  Source:                 C1/out_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            downn_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.072ns  (logic 0.828ns (26.952%)  route 2.244ns (73.048%))
  Logic Levels:           4  (FDSE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDSE                         0.000     0.000 r  C1/out_reg[0]/C
    SLICE_X59Y34         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  C1/out_reg[0]/Q
                         net (fo=10, routed)          0.858     1.314    C1/a[1][0]
    SLICE_X58Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.438 r  C1/downn[1]_i_2/O
                         net (fo=2, routed)           0.669     2.107    C2/downn_reg[2]_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.231 r  C2/downn[2]_i_2/O
                         net (fo=2, routed)           0.718     2.948    C3/downn_reg[3]
    SLICE_X61Y37         LUT6 (Prop_lut6_I0_O)        0.124     3.072 r  C3/downn[3]_i_1/O
                         net (fo=1, routed)           0.000     3.072    C3_n_9
    SLICE_X61Y37         FDRE                                         r  downn_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.514     4.855    clock_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  downn_reg[3]/C

Slack:                    inf
  Source:                 C0/out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            upp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.429ns  (logic 0.766ns (31.532%)  route 1.663ns (68.468%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE                         0.000     0.000 r  C0/out_reg[2]/C
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  C0/out_reg[2]/Q
                         net (fo=8, routed)           0.854     1.372    C1/a[0][2]
    SLICE_X58Y35         LUT4 (Prop_lut4_I2_O)        0.124     1.496 r  C1/upp[1]_i_2/O
                         net (fo=2, routed)           0.810     2.305    C1/upp[1]_i_2_n_0
    SLICE_X58Y36         LUT6 (Prop_lut6_I0_O)        0.124     2.429 r  C1/upp[1]_i_1/O
                         net (fo=1, routed)           0.000     2.429    C1_n_2
    SLICE_X58Y36         FDRE                                         r  upp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.513     4.854    clock_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  upp_reg[1]/C

Slack:                    inf
  Source:                 C0/out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            downn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.427ns  (logic 0.766ns (31.567%)  route 1.661ns (68.433%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE                         0.000     0.000 r  C0/out_reg[2]/C
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  C0/out_reg[2]/Q
                         net (fo=8, routed)           0.854     1.372    C1/a[0][2]
    SLICE_X58Y35         LUT4 (Prop_lut4_I2_O)        0.124     1.496 r  C1/upp[1]_i_2/O
                         net (fo=2, routed)           0.807     2.303    C1/upp[1]_i_2_n_0
    SLICE_X58Y36         LUT6 (Prop_lut6_I0_O)        0.124     2.427 r  C1/downn[1]_i_1/O
                         net (fo=1, routed)           0.000     2.427    C1_n_7
    SLICE_X58Y36         FDRE                                         r  downn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.513     4.854    clock_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  downn_reg[1]/C

Slack:                    inf
  Source:                 C0/out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.633ns  (logic 0.642ns (39.303%)  route 0.991ns (60.697%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE                         0.000     0.000 r  C0/out_reg[2]/C
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  C0/out_reg[2]/Q
                         net (fo=8, routed)           0.991     1.509    C0/a[0][2]
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124     1.633 r  C0/num[2]_i_1/O
                         net (fo=1, routed)           0.000     1.633    C0_n_10
    SLICE_X61Y34         FDRE                                         r  num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.512     4.853    clock_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  num_reg[2]/C

Slack:                    inf
  Source:                 C0/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.613ns  (logic 0.642ns (39.792%)  route 0.971ns (60.208%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE                         0.000     0.000 r  C0/out_reg[1]/C
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  C0/out_reg[1]/Q
                         net (fo=8, routed)           0.971     1.489    C0/a[0][1]
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  C0/num[1]_i_1/O
                         net (fo=1, routed)           0.000     1.613    C0_n_11
    SLICE_X61Y34         FDRE                                         r  num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.512     4.853    clock_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  num_reg[1]/C

Slack:                    inf
  Source:                 C0/out_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            upp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.552ns  (logic 0.580ns (37.374%)  route 0.972ns (62.626%))
  Logic Levels:           2  (FDSE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDSE                         0.000     0.000 r  C0/out_reg[3]/C
    SLICE_X59Y34         FDSE (Prop_fdse_C_Q)         0.456     0.456 f  C0/out_reg[3]/Q
                         net (fo=10, routed)          0.972     1.428    C0/a[0][3]
    SLICE_X60Y35         LUT6 (Prop_lut6_I3_O)        0.124     1.552 r  C0/upp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.552    C0_n_2
    SLICE_X60Y35         FDRE                                         r  upp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.513     4.854    clock_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  upp_reg[0]/C

Slack:                    inf
  Source:                 C0/out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            downn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.503ns  (logic 0.642ns (42.720%)  route 0.861ns (57.280%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE                         0.000     0.000 r  C0/out_reg[2]/C
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  C0/out_reg[2]/Q
                         net (fo=8, routed)           0.861     1.379    C0/a[0][2]
    SLICE_X58Y35         LUT6 (Prop_lut6_I4_O)        0.124     1.503 r  C0/downn[0]_i_1/O
                         net (fo=1, routed)           0.000     1.503    C0_n_8
    SLICE_X58Y35         FDRE                                         r  downn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.513     4.854    clock_IBUF_BUFG
    SLICE_X58Y35         FDRE                                         r  downn_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C1/bout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            downn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE                         0.000     0.000 r  C1/bout_reg/C
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/bout_reg/Q
                         net (fo=1, routed)           0.097     0.238    C0/downn_reg[0]
    SLICE_X58Y35         LUT6 (Prop_lut6_I1_O)        0.045     0.283 r  C0/downn[0]_i_1/O
                         net (fo=1, routed)           0.000     0.283    C0_n_8
    SLICE_X58Y35         FDRE                                         r  downn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     1.986    clock_IBUF_BUFG
    SLICE_X58Y35         FDRE                                         r  downn_reg[0]/C

Slack:                    inf
  Source:                 P10/out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            upp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDRE                         0.000     0.000 r  P10/out_reg/C
    SLICE_X59Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  P10/out_reg/Q
                         net (fo=1, routed)           0.098     0.239    C1/p_1_in1_in[0]
    SLICE_X58Y36         LUT6 (Prop_lut6_I4_O)        0.045     0.284 r  C1/upp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.284    C1_n_2
    SLICE_X58Y36         FDRE                                         r  upp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     1.986    clock_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  upp_reg[1]/C

Slack:                    inf
  Source:                 C1/out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.466%)  route 0.083ns (28.534%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE                         0.000     0.000 r  C1/out_reg[2]/C
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  C1/out_reg[2]/Q
                         net (fo=8, routed)           0.083     0.247    C0/a[1][2]
    SLICE_X61Y34         LUT6 (Prop_lut6_I1_O)        0.045     0.292 r  C0/num[2]_i_1/O
                         net (fo=1, routed)           0.000     0.292    C0_n_10
    SLICE_X61Y34         FDRE                                         r  num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.858     1.985    clock_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  num_reg[2]/C

Slack:                    inf
  Source:                 P21/out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            downn_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.197%)  route 0.113ns (37.803%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE                         0.000     0.000 r  P21/out_reg/C
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  P21/out_reg/Q
                         net (fo=1, routed)           0.113     0.254    C2/p_1_in[0]
    SLICE_X61Y37         LUT3 (Prop_lut3_I2_O)        0.045     0.299 r  C2/downn[2]_i_1/O
                         net (fo=1, routed)           0.000     0.299    C2_n_8
    SLICE_X61Y37         FDRE                                         r  downn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.860     1.987    clock_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  downn_reg[2]/C

Slack:                    inf
  Source:                 C1/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE                         0.000     0.000 r  C1/out_reg[1]/C
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  C1/out_reg[1]/Q
                         net (fo=8, routed)           0.117     0.281    C0/a[1][1]
    SLICE_X61Y34         LUT6 (Prop_lut6_I1_O)        0.045     0.326 r  C0/num[1]_i_1/O
                         net (fo=1, routed)           0.000     0.326    C0_n_11
    SLICE_X61Y34         FDRE                                         r  num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.858     1.985    clock_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  num_reg[1]/C

Slack:                    inf
  Source:                 P31/out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            downn_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.669%)  route 0.142ns (43.331%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDRE                         0.000     0.000 r  P31/out_reg/C
    SLICE_X63Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  P31/out_reg/Q
                         net (fo=1, routed)           0.142     0.283    C3/down_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I1_O)        0.045     0.328 r  C3/downn[3]_i_1/O
                         net (fo=1, routed)           0.000     0.328    C3_n_9
    SLICE_X61Y37         FDRE                                         r  downn_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.860     1.987    clock_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  downn_reg[3]/C

Slack:                    inf
  Source:                 P11/out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            downn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.994%)  route 0.146ns (44.006%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDRE                         0.000     0.000 r  P11/out_reg/C
    SLICE_X59Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  P11/out_reg/Q
                         net (fo=1, routed)           0.146     0.287    C1/p_1_in[0]
    SLICE_X58Y36         LUT6 (Prop_lut6_I4_O)        0.045     0.332 r  C1/downn[1]_i_1/O
                         net (fo=1, routed)           0.000     0.332    C1_n_7
    SLICE_X58Y36         FDRE                                         r  downn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     1.986    clock_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  downn_reg[1]/C

Slack:                    inf
  Source:                 C3/out_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            upp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.776%)  route 0.147ns (44.224%))
  Logic Levels:           2  (FDSE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDSE                         0.000     0.000 r  C3/out_reg[0]/C
    SLICE_X61Y36         FDSE (Prop_fdse_C_Q)         0.141     0.141 f  C3/out_reg[0]/Q
                         net (fo=9, routed)           0.147     0.288    C3/a[3][0]
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.045     0.333 r  C3/upp[3]_i_1/O
                         net (fo=1, routed)           0.000     0.333    C3_n_4
    SLICE_X61Y37         FDRE                                         r  upp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.860     1.987    clock_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  upp_reg[3]/C

Slack:                    inf
  Source:                 C3/out_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.116%)  route 0.178ns (48.884%))
  Logic Levels:           2  (FDSE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDSE                         0.000     0.000 r  C3/out_reg[3]/C
    SLICE_X61Y36         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  C3/out_reg[3]/Q
                         net (fo=9, routed)           0.178     0.319    C0/a[3][3]
    SLICE_X61Y34         LUT6 (Prop_lut6_I5_O)        0.045     0.364 r  C0/num[3]_i_1/O
                         net (fo=1, routed)           0.000     0.364    C0_n_9
    SLICE_X61Y34         FDRE                                         r  num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.858     1.985    clock_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  num_reg[3]/C

Slack:                    inf
  Source:                 C0/out_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            upp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.602%)  route 0.205ns (52.398%))
  Logic Levels:           2  (FDSE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDSE                         0.000     0.000 r  C0/out_reg[0]/C
    SLICE_X59Y34         FDSE (Prop_fdse_C_Q)         0.141     0.141 f  C0/out_reg[0]/Q
                         net (fo=10, routed)          0.205     0.346    C0/a[0][0]
    SLICE_X60Y35         LUT6 (Prop_lut6_I2_O)        0.045     0.391 r  C0/upp[0]_i_1/O
                         net (fo=1, routed)           0.000     0.391    C0_n_2
    SLICE_X60Y35         FDRE                                         r  upp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     1.986    clock_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  upp_reg[0]/C





