; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-p6:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define ptx_kernel void @triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6, i32 %7, ptr addrspace(1) readnone captures(none) %8) local_unnamed_addr !dbg !6 {
  %10 = tail call i32 @llvm.nvvm.read.ptx.sreg.ctaid.x(), !dbg !9
  %11 = shl i32 %10, 6, !dbg !10
  %12 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !11
  %13 = lshr i32 %12, 2, !dbg !11
  %14 = and i32 %13, 63, !dbg !11
  %15 = and i32 %12, 3, !dbg !11
  %16 = and i32 %12, 63, !dbg !11
  %17 = or disjoint i32 %14, %11, !dbg !12
  %18 = or disjoint i32 %11, %16, !dbg !12
  %19 = icmp slt i32 %17, %6, !dbg !13
  %.fr = freeze i1 %19
  %20 = icmp slt i32 %18, %6, !dbg !13
  %21 = shl i32 %17, 12, !dbg !14
  %22 = or disjoint i32 %21, %15
  br i1 %.fr, label %.split.us, label %.split

.split.us:                                        ; preds = %9, %.split.us
  %23 = phi float [ %42, %.split.us ], [ 0.000000e+00, %9 ]
  %24 = phi i32 [ %45, %.split.us ], [ 0, %9 ]
  %25 = or i32 %22, %24, !dbg !15
  %26 = sext i32 %25 to i64, !dbg !16
  %27 = getelementptr half, ptr addrspace(1) %2, i64 %26, !dbg !16
  %28 = tail call i16 asm sideeffect "mov.u16 $0, $1;\0A\09@$3 ld.global.L1::evict_first.b16 { $0 }, [ $2 + 0 ];", "=c,c,l,b"(i16 0, ptr addrspace(1) %27, i1 true) #5, !dbg !17
  %29 = bitcast i16 %28 to half, !dbg !17
  %30 = fpext half %29 to float, !dbg !18
  %31 = getelementptr half, ptr addrspace(1) %3, i64 %26, !dbg !19
  %32 = tail call i16 asm sideeffect "mov.u16 $0, $1;\0A\09@$3 ld.global.L1::evict_first.b16 { $0 }, [ $2 + 0 ];", "=c,c,l,b"(i16 0, ptr addrspace(1) %31, i1 true) #5, !dbg !20
  %33 = bitcast i16 %32 to half, !dbg !20
  %34 = fpext half %33 to float, !dbg !21
  %35 = getelementptr half, ptr addrspace(1) %0, i64 %26, !dbg !22
  %36 = tail call i16 asm sideeffect "mov.u16 $0, $1;\0A\09@$3 ld.global.L1::evict_first.b16 { $0 }, [ $2 + 0 ];", "=c,c,l,b"(i16 0, ptr addrspace(1) %35, i1 true) #5, !dbg !23
  %37 = bitcast i16 %36 to half, !dbg !23
  %38 = fpext half %37 to float, !dbg !24
  %39 = fadd float %30, %34, !dbg !25
  %40 = fadd float %39, %38, !dbg !26
  %41 = fmul float %40, %40, !dbg !27
  %42 = fadd float %23, %41, !dbg !28
  %43 = fptrunc float %40 to half, !dbg !29
  %44 = bitcast half %43 to i16, !dbg !29
  tail call void asm sideeffect "@$2 st.global.b16 [ $1 + 0 ], { $0 };", "c,l,b"(i16 %44, ptr addrspace(1) %35, i1 true) #5, !dbg !29
  %45 = add nuw nsw i32 %24, 4, !dbg !30
  %46 = icmp samesign ult i32 %24, 4092, !dbg !30
  br i1 %46, label %.split.us, label %.split7.us, !dbg !30

.split:                                           ; preds = %9, %.split
  %47 = phi i32 [ %66, %.split ], [ 0, %9 ]
  %48 = or i32 %22, %47, !dbg !15
  %49 = sext i32 %48 to i64, !dbg !16
  %50 = getelementptr half, ptr addrspace(1) %2, i64 %49, !dbg !16
  %51 = tail call i16 asm sideeffect "mov.u16 $0, $1;\0A\09@$3 ld.global.L1::evict_first.b16 { $0 }, [ $2 + 0 ];", "=c,c,l,b"(i16 0, ptr addrspace(1) %50, i1 false) #5, !dbg !17
  %52 = bitcast i16 %51 to half, !dbg !17
  %53 = fpext half %52 to float, !dbg !18
  %54 = getelementptr half, ptr addrspace(1) %3, i64 %49, !dbg !19
  %55 = tail call i16 asm sideeffect "mov.u16 $0, $1;\0A\09@$3 ld.global.L1::evict_first.b16 { $0 }, [ $2 + 0 ];", "=c,c,l,b"(i16 0, ptr addrspace(1) %54, i1 false) #5, !dbg !20
  %56 = bitcast i16 %55 to half, !dbg !20
  %57 = fpext half %56 to float, !dbg !21
  %58 = getelementptr half, ptr addrspace(1) %0, i64 %49, !dbg !22
  %59 = tail call i16 asm sideeffect "mov.u16 $0, $1;\0A\09@$3 ld.global.L1::evict_first.b16 { $0 }, [ $2 + 0 ];", "=c,c,l,b"(i16 0, ptr addrspace(1) %58, i1 false) #5, !dbg !23
  %60 = bitcast i16 %59 to half, !dbg !23
  %61 = fpext half %60 to float, !dbg !24
  %62 = fadd float %53, %57, !dbg !25
  %63 = fadd float %62, %61, !dbg !26
  %64 = fptrunc float %63 to half, !dbg !29
  %65 = bitcast half %64 to i16, !dbg !29
  tail call void asm sideeffect "@$2 st.global.b16 [ $1 + 0 ], { $0 };", "c,l,b"(i16 %65, ptr addrspace(1) %58, i1 false) #5, !dbg !29
  %66 = add nuw nsw i32 %47, 4, !dbg !30
  %67 = icmp samesign ult i32 %47, 4092, !dbg !30
  br i1 %67, label %.split, label %.split7.us, !dbg !30

.split7.us:                                       ; preds = %.split, %.split.us
  %.us-phi = phi float [ %42, %.split.us ], [ 0.000000e+00, %.split ], !dbg !31
  %68 = bitcast float %.us-phi to i32, !dbg !31
  %69 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %68, i32 2, i32 31), !dbg !31
  %70 = bitcast i32 %69 to float, !dbg !31
  %71 = fadd float %.us-phi, %70, !dbg !35
  %72 = bitcast float %71 to i32, !dbg !31
  %73 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %72, i32 1, i32 31), !dbg !31
  %74 = bitcast i32 %73 to float, !dbg !31
  %75 = fadd float %71, %74, !dbg !35
  %76 = getelementptr inbounds nuw float, ptr addrspace(3) @global_smem, i32 %14, !dbg !37
  %77 = bitcast float %75 to <1 x i32>, !dbg !37
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %76, <1 x i32> %77, i1 true) #5, !dbg !37
  tail call void @llvm.nvvm.barrier0(), !dbg !37
  %78 = getelementptr inbounds nuw float, ptr addrspace(3) @global_smem, i32 %16, !dbg !37
  %79 = load float, ptr addrspace(3) %78, align 4, !dbg !37
  %80 = tail call float @llvm.nvvm.div.full(float %79, float 4.096000e+03), !dbg !38
  %81 = tail call float @llvm.nvvm.div.full(float %75, float 4.096000e+03), !dbg !38
  %82 = fadd float %80, 0x3EE4F8B580000000, !dbg !39
  %83 = fadd float %81, 0x3EE4F8B580000000, !dbg !39
  %84 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !37
  %.not.i = icmp eq i32 %84, 0, !dbg !37
  br i1 %.not.i, label %87, label %85, !dbg !37

85:                                               ; preds = %.split7.us
  %86 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %82), !dbg !37
  br label %__nv_rsqrtf.exit, !dbg !37

87:                                               ; preds = %.split7.us
  %88 = tail call float @llvm.nvvm.rsqrt.approx.f(float %82), !dbg !37
  br label %__nv_rsqrtf.exit, !dbg !37

__nv_rsqrtf.exit:                                 ; preds = %85, %87
  %.0.i = phi float [ %86, %85 ], [ %88, %87 ], !dbg !37
  %89 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !37
  %.not.i3 = icmp eq i32 %89, 0, !dbg !37
  br i1 %.not.i3, label %92, label %90, !dbg !37

90:                                               ; preds = %__nv_rsqrtf.exit
  %91 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %83), !dbg !37
  br label %__nv_rsqrtf.exit5, !dbg !37

92:                                               ; preds = %__nv_rsqrtf.exit
  %93 = tail call float @llvm.nvvm.rsqrt.approx.f(float %83), !dbg !37
  br label %__nv_rsqrtf.exit5, !dbg !37

__nv_rsqrtf.exit5:                                ; preds = %90, %92
  %.0.i4 = phi float [ %91, %90 ], [ %93, %92 ], !dbg !37
  tail call void @llvm.nvvm.barrier0(), !dbg !40
  %94 = sext i32 %18 to i64, !dbg !41
  %95 = getelementptr float, ptr addrspace(1) %1, i64 %94, !dbg !41
  %96 = and i32 %12, 192, !dbg !42
  %97 = icmp eq i32 %96, 0, !dbg !42
  %98 = bitcast float %.0.i to i32, !dbg !42
  %99 = and i1 %97, %20, !dbg !42
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %98, ptr addrspace(1) %95, i1 %99) #5, !dbg !42
  %100 = zext nneg i32 %15 to i64, !dbg !43
  br label %101, !dbg !43

101:                                              ; preds = %__nv_rsqrtf.exit5, %101
  %indvars.iv = phi i64 [ 0, %__nv_rsqrtf.exit5 ], [ %indvars.iv.next, %101 ]
  %102 = or disjoint i64 %indvars.iv, %100, !dbg !44
  %103 = getelementptr half, ptr addrspace(1) %4, i64 %102, !dbg !45
  %104 = tail call i16 asm sideeffect "mov.u16 $0, $1;\0A\09@$3 ld.global.L1::evict_last.b16 { $0 }, [ $2 + 0 ];", "=c,c,l,b"(i16 0, ptr addrspace(1) %103, i1 true) #5, !dbg !46
  %105 = bitcast i16 %104 to half, !dbg !46
  %106 = fpext half %105 to float, !dbg !47
  %107 = trunc nuw nsw i64 %indvars.iv to i32
  %.reass = or i32 %22, %107
  %108 = sext i32 %.reass to i64, !dbg !48
  %109 = getelementptr half, ptr addrspace(1) %0, i64 %108, !dbg !48
  %110 = tail call i16 asm sideeffect "mov.u16 $0, $1;\0A\09@$3 ld.global.L1::evict_first.b16 { $0 }, [ $2 + 0 ];", "=c,c,l,b"(i16 0, ptr addrspace(1) %109, i1 %.fr) #5, !dbg !49
  %111 = bitcast i16 %110 to half, !dbg !49
  %112 = fpext half %111 to float, !dbg !50
  %113 = fmul float %.0.i4, %112, !dbg !51
  %114 = fmul float %113, %106, !dbg !52
  %115 = getelementptr half, ptr addrspace(1) %5, i64 %108, !dbg !53
  %116 = fptrunc float %114 to half, !dbg !54
  %117 = bitcast half %116 to i16, !dbg !54
  tail call void asm sideeffect "@$2 st.global.b16 [ $1 + 0 ], { $0 };", "c,l,b"(i16 %117, ptr addrspace(1) %115, i1 %.fr) #5, !dbg !54
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 4, !dbg !43
  %118 = icmp samesign ult i64 %indvars.iv, 4092, !dbg !43
  br i1 %118, label %101, label %119, !dbg !43

119:                                              ; preds = %101
  ret void, !dbg !55
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.ctaid.x() #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.div.full(float, float) #3

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4}
!llvm.ident = !{!5}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c77oi4n34co2lyl6w3uyrpu25nlsmz2qimbxcpjl3nsdatstbw7t.py", directory: "./local_cache/77")
!4 = !{ptr @triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8, !"reqntidx", i32 256}
!5 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!6 = distinct !DISubprogram(name: "triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8", linkageName: "triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_8", scope: !3, file: !3, line: 18, type: !7, scopeLine: 18, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!7 = !DISubroutineType(cc: DW_CC_normal, types: !8)
!8 = !{}
!9 = !DILocation(line: 22, column: 28, scope: !6)
!10 = !DILocation(line: 22, column: 33, scope: !6)
!11 = !DILocation(line: 23, column: 44, scope: !6)
!12 = !DILocation(line: 23, column: 23, scope: !6)
!13 = !DILocation(line: 24, column: 21, scope: !6)
!14 = !DILocation(line: 35, column: 46, scope: !6)
!15 = !DILocation(line: 35, column: 41, scope: !6)
!16 = !DILocation(line: 35, column: 34, scope: !6)
!17 = !DILocation(line: 35, column: 51, scope: !6)
!18 = !DILocation(line: 35, column: 113, scope: !6)
!19 = !DILocation(line: 36, column: 34, scope: !6)
!20 = !DILocation(line: 36, column: 51, scope: !6)
!21 = !DILocation(line: 36, column: 113, scope: !6)
!22 = !DILocation(line: 37, column: 38, scope: !6)
!23 = !DILocation(line: 37, column: 55, scope: !6)
!24 = !DILocation(line: 37, column: 117, scope: !6)
!25 = !DILocation(line: 38, column: 22, scope: !6)
!26 = !DILocation(line: 39, column: 22, scope: !6)
!27 = !DILocation(line: 41, column: 22, scope: !6)
!28 = !DILocation(line: 43, column: 23, scope: !6)
!29 = !DILocation(line: 45, column: 55, scope: !6)
!30 = !DILocation(line: 29, column: 40, scope: !6)
!31 = !DILocation(line: 286, column: 36, scope: !32, inlinedAt: !34)
!32 = distinct !DILexicalBlockFile(scope: !6, file: !33, discriminator: 0)
!33 = !DIFile(filename: "standard.py", directory: "/workspace/torch-compile-caching/.venv/lib/python3.11/site-packages/triton/language")
!34 = !DILocation(line: 46, column: 25, scope: !6)
!35 = !DILocation(line: 256, column: 15, scope: !36, inlinedAt: !34)
!36 = distinct !DILexicalBlockFile(scope: !32, file: !33, discriminator: 0)
!37 = !DILocation(line: 51, column: 28, scope: !6)
!38 = !DILocation(line: 48, column: 20, scope: !6)
!39 = !DILocation(line: 50, column: 20, scope: !6)
!40 = !DILocation(line: 52, column: 4, scope: !6)
!41 = !DILocation(line: 53, column: 28, scope: !6)
!42 = !DILocation(line: 53, column: 40, scope: !6)
!43 = !DILocation(line: 54, column: 40, scope: !6)
!44 = !DILocation(line: 55, column: 31, scope: !6)
!45 = !DILocation(line: 60, column: 35, scope: !6)
!46 = !DILocation(line: 60, column: 42, scope: !6)
!47 = !DILocation(line: 60, column: 95, scope: !6)
!48 = !DILocation(line: 61, column: 39, scope: !6)
!49 = !DILocation(line: 61, column: 56, scope: !6)
!50 = !DILocation(line: 61, column: 118, scope: !6)
!51 = !DILocation(line: 63, column: 24, scope: !6)
!52 = !DILocation(line: 65, column: 24, scope: !6)
!53 = !DILocation(line: 66, column: 29, scope: !6)
!54 = !DILocation(line: 66, column: 53, scope: !6)
!55 = !DILocation(line: 54, column: 4, scope: !6)
