#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5655427c2450 .scope module, "riscv_tb" "riscv_tb" 2 5;
 .timescale -9 -9;
v0x5655427eed30_0 .var "CLK", 0 0;
v0x5655427eedd0_0 .var "RSTN", 0 0;
v0x5655427eee70_0 .var *"_ivl_0", 0 0; Local signal
v0x5655427eef10_0 .var/2u *"_ivl_1", 0 0; Local signal
v0x5655427eefb0_0 .var/2u *"_ivl_2", 0 0; Local signal
S_0x5655427b8af0 .scope task, "dump" "dump" 2 28, 2 28 0, S_0x5655427c2450;
 .timescale -9 -9;
v0x56554279fd60_0 .var "addr", 31 0;
v0x5655427a2870_0 .var "data", 31 0;
v0x5655427a2940_0 .var/i "i", 31 0;
TD_riscv_tb.dump ;
    %load/vec4 v0x56554279fd60_0;
    %store/vec4 v0x5655427a2940_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5655427a2940_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_0.1, 5;
    %ix/getv/s 4, v0x5655427a2940_0;
    %load/vec4a v0x5655427e4290, 4;
    %store/vec4 v0x5655427a2870_0, 0, 32;
    %load/vec4 v0x56554279fd60_0;
    %load/vec4 v0x5655427a2940_0;
    %muli 4, 0, 32;
    %add;
    %vpi_call 2 37 "$display", "%08x %02x%02x%02x%02x", S<0,vec4,u32>, &PV<v0x5655427a2870_0, 0, 8>, &PV<v0x5655427a2870_0, 8, 8>, &PV<v0x5655427a2870_0, 16, 8>, &PV<v0x5655427a2870_0, 24, 8> {1 0 0};
    %load/vec4 v0x5655427a2940_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5655427a2940_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x5655427a73e0 .scope module, "riscv" "riscv" 2 66, 3 6 0, S_0x5655427c2450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RSTN";
P_0x5655427a7760 .param/l "DMEM_BASE" 0 3 11, C4<00000000000100000000000000000000>;
P_0x5655427a77a0 .param/str "DMEM_FILE" 0 3 13, "data.mif";
P_0x5655427a77e0 .param/l "DMEM_SIZE" 0 3 12, +C4<00000000000000001000000000000000>;
P_0x5655427a7820 .param/l "IMEM_BASE" 0 3 8, C4<00000000000000000000000000000000>;
P_0x5655427a7860 .param/str "IMEM_FILE" 0 3 10, "prog.mif";
P_0x5655427a78a0 .param/l "IMEM_SIZE" 0 3 9, +C4<00000000000000001000000000000000>;
L_0x56554279d380 .functor NOT 1, v0x5655427eedd0_0, C4<0>, C4<0>, C4<0>;
v0x5655427eab10_0 .net "ALUOp_DE", 4 0, v0x5655427e5fd0_0;  1 drivers
v0x5655427eabf0_0 .net "ALUOp_ID", 4 0, v0x5655427dffa0_0;  1 drivers
v0x5655427eacb0_0 .net "ALUSrc_DE", 0 0, v0x5655427e6170_0;  1 drivers
v0x5655427eada0_0 .net "ALUSrc_ID", 0 0, v0x5655427e00a0_0;  1 drivers
v0x5655427eae90_0 .net "ALU_VAL_E", 31 0, L_0x565542801500;  1 drivers
v0x5655427eafd0_0 .net "ALU_VAL_EM", 31 0, v0x5655427e6430_0;  1 drivers
v0x5655427eb090_0 .net "ALU_VAL_MW", 31 0, v0x5655427e6520_0;  1 drivers
v0x5655427eb1a0_0 .net "ALUorSHIFT_DE", 0 0, v0x5655427e65c0_0;  1 drivers
v0x5655427eb290_0 .net "ALUorSHIFT_ID", 0 0, v0x5655427e0160_0;  1 drivers
v0x5655427eb3c0_0 .net "Branch_DE", 0 0, v0x5655427e6730_0;  1 drivers
v0x5655427eb4b0_0 .net "Branch_ID", 0 0, v0x5655427e0230_0;  1 drivers
v0x5655427eb5a0_0 .net "CLK", 0 0, v0x5655427eed30_0;  1 drivers
v0x5655427eb640_0 .net "DMSE_DE", 0 0, v0x5655427e6a00_0;  1 drivers
v0x5655427eb6e0_0 .net "DMSE_EM", 0 0, v0x5655427e6aa0_0;  1 drivers
v0x5655427eb780_0 .net "DMSE_ID", 0 0, v0x5655427e02f0_0;  1 drivers
v0x5655427eb870_0 .net "FT_DE", 2 0, v0x5655427e6be0_0;  1 drivers
v0x5655427eb960_0 .net "FT_ID", 2 0, v0x5655427e0400_0;  1 drivers
v0x5655427eba70_0 .net "IDATA_FD", 31 0, v0x5655427e6e90_0;  1 drivers
v0x5655427ebb30_0 .net "IDATA_IF", 31 0, L_0x56554279fb40;  1 drivers
v0x5655427ebc20_0 .net "IMM_VAL_EXT_DE", 31 0, v0x5655427e7000_0;  1 drivers
v0x5655427ebd30_0 .net "IMM_VAL_EXT_ID", 31 0, v0x5655427e04e0_0;  1 drivers
v0x5655427ebe40_0 .net "IR", 31 0, L_0x5655427ef480;  1 drivers
v0x5655427ebf00_0 .net "MEM_DATA_M", 31 0, L_0x565542802620;  1 drivers
v0x5655427ebff0_0 .var "MEM_DATA_MW", 31 0;
v0x5655427ec0b0_0 .net "MemRead_DE", 1 0, v0x5655427e71a0_0;  1 drivers
v0x5655427ec150_0 .net "MemRead_EM", 1 0, v0x5655427e7240_0;  1 drivers
v0x5655427ec240_0 .net "MemRead_ID", 1 0, v0x5655427e06a0_0;  1 drivers
v0x5655427ec350_0 .net "MemWrite_DE", 1 0, v0x5655427e73e0_0;  1 drivers
v0x5655427ec410_0 .net "MemWrite_EM", 1 0, v0x5655427e74a0_0;  1 drivers
v0x5655427ec500_0 .net "MemWrite_ID", 1 0, v0x5655427e0780_0;  1 drivers
v0x5655427ec610_0 .net "MemtoReg_DE", 1 0, v0x5655427e7660_0;  1 drivers
v0x5655427ec6d0_0 .net "MemtoReg_EM", 1 0, v0x5655427e7720_0;  1 drivers
v0x5655427ec770_0 .net "MemtoReg_ID", 1 0, v0x5655427e0860_0;  1 drivers
v0x5655427eca70_0 .net "MemtoReg_MW", 1 0, v0x5655427e78f0_0;  1 drivers
v0x5655427ecb80_0 .net "PC4_DE", 31 0, v0x5655427e79b0_0;  1 drivers
v0x5655427ecc40_0 .net "PC4_EM", 31 0, v0x5655427e7a90_0;  1 drivers
v0x5655427ecce0_0 .net "PC4_FD", 31 0, v0x5655427e7d80_0;  1 drivers
v0x5655427ecd80_0 .net "PC4_IF", 31 0, L_0x5655427ff670;  1 drivers
v0x5655427ece70_0 .net "PC4_MW", 31 0, v0x5655427e7f50_0;  1 drivers
v0x5655427ecf80_0 .net "PC_DE", 31 0, v0x5655427e8010_0;  1 drivers
v0x5655427ed090_0 .net "PC_FD", 31 0, v0x5655427e8100_0;  1 drivers
v0x5655427ed150_0 .net "PC_IF", 31 0, v0x5655427e16a0_0;  1 drivers
v0x5655427ed240_0 .net "PC_IMM_E", 31 0, L_0x5655428022b0;  1 drivers
v0x5655427ed350_0 .net "RD_DE", 4 0, v0x5655427e82b0_0;  1 drivers
v0x5655427ed410_0 .net "RD_EM", 4 0, v0x5655427e8370_0;  1 drivers
v0x5655427ed4b0_0 .net "RD_ID", 4 0, v0x5655427e0940_0;  1 drivers
v0x5655427ed5a0_0 .net "RD_MW", 4 0, v0x5655427e8540_0;  1 drivers
v0x5655427ed660_0 .net "RD_VAL_WB", 31 0, v0x5655427ea970_0;  1 drivers
v0x5655427ed750_0 .net "RF_DATA1", 31 0, v0x5655427e9c70_0;  1 drivers
v0x5655427ed860_0 .net "RF_DATA1_DE", 31 0, v0x5655427e86e0_0;  1 drivers
v0x5655427ed970_0 .net "RF_DATA2", 31 0, v0x5655427e9d30_0;  1 drivers
v0x5655427eda80_0 .net "RF_DATA2_DE", 31 0, v0x5655427e8890_0;  1 drivers
v0x5655427edb90_0 .net "RS1_PC_DE", 0 0, v0x5655427e8980_0;  1 drivers
v0x5655427edc80_0 .net "RS1_PC_ID", 0 0, v0x5655427e0a20_0;  1 drivers
v0x5655427edd70_0 .net "RS1_Z_DE", 0 0, v0x5655427e8b20_0;  1 drivers
v0x5655427ede60_0 .net "RS1_Z_ID", 0 0, v0x5655427e0ae0_0;  1 drivers
v0x5655427edf50_0 .net "RST", 0 0, L_0x56554279d380;  1 drivers
v0x5655427edff0_0 .net "RSTN", 0 0, v0x5655427eedd0_0;  1 drivers
v0x5655427ee0b0_0 .net "RegWrite_DE", 0 0, v0x5655427e8d60_0;  1 drivers
v0x5655427ee150_0 .net "RegWrite_EM", 0 0, v0x5655427e8e00_0;  1 drivers
v0x5655427ee1f0_0 .net "RegWrite_ID", 0 0, v0x5655427e0ba0_0;  1 drivers
v0x5655427ee2e0_0 .net "RegWrite_MW", 0 0, v0x5655427e8f40_0;  1 drivers
v0x5655427ee380_0 .net "STORE_VAL_E", 31 0, L_0x5655427a3fd0;  1 drivers
v0x5655427ee470_0 .net "STORE_VAL_EM", 31 0, v0x5655427e90b0_0;  1 drivers
L_0x7f5b36205060 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5655427ee510_0 .net/2u *"_ivl_16", 4 0, L_0x7f5b36205060;  1 drivers
v0x5655427ee9c0_0 .net *"_ivl_3", 7 0, L_0x5655427ef100;  1 drivers
v0x5655427eea60_0 .net *"_ivl_5", 7 0, L_0x5655427ef210;  1 drivers
v0x5655427eeb00_0 .net *"_ivl_7", 7 0, L_0x5655427ef2b0;  1 drivers
v0x5655427eeba0_0 .net *"_ivl_9", 7 0, L_0x5655427ef3e0;  1 drivers
v0x5655427eec40_0 .net "isBranch_E", 0 0, L_0x565542801a60;  1 drivers
L_0x5655427ef100 .part v0x5655427e6e90_0, 0, 8;
L_0x5655427ef210 .part v0x5655427e6e90_0, 8, 8;
L_0x5655427ef2b0 .part v0x5655427e6e90_0, 16, 8;
L_0x5655427ef3e0 .part v0x5655427e6e90_0, 24, 8;
L_0x5655427ef480 .concat [ 8 8 8 8], L_0x5655427ef3e0, L_0x5655427ef2b0, L_0x5655427ef210, L_0x5655427ef100;
L_0x5655427ff980 .part L_0x5655427ef480, 15, 5;
L_0x5655427ffa60 .part L_0x5655427ef480, 20, 5;
L_0x5655427ffb90 .functor MUXZ 5, L_0x7f5b36205060, v0x5655427e8540_0, v0x5655427e8f40_0, C4<>;
S_0x56554278ef50 .scope module, "ex_stage_inst" "ex_stage" 3 215, 4 5 0, S_0x5655427a73e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "PC_DE";
    .port_info 1 /INPUT 1 "ALUSrc_DE";
    .port_info 2 /INPUT 5 "ALUOp_DE";
    .port_info 3 /INPUT 1 "Branch_DE";
    .port_info 4 /INPUT 1 "ALUorSHIFT_DE";
    .port_info 5 /INPUT 3 "FT_DE";
    .port_info 6 /INPUT 32 "RF_DATA1_DE";
    .port_info 7 /INPUT 32 "RF_DATA2_DE";
    .port_info 8 /INPUT 32 "IMM_VAL_EXT_DE";
    .port_info 9 /INPUT 1 "RS1_PC_DE";
    .port_info 10 /INPUT 1 "RS1_Z_DE";
    .port_info 11 /OUTPUT 32 "ALU_VAL_E";
    .port_info 12 /OUTPUT 32 "STORE_VAL_E";
    .port_info 13 /OUTPUT 1 "isBranch_E";
    .port_info 14 /OUTPUT 32 "PC_IMM_E";
L_0x5655427a2750 .functor BUFZ 32, v0x5655427e8890_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5655427a3fd0 .functor BUFZ 32, L_0x5655427a2750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x565542801c00 .functor AND 1, L_0x565542801cc0, L_0x565542801fa0, C4<1>, C4<1>;
L_0x565542801a60 .functor AND 1, v0x5655427e6730_0, L_0x5655428020e0, C4<1>, C4<1>;
L_0x5655428022b0 .functor BUFZ 32, L_0x565542801b60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5655427dd890_0 .net "ALUOp_DE", 4 0, v0x5655427e5fd0_0;  alias, 1 drivers
v0x5655427dd9c0_0 .net "ALUSrc_DE", 0 0, v0x5655427e6170_0;  alias, 1 drivers
v0x5655427dda80_0 .net "ALU_VAL_E", 31 0, L_0x565542801500;  alias, 1 drivers
v0x5655427ddb40_0 .net "ALUorSHIFT_DE", 0 0, v0x5655427e65c0_0;  alias, 1 drivers
v0x5655427ddc00_0 .net "Branch_DE", 0 0, v0x5655427e6730_0;  alias, 1 drivers
v0x5655427ddd10_0 .net "FT_DE", 2 0, v0x5655427e6be0_0;  alias, 1 drivers
v0x5655427dddf0_0 .net "IMM_VAL_EXT_DE", 31 0, v0x5655427e7000_0;  alias, 1 drivers
v0x5655427dded0_0 .net "PC_DE", 31 0, v0x5655427e8010_0;  alias, 1 drivers
v0x5655427ddfb0_0 .net "PC_IMM_E", 31 0, L_0x5655428022b0;  alias, 1 drivers
v0x5655427de090_0 .net "RF_DATA1_DE", 31 0, v0x5655427e86e0_0;  alias, 1 drivers
v0x5655427de170_0 .net "RF_DATA2_DE", 31 0, v0x5655427e8890_0;  alias, 1 drivers
v0x5655427de250_0 .net "RS1_PC_DE", 0 0, v0x5655427e8980_0;  alias, 1 drivers
v0x5655427de310_0 .net "RS1_Z_DE", 0 0, v0x5655427e8b20_0;  alias, 1 drivers
v0x5655427de3d0_0 .net "STORE_VAL_E", 31 0, L_0x5655427a3fd0;  alias, 1 drivers
L_0x7f5b362050a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5655427de4b0_0 .net/2u *"_ivl_0", 31 0, L_0x7f5b362050a8;  1 drivers
v0x5655427de590_0 .net *"_ivl_13", 4 0, L_0x5655428010c0;  1 drivers
v0x5655427de670_0 .net *"_ivl_15", 4 0, L_0x5655428011f0;  1 drivers
v0x5655427de750_0 .net *"_ivl_2", 31 0, L_0x5655427ffd20;  1 drivers
v0x5655427de830_0 .net *"_ivl_21", 30 0, L_0x5655428015f0;  1 drivers
L_0x7f5b36205138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5655427de910_0 .net/2u *"_ivl_22", 0 0, L_0x7f5b36205138;  1 drivers
L_0x7f5b36205180 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5655427de9f0_0 .net/2u *"_ivl_26", 2 0, L_0x7f5b36205180;  1 drivers
v0x5655427dead0_0 .net *"_ivl_28", 0 0, L_0x565542801870;  1 drivers
v0x5655427deb90_0 .net *"_ivl_30", 31 0, L_0x5655428019c0;  1 drivers
L_0x7f5b362051c8 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x5655427dec70_0 .net/2u *"_ivl_34", 2 0, L_0x7f5b362051c8;  1 drivers
v0x5655427ded50_0 .net *"_ivl_36", 0 0, L_0x565542801cc0;  1 drivers
v0x5655427dee10_0 .net *"_ivl_39", 0 0, L_0x565542801df0;  1 drivers
v0x5655427deef0_0 .net *"_ivl_41", 0 0, L_0x565542801fa0;  1 drivers
v0x5655427defb0_0 .net *"_ivl_43", 0 0, L_0x565542801c00;  1 drivers
v0x5655427df070_0 .net *"_ivl_45", 0 0, L_0x5655428020e0;  1 drivers
v0x5655427df130_0 .net "alu_val_e", 31 0, v0x5655427dc130_0;  1 drivers
v0x5655427df1f0_0 .net "br_addr_e", 31 0, L_0x565542801b60;  1 drivers
v0x5655427df2b0_0 .net "data1", 31 0, L_0x5655427ffe10;  1 drivers
v0x5655427df370_0 .net "data2", 31 0, L_0x5655427fff50;  1 drivers
v0x5655427df640_0 .net "isBranch_E", 0 0, L_0x565542801a60;  alias, 1 drivers
v0x5655427df6e0_0 .net "jalr_tgt", 31 0, L_0x565542801730;  1 drivers
v0x5655427df7c0_0 .net "shamt", 4 0, L_0x565542801320;  1 drivers
v0x5655427df880_0 .net "shift_val_e", 31 0, v0x5655427dd6e0_0;  1 drivers
v0x5655427df950_0 .net "src2_fwd", 31 0, L_0x5655427a2750;  1 drivers
L_0x5655427ffd20 .functor MUXZ 32, v0x5655427e86e0_0, L_0x7f5b362050a8, v0x5655427e8b20_0, C4<>;
L_0x5655427ffe10 .functor MUXZ 32, L_0x5655427ffd20, v0x5655427e8010_0, v0x5655427e8980_0, C4<>;
L_0x5655427fff50 .functor MUXZ 32, L_0x5655427a2750, v0x5655427e7000_0, v0x5655427e6170_0, C4<>;
L_0x5655428010c0 .part v0x5655427e7000_0, 0, 5;
L_0x5655428011f0 .part L_0x5655427a2750, 0, 5;
L_0x565542801320 .functor MUXZ 5, L_0x5655428011f0, L_0x5655428010c0, v0x5655427e6170_0, C4<>;
L_0x565542801500 .functor MUXZ 32, v0x5655427dc130_0, v0x5655427dd6e0_0, v0x5655427e65c0_0, C4<>;
L_0x5655428015f0 .part v0x5655427dc130_0, 1, 31;
L_0x565542801730 .concat [ 1 31 0 0], L_0x7f5b36205138, L_0x5655428015f0;
L_0x565542801870 .cmp/eq 3, v0x5655427e6be0_0, L_0x7f5b36205180;
L_0x5655428019c0 .arith/sum 32, v0x5655427e8010_0, v0x5655427e7000_0;
L_0x565542801b60 .functor MUXZ 32, L_0x5655428019c0, L_0x565542801730, L_0x565542801870, C4<>;
L_0x565542801cc0 .cmp/eq 3, v0x5655427e6be0_0, L_0x7f5b362051c8;
L_0x565542801df0 .part v0x5655427dc130_0, 0, 1;
L_0x565542801fa0 .reduce/nor L_0x565542801df0;
L_0x5655428020e0 .reduce/nor L_0x565542801c00;
S_0x5655427b9be0 .scope module, "alu_inst" "alu" 4 45, 5 2 0, S_0x56554278ef50;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 5 "C";
    .port_info 3 /OUTPUT 32 "Y";
L_0x5655427a4fa0 .functor NOT 1, L_0x565542800170, C4<0>, C4<0>, C4<0>;
L_0x565542800210 .functor AND 1, L_0x565542800040, L_0x5655427a4fa0, C4<1>, C4<1>;
L_0x5655428003c0 .functor NOT 1, L_0x565542800320, C4<0>, C4<0>, C4<0>;
L_0x565542800480 .functor AND 1, L_0x565542800210, L_0x5655428003c0, C4<1>, C4<1>;
L_0x565542800660 .functor NOT 1, L_0x565542800590, C4<0>, C4<0>, C4<0>;
L_0x565542800850 .functor AND 1, L_0x565542800660, L_0x565542800720, C4<1>, C4<1>;
L_0x565542800a80 .functor AND 1, L_0x565542800850, L_0x565542800950, C4<1>, C4<1>;
L_0x565542800b90 .functor OR 1, L_0x565542800480, L_0x565542800a80, C4<0>, C4<0>;
v0x5655427a40f0_0 .net "A", 31 0, L_0x5655427ffe10;  alias, 1 drivers
v0x5655427a41c0_0 .net "B", 31 0, L_0x5655427fff50;  alias, 1 drivers
v0x5655427a50c0_0 .net "C", 4 0, v0x5655427e5fd0_0;  alias, 1 drivers
v0x5655427a5190_0 .var "X", 32 0;
v0x5655427dc130_0 .var "Y", 31 0;
v0x5655427dc260_0 .net *"_ivl_1", 0 0, L_0x565542800040;  1 drivers
v0x5655427dc340_0 .net *"_ivl_10", 0 0, L_0x5655428003c0;  1 drivers
v0x5655427dc420_0 .net *"_ivl_12", 0 0, L_0x565542800480;  1 drivers
v0x5655427dc500_0 .net *"_ivl_15", 0 0, L_0x565542800590;  1 drivers
v0x5655427dc5e0_0 .net *"_ivl_16", 0 0, L_0x565542800660;  1 drivers
v0x5655427dc6c0_0 .net *"_ivl_19", 0 0, L_0x565542800720;  1 drivers
v0x5655427dc7a0_0 .net *"_ivl_20", 0 0, L_0x565542800850;  1 drivers
v0x5655427dc880_0 .net *"_ivl_23", 0 0, L_0x565542800950;  1 drivers
v0x5655427dc960_0 .net *"_ivl_24", 0 0, L_0x565542800a80;  1 drivers
v0x5655427dca40_0 .net *"_ivl_29", 31 0, L_0x565542800cf0;  1 drivers
v0x5655427dcb20_0 .net *"_ivl_3", 0 0, L_0x565542800170;  1 drivers
L_0x7f5b362050f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5655427dcc00_0 .net/2u *"_ivl_30", 31 0, L_0x7f5b362050f0;  1 drivers
v0x5655427dcce0_0 .net *"_ivl_4", 0 0, L_0x5655427a4fa0;  1 drivers
v0x5655427dcdc0_0 .net *"_ivl_6", 0 0, L_0x565542800210;  1 drivers
v0x5655427dcea0_0 .net *"_ivl_9", 0 0, L_0x565542800320;  1 drivers
v0x5655427dcf80_0 .net "lessThanFlag", 0 0, L_0x565542800fc0;  1 drivers
v0x5655427dd040_0 .net "lessThanUnsignedFlag", 0 0, L_0x565542800f20;  1 drivers
v0x5655427dd100_0 .net "overflowFlag", 0 0, L_0x565542800b90;  1 drivers
v0x5655427dd1c0_0 .net "zeroFlag", 0 0, L_0x565542800d90;  1 drivers
E_0x56554270f8c0/0 .event anyedge, v0x5655427a50c0_0, v0x5655427a5190_0, v0x5655427dcf80_0, v0x5655427dd040_0;
E_0x56554270f8c0/1 .event anyedge, v0x5655427dd1c0_0, v0x5655427dd100_0;
E_0x56554270f8c0 .event/or E_0x56554270f8c0/0, E_0x56554270f8c0/1;
E_0x56554270fa90 .event anyedge, v0x5655427a50c0_0, v0x5655427a41c0_0, v0x5655427a40f0_0;
L_0x565542800040 .part L_0x5655427ffe10, 31, 1;
L_0x565542800170 .part L_0x5655427fff50, 31, 1;
L_0x565542800320 .part v0x5655427a5190_0, 31, 1;
L_0x565542800590 .part L_0x5655427ffe10, 31, 1;
L_0x565542800720 .part L_0x5655427fff50, 31, 1;
L_0x565542800950 .part v0x5655427a5190_0, 31, 1;
L_0x565542800cf0 .part v0x5655427a5190_0, 0, 32;
L_0x565542800d90 .cmp/eq 32, L_0x565542800cf0, L_0x7f5b362050f0;
L_0x565542800f20 .cmp/gt 32, L_0x5655427fff50, L_0x5655427ffe10;
L_0x565542800fc0 .cmp/gt.s 32, L_0x5655427fff50, L_0x5655427ffe10;
S_0x5655427c3a30 .scope module, "shift_inst" "shift" 4 55, 6 9 0, S_0x56554278ef50;
 .timescale -9 -9;
    .port_info 0 /INPUT 5 "C";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 5 "B";
    .port_info 3 /OUTPUT 32 "Y";
v0x5655427dd350_0 .net "A", 31 0, L_0x5655427ffe10;  alias, 1 drivers
v0x5655427dd460_0 .net "B", 4 0, L_0x565542801320;  alias, 1 drivers
v0x5655427dd520_0 .net "C", 4 0, v0x5655427e5fd0_0;  alias, 1 drivers
v0x5655427dd620_0 .net "Y", 31 0, v0x5655427dd6e0_0;  alias, 1 drivers
v0x5655427dd6e0_0 .var/s "tmp", 31 0;
E_0x5655426db4f0 .event anyedge, v0x5655427a40f0_0, v0x5655427dd460_0, v0x5655427a50c0_0, v0x5655427dd6e0_0;
S_0x5655427dfbf0 .scope module, "id_stage_inst" "id_stage" 3 129, 7 5 0, S_0x5655427a73e0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 3 "FT_ID";
    .port_info 1 /OUTPUT 2 "MemtoReg_ID";
    .port_info 2 /OUTPUT 1 "RegWrite_ID";
    .port_info 3 /OUTPUT 1 "Branch_ID";
    .port_info 4 /OUTPUT 2 "MemWrite_ID";
    .port_info 5 /OUTPUT 2 "MemRead_ID";
    .port_info 6 /OUTPUT 1 "ALUSrc_ID";
    .port_info 7 /OUTPUT 5 "ALUOp_ID";
    .port_info 8 /OUTPUT 1 "DMSE_ID";
    .port_info 9 /OUTPUT 1 "ALUorSHIFT_ID";
    .port_info 10 /INPUT 32 "IR";
    .port_info 11 /OUTPUT 1 "RS1_PC_ID";
    .port_info 12 /OUTPUT 1 "RS1_Z_ID";
    .port_info 13 /OUTPUT 5 "RD_ID";
    .port_info 14 /OUTPUT 32 "IMM_VAL_EXT_ID";
v0x5655427dffa0_0 .var "ALUOp_ID", 4 0;
v0x5655427e00a0_0 .var "ALUSrc_ID", 0 0;
v0x5655427e0160_0 .var "ALUorSHIFT_ID", 0 0;
v0x5655427e0230_0 .var "Branch_ID", 0 0;
v0x5655427e02f0_0 .var "DMSE_ID", 0 0;
v0x5655427e0400_0 .var "FT_ID", 2 0;
v0x5655427e04e0_0 .var "IMM_VAL_EXT_ID", 31 0;
v0x5655427e05c0_0 .net "IR", 31 0, L_0x5655427ef480;  alias, 1 drivers
v0x5655427e06a0_0 .var "MemRead_ID", 1 0;
v0x5655427e0780_0 .var "MemWrite_ID", 1 0;
v0x5655427e0860_0 .var "MemtoReg_ID", 1 0;
v0x5655427e0940_0 .var "RD_ID", 4 0;
v0x5655427e0a20_0 .var "RS1_PC_ID", 0 0;
v0x5655427e0ae0_0 .var "RS1_Z_ID", 0 0;
v0x5655427e0ba0_0 .var "RegWrite_ID", 0 0;
E_0x5655427c9960 .event anyedge, v0x5655427e05c0_0, v0x5655427e0400_0;
E_0x5655427c9920 .event anyedge, v0x5655427e05c0_0;
S_0x5655427e0e40 .scope module, "if_stage_inst" "if_stage" 3 118, 8 1 0, S_0x5655427a73e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "isBranch_E";
    .port_info 3 /INPUT 32 "PC_IMM_E";
    .port_info 4 /OUTPUT 32 "PC_IF";
    .port_info 5 /OUTPUT 32 "PC4_IF";
    .port_info 6 /OUTPUT 32 "IDATA_IF";
P_0x5655427e0fd0 .param/l "IMEM_BASE" 0 8 3, C4<00000000000000000000000000000000>;
P_0x5655427e1010 .param/str "IMEM_FILE" 0 8 5, "prog.mif";
P_0x5655427e1050 .param/l "IMEM_SIZE" 0 8 4, +C4<00000000000000001000000000000000>;
L_0x56554279fb40 .functor BUFZ 32, L_0x5655427ff760, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5655427e13f0_0 .net "CLK", 0 0, v0x5655427eed30_0;  alias, 1 drivers
v0x5655427e14d0_0 .net "IDATA_IF", 31 0, L_0x56554279fb40;  alias, 1 drivers
v0x5655427e15b0_0 .net "PC4_IF", 31 0, L_0x5655427ff670;  alias, 1 drivers
v0x5655427e16a0_0 .var "PC_IF", 31 0;
v0x5655427e1780_0 .net "PC_IMM_E", 31 0, L_0x5655428022b0;  alias, 1 drivers
v0x5655427e1890_0 .net "RST", 0 0, L_0x56554279d380;  alias, 1 drivers
L_0x7f5b36205018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5655427e1930_0 .net/2u *"_ivl_0", 31 0, L_0x7f5b36205018;  1 drivers
v0x5655427e1a10_0 .net *"_ivl_4", 31 0, L_0x5655427ff760;  1 drivers
v0x5655427e1af0_0 .net *"_ivl_7", 29 0, L_0x5655427ff800;  1 drivers
v0x5655427e1bd0 .array "imem", 32767 0, 31 0;
v0x5655427e1c90_0 .net "isBranch_E", 0 0, L_0x565542801a60;  alias, 1 drivers
E_0x5655427e1370 .event posedge, v0x5655427e1890_0, v0x5655427e13f0_0;
L_0x5655427ff670 .arith/sum 32, v0x5655427e16a0_0, L_0x7f5b36205018;
L_0x5655427ff760 .array/port v0x5655427e1bd0, L_0x5655427ff800;
L_0x5655427ff800 .part v0x5655427e16a0_0, 2, 30;
S_0x5655427e1e60 .scope module, "mem_stage_inst" "mem_stage" 3 239, 9 1 0, S_0x5655427a73e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 2 "MemWrite_EM";
    .port_info 3 /INPUT 2 "MemRead_EM";
    .port_info 4 /INPUT 1 "DMSE_EM";
    .port_info 5 /INPUT 32 "ALU_VAL_EM";
    .port_info 6 /INPUT 32 "STORE_VAL_EM";
    .port_info 7 /OUTPUT 32 "MEM_DATA_M";
P_0x5655427e1ff0 .param/l "DMEM_BASE" 0 9 2, C4<00000000000100000000000000000000>;
P_0x5655427e2030 .param/str "DMEM_FILE" 0 9 4, "data.mif";
P_0x5655427e2070 .param/l "DMEM_SIZE" 0 9 3, +C4<00000000000000001000000000000000>;
L_0x565542802370 .functor BUFZ 2, v0x5655427e74a0_0, C4<00>, C4<00>, C4<00>;
L_0x565542802430 .functor BUFZ 2, v0x5655427e7240_0, C4<00>, C4<00>, C4<00>;
L_0x5655428027d0 .functor OR 1, L_0x565542802690, L_0x565542802730, C4<0>, C4<0>;
L_0x565542802ab0 .functor AND 1, L_0x5655428027d0, L_0x5655428029c0, C4<1>, C4<1>;
L_0x565542802c10 .functor BUFZ 32, L_0x5655428030f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5655427e4450_0 .net "ALU_VAL_EM", 31 0, v0x5655427e6430_0;  alias, 1 drivers
v0x5655427e4560_0 .net "CEM", 0 0, L_0x565542802ab0;  1 drivers
v0x5655427e4630_0 .net "CLK", 0 0, v0x5655427eed30_0;  alias, 1 drivers
v0x5655427e4700_0 .net "DMRE", 1 0, L_0x565542802430;  1 drivers
v0x5655427e47d0_0 .net "DMSE_EM", 0 0, v0x5655427e6aa0_0;  alias, 1 drivers
v0x5655427e4870_0 .net "DMWE", 1 0, L_0x565542802370;  1 drivers
v0x5655427e4940_0 .net "MADDR", 31 2, L_0x5655428024f0;  1 drivers
v0x5655427e4a30_0 .net "MDATAI", 31 0, L_0x565542802c10;  1 drivers
v0x5655427e4ad0_0 .net "MDATAI_DMEM", 31 0, L_0x5655428030f0;  1 drivers
v0x5655427e4c30_0 .net "MDATAO", 31 0, v0x5655427e2c20_0;  1 drivers
v0x5655427e4cd0_0 .net "MEM_DATA_M", 31 0, L_0x565542802620;  alias, 1 drivers
v0x5655427e4d70_0 .net "MWSTB", 3 0, v0x5655427e2d00_0;  1 drivers
v0x5655427e4e60_0 .net "MemRead_EM", 1 0, v0x5655427e7240_0;  alias, 1 drivers
v0x5655427e4f20_0 .net "MemWrite_EM", 1 0, v0x5655427e74a0_0;  alias, 1 drivers
v0x5655427e5000_0 .net "RST", 0 0, L_0x56554279d380;  alias, 1 drivers
v0x5655427e50a0_0 .net "STORE_VAL_EM", 31 0, v0x5655427e90b0_0;  alias, 1 drivers
v0x5655427e5170_0 .net *"_ivl_11", 11 0, L_0x565542802890;  1 drivers
L_0x7f5b36205210 .functor BUFT 1, C4<000000000001>, C4<0>, C4<0>, C4<0>;
v0x5655427e5340_0 .net/2u *"_ivl_12", 11 0, L_0x7f5b36205210;  1 drivers
v0x5655427e5420_0 .net *"_ivl_14", 0 0, L_0x5655428029c0;  1 drivers
v0x5655427e54e0_0 .net *"_ivl_5", 0 0, L_0x565542802690;  1 drivers
v0x5655427e55a0_0 .net *"_ivl_7", 0 0, L_0x565542802730;  1 drivers
v0x5655427e5660_0 .net *"_ivl_9", 0 0, L_0x5655428027d0;  1 drivers
L_0x565542802690 .reduce/or L_0x565542802370;
L_0x565542802730 .reduce/or L_0x565542802430;
L_0x565542802890 .part L_0x5655428024f0, 18, 12;
L_0x5655428029c0 .cmp/eq 12, L_0x565542802890, L_0x7f5b36205210;
S_0x5655427e23e0 .scope module, "daligner_inst" "daligner" 9 34, 10 3 0, S_0x5655427e1e60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "ADDRI";
    .port_info 2 /INPUT 32 "DATAI";
    .port_info 3 /OUTPUT 32 "DATAO";
    .port_info 4 /INPUT 2 "WE";
    .port_info 5 /INPUT 2 "RE";
    .port_info 6 /INPUT 1 "SE";
    .port_info 7 /OUTPUT 30 "MADDR";
    .port_info 8 /OUTPUT 32 "MDATAO";
    .port_info 9 /INPUT 32 "MDATAI";
    .port_info 10 /OUTPUT 4 "MWSTB";
L_0x565542802620 .functor BUFZ 32, v0x5655427e3060_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5655427e2690_0 .net "ADDRI", 31 0, v0x5655427e6430_0;  alias, 1 drivers
v0x5655427e2790_0 .net "CLK", 0 0, v0x5655427eed30_0;  alias, 1 drivers
v0x5655427e2880_0 .net "DATAI", 31 0, v0x5655427e90b0_0;  alias, 1 drivers
v0x5655427e2950_0 .net "DATAO", 31 0, L_0x565542802620;  alias, 1 drivers
v0x5655427e2a10_0 .net "MADDR", 31 2, L_0x5655428024f0;  alias, 1 drivers
v0x5655427e2b40_0 .net "MDATAI", 31 0, L_0x565542802c10;  alias, 1 drivers
v0x5655427e2c20_0 .var "MDATAO", 31 0;
v0x5655427e2d00_0 .var "MWSTB", 3 0;
v0x5655427e2de0_0 .net "RE", 1 0, L_0x565542802430;  alias, 1 drivers
v0x5655427e2ec0_0 .net "SE", 0 0, v0x5655427e6aa0_0;  alias, 1 drivers
v0x5655427e2f80_0 .net "WE", 1 0, L_0x565542802370;  alias, 1 drivers
v0x5655427e3060_0 .var "iDATAO", 31 0;
E_0x5655427e1280 .event anyedge, v0x5655427e2de0_0, v0x5655427e2690_0, v0x5655427e2ec0_0, v0x5655427e2b40_0;
E_0x5655427e2630 .event anyedge, v0x5655427e2f80_0, v0x5655427e2690_0, v0x5655427e2880_0;
L_0x5655428024f0 .part v0x5655427e6430_0, 2, 30;
S_0x5655427e3300 .scope module, "dmem_inst" "dmem" 9 58, 11 3 0, S_0x5655427e1e60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 30 "ADDR";
    .port_info 2 /INPUT 32 "DATAI";
    .port_info 3 /OUTPUT 32 "DATAO";
    .port_info 4 /INPUT 1 "CE";
    .port_info 5 /INPUT 4 "WSTB";
P_0x5655427e34b0 .param/l "DMEM_SIZE" 0 11 6, +C4<00000000000000001000000000000000>;
P_0x5655427e34f0 .param/str "INIT_FILE" 0 11 5, "data.mif";
L_0x565542803080 .functor BUFZ 32, L_0x565542802d20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5655428030f0 .functor BUFZ 32, L_0x565542803080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5655427e3830_0 .net "ADDR", 31 2, L_0x5655428024f0;  alias, 1 drivers
v0x5655427e3940_0 .net "CE", 0 0, L_0x565542802ab0;  alias, 1 drivers
v0x5655427e39e0_0 .net "CLK", 0 0, v0x5655427eed30_0;  alias, 1 drivers
v0x5655427e3b00_0 .net "DATAI", 31 0, v0x5655427e2c20_0;  alias, 1 drivers
v0x5655427e3ba0_0 .net "DATAO", 31 0, L_0x5655428030f0;  alias, 1 drivers
v0x5655427e3cb0_0 .net "WSTB", 3 0, v0x5655427e2d00_0;  alias, 1 drivers
v0x5655427e3d70_0 .net *"_ivl_0", 31 0, L_0x565542802d20;  1 drivers
v0x5655427e3e30_0 .net *"_ivl_3", 14 0, L_0x565542802dc0;  1 drivers
v0x5655427e3f10_0 .net *"_ivl_4", 16 0, L_0x565542802e60;  1 drivers
L_0x7f5b36205258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5655427e3ff0_0 .net *"_ivl_7", 1 0, L_0x7f5b36205258;  1 drivers
v0x5655427e40d0_0 .net "datam", 31 0, L_0x565542803080;  1 drivers
v0x5655427e41b0_0 .var "dataw", 31 0;
v0x5655427e4290 .array "mem", 32767 0, 31 0;
E_0x5655427e3750 .event posedge, v0x5655427e13f0_0;
E_0x5655427e37d0 .event anyedge, v0x5655427e40d0_0, v0x5655427e2d00_0, v0x5655427e2c20_0;
L_0x565542802d20 .array/port v0x5655427e4290, L_0x565542802e60;
L_0x565542802dc0 .part L_0x5655428024f0, 0, 15;
L_0x565542802e60 .concat [ 15 2 0 0], L_0x565542802dc0, L_0x7f5b36205258;
S_0x5655427e5870 .scope module, "pipeline_regs_inst" "pipeline_regs" 3 155, 12 1 0, S_0x5655427a73e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 32 "PC_IF";
    .port_info 3 /INPUT 32 "IDATA_IF";
    .port_info 4 /INPUT 32 "PC4_IF";
    .port_info 5 /OUTPUT 32 "PC_FD";
    .port_info 6 /OUTPUT 32 "IDATA_FD";
    .port_info 7 /OUTPUT 32 "PC4_FD";
    .port_info 8 /INPUT 32 "RF_DATA1";
    .port_info 9 /INPUT 32 "RF_DATA2";
    .port_info 10 /INPUT 5 "ALUOp_ID";
    .port_info 11 /INPUT 5 "RD_ID";
    .port_info 12 /INPUT 32 "IMM_VAL_EXT_ID";
    .port_info 13 /INPUT 1 "ALUSrc_ID";
    .port_info 14 /INPUT 3 "FT_ID";
    .port_info 15 /INPUT 1 "RS1_PC_ID";
    .port_info 16 /INPUT 1 "RS1_Z_ID";
    .port_info 17 /INPUT 2 "MemtoReg_ID";
    .port_info 18 /INPUT 1 "RegWrite_ID";
    .port_info 19 /INPUT 1 "Branch_ID";
    .port_info 20 /INPUT 2 "MemWrite_ID";
    .port_info 21 /INPUT 2 "MemRead_ID";
    .port_info 22 /INPUT 1 "ALUorSHIFT_ID";
    .port_info 23 /INPUT 1 "DMSE_ID";
    .port_info 24 /OUTPUT 32 "PC_DE";
    .port_info 25 /OUTPUT 32 "PC4_DE";
    .port_info 26 /OUTPUT 32 "RF_DATA1_DE";
    .port_info 27 /OUTPUT 32 "RF_DATA2_DE";
    .port_info 28 /OUTPUT 5 "ALUOp_DE";
    .port_info 29 /OUTPUT 32 "IMM_VAL_EXT_DE";
    .port_info 30 /OUTPUT 5 "RD_DE";
    .port_info 31 /OUTPUT 1 "RS1_PC_DE";
    .port_info 32 /OUTPUT 1 "RS1_Z_DE";
    .port_info 33 /OUTPUT 2 "MemtoReg_DE";
    .port_info 34 /OUTPUT 1 "RegWrite_DE";
    .port_info 35 /OUTPUT 1 "ALUSrc_DE";
    .port_info 36 /OUTPUT 3 "FT_DE";
    .port_info 37 /OUTPUT 1 "Branch_DE";
    .port_info 38 /OUTPUT 2 "MemWrite_DE";
    .port_info 39 /OUTPUT 2 "MemRead_DE";
    .port_info 40 /OUTPUT 1 "ALUorSHIFT_DE";
    .port_info 41 /OUTPUT 1 "DMSE_DE";
    .port_info 42 /INPUT 32 "ALU_VAL_E";
    .port_info 43 /INPUT 32 "STORE_VAL_E";
    .port_info 44 /OUTPUT 32 "PC4_EM";
    .port_info 45 /OUTPUT 32 "ALU_VAL_EM";
    .port_info 46 /OUTPUT 32 "STORE_VAL_EM";
    .port_info 47 /OUTPUT 5 "RD_EM";
    .port_info 48 /OUTPUT 2 "MemtoReg_EM";
    .port_info 49 /OUTPUT 1 "RegWrite_EM";
    .port_info 50 /OUTPUT 2 "MemWrite_EM";
    .port_info 51 /OUTPUT 2 "MemRead_EM";
    .port_info 52 /OUTPUT 1 "DMSE_EM";
    .port_info 53 /OUTPUT 32 "PC4_MW";
    .port_info 54 /OUTPUT 32 "ALU_VAL_MW";
    .port_info 55 /OUTPUT 5 "RD_MW";
    .port_info 56 /OUTPUT 2 "MemtoReg_MW";
    .port_info 57 /OUTPUT 1 "RegWrite_MW";
v0x5655427e5fd0_0 .var "ALUOp_DE", 4 0;
v0x5655427e60b0_0 .net "ALUOp_ID", 4 0, v0x5655427dffa0_0;  alias, 1 drivers
v0x5655427e6170_0 .var "ALUSrc_DE", 0 0;
v0x5655427e6270_0 .net "ALUSrc_ID", 0 0, v0x5655427e00a0_0;  alias, 1 drivers
v0x5655427e6340_0 .net "ALU_VAL_E", 31 0, L_0x565542801500;  alias, 1 drivers
v0x5655427e6430_0 .var "ALU_VAL_EM", 31 0;
v0x5655427e6520_0 .var "ALU_VAL_MW", 31 0;
v0x5655427e65c0_0 .var "ALUorSHIFT_DE", 0 0;
v0x5655427e6660_0 .net "ALUorSHIFT_ID", 0 0, v0x5655427e0160_0;  alias, 1 drivers
v0x5655427e6730_0 .var "Branch_DE", 0 0;
v0x5655427e6800_0 .net "Branch_ID", 0 0, v0x5655427e0230_0;  alias, 1 drivers
v0x5655427e68d0_0 .net "CLK", 0 0, v0x5655427eed30_0;  alias, 1 drivers
v0x5655427e6a00_0 .var "DMSE_DE", 0 0;
v0x5655427e6aa0_0 .var "DMSE_EM", 0 0;
v0x5655427e6b40_0 .net "DMSE_ID", 0 0, v0x5655427e02f0_0;  alias, 1 drivers
v0x5655427e6be0_0 .var "FT_DE", 2 0;
v0x5655427e6cb0_0 .net "FT_ID", 2 0, v0x5655427e0400_0;  alias, 1 drivers
v0x5655427e6e90_0 .var "IDATA_FD", 31 0;
v0x5655427e6f30_0 .net "IDATA_IF", 31 0, L_0x56554279fb40;  alias, 1 drivers
v0x5655427e7000_0 .var "IMM_VAL_EXT_DE", 31 0;
v0x5655427e70d0_0 .net "IMM_VAL_EXT_ID", 31 0, v0x5655427e04e0_0;  alias, 1 drivers
v0x5655427e71a0_0 .var "MemRead_DE", 1 0;
v0x5655427e7240_0 .var "MemRead_EM", 1 0;
v0x5655427e7310_0 .net "MemRead_ID", 1 0, v0x5655427e06a0_0;  alias, 1 drivers
v0x5655427e73e0_0 .var "MemWrite_DE", 1 0;
v0x5655427e74a0_0 .var "MemWrite_EM", 1 0;
v0x5655427e7590_0 .net "MemWrite_ID", 1 0, v0x5655427e0780_0;  alias, 1 drivers
v0x5655427e7660_0 .var "MemtoReg_DE", 1 0;
v0x5655427e7720_0 .var "MemtoReg_EM", 1 0;
v0x5655427e7800_0 .net "MemtoReg_ID", 1 0, v0x5655427e0860_0;  alias, 1 drivers
v0x5655427e78f0_0 .var "MemtoReg_MW", 1 0;
v0x5655427e79b0_0 .var "PC4_DE", 31 0;
v0x5655427e7a90_0 .var "PC4_EM", 31 0;
v0x5655427e7d80_0 .var "PC4_FD", 31 0;
v0x5655427e7e60_0 .net "PC4_IF", 31 0, L_0x5655427ff670;  alias, 1 drivers
v0x5655427e7f50_0 .var "PC4_MW", 31 0;
v0x5655427e8010_0 .var "PC_DE", 31 0;
v0x5655427e8100_0 .var "PC_FD", 31 0;
v0x5655427e81c0_0 .net "PC_IF", 31 0, v0x5655427e16a0_0;  alias, 1 drivers
v0x5655427e82b0_0 .var "RD_DE", 4 0;
v0x5655427e8370_0 .var "RD_EM", 4 0;
v0x5655427e8450_0 .net "RD_ID", 4 0, v0x5655427e0940_0;  alias, 1 drivers
v0x5655427e8540_0 .var "RD_MW", 4 0;
v0x5655427e8600_0 .net "RF_DATA1", 31 0, v0x5655427e9c70_0;  alias, 1 drivers
v0x5655427e86e0_0 .var "RF_DATA1_DE", 31 0;
v0x5655427e87d0_0 .net "RF_DATA2", 31 0, v0x5655427e9d30_0;  alias, 1 drivers
v0x5655427e8890_0 .var "RF_DATA2_DE", 31 0;
v0x5655427e8980_0 .var "RS1_PC_DE", 0 0;
v0x5655427e8a50_0 .net "RS1_PC_ID", 0 0, v0x5655427e0a20_0;  alias, 1 drivers
v0x5655427e8b20_0 .var "RS1_Z_DE", 0 0;
v0x5655427e8bf0_0 .net "RS1_Z_ID", 0 0, v0x5655427e0ae0_0;  alias, 1 drivers
v0x5655427e8cc0_0 .net "RST", 0 0, L_0x56554279d380;  alias, 1 drivers
v0x5655427e8d60_0 .var "RegWrite_DE", 0 0;
v0x5655427e8e00_0 .var "RegWrite_EM", 0 0;
v0x5655427e8ea0_0 .net "RegWrite_ID", 0 0, v0x5655427e0ba0_0;  alias, 1 drivers
v0x5655427e8f40_0 .var "RegWrite_MW", 0 0;
v0x5655427e8fe0_0 .net "STORE_VAL_E", 31 0, L_0x5655427a3fd0;  alias, 1 drivers
v0x5655427e90b0_0 .var "STORE_VAL_EM", 31 0;
S_0x5655427e98a0 .scope module, "rf_inst" "rf" 3 147, 13 1 0, S_0x5655427a73e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 5 "RNUM1";
    .port_info 2 /INPUT 5 "RNUM2";
    .port_info 3 /OUTPUT 32 "RDATA1";
    .port_info 4 /OUTPUT 32 "RDATA2";
    .port_info 5 /INPUT 5 "WNUM";
    .port_info 6 /INPUT 32 "WDATA";
v0x5655427e9bb0_0 .net "CLK", 0 0, v0x5655427eed30_0;  alias, 1 drivers
v0x5655427e9c70_0 .var "RDATA1", 31 0;
v0x5655427e9d30_0 .var "RDATA2", 31 0;
v0x5655427e9e30 .array "REGISTER_FILE", 31 1, 31 0;
v0x5655427e9ed0_0 .net "RNUM1", 4 0, L_0x5655427ff980;  1 drivers
v0x5655427e9fe0_0 .net "RNUM2", 4 0, L_0x5655427ffa60;  1 drivers
v0x5655427ea0c0_0 .net "WDATA", 31 0, v0x5655427ea970_0;  alias, 1 drivers
v0x5655427ea1a0_0 .net "WNUM", 4 0, L_0x5655427ffb90;  1 drivers
E_0x5655427e9b30 .event negedge, v0x5655427e13f0_0;
S_0x5655427ea3a0 .scope module, "wb_stage_inst" "wb_stage" 3 257, 14 1 0, S_0x5655427a73e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "MemtoReg_MW";
    .port_info 1 /INPUT 32 "MEM_DATA_MW";
    .port_info 2 /INPUT 32 "PC4_MW";
    .port_info 3 /INPUT 32 "ALU_VAL_MW";
    .port_info 4 /OUTPUT 32 "RD_VAL_WB";
v0x5655427ea5d0_0 .net "ALU_VAL_MW", 31 0, v0x5655427e6520_0;  alias, 1 drivers
v0x5655427ea6e0_0 .net "MEM_DATA_MW", 31 0, v0x5655427ebff0_0;  1 drivers
v0x5655427ea7a0_0 .net "MemtoReg_MW", 1 0, v0x5655427e78f0_0;  alias, 1 drivers
v0x5655427ea8a0_0 .net "PC4_MW", 31 0, v0x5655427e7f50_0;  alias, 1 drivers
v0x5655427ea970_0 .var "RD_VAL_WB", 31 0;
E_0x5655427e3670 .event anyedge, v0x5655427e78f0_0, v0x5655427ea6e0_0, v0x5655427e7f50_0, v0x5655427e6520_0;
    .scope S_0x5655427e0e40;
T_1 ;
    %vpi_call 8 20 "$readmemh", P_0x5655427e1010, v0x5655427e1bd0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5655427e0e40;
T_2 ;
    %wait E_0x5655427e1370;
    %load/vec4 v0x5655427e1890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5655427e16a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5655427e1c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5655427e1780_0;
    %assign/vec4 v0x5655427e16a0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5655427e15b0_0;
    %assign/vec4 v0x5655427e16a0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5655427dfbf0;
T_3 ;
    %wait E_0x5655427c9920;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5655427e0400_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5655427e0860_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5655427e0ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5655427e0230_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5655427e0780_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5655427e06a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5655427e00a0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5655427dffa0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5655427e02f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5655427e0160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5655427e0a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5655427e0ae0_0, 0, 1;
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5655427e0400_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655427e0ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655427e0ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655427e00a0_0, 0, 1;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5655427e0400_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655427e0a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655427e0ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655427e00a0_0, 0, 1;
    %jmp T_3.10;
T_3.2 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5655427e0400_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655427e0a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655427e0230_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5655427e0860_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655427e0ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655427e00a0_0, 0, 1;
    %jmp T_3.10;
T_3.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5655427e0400_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655427e0230_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5655427e0860_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655427e0ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655427e00a0_0, 0, 1;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5655427e0400_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655427e0230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5655427e00a0_0, 0, 1;
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5655427dffa0_0, 0, 5;
    %jmp T_3.18;
T_3.11 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x5655427dffa0_0, 0, 5;
    %jmp T_3.18;
T_3.12 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x5655427dffa0_0, 0, 5;
    %jmp T_3.18;
T_3.13 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5655427dffa0_0, 0, 5;
    %jmp T_3.18;
T_3.14 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5655427dffa0_0, 0, 5;
    %jmp T_3.18;
T_3.15 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5655427dffa0_0, 0, 5;
    %jmp T_3.18;
T_3.16 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x5655427dffa0_0, 0, 5;
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5655427e0400_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5655427e0860_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655427e0ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655427e00a0_0, 0, 1;
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5655427e06a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5655427e02f0_0, 0, 1;
    %jmp T_3.26;
T_3.19 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5655427e06a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655427e02f0_0, 0, 1;
    %jmp T_3.26;
T_3.20 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5655427e06a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655427e02f0_0, 0, 1;
    %jmp T_3.26;
T_3.21 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5655427e06a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655427e02f0_0, 0, 1;
    %jmp T_3.26;
T_3.22 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5655427e06a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5655427e02f0_0, 0, 1;
    %jmp T_3.26;
T_3.23 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5655427e06a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5655427e02f0_0, 0, 1;
    %jmp T_3.26;
T_3.24 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5655427e06a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5655427e02f0_0, 0, 1;
    %jmp T_3.26;
T_3.26 ;
    %pop/vec4 1;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5655427e0400_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5655427e0ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655427e00a0_0, 0, 1;
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5655427e0780_0, 0, 2;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5655427e0780_0, 0, 2;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5655427e0780_0, 0, 2;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5655427e0780_0, 0, 2;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5655427e0400_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655427e0ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655427e00a0_0, 0, 1;
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %jmp T_3.40;
T_3.32 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5655427dffa0_0, 0, 5;
    %jmp T_3.40;
T_3.33 ;
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 7, 25, 6;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_3.41, 4;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x5655427dffa0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655427e0160_0, 0, 1;
T_3.41 ;
    %jmp T_3.40;
T_3.34 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5655427dffa0_0, 0, 5;
    %jmp T_3.40;
T_3.35 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5655427dffa0_0, 0, 5;
    %jmp T_3.40;
T_3.36 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5655427dffa0_0, 0, 5;
    %jmp T_3.40;
T_3.37 ;
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 7, 25, 6;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_3.43, 4;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x5655427dffa0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655427e0160_0, 0, 1;
    %jmp T_3.44;
T_3.43 ;
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 7, 25, 6;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_3.45, 4;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x5655427dffa0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655427e0160_0, 0, 1;
T_3.45 ;
T_3.44 ;
    %jmp T_3.40;
T_3.38 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5655427dffa0_0, 0, 5;
    %jmp T_3.40;
T_3.39 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5655427dffa0_0, 0, 5;
    %jmp T_3.40;
T_3.40 ;
    %pop/vec4 1;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5655427e0400_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655427e0ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5655427e00a0_0, 0, 1;
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.47, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.48, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.53, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.54, 6;
    %jmp T_3.55;
T_3.47 ;
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 7, 25, 6;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_3.56, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5655427dffa0_0, 0, 5;
    %jmp T_3.57;
T_3.56 ;
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 7, 25, 6;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_3.58, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5655427dffa0_0, 0, 5;
T_3.58 ;
T_3.57 ;
    %jmp T_3.55;
T_3.48 ;
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 7, 25, 6;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_3.60, 4;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x5655427dffa0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655427e0160_0, 0, 1;
T_3.60 ;
    %jmp T_3.55;
T_3.49 ;
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 7, 25, 6;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_3.62, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5655427dffa0_0, 0, 5;
T_3.62 ;
    %jmp T_3.55;
T_3.50 ;
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 7, 25, 6;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_3.64, 4;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5655427dffa0_0, 0, 5;
T_3.64 ;
    %jmp T_3.55;
T_3.51 ;
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 7, 25, 6;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_3.66, 4;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5655427dffa0_0, 0, 5;
T_3.66 ;
    %jmp T_3.55;
T_3.52 ;
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 7, 25, 6;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_3.68, 4;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x5655427dffa0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655427e0160_0, 0, 1;
    %jmp T_3.69;
T_3.68 ;
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 7, 25, 6;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_3.70, 4;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x5655427dffa0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655427e0160_0, 0, 1;
T_3.70 ;
T_3.69 ;
    %jmp T_3.55;
T_3.53 ;
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 7, 25, 6;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_3.72, 4;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5655427dffa0_0, 0, 5;
T_3.72 ;
    %jmp T_3.55;
T_3.54 ;
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 7, 25, 6;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_3.74, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5655427dffa0_0, 0, 5;
T_3.74 ;
    %jmp T_3.55;
T_3.55 ;
    %pop/vec4 1;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x5655427e0940_0, 0, 5;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5655427dfbf0;
T_4 ;
    %wait E_0x5655427c9960;
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5655427e04e0_0, 0, 32;
    %load/vec4 v0x5655427e0400_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5655427e04e0_0, 0, 32;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5655427e04e0_0, 0, 32;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5655427e04e0_0, 0, 32;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5655427e05c0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5655427e04e0_0, 0, 32;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5655427e98a0;
T_5 ;
    %wait E_0x5655427e3750;
    %load/vec4 v0x5655427ea1a0_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x5655427ea0c0_0;
    %load/vec4 v0x5655427ea1a0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5655427e9e30, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5655427e98a0;
T_6 ;
    %wait E_0x5655427e9b30;
    %load/vec4 v0x5655427e9ed0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0x5655427e9ed0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0x5655427e9e30, 4;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %assign/vec4 v0x5655427e9c70_0, 0;
    %load/vec4 v0x5655427e9fe0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.2, 8;
    %load/vec4 v0x5655427e9fe0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0x5655427e9e30, 4;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %assign/vec4 v0x5655427e9d30_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5655427e5870;
T_7 ;
    %wait E_0x5655427e1370;
    %load/vec4 v0x5655427e8cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5655427e8100_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x5655427e7d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5655427e6e90_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5655427e81c0_0;
    %assign/vec4 v0x5655427e8100_0, 0;
    %load/vec4 v0x5655427e7e60_0;
    %assign/vec4 v0x5655427e7d80_0, 0;
    %load/vec4 v0x5655427e6f30_0;
    %assign/vec4 v0x5655427e6e90_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5655427e5870;
T_8 ;
    %wait E_0x5655427e1370;
    %load/vec4 v0x5655427e8cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5655427e8010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5655427e79b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5655427e86e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5655427e8890_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5655427e5fd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5655427e7000_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5655427e82b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5655427e8980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5655427e8b20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5655427e7660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5655427e8d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5655427e6170_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5655427e6be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5655427e6730_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5655427e73e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5655427e71a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5655427e65c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5655427e6a00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5655427e8100_0;
    %assign/vec4 v0x5655427e8010_0, 0;
    %load/vec4 v0x5655427e7d80_0;
    %assign/vec4 v0x5655427e79b0_0, 0;
    %load/vec4 v0x5655427e8600_0;
    %assign/vec4 v0x5655427e86e0_0, 0;
    %load/vec4 v0x5655427e87d0_0;
    %assign/vec4 v0x5655427e8890_0, 0;
    %load/vec4 v0x5655427e60b0_0;
    %assign/vec4 v0x5655427e5fd0_0, 0;
    %load/vec4 v0x5655427e70d0_0;
    %assign/vec4 v0x5655427e7000_0, 0;
    %load/vec4 v0x5655427e8450_0;
    %assign/vec4 v0x5655427e82b0_0, 0;
    %load/vec4 v0x5655427e8a50_0;
    %assign/vec4 v0x5655427e8980_0, 0;
    %load/vec4 v0x5655427e8bf0_0;
    %assign/vec4 v0x5655427e8b20_0, 0;
    %load/vec4 v0x5655427e7800_0;
    %assign/vec4 v0x5655427e7660_0, 0;
    %load/vec4 v0x5655427e8ea0_0;
    %assign/vec4 v0x5655427e8d60_0, 0;
    %load/vec4 v0x5655427e6270_0;
    %assign/vec4 v0x5655427e6170_0, 0;
    %load/vec4 v0x5655427e6cb0_0;
    %assign/vec4 v0x5655427e6be0_0, 0;
    %load/vec4 v0x5655427e6800_0;
    %assign/vec4 v0x5655427e6730_0, 0;
    %load/vec4 v0x5655427e7590_0;
    %assign/vec4 v0x5655427e73e0_0, 0;
    %load/vec4 v0x5655427e7310_0;
    %assign/vec4 v0x5655427e71a0_0, 0;
    %load/vec4 v0x5655427e6660_0;
    %assign/vec4 v0x5655427e65c0_0, 0;
    %load/vec4 v0x5655427e6b40_0;
    %assign/vec4 v0x5655427e6a00_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5655427e5870;
T_9 ;
    %wait E_0x5655427e1370;
    %load/vec4 v0x5655427e8cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5655427e7a90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5655427e6430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5655427e90b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5655427e8370_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5655427e7720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5655427e8e00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5655427e74a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5655427e7240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5655427e6aa0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5655427e79b0_0;
    %assign/vec4 v0x5655427e7a90_0, 0;
    %load/vec4 v0x5655427e6340_0;
    %assign/vec4 v0x5655427e6430_0, 0;
    %load/vec4 v0x5655427e8fe0_0;
    %assign/vec4 v0x5655427e90b0_0, 0;
    %load/vec4 v0x5655427e82b0_0;
    %assign/vec4 v0x5655427e8370_0, 0;
    %load/vec4 v0x5655427e7660_0;
    %assign/vec4 v0x5655427e7720_0, 0;
    %load/vec4 v0x5655427e8d60_0;
    %assign/vec4 v0x5655427e8e00_0, 0;
    %load/vec4 v0x5655427e73e0_0;
    %assign/vec4 v0x5655427e74a0_0, 0;
    %load/vec4 v0x5655427e71a0_0;
    %assign/vec4 v0x5655427e7240_0, 0;
    %load/vec4 v0x5655427e6a00_0;
    %assign/vec4 v0x5655427e6aa0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5655427e5870;
T_10 ;
    %wait E_0x5655427e1370;
    %load/vec4 v0x5655427e8cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5655427e7f50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5655427e6520_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5655427e8540_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5655427e78f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5655427e8f40_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5655427e7a90_0;
    %assign/vec4 v0x5655427e7f50_0, 0;
    %load/vec4 v0x5655427e6430_0;
    %assign/vec4 v0x5655427e6520_0, 0;
    %load/vec4 v0x5655427e8370_0;
    %assign/vec4 v0x5655427e8540_0, 0;
    %load/vec4 v0x5655427e7720_0;
    %assign/vec4 v0x5655427e78f0_0, 0;
    %load/vec4 v0x5655427e8e00_0;
    %assign/vec4 v0x5655427e8f40_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5655427b9be0;
T_11 ;
    %wait E_0x56554270fa90;
    %load/vec4 v0x5655427a50c0_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5655427a40f0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5655427a41c0_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x5655427a5190_0, 0;
    %jmp T_11.7;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5655427a40f0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5655427a41c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5655427a5190_0, 0;
    %jmp T_11.7;
T_11.1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5655427a40f0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5655427a41c0_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x5655427a5190_0, 0;
    %jmp T_11.7;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5655427a40f0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5655427a41c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5655427a5190_0, 0;
    %jmp T_11.7;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5655427a40f0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5655427a41c0_0;
    %concat/vec4; draw_concat_vec4
    %and;
    %assign/vec4 v0x5655427a5190_0, 0;
    %jmp T_11.7;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5655427a40f0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5655427a41c0_0;
    %concat/vec4; draw_concat_vec4
    %or;
    %assign/vec4 v0x5655427a5190_0, 0;
    %jmp T_11.7;
T_11.5 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5655427a40f0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5655427a41c0_0;
    %concat/vec4; draw_concat_vec4
    %xor;
    %assign/vec4 v0x5655427a5190_0, 0;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5655427b9be0;
T_12 ;
    %wait E_0x56554270f8c0;
    %load/vec4 v0x5655427a50c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %load/vec4 v0x5655427a5190_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x5655427dc130_0, 0;
    %jmp T_12.7;
T_12.0 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5655427dcf80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5655427dc130_0, 0;
    %jmp T_12.7;
T_12.1 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5655427dd040_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5655427dc130_0, 0;
    %jmp T_12.7;
T_12.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5655427dcf80_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5655427dc130_0, 0;
    %jmp T_12.7;
T_12.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5655427dd040_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5655427dc130_0, 0;
    %jmp T_12.7;
T_12.4 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5655427dd1c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5655427dc130_0, 0;
    %jmp T_12.7;
T_12.5 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5655427dd1c0_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5655427dc130_0, 0;
    %jmp T_12.7;
T_12.7 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5655427c3a30;
T_13 ;
    %wait E_0x5655426db4f0;
    %load/vec4 v0x5655427dd350_0;
    %store/vec4 v0x5655427dd6e0_0, 0, 32;
    %load/vec4 v0x5655427dd460_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5655427dd520_0;
    %cmpi/e 17, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_13.2, 8;
    %load/vec4 v0x5655427dd6e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_13.3, 8;
T_13.2 ; End of true expr.
    %load/vec4 v0x5655427dd520_0;
    %cmpi/e 19, 0, 5;
    %flag_mov 9, 4;
    %jmp/0 T_13.4, 9;
    %load/vec4 v0x5655427dd6e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %jmp/1 T_13.5, 9;
T_13.4 ; End of true expr.
    %load/vec4 v0x5655427dd6e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %jmp/0 T_13.5, 9;
 ; End of false expr.
    %blend;
T_13.5;
    %jmp/0 T_13.3, 8;
 ; End of false expr.
    %blend;
T_13.3;
    %store/vec4 v0x5655427dd6e0_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x5655427dd460_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x5655427dd520_0;
    %cmpi/e 17, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_13.8, 8;
    %load/vec4 v0x5655427dd6e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_13.9, 8;
T_13.8 ; End of true expr.
    %load/vec4 v0x5655427dd520_0;
    %cmpi/e 19, 0, 5;
    %flag_mov 9, 4;
    %jmp/0 T_13.10, 9;
    %load/vec4 v0x5655427dd6e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %jmp/1 T_13.11, 9;
T_13.10 ; End of true expr.
    %load/vec4 v0x5655427dd6e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %jmp/0 T_13.11, 9;
 ; End of false expr.
    %blend;
T_13.11;
    %jmp/0 T_13.9, 8;
 ; End of false expr.
    %blend;
T_13.9;
    %store/vec4 v0x5655427dd6e0_0, 0, 32;
T_13.6 ;
    %load/vec4 v0x5655427dd460_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %load/vec4 v0x5655427dd520_0;
    %cmpi/e 17, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_13.14, 8;
    %load/vec4 v0x5655427dd6e0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_13.15, 8;
T_13.14 ; End of true expr.
    %load/vec4 v0x5655427dd520_0;
    %cmpi/e 19, 0, 5;
    %flag_mov 9, 4;
    %jmp/0 T_13.16, 9;
    %load/vec4 v0x5655427dd6e0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %jmp/1 T_13.17, 9;
T_13.16 ; End of true expr.
    %load/vec4 v0x5655427dd6e0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %jmp/0 T_13.17, 9;
 ; End of false expr.
    %blend;
T_13.17;
    %jmp/0 T_13.15, 8;
 ; End of false expr.
    %blend;
T_13.15;
    %store/vec4 v0x5655427dd6e0_0, 0, 32;
T_13.12 ;
    %load/vec4 v0x5655427dd460_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.18, 8;
    %load/vec4 v0x5655427dd520_0;
    %cmpi/e 17, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_13.20, 8;
    %load/vec4 v0x5655427dd6e0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_13.21, 8;
T_13.20 ; End of true expr.
    %load/vec4 v0x5655427dd520_0;
    %cmpi/e 19, 0, 5;
    %flag_mov 9, 4;
    %jmp/0 T_13.22, 9;
    %load/vec4 v0x5655427dd6e0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %jmp/1 T_13.23, 9;
T_13.22 ; End of true expr.
    %load/vec4 v0x5655427dd6e0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %jmp/0 T_13.23, 9;
 ; End of false expr.
    %blend;
T_13.23;
    %jmp/0 T_13.21, 8;
 ; End of false expr.
    %blend;
T_13.21;
    %store/vec4 v0x5655427dd6e0_0, 0, 32;
T_13.18 ;
    %load/vec4 v0x5655427dd460_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.24, 8;
    %load/vec4 v0x5655427dd520_0;
    %cmpi/e 17, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_13.26, 8;
    %load/vec4 v0x5655427dd6e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_13.27, 8;
T_13.26 ; End of true expr.
    %load/vec4 v0x5655427dd520_0;
    %cmpi/e 19, 0, 5;
    %flag_mov 9, 4;
    %jmp/0 T_13.28, 9;
    %load/vec4 v0x5655427dd6e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %jmp/1 T_13.29, 9;
T_13.28 ; End of true expr.
    %load/vec4 v0x5655427dd6e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %jmp/0 T_13.29, 9;
 ; End of false expr.
    %blend;
T_13.29;
    %jmp/0 T_13.27, 8;
 ; End of false expr.
    %blend;
T_13.27;
    %store/vec4 v0x5655427dd6e0_0, 0, 32;
T_13.24 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5655427e23e0;
T_14 ;
    %wait E_0x5655427e2630;
    %load/vec4 v0x5655427e2f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5655427e2c20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5655427e2d00_0, 0;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0x5655427e2690_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v0x5655427e2880_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %assign/vec4 v0x5655427e2c20_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5655427e2d00_0, 0;
    %jmp T_14.9;
T_14.6 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5655427e2880_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %assign/vec4 v0x5655427e2c20_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5655427e2d00_0, 0;
    %jmp T_14.9;
T_14.7 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5655427e2880_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %assign/vec4 v0x5655427e2c20_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5655427e2d00_0, 0;
    %jmp T_14.9;
T_14.8 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5655427e2880_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5655427e2c20_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5655427e2d00_0, 0;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x5655427e2690_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %jmp T_14.12;
T_14.10 ;
    %load/vec4 v0x5655427e2880_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5655427e2880_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %assign/vec4 v0x5655427e2c20_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x5655427e2d00_0, 0;
    %jmp T_14.12;
T_14.11 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5655427e2880_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5655427e2880_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5655427e2c20_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5655427e2d00_0, 0;
    %jmp T_14.12;
T_14.12 ;
    %pop/vec4 1;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0x5655427e2880_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5655427e2880_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5655427e2880_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5655427e2880_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5655427e2c20_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5655427e2d00_0, 0;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5655427e23e0;
T_15 ;
    %wait E_0x5655427e1280;
    %load/vec4 v0x5655427e2de0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5655427e3060_0, 0;
    %jmp T_15.4;
T_15.0 ;
    %load/vec4 v0x5655427e2690_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %jmp T_15.9;
T_15.5 ;
    %load/vec4 v0x5655427e2ec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.10, 8;
    %load/vec4 v0x5655427e2b40_0;
    %parti/s 1, 31, 6;
    %jmp/1 T_15.11, 8;
T_15.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.11, 8;
 ; End of false expr.
    %blend;
T_15.11;
    %replicate 24;
    %load/vec4 v0x5655427e2b40_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5655427e3060_0, 0;
    %jmp T_15.9;
T_15.6 ;
    %load/vec4 v0x5655427e2ec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.12, 8;
    %load/vec4 v0x5655427e2b40_0;
    %parti/s 1, 23, 6;
    %jmp/1 T_15.13, 8;
T_15.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.13, 8;
 ; End of false expr.
    %blend;
T_15.13;
    %replicate 24;
    %load/vec4 v0x5655427e2b40_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5655427e3060_0, 0;
    %jmp T_15.9;
T_15.7 ;
    %load/vec4 v0x5655427e2ec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.14, 8;
    %load/vec4 v0x5655427e2b40_0;
    %parti/s 1, 15, 5;
    %jmp/1 T_15.15, 8;
T_15.14 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.15, 8;
 ; End of false expr.
    %blend;
T_15.15;
    %replicate 24;
    %load/vec4 v0x5655427e2b40_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5655427e3060_0, 0;
    %jmp T_15.9;
T_15.8 ;
    %load/vec4 v0x5655427e2ec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.16, 8;
    %load/vec4 v0x5655427e2b40_0;
    %parti/s 1, 7, 4;
    %jmp/1 T_15.17, 8;
T_15.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.17, 8;
 ; End of false expr.
    %blend;
T_15.17;
    %replicate 24;
    %load/vec4 v0x5655427e2b40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5655427e3060_0, 0;
    %jmp T_15.9;
T_15.9 ;
    %pop/vec4 1;
    %jmp T_15.4;
T_15.1 ;
    %load/vec4 v0x5655427e2690_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.19, 6;
    %jmp T_15.20;
T_15.18 ;
    %load/vec4 v0x5655427e2ec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.21, 8;
    %load/vec4 v0x5655427e2b40_0;
    %parti/s 1, 23, 6;
    %jmp/1 T_15.22, 8;
T_15.21 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.22, 8;
 ; End of false expr.
    %blend;
T_15.22;
    %replicate 16;
    %load/vec4 v0x5655427e2b40_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5655427e2b40_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5655427e3060_0, 0;
    %jmp T_15.20;
T_15.19 ;
    %load/vec4 v0x5655427e2ec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.23, 8;
    %load/vec4 v0x5655427e2b40_0;
    %parti/s 1, 7, 4;
    %jmp/1 T_15.24, 8;
T_15.23 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.24, 8;
 ; End of false expr.
    %blend;
T_15.24;
    %replicate 16;
    %load/vec4 v0x5655427e2b40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5655427e2b40_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5655427e3060_0, 0;
    %jmp T_15.20;
T_15.20 ;
    %pop/vec4 1;
    %jmp T_15.4;
T_15.2 ;
    %load/vec4 v0x5655427e2b40_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5655427e2b40_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5655427e2b40_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5655427e2b40_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5655427e3060_0, 0;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5655427e3300;
T_16 ;
    %vpi_call 11 25 "$readmemh", P_0x5655427e34f0, v0x5655427e4290 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x5655427e3300;
T_17 ;
    %wait E_0x5655427e37d0;
    %load/vec4 v0x5655427e40d0_0;
    %assign/vec4 v0x5655427e41b0_0, 0;
    %load/vec4 v0x5655427e3cb0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x5655427e3b00_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5655427e41b0_0, 4, 5;
T_17.0 ;
    %load/vec4 v0x5655427e3cb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x5655427e3b00_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5655427e41b0_0, 4, 5;
T_17.2 ;
    %load/vec4 v0x5655427e3cb0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x5655427e3b00_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5655427e41b0_0, 4, 5;
T_17.4 ;
    %load/vec4 v0x5655427e3cb0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x5655427e3b00_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5655427e41b0_0, 4, 5;
T_17.6 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5655427e3300;
T_18 ;
    %wait E_0x5655427e3750;
    %load/vec4 v0x5655427e3940_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.2, 9;
    %load/vec4 v0x5655427e3cb0_0;
    %or/r;
    %and;
T_18.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x5655427e41b0_0;
    %load/vec4 v0x5655427e3830_0;
    %parti/s 15, 0, 2;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5655427e4290, 0, 4;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5655427ea3a0;
T_19 ;
    %wait E_0x5655427e3670;
    %load/vec4 v0x5655427ea7a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %load/vec4 v0x5655427ea5d0_0;
    %store/vec4 v0x5655427ea970_0, 0, 32;
    %jmp T_19.3;
T_19.0 ;
    %load/vec4 v0x5655427ea6e0_0;
    %store/vec4 v0x5655427ea970_0, 0, 32;
    %jmp T_19.3;
T_19.1 ;
    %load/vec4 v0x5655427ea8a0_0;
    %store/vec4 v0x5655427ea970_0, 0, 32;
    %jmp T_19.3;
T_19.3 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5655427a73e0;
T_20 ;
    %wait E_0x5655427e1370;
    %load/vec4 v0x5655427edf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5655427ebff0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5655427ebf00_0;
    %assign/vec4 v0x5655427ebff0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5655427c2450;
T_21 ;
    %vpi_call 2 13 "$dumpfile", "riscv.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5655427a73e0 {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x5655427c2450;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5655427eed30_0, 0, 1;
T_22.0 ;
    %pushi/vec4 1, 0, 32;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_22.1, 8;
    %load/vec4 v0x5655427eed30_0;
    %inv;
    %store/vec4 v0x5655427eee70_0, 0, 1;
    %pushi/vec4 5, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5655427eee70_0;
    %store/vec4 v0x5655427eed30_0, 0, 1;
    %jmp T_22.0;
T_22.1 ;
    %end;
    .thread T_22;
    .scope S_0x5655427c2450;
T_23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655427eedd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5655427eef10_0, 0, 1;
    %pushi/vec4 10, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5655427eef10_0;
    %store/vec4 v0x5655427eedd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5655427eefb0_0, 0, 1;
    %pushi/vec4 10, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5655427eefb0_0;
    %store/vec4 v0x5655427eedd0_0, 0, 1;
    %delay 4000000000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56554279fd60_0, 0, 32;
    %fork TD_riscv_tb.dump, S_0x5655427b8af0;
    %join;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x5655427c2450;
T_24 ;
    %wait E_0x5655427e3750;
    %load/vec4 v0x5655427ed150_0;
    %cmpi/e 100, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %vpi_call 2 56 "$display", "Time", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56554279fd60_0, 0, 32;
    %fork TD_riscv_tb.dump, S_0x5655427b8af0;
    %join;
    %vpi_call 2 58 "$finish" {0 0 0};
T_24.0 ;
    %jmp T_24;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "tb.v";
    "riscv.v";
    "ex_stage.v";
    "alu.v";
    "shift.v";
    "id_stage.v";
    "if_stage.v";
    "mem_stage.v";
    "daligner.v";
    "dmem.v";
    "pipeline_regs.v";
    "rf.v";
    "wb_stage.v";
