# vhdl-gadget
## 不定期更新 vhdl小玩意

[二选一输出（第1种实现方法）](https://github.com/polarHide/vhdl-gadget/blob/master/mux21a.vhd)  
[二选一输出（第2种实现方法）](https://github.com/polarHide/vhdl-gadget/blob/master/mux21b.vhd)  
[二进制8位全加器（可调参）](https://github.com/polarHide/vhdl-gadget/blob/master/adder8b.vhd)  
[二进制4位乘法器（可调参）](https://github.com/polarHide/vhdl-gadget/blob/master/MULT4B.vhd)  
[半加器（根据半加器电路结构写成）](https://github.com/polarHide/vhdl-gadget/blob/master/demo3to2v0.vhd)  
[半加器（基于半加器真值表的if-then-elsif实现）](https://github.com/polarHide/vhdl-gadget/blob/master/demo3to2v1.vhd)  
[半加器（基于半加器真值表的case实现）](https://github.com/polarHide/vhdl-gadget/blob/master/demo3to2v2.vhd)  
[半加器（基于半加器真值表的when-else实现）](https://github.com/polarHide/vhdl-gadget/blob/master/demo3to2v3.vhd)  
[半加器（基于半加器真值表的select实现）](https://github.com/polarHide/vhdl-gadget/edit/master/demo3to2v4.vhd)  
[验证对STD_LOGIC_VECTOR的downto,to,赋值的理解](https://github.com/polarHide/vhdl-gadget/blob/master/vector2.vhd)  
[自动加载型16位二进制数计数器（16位可控分频器）：单进程实现](https://github.com/polarHide/vhdl-gadget/blob/master/coun16b.vhd)  
[自动加载型16位二进制数计数器（16位可控分频器）：2进程实现](https://github.com/polarHide/vhdl-gadget/blob/master/counter16b.vhd)  
[每5位串行二进制输入，输出奇偶校验结果](https://github.com/polarHide/vhdl-gadget/blob/master/parity5checker.vhd)  
[使用matlab生成mif文件，作为8位数据线、10位地址线的RAM程序的初始化文件](https://github.com/polarHide/vhdl-gadget/blob/master/sinMif.m)    
[生成的mif文件：sin8bit_128.mif](https://github.com/polarHide/vhdl-gadget/blob/master/sin8bit_128.mif)  
