<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="hls_sim_component_dpi_controller_10/sim/hls_sim_stream_sink_dpi_bfm.sv"
   type="SYSTEM_VERILOG"
   library="hls_sim_component_dpi_controller_10" />
 <file
   path="hls_sim_component_dpi_controller_10/sim/hls_sim_stream_source_dpi_bfm.sv"
   type="SYSTEM_VERILOG"
   library="hls_sim_component_dpi_controller_10" />
 <file
   path="hls_sim_component_dpi_controller_10/sim/hld_sim_latency_tracker.sv"
   type="SYSTEM_VERILOG"
   library="hls_sim_component_dpi_controller_10" />
 <file
   path="hls_sim_component_dpi_controller_10/sim/hls_sim_component_dpi_controller.sv"
   type="SYSTEM_VERILOG"
   library="hls_sim_component_dpi_controller_10" />
 <file
   path="sim/dpic_histogram.v"
   type="VERILOG"
   library="dpic_histogram"
   hasInlineConfiguration="true" />
 <topLevel name="dpic_histogram.dpic_histogram" />
 <deviceFamily name="stratix10" />
 <device name="1SX280HH3F55I1VG" />
</simPackage>
