============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:46:02 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic      Total    
         Instance          Cells Power(nW)  Power(nW)   Power(nW)  
-------------------------------------------------------------------
dsc_serial_mul_synth         633 18023.298 1005418.629 1023441.927 
  TOP                        633 18023.298  968239.261  986262.559 
    stoch2bin                204  8021.779  390778.505  398800.284 
      inc_add_23_27_2         40  1900.180   23458.318   25358.499 
    genblk1[3].genblk1.sng   110  2514.606  131030.742  133545.348 
      ctr                     64  2143.338  109886.902  112030.240 
    genblk1[1].genblk1.sng   109  2494.853  146209.983  148704.835 
      ctr                     63  2123.585  123510.656  125634.241 
    genblk1[2].genblk1.sng   109  2494.853  144781.315  147276.168 
      ctr                     63  2123.585  122295.760  124419.345 
    genblk1[0].genblk1.sng    98  2441.441  142333.141  144774.582 
      ctr                     52  2070.173  120369.496  122439.669 

