[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 3677793 heartbeat IPC: 2.719 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 3677793 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 3677793 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12929394 heartbeat IPC: 1.081 cumulative IPC: 1.081 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 23185600 heartbeat IPC: 0.975 cumulative IPC: 1.025 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 34518272 heartbeat IPC: 0.8824 cumulative IPC: 0.9727 (Simulation time: 00 hr 03 min 11 sec)
Simulation finished CPU 0 instructions: 40000001 cycles: 39933366 cumulative IPC: 1.002 (Simulation time: 00 hr 04 min 00 sec)
Simulation complete CPU 0 instructions: 40000001 cycles: 39933366 cumulative IPC: 1.002 (Simulation time: 00 hr 04 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.002 instructions: 40000001 cycles: 39933366
CPU 0 Branch Prediction Accuracy: 95.67% MPKI: 12.09 Average ROB Occupancy at Mispredict: 36.32
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 7.548
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457649 HIT:     419924 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457649 HIT:     419924 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 308.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685227 HIT:     466922 MISS:     218305 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359598 HIT:     291632 MISS:      67966 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96902 HIT:       6394 MISS:      90508 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142858 HIT:     142547 MISS:        311 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85869 HIT:      26349 MISS:      59520 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 143.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5363826 HIT:    5279373 MISS:      84453 MSHR_MERGE:      27329
cpu0->cpu0_L1I LOAD         ACCESS:    5363826 HIT:    5279373 MISS:      84453 MSHR_MERGE:      27329
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.34 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13265081 HIT:   12251417 MISS:    1013664 MSHR_MERGE:     528413
cpu0->cpu0_L1D LOAD         ACCESS:    8176506 HIT:    7646379 MISS:     530127 MSHR_MERGE:     227649
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4994922 HIT:    4598804 MISS:     396118 MSHR_MERGE:     299214
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93653 HIT:       6234 MISS:      87419 MSHR_MERGE:       1550
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.94 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4686979 HIT:    4575570 MISS:     111409 MSHR_MERGE:      50236
cpu0->cpu0_ITLB LOAD         ACCESS:    4686979 HIT:    4575570 MISS:     111409 MSHR_MERGE:      50236
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.418 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12574410 HIT:   11853346 MISS:     721064 MSHR_MERGE:     324588
cpu0->cpu0_DTLB LOAD         ACCESS:   12574410 HIT:   11853346 MISS:     721064 MSHR_MERGE:     324588
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.04 cycles
cpu0->LLC TOTAL        ACCESS:     335998 HIT:     194683 MISS:     141315 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67966 HIT:      36737 MISS:      31229 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90508 HIT:      10979 MISS:      79529 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118004 HIT:     117913 MISS:         91 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59520 HIT:      29054 MISS:      30466 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 197.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1305
  ROW_BUFFER_MISS:     139913
  AVG DBUS CONGESTED CYCLE: 11.48
Channel 0 WQ ROW_BUFFER_HIT:      11892
  ROW_BUFFER_MISS:      73046
  FULL:          0
Channel 0 REFRESHES ISSUED:       3328
