<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/ADC_mm_interconnect_0_avalon_st_adapter.vhd"
   type="VHDL"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/ADC_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/ADC_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/ADC_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/ADC_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="AvalonBridge_master_limiter" />
 <file
   path="simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="AvalonBridge_master_limiter" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="AvalonBridge_master_limiter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="AvalonBridge_master_limiter" />
 <file
   path="simulation/submodules/ADC_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/ADC_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="ADC_sample_store_csr_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="ADC_sample_store_csr_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="AvalonBridge_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="ADC_sample_store_csr_translator" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="AvalonBridge_master_translator" />
 <file
   path="simulation/submodules/ADC_AvalonBridge_p2b_adapter.sv"
   type="SYSTEM_VERILOG"
   library="p2b_adapter" />
 <file
   path="simulation/submodules/ADC_AvalonBridge_b2p_adapter.sv"
   type="SYSTEM_VERILOG"
   library="b2p_adapter" />
 <file
   path="simulation/submodules/altera_avalon_packets_to_master.v"
   type="VERILOG"
   library="transacto" />
 <file
   path="simulation/submodules/altera_avalon_st_packets_to_bytes.v"
   type="VERILOG"
   library="p2b" />
 <file
   path="simulation/submodules/altera_avalon_st_bytes_to_packets.v"
   type="VERILOG"
   library="b2p" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="fifo" />
 <file
   path="simulation/submodules/ADC_AvalonBridge_timing_adt.sv"
   type="SYSTEM_VERILOG"
   library="timing_adt" />
 <file
   path="simulation/submodules/altera_avalon_st_jtag_interface.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_dc_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_sld_node.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_idle_remover.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_idle_inserter.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_jtag_interface.sdc"
   type="SDC"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_modular_adc_sample_store.v"
   type="VERILOG"
   library="sample_store_internal" />
 <file
   path="simulation/submodules/altera_modular_adc_sample_store_ram.v"
   type="VERILOG"
   library="sample_store_internal" />
 <file
   path="simulation/submodules/altera_modular_adc_sequencer.v"
   type="VERILOG"
   library="sequencer_internal" />
 <file
   path="simulation/submodules/altera_modular_adc_sequencer_csr.v"
   type="VERILOG"
   library="sequencer_internal" />
 <file
   path="simulation/submodules/altera_modular_adc_sequencer_ctrl.v"
   type="VERILOG"
   library="sequencer_internal" />
 <file
   path="simulation/submodules/altera_modular_adc_control.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="simulation/submodules/altera_modular_adc_control_avrg_fifo.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="simulation/submodules/altera_modular_adc_control_fsm.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="simulation/submodules/chsel_code_converter_sw_to_hw.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="simulation/submodules/fiftyfivenm_adcblock_primitive_wrapper.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="simulation/submodules/fiftyfivenm_adcblock_top_wrapper.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/ADC_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file path="simulation/submodules/ADC_PLL.vho" type="VHDL" library="PLL" />
 <file
   path="simulation/submodules/ADC_AvalonBridge.vhd"
   type="VHDL"
   library="AvalonBridge" />
 <file path="simulation/submodules/ADC_ADC.vhd" type="VHDL" library="ADC" />
 <file path="simulation/ADC.vhd" type="VHDL" />
 <topLevel name="ADC" />
 <deviceFamily name="max10" />
</simPackage>
