// Seed: 3703581756
module module_0 ();
  always id_1 <= 1'b0;
  wire id_2, id_3;
  wire id_4;
endmodule
module module_1 (
    output wand id_0,
    input tri1 id_1,
    output wand id_2,
    input wand id_3,
    output tri id_4,
    input tri0 id_5,
    input wire id_6,
    input uwire id_7
    , id_18,
    output tri0 id_8,
    input tri0 id_9,
    input supply0 id_10,
    output tri1 id_11
    , id_19 = 1,
    output wor id_12,
    input tri id_13
    , id_20,
    output wire id_14,
    output uwire id_15,
    input wand id_16
);
  wire id_21, id_22, id_23, id_24, id_25, id_26;
  module_0();
endmodule
