INFO: [VRFC 10-2263] Analyzing Verilog file "F:/WORK/prj_fpga/rom_mult/project_1/project_1.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/WORK/prj_fpga/rom_mult/rom_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/WORK/prj_fpga/rom_mult/tb_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_mult_tb
