<stg><name>ban_interface_Pipeline_VITIS_LOOP_68_118</name>


<trans_list>

<trans id="57" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:1 %b_op1_load_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %b_op1_load

]]></Node>
<StgValue><ssdm name="b_op1_load_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i2 1, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader4:1 %i_10 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader4:3 %icmp_ln68 = icmp_eq  i2 %i_10, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:5 %br_ln68 = br i1 %icmp_ln68, void %.split51_ifconv, void %_ZnefRK3Ban.exit.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.split51_ifconv:1 %shl_ln69_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %i_10, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln69_s"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split51_ifconv:2 %add_ln69 = add i7 %shl_ln69_s, i7 32

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split51_ifconv:3 %add_ln69_3 = add i7 %shl_ln69_s, i7 63

]]></Node>
<StgValue><ssdm name="add_ln69_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="128" op_0_bw="7">
<![CDATA[
.split51_ifconv:4 %zext_ln69 = zext i7 %add_ln69

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="97" op_0_bw="7">
<![CDATA[
.split51_ifconv:5 %zext_ln69_5 = zext i7 %add_ln69

]]></Node>
<StgValue><ssdm name="zext_ln69_5"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="7">
<![CDATA[
.split51_ifconv:6 %zext_ln69_6 = zext i7 %add_ln69_3

]]></Node>
<StgValue><ssdm name="zext_ln69_6"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split51_ifconv:7 %add_ln69_4 = add i8 %zext_ln69_6, i8 1

]]></Node>
<StgValue><ssdm name="add_ln69_4"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="128" op_0_bw="8">
<![CDATA[
.split51_ifconv:8 %zext_ln69_7 = zext i8 %add_ln69_4

]]></Node>
<StgValue><ssdm name="zext_ln69_7"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split51_ifconv:9 %shl_ln69 = shl i128 1, i128 %zext_ln69_7

]]></Node>
<StgValue><ssdm name="shl_ln69"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split51_ifconv:10 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln69_4, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
.split51_ifconv:11 %select_ln69 = select i1 %tmp, i128 0, i128 %shl_ln69

]]></Node>
<StgValue><ssdm name="select_ln69"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="97" op_0_bw="97" op_1_bw="97">
<![CDATA[
.split51_ifconv:12 %shl_ln69_2 = shl i97 1, i97 %zext_ln69_5

]]></Node>
<StgValue><ssdm name="shl_ln69_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="128" op_0_bw="97">
<![CDATA[
.split51_ifconv:13 %zext_ln69_8 = zext i97 %shl_ln69_2

]]></Node>
<StgValue><ssdm name="zext_ln69_8"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split51_ifconv:14 %sub_ln69 = sub i128 %select_ln69, i128 %zext_ln69_8

]]></Node>
<StgValue><ssdm name="sub_ln69"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split51_ifconv:15 %and_ln69 = and i128 %b_op1_load_read, i128 %sub_ln69

]]></Node>
<StgValue><ssdm name="and_ln69"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split51_ifconv:16 %lshr_ln69 = lshr i128 %and_ln69, i128 %zext_ln69

]]></Node>
<StgValue><ssdm name="lshr_ln69"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="128">
<![CDATA[
.split51_ifconv:17 %trunc_ln69 = trunc i128 %lshr_ln69

]]></Node>
<StgValue><ssdm name="trunc_ln69"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split51_ifconv:19 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %lshr_ln69, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="23" op_0_bw="128">
<![CDATA[
.split51_ifconv:20 %empty_47 = trunc i128 %lshr_ln69

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split51_ifconv:21 %notlhs747 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="notlhs747"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split51_ifconv:22 %notrhs748 = icmp_eq  i23 %empty_47, i23 0

]]></Node>
<StgValue><ssdm name="notrhs748"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split51_ifconv:27 %add_ln68 = add i2 %i_10, i2 1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split51_ifconv:28 %store_ln68 = store i2 %add_ln68, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.preheader4:0 %res = phi i1 %res_2, void %.split51_ifconv, i1 1, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader4:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
.split51_ifconv:18 %bitcast_ln69 = bitcast i32 %trunc_ln69

]]></Node>
<StgValue><ssdm name="bitcast_ln69"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split51_ifconv:24 %tmp_90 = fcmp_oeq  i32 %bitcast_ln69, i32 0

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZnefRK3Ban.exit.loopexit.exitStub:0 %write_ln69 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %res_12_out, i1 %res

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0">
<![CDATA[
_ZnefRK3Ban.exit.loopexit.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split51_ifconv:0 %specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln67"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split51_ifconv:23 %empty_48 = or i1 %notrhs748, i1 %notlhs747

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split51_ifconv:24 %tmp_90 = fcmp_oeq  i32 %bitcast_ln69, i32 0

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split51_ifconv:25 %empty_49 = and i1 %empty_48, i1 %tmp_90

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split51_ifconv:26 %res_2 = and i1 %empty_49, i1 %res

]]></Node>
<StgValue><ssdm name="res_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
.split51_ifconv:29 %br_ln0 = br void %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="61" name="b_op1_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b_op1_load"/></StgValue>
</port>
<port id="62" name="res_12_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="res_12_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="64" from="StgValue_63" to="i" fromId="63" toId="6">
</dataflow>
<dataflow id="66" from="_ssdm_op_Read.ap_auto.i128" to="b_op1_load_read" fromId="65" toId="7">
</dataflow>
<dataflow id="67" from="b_op1_load" to="b_op1_load_read" fromId="61" toId="7">
</dataflow>
<dataflow id="69" from="StgValue_68" to="store_ln0" fromId="68" toId="8">
</dataflow>
<dataflow id="70" from="i" to="store_ln0" fromId="6" toId="8">
</dataflow>
<dataflow id="71" from="i" to="i_10" fromId="6" toId="10">
</dataflow>
<dataflow id="72" from="i_10" to="icmp_ln68" fromId="10" toId="11">
</dataflow>
<dataflow id="74" from="StgValue_73" to="icmp_ln68" fromId="73" toId="11">
</dataflow>
<dataflow id="75" from="icmp_ln68" to="br_ln68" fromId="11" toId="12">
</dataflow>
<dataflow id="77" from="_ssdm_op_BitConcatenate.i7.i2.i5" to="shl_ln69_s" fromId="76" toId="13">
</dataflow>
<dataflow id="78" from="i_10" to="shl_ln69_s" fromId="10" toId="13">
</dataflow>
<dataflow id="80" from="StgValue_79" to="shl_ln69_s" fromId="79" toId="13">
</dataflow>
<dataflow id="81" from="shl_ln69_s" to="add_ln69" fromId="13" toId="14">
</dataflow>
<dataflow id="83" from="StgValue_82" to="add_ln69" fromId="82" toId="14">
</dataflow>
<dataflow id="84" from="shl_ln69_s" to="add_ln69_3" fromId="13" toId="15">
</dataflow>
<dataflow id="86" from="StgValue_85" to="add_ln69_3" fromId="85" toId="15">
</dataflow>
<dataflow id="87" from="add_ln69" to="zext_ln69" fromId="14" toId="16">
</dataflow>
<dataflow id="88" from="add_ln69" to="zext_ln69_5" fromId="14" toId="17">
</dataflow>
<dataflow id="89" from="add_ln69_3" to="zext_ln69_6" fromId="15" toId="18">
</dataflow>
<dataflow id="90" from="zext_ln69_6" to="add_ln69_4" fromId="18" toId="19">
</dataflow>
<dataflow id="92" from="StgValue_91" to="add_ln69_4" fromId="91" toId="19">
</dataflow>
<dataflow id="93" from="add_ln69_4" to="zext_ln69_7" fromId="19" toId="20">
</dataflow>
<dataflow id="95" from="StgValue_94" to="shl_ln69" fromId="94" toId="21">
</dataflow>
<dataflow id="96" from="zext_ln69_7" to="shl_ln69" fromId="20" toId="21">
</dataflow>
<dataflow id="98" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp" fromId="97" toId="22">
</dataflow>
<dataflow id="99" from="add_ln69_4" to="tmp" fromId="19" toId="22">
</dataflow>
<dataflow id="101" from="StgValue_100" to="tmp" fromId="100" toId="22">
</dataflow>
<dataflow id="102" from="tmp" to="select_ln69" fromId="22" toId="23">
</dataflow>
<dataflow id="104" from="StgValue_103" to="select_ln69" fromId="103" toId="23">
</dataflow>
<dataflow id="105" from="shl_ln69" to="select_ln69" fromId="21" toId="23">
</dataflow>
<dataflow id="107" from="StgValue_106" to="shl_ln69_2" fromId="106" toId="24">
</dataflow>
<dataflow id="108" from="zext_ln69_5" to="shl_ln69_2" fromId="17" toId="24">
</dataflow>
<dataflow id="109" from="shl_ln69_2" to="zext_ln69_8" fromId="24" toId="25">
</dataflow>
<dataflow id="110" from="select_ln69" to="sub_ln69" fromId="23" toId="26">
</dataflow>
<dataflow id="111" from="zext_ln69_8" to="sub_ln69" fromId="25" toId="26">
</dataflow>
<dataflow id="112" from="b_op1_load_read" to="and_ln69" fromId="7" toId="27">
</dataflow>
<dataflow id="113" from="sub_ln69" to="and_ln69" fromId="26" toId="27">
</dataflow>
<dataflow id="114" from="and_ln69" to="lshr_ln69" fromId="27" toId="28">
</dataflow>
<dataflow id="115" from="zext_ln69" to="lshr_ln69" fromId="16" toId="28">
</dataflow>
<dataflow id="116" from="lshr_ln69" to="trunc_ln69" fromId="28" toId="29">
</dataflow>
<dataflow id="118" from="_ssdm_op_PartSelect.i8.i128.i32.i32" to="tmp_s" fromId="117" toId="30">
</dataflow>
<dataflow id="119" from="lshr_ln69" to="tmp_s" fromId="28" toId="30">
</dataflow>
<dataflow id="121" from="StgValue_120" to="tmp_s" fromId="120" toId="30">
</dataflow>
<dataflow id="123" from="StgValue_122" to="tmp_s" fromId="122" toId="30">
</dataflow>
<dataflow id="124" from="lshr_ln69" to="empty_47" fromId="28" toId="31">
</dataflow>
<dataflow id="125" from="tmp_s" to="notlhs747" fromId="30" toId="32">
</dataflow>
<dataflow id="127" from="StgValue_126" to="notlhs747" fromId="126" toId="32">
</dataflow>
<dataflow id="128" from="empty_47" to="notrhs748" fromId="31" toId="33">
</dataflow>
<dataflow id="130" from="StgValue_129" to="notrhs748" fromId="129" toId="33">
</dataflow>
<dataflow id="131" from="i_10" to="add_ln68" fromId="10" toId="34">
</dataflow>
<dataflow id="132" from="StgValue_68" to="add_ln68" fromId="68" toId="34">
</dataflow>
<dataflow id="133" from="add_ln68" to="store_ln68" fromId="34" toId="35">
</dataflow>
<dataflow id="134" from="i" to="store_ln68" fromId="6" toId="35">
</dataflow>
<dataflow id="135" from="res_2" to="res" fromId="45" toId="36">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="136" from="br_ln0" to="res" fromId="46" toId="36">
<BackEdge/>
</dataflow>
<dataflow id="138" from="StgValue_137" to="res" fromId="137" toId="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="139" from="br_ln0" to="res" fromId="9" toId="36">
</dataflow>
<dataflow id="141" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="140" toId="37">
</dataflow>
<dataflow id="143" from="StgValue_142" to="specpipeline_ln0" fromId="142" toId="37">
</dataflow>
<dataflow id="145" from="StgValue_144" to="specpipeline_ln0" fromId="144" toId="37">
</dataflow>
<dataflow id="146" from="StgValue_63" to="specpipeline_ln0" fromId="63" toId="37">
</dataflow>
<dataflow id="147" from="StgValue_144" to="specpipeline_ln0" fromId="144" toId="37">
</dataflow>
<dataflow id="149" from="p_str" to="specpipeline_ln0" fromId="148" toId="37">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="150" toId="38">
</dataflow>
<dataflow id="153" from="StgValue_152" to="empty" fromId="152" toId="38">
</dataflow>
<dataflow id="154" from="StgValue_152" to="empty" fromId="152" toId="38">
</dataflow>
<dataflow id="155" from="StgValue_152" to="empty" fromId="152" toId="38">
</dataflow>
<dataflow id="156" from="trunc_ln69" to="bitcast_ln69" fromId="29" toId="39">
</dataflow>
<dataflow id="157" from="bitcast_ln69" to="tmp_90" fromId="39" toId="40">
</dataflow>
<dataflow id="159" from="StgValue_158" to="tmp_90" fromId="158" toId="40">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecLoopName" to="specloopname_ln67" fromId="160" toId="41">
</dataflow>
<dataflow id="163" from="empty_11" to="specloopname_ln67" fromId="162" toId="41">
</dataflow>
<dataflow id="164" from="notrhs748" to="empty_48" fromId="33" toId="42">
</dataflow>
<dataflow id="165" from="notlhs747" to="empty_48" fromId="32" toId="42">
</dataflow>
<dataflow id="166" from="bitcast_ln69" to="tmp_90" fromId="39" toId="43">
</dataflow>
<dataflow id="167" from="StgValue_158" to="tmp_90" fromId="158" toId="43">
</dataflow>
<dataflow id="168" from="empty_48" to="empty_49" fromId="42" toId="44">
</dataflow>
<dataflow id="169" from="tmp_90" to="empty_49" fromId="43" toId="44">
</dataflow>
<dataflow id="170" from="empty_49" to="res_2" fromId="44" toId="45">
</dataflow>
<dataflow id="171" from="res" to="res_2" fromId="36" toId="45">
</dataflow>
<dataflow id="173" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln69" fromId="172" toId="47">
</dataflow>
<dataflow id="174" from="res_12_out" to="write_ln69" fromId="62" toId="47">
</dataflow>
<dataflow id="175" from="res" to="write_ln69" fromId="36" toId="47">
</dataflow>
<dataflow id="176" from="icmp_ln68" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="177" from="icmp_ln68" to="StgValue_3" fromId="11" toId="3">
</dataflow>
<dataflow id="178" from="icmp_ln68" to="StgValue_4" fromId="11" toId="4">
</dataflow>
</dataflows>


</stg>
