Chronologic VCS simulator copyright 1991-2021
Contains Synopsys proprietary information.
Compiler version S-2021.09-SP2-8_Full64; Runtime version S-2021.09-SP2-8_Full64;  Oct  2 11:09 2023
UVM_INFO @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test ei_tdp_ram_p2_wr_p1_rd_same_addr_test_c...
UVM_INFO @ 0: reporter [TIMOUTSET] '+UVM_TIMEOUT=25000' provided on the command line is being applied.
UVM_INFO @ 0: uvm_test_top [Base Test] Build Phase
UVM_INFO @ 0: uvm_test_top [P2 Wr P1 Rd Same Addr Test] Build Phase
UVM_INFO @ 0: uvm_test_top.env_h [Environment] Build Phase
UVM_INFO @ 0: uvm_test_top.env_h.agent_h [Agent] Build Phase
UVM_INFO @ 0: uvm_test_top.env_h.agent_h.drv_h [Driver] Build Phase
UVM_INFO @ 0: uvm_test_top.env_h.agent_h.mon_h [Monitor] Build Phase
UVM_INFO @ 0: uvm_test_top.env_h.scb_h [Scoreboard] Build Phase
UVM_INFO @ 0: uvm_test_top.env_h.sub_h [Subscriber] Build Phase
UVM_INFO @ 0: uvm_test_top.env_h.agent_h [Agent] Connect Phase
UVM_INFO @ 0: uvm_test_top.env_h [Environment] Connect Phase
UVM_INFO @ 0: uvm_test_top [P2 Wr P1 Rd Same Addr Test] End-of-elaboration Phase
-------------------------------------------------------------------------------
Name                       Type                                     Size  Value
-------------------------------------------------------------------------------
uvm_test_top               ei_tdp_ram_p2_wr_p1_rd_same_addr_test_c  -     @356 
  env_h                    ei_tdp_ram_env_c                         -     @373 
    agent_h                ei_tdp_ram_agent_c                       -     @392 
      drv_h                ei_tdp_ram_driver_c                      -     @569 
        rsp_port           uvm_analysis_port                        -     @588 
        seq_item_port      uvm_seq_item_pull_port                   -     @578 
      mon_h                ei_tdp_ram_monitor_c                     -     @598 
        mon_port           uvm_analysis_port                        -     @613 
      seqr_h               ei_tdp_ram_sequencer_c                   -     @432 
        rsp_export         uvm_analysis_export                      -     @441 
        seq_item_export    uvm_seq_item_pull_imp                    -     @559 
        arbitration_queue  array                                    0     -    
        lock_queue         array                                    0     -    
        num_last_reqs      integral                                 32    'd1  
        num_last_rsps      integral                                 32    'd1  
    scb_h                  ei_tdp_ram_scoreboard_c                  -     @401 
      scb_imp              uvm_analysis_imp                         -     @631 
    sub_h                  ei_tdp_ram_subscriber_c                  -     @410 
      analysis_imp         uvm_analysis_imp                         -     @419 
      sub_imp              uvm_analysis_imp                         -     @644 
-------------------------------------------------------------------------------
UVM_INFO @ 0: uvm_test_top.env_h.agent_h.seqr_h [PHASESEQ] No default phase sequence for phase 'run'
UVM_INFO @ 0: uvm_test_top.env_h.agent_h.drv_h [Driver] Run Phase
UVM_INFO @ 0: uvm_test_top.env_h.agent_h.mon_h [Monitor] Run Phase
UVM_INFO @ 0: uvm_test_top.env_h.scb_h [Scoreboard] Run Phase
UVM_INFO @ 0: uvm_test_top.env_h.sub_h [Subscriber] Run Phase
UVM_INFO @ 0: uvm_test_top [Base Test] Run Phase
UVM_INFO @ 0: uvm_test_top [P2 Wr P1 Rd Same Addr Test] Run Phase
UVM_INFO @ 0: uvm_test_top.env_h.agent_h.seqr_h [PHASESEQ] No default phase sequence for phase 'pre_reset'
UVM_INFO @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_reset' (id=239) PHASE READY TO END
UVM_INFO @ 0: uvm_test_top.env_h.agent_h.seqr_h [PHASESEQ] No default sequence to kill for phase 'pre_reset'
UVM_INFO @ 0: uvm_test_top.env_h.agent_h.seqr_h [PHASESEQ] No default phase sequence for phase 'reset'
UVM_INFO @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.reset' (id=248) PHASE READY TO END
UVM_INFO @ 0: uvm_test_top.env_h.agent_h.seqr_h [PHASESEQ] No default sequence to kill for phase 'reset'
UVM_INFO @ 0: uvm_test_top.env_h.agent_h.seqr_h [PHASESEQ] No default phase sequence for phase 'post_reset'
UVM_INFO @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_reset' (id=257) PHASE READY TO END
UVM_INFO @ 0: uvm_test_top.env_h.agent_h.seqr_h [PHASESEQ] No default sequence to kill for phase 'post_reset'
UVM_INFO @ 0: uvm_test_top.env_h.agent_h.seqr_h [PHASESEQ] No default phase sequence for phase 'pre_configure'
UVM_INFO @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_configure' (id=266) PHASE READY TO END
UVM_INFO @ 0: uvm_test_top.env_h.agent_h.seqr_h [PHASESEQ] No default sequence to kill for phase 'pre_configure'
UVM_INFO @ 0: uvm_test_top.env_h.agent_h.seqr_h [PHASESEQ] No default phase sequence for phase 'configure'
UVM_INFO @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.configure' (id=275) PHASE READY TO END
UVM_INFO @ 0: uvm_test_top.env_h.agent_h.seqr_h [PHASESEQ] No default sequence to kill for phase 'configure'
UVM_INFO @ 0: uvm_test_top.env_h.agent_h.seqr_h [PHASESEQ] No default phase sequence for phase 'post_configure'
UVM_INFO @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_configure' (id=284) PHASE READY TO END
UVM_INFO @ 0: uvm_test_top.env_h.agent_h.seqr_h [PHASESEQ] No default sequence to kill for phase 'post_configure'
UVM_INFO @ 0: uvm_test_top.env_h.agent_h.seqr_h [PHASESEQ] No default phase sequence for phase 'pre_main'
UVM_INFO @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_main' (id=293) PHASE READY TO END
UVM_INFO @ 0: uvm_test_top.env_h.agent_h.seqr_h [PHASESEQ] No default sequence to kill for phase 'pre_main'
UVM_INFO @ 0: uvm_test_top.env_h.agent_h.seqr_h [PHASESEQ] No default phase sequence for phase 'main'
UVM_INFO @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.main' (id=302) PHASE READY TO END
UVM_INFO @ 0: uvm_test_top.env_h.agent_h.seqr_h [PHASESEQ] No default sequence to kill for phase 'main'
UVM_INFO @ 0: uvm_test_top.env_h.agent_h.seqr_h [PHASESEQ] No default phase sequence for phase 'post_main'
UVM_INFO @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_main' (id=311) PHASE READY TO END
UVM_INFO @ 0: uvm_test_top.env_h.agent_h.seqr_h [PHASESEQ] No default sequence to kill for phase 'post_main'
UVM_INFO @ 0: uvm_test_top.env_h.agent_h.seqr_h [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
UVM_INFO @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_shutdown' (id=320) PHASE READY TO END
UVM_INFO @ 0: uvm_test_top.env_h.agent_h.seqr_h [PHASESEQ] No default sequence to kill for phase 'pre_shutdown'
UVM_INFO @ 0: uvm_test_top.env_h.agent_h.seqr_h [PHASESEQ] No default phase sequence for phase 'shutdown'
UVM_INFO @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.shutdown' (id=329) PHASE READY TO END
UVM_INFO @ 0: uvm_test_top.env_h.agent_h.seqr_h [PHASESEQ] No default sequence to kill for phase 'shutdown'
UVM_INFO @ 0: uvm_test_top.env_h.agent_h.seqr_h [PHASESEQ] No default phase sequence for phase 'post_shutdown'
UVM_INFO @ 50: uvm_test_top.env_h.agent_h.drv_h [Driver] Received a packet from Sequencer
--------------------------------------------
Name      Type                   Size  Value
--------------------------------------------
tr_h      ei_tdp_ram_seq_item_c  -     @692 
  we_a    integral               1     'h0  
  re_a    integral               1     'h1  
  addr_a  integral               10    'h19c
  data_a  integral               8     'h0  
  out_a   integral               8     'h0  
  we_b    integral               1     'h1  
  re_b    integral               1     'h0  
  addr_b  integral               10    'h19c
  data_b  integral               8     'hb9 
  out_b   integral               8     'h0  
  count   integral               32    'd0  
--------------------------------------------

UVM_INFO @ 100: reporter [CLK ON TIME CHK] Correct On Time of Clock
UVM_INFO @ 150: uvm_test_top.env_h.agent_h.mon_h [Monitor] Item Collected
--------------------------------------------
Name      Type                   Size  Value
--------------------------------------------
tr_h      ei_tdp_ram_seq_item_c  -     @796 
  we_a    integral               1     'h0  
  re_a    integral               1     'h0  
  addr_a  integral               10    'h0  
  data_a  integral               8     'h0  
  out_a   integral               8     'h0  
  we_b    integral               1     'h0  
  re_b    integral               1     'h0  
  addr_b  integral               10    'h0  
  data_b  integral               8     'h0  
  out_b   integral               8     'h0  
  count   integral               32    'd0  
--------------------------------------------

UVM_INFO @ 150: uvm_test_top.env_h.scb_h [Scoreboard] Received a packet from Monitor
--------------------------------------------
Name      Type                   Size  Value
--------------------------------------------
tr_h      ei_tdp_ram_seq_item_c  -     @796 
  we_a    integral               1     'h0  
  re_a    integral               1     'h0  
  addr_a  integral               10    'h0  
  data_a  integral               8     'h0  
  out_a   integral               8     'h0  
  we_b    integral               1     'h0  
  re_b    integral               1     'h0  
  addr_b  integral               10    'h0  
  data_b  integral               8     'h0  
  out_b   integral               8     'h0  
  count   integral               32    'd0  
--------------------------------------------

UVM_INFO @ 150: uvm_test_top.env_h.sub_h [Subscriber] Received a packet from Monitor
--------------------------------------------
Name      Type                   Size  Value
--------------------------------------------
tr_h      ei_tdp_ram_seq_item_c  -     @796 
  we_a    integral               1     'h0  
  re_a    integral               1     'h0  
  addr_a  integral               10    'h0  
  data_a  integral               8     'h0  
  out_a   integral               8     'h0  
  we_b    integral               1     'h0  
  re_b    integral               1     'h0  
  addr_b  integral               10    'h0  
  data_b  integral               8     'h0  
  out_b   integral               8     'h0  
  count   integral               32    'd0  
--------------------------------------------

UVM_INFO @ 150: reporter [P1 EN CHK] Both Read and Write are not activated together
UVM_INFO @ 150: reporter [P2 EN CHK] Both Read and Write are not activated together
UVM_INFO @ 150: reporter [CLK FREQ CHK] Correct Clock Frequency Generated
UVM_INFO @ 200: reporter [CLK ON TIME CHK] Correct On Time of Clock
UVM_INFO @ 250: uvm_test_top.env_h.agent_h.mon_h [Monitor] Item Collected
--------------------------------------------
Name      Type                   Size  Value
--------------------------------------------
tr_h      ei_tdp_ram_seq_item_c  -     @814 
  we_a    integral               1     'h0  
  re_a    integral               1     'h1  
  addr_a  integral               10    'h19c
  data_a  integral               8     'h0  
  out_a   integral               8     'h0  
  we_b    integral               1     'h1  
  re_b    integral               1     'h0  
  addr_b  integral               10    'h19c
  data_b  integral               8     'hb9 
  out_b   integral               8     'h0  
  count   integral               32    'd1  
--------------------------------------------

UVM_INFO @ 250: uvm_test_top.env_h.scb_h [Scoreboard] Received a packet from Monitor
--------------------------------------------
Name      Type                   Size  Value
--------------------------------------------
tr_h      ei_tdp_ram_seq_item_c  -     @814 
  we_a    integral               1     'h0  
  re_a    integral               1     'h1  
  addr_a  integral               10    'h19c
  data_a  integral               8     'h0  
  out_a   integral               8     'h0  
  we_b    integral               1     'h1  
  re_b    integral               1     'h0  
  addr_b  integral               10    'h19c
  data_b  integral               8     'hb9 
  out_b   integral               8     'h0  
  count   integral               32    'd1  
--------------------------------------------

UVM_INFO @ 250: uvm_test_top.env_h.sub_h [Subscriber] Received a packet from Monitor
--------------------------------------------
Name      Type                   Size  Value
--------------------------------------------
tr_h      ei_tdp_ram_seq_item_c  -     @814 
  we_a    integral               1     'h0  
  re_a    integral               1     'h1  
  addr_a  integral               10    'h19c
  data_a  integral               8     'h0  
  out_a   integral               8     'h0  
  we_b    integral               1     'h1  
  re_b    integral               1     'h0  
  addr_b  integral               10    'h19c
  data_b  integral               8     'hb9 
  out_b   integral               8     'h0  
  count   integral               32    'd1  
--------------------------------------------

UVM_INFO @ 250: uvm_test_top.env_h.scb_h [Scoreboard] (Port A)Reading from Scoreboard Memory
UVM_INFO @ 250: uvm_test_top.env_h.scb_h [Scoreboard] Expected Read Data(Port A) is matching with Actual Data(Port A)
UVM_INFO @ 250: uvm_test_top.env_h.scb_h [Scoreboard] (Port B)Writing in Scoreboard Memory
UVM_INFO @ 250: reporter [P1 EN CHK] Both Read and Write are not activated together
UVM_INFO @ 250: reporter [P2 EN CHK] Both Read and Write are not activated together
UVM_INFO @ 250: reporter [CLK FREQ CHK] Correct Clock Frequency Generated
UVM_INFO @ 260: reporter [TEST_DONE] All end-of-test objections have been dropped. Calling stop tasks
UVM_INFO @ 260: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO @ 260: reporter [PH/TRC/EXE/ALLDROP] Phase 'common.run' (id=214) PHASE EXIT ALL_DROPPED
UVM_INFO @ 260: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_shutdown' (id=338) PHASE READY TO END
UVM_INFO @ 260: reporter [PH_READY_TO_END] Phase 'common.run' (id=214) PHASE READY TO END
UVM_INFO @ 260: uvm_test_top.env_h.agent_h.seqr_h [PHASESEQ] No default sequence to kill for phase 'run'
UVM_INFO @ 260: uvm_test_top.env_h.agent_h.seqr_h [PHASESEQ] No default sequence to kill for phase 'post_shutdown'
UVM_INFO @ 260: uvm_test_top.env_h.scb_h [Scoreboard] Report Phase
UVM_INFO @ 260: uvm_test_top.env_h.scb_h [Scoreboard Report] --------------------------------
UVM_INFO @ 260: uvm_test_top.env_h.scb_h [Scoreboard Report] ----     TESTCASE PASSED    ----
UVM_INFO @ 260: uvm_test_top.env_h.scb_h [Scoreboard Report] --------------------------------
UVM_INFO @ 260: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   84
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[Agent]     2
[Base Test]     2
[CLK FREQ CHK]     2
[CLK ON TIME CHK]     2
[Driver]     3
[Environment]     2
[Monitor]     4
[P1 EN CHK]     2
[P2 EN CHK]     2
[P2 Wr P1 Rd Same Addr Test]     3
[PH/TRC/EXE/ALLDROP]     1
[PHASESEQ]    26
[PH_READY_TO_END]    13
[RNTST]     1
[Scoreboard]     8
[Scoreboard Report]     3
[Subscriber]     4
[TEST_DONE]     2
[TIMOUTSET]     1
[UVM/RELNOTES]     1

$finish called from file "/home/hitesh.patel/UVM/UVM_1.2/src/base/uvm_root.svh", line 517.
$finish at simulation time                  260
           V C S   S i m u l a t i o n   R e p o r t 
Time: 260 ns
CPU Time:      0.800 seconds;       Data structure size:   0.4Mb
Mon Oct  2 11:09:16 2023
