// This file has been automatically generated by Utopia HLS at 16-5-2025 17:4:5.


module __CAST_IN_bits_32_OUT_fix_0_32_0_0 (input [31:0] arg1, output [31:0] res1, input clk);
  wire [31:0] cat;

  assign cat = {{0{1'h0}}, arg1};
  assign res1 = cat[31:0];
endmodule // __CAST_IN_bits_32_OUT_fix_0_32_0_0



module __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0 (input [31:0] arg1, input [31:0] arg2, output [31:0] res1, input clk);
  wire [31:0] r;
  wire [31:0] cat;

  wire [31:0] arg1_prepared;
  wire [31:0] arg2_prepared;

  assign arg1_prepared = {{0{1'h0}}, arg1};
  assign arg2_prepared = {{0{1'h0}}, arg2};

  assign r = arg1_prepared + arg2_prepared;

  assign cat = {{0{1'h0}}, r};
  assign res1 = cat[31:0];
endmodule // __ADD_IN_fix_0_32_0_IN_fix_0_32_0_OUT_fix_0_32_0_0



