{"vcs1":{"timestamp_begin":1739185149.917974366, "rt":0.25, "ut":0.11, "st":0.11}}
{"vcselab":{"timestamp_begin":1739185150.251599345, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739185150.565784307, "rt":0.14, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739185149.690956816}
{"VCS_COMP_START_TIME": 1739185149.690956816}
{"VCS_COMP_END_TIME": 1739185150.779247511}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265392}}
{"vcselab": {"peak_mem": 150356}}
