// Seed: 3361151551
module module_0 ();
  wire [1 : 1  -  1] id_1;
endmodule
module module_1 #(
    parameter id_18 = 32'd71,
    parameter id_21 = 32'd58
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    _id_18,
    id_19,
    id_20,
    _id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  inout wire id_23;
  output wire id_22;
  input wire _id_21;
  output wire id_20;
  inout wire id_19;
  inout wire _id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout logic [7:0] id_14;
  output logic [7:0] id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_14[id_21] = id_21;
  logic id_25 = id_16;
  always begin : LABEL_0
    id_13[id_18] <= id_3 - -1;
  end
  always @* assign id_13 = 'b0;
  module_0 modCall_1 ();
endmodule
