0.7
2020.2
Jun 10 2021
19:45:28
/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/AESL_axi_master_gmem0.v,1664258543,systemVerilog,,,,AESL_axi_master_gmem0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/AESL_axi_master_gmem1.v,1664258543,systemVerilog,,,,AESL_axi_master_gmem1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/AESL_axi_slave_control.v,1664258543,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/csv_file_dump.svh,1664258543,verilog,,,,,,,,,,,,
/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/dataflow_monitor.sv,1664258543,systemVerilog,/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/nodf_module_interface.svh;/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/pp_loop_interface.svh,,/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/dump_file_agent.svh;/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/csv_file_dump.svh;/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/sample_agent.svh;/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/loop_sample_agent.svh;/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/sample_manager.svh;/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/nodf_module_interface.svh;/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/nodf_module_monitor.svh;/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/pp_loop_interface.svh;/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/pp_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/dump_file_agent.svh,1664258543,verilog,,,,,,,,,,,,
/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/fifo_para.vh,1664258543,verilog,,,,,,,,,,,,
/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/ip/xil_defaultlib/simd_array_fadd_32ns_32ns_32_10_full_dsp_1_ip.v,1664258559,systemVerilog,,,,simd_array_fadd_32ns_32ns_32_10_full_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/ip/xil_defaultlib/simd_array_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v,1664258559,systemVerilog,,,,simd_array_fdiv_32ns_32ns_32_16_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/ip/xil_defaultlib/simd_array_fmul_32ns_32ns_32_5_max_dsp_1_ip.v,1664258558,systemVerilog,,,,simd_array_fmul_32ns_32ns_32_5_max_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/loop_sample_agent.svh,1664258543,verilog,,,,,,,,,,,,
/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/nodf_module_interface.svh,1664258543,verilog,,,,nodf_module_intf,,,,,,,,
/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/nodf_module_monitor.svh,1664258543,verilog,,,,,,,,,,,,
/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/pp_loop_interface.svh,1664258543,verilog,,,,pp_loop_intf,,,,,,,,
/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/pp_loop_monitor.svh,1664258543,verilog,,,,,,,,,,,,
/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/sample_agent.svh,1664258543,verilog,,,,,,,,,,,,
/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/sample_manager.svh,1664258543,verilog,,,,,,,,,,,,
/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/simd_array.autotb.v,1664258543,systemVerilog,,,/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/fifo_para.vh,apatb_simd_array_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/simd_array.v,1664245754,systemVerilog,,,,simd_array,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/simd_array_control_s_axi.v,1664245755,systemVerilog,,,,simd_array_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/simd_array_fadd_32ns_32ns_32_10_full_dsp_1.v,1664245754,systemVerilog,,,,simd_array_fadd_32ns_32ns_32_10_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/simd_array_fdiv_32ns_32ns_32_16_no_dsp_1.v,1664245754,systemVerilog,,,,simd_array_fdiv_32ns_32ns_32_16_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/simd_array_fmul_32ns_32ns_32_5_max_dsp_1.v,1664245754,systemVerilog,,,,simd_array_fmul_32ns_32ns_32_5_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/simd_array_gmem0_m_axi.v,1664245755,systemVerilog,,,,simd_array_gmem0_m_axi;simd_array_gmem0_m_axi_buffer;simd_array_gmem0_m_axi_decoder;simd_array_gmem0_m_axi_fifo;simd_array_gmem0_m_axi_read;simd_array_gmem0_m_axi_reg_slice;simd_array_gmem0_m_axi_throttle;simd_array_gmem0_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/simd_array_gmem1_m_axi.v,1664245755,systemVerilog,,,,simd_array_gmem1_m_axi;simd_array_gmem1_m_axi_buffer;simd_array_gmem1_m_axi_decoder;simd_array_gmem1_m_axi_fifo;simd_array_gmem1_m_axi_read;simd_array_gmem1_m_axi_reg_slice;simd_array_gmem1_m_axi_throttle;simd_array_gmem1_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
