INFO-FLOW: Workspace /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1 opened at Fri Nov 13 14:24:50 PST 2020
Execute     set_part xc7k160tfbg484-2 
Execute       ap_part_info -name xc7k160tfbg484-2 -data single -quiet 
Command       ap_part_info done; 2.56 sec.
Execute       ap_part_info -name xc7k160tfbg484-2 -data info 
Execute       add_library xilinx/kintex7/kintex7:xc7k160t:-fbg484:-2 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/kintex7/kintex7 
Execute           source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/kintex7/dsp48e1.hlp 
Execute           source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/kintex7/kintex7.gen 
Execute           source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.15 sec.
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -data single -name xc7k160t-fbg484-2 
Execute         ap_part_info -name xc7k160t-fbg484-2 -data resources 
Execute         ap_part_info -name xc7k160t-fbg484-2 -data info 
Execute         ap_part_info -name xc7k160t-fbg484-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 25350} {LUT 101400} {FF 202800} {DSP48E 600} {BRAM 650} {URAM 0} 
Execute         ap_part_info -name xc7k160t-fbg484-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.25 sec.
Execute       add_library xilinx/kintex7/kintex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/kintex7/kintex7_fpv6 
Execute           source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute           source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-2'
Execute       ap_part_info -name xc7k160t-fbg484-2 -data info 
Execute       get_default_platform 
Command     set_part done; 2.95 sec.
Execute     list_core 
Execute     create_clock -period 5 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'down_sample.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling down_sample.cpp as C++
Execute         ap_part_info -name xc7k160t-fbg484-2 -data info 
Execute         is_encrypted down_sample.cpp 
Execute         ap_part_info -name xc7k160t-fbg484-2 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/cad/xilinx/vivado/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "down_sample.cpp"   -I../../../. -std=c++11 -D__VIVADO_SYNTH__  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.pp.0.cpp" 
INFO-FLOW: exec /cad/xilinx/vivado/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /cad/xilinx/vivado/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E down_sample.cpp -I../../../. -std=c++11 -D__VIVADO_SYNTH__ -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/autopilot -I /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.pp.0.cpp
Command         clang done; 2.12 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.pp.0.cpp std=c++11 
INFO-FLOW: exec /cad/xilinx/vivado/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 1.14 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/cad/xilinx/vivado/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -I../../../. -std=c++11 -D__VIVADO_SYNTH__  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.pp.0.cpp"  -o "/home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /cad/xilinx/vivado/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /cad/xilinx/vivado/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -I../../../. -std=c++11 -D__VIVADO_SYNTH__ -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/autopilot -I /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.pp.0.cpp -o /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.64 sec.
INFO-FLOW: Done: GCC PP time: 5.9 seconds per iteration
Execute         source /cad/xilinx/vivado/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /cad/xilinx/vivado/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /cad/xilinx/vivado/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.pp.0.cpp std=c++11 -directive=/home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /cad/xilinx/vivado/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 0.97 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.pp.0.cpp std=c++11 -directive=/home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /cad/xilinx/vivado/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 0.97 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /cad/xilinx/vivado/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.down_sample.pp.0.cpp.diag.yml /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0 -fstrict-dataflow > /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.down_sample.pp.0.cpp.out.log 2> /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.down_sample.pp.0.cpp.err.log 
Command         ap_eval done; 1.08 sec.
Execute         source /cad/xilinx/vivado/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /cad/xilinx/vivado/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: down_sample.cpp:451:32
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: down_sample.cpp:452:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: down_sample.cpp:454:108
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: down_sample.cpp:458:113
Execute         send_msg_by_id WARNING @200-471@%s%s 4 down_sample.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file down_sample.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.pp.0.cpp std=c++11 
Execute           ap_eval exec -ignorestderr /cad/xilinx/vivado/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/tidy-3.1.down_sample.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0 > /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/tidy-3.1.down_sample.pp.0.cpp.out.log 2> /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/tidy-3.1.down_sample.pp.0.cpp.err.log 
Command           ap_eval done; 1.24 sec.
Execute           ap_eval exec -ignorestderr /cad/xilinx/vivado/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0 > /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/xilinx-legacy-rewriter.down_sample.pp.0.cpp.out.log 2> /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/xilinx-legacy-rewriter.down_sample.pp.0.cpp.err.log 
Command           ap_eval done; 0.89 sec.
Command         tidy_31 done; 2.14 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.pragma.1.cpp std=c++11 
INFO-FLOW: exec /cad/xilinx/vivado/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.pragma.1.cpp -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 1.9 sec.
Execute         ap_part_info -name xc7k160t-fbg484-2 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /cad/xilinx/vivado/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.pragma.2.cpp"  -I../../../. -std=c++11 -D__VIVADO_SYNTH__  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.bc" 
INFO-FLOW: exec /cad/xilinx/vivado/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /cad/xilinx/vivado/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.pragma.2.cpp -I../../../. -std=c++11 -D__VIVADO_SYNTH__ -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/autopilot -I /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.bc
Command         clang done; 2.76 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.g.bc -hls-opt -except-internalize down_sample -L/cad/xilinx/vivado/2019.2/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.12 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 882.711 ; gain = 459.242 ; free physical = 81051 ; free virtual = 166962
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 882.711 ; gain = 459.242 ; free physical = 81051 ; free virtual = 166962
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/a.pp.bc -o /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/cad/xilinx/vivado/2019.2/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.1 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top down_sample -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/a.g.0.bc -o /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'op_hcompute_hw_input_stencil' into 'down_sample' (down_sample.cpp:411).
INFO: [XFORM 203-603] Inlining function 'op_hcompute_avg_pool_stencil' into 'down_sample' (down_sample.cpp:413).
INFO: [XFORM 203-603] Inlining function 'op_hcompute_avg_pool_stencil_1' into 'down_sample' (down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'op_hcompute_hw_output_stencil' into 'down_sample' (down_sample.cpp:415).
INFO: [XFORM 203-603] Inlining function 'HWStream<hw_uint<16> >::read' into 'down_sample' (down_sample.cpp:300->down_sample.cpp:411).
INFO: [XFORM 203-603] Inlining function 'hcompute_hw_input_stencil' into 'down_sample' (down_sample.cpp:301->down_sample.cpp:411).
INFO: [XFORM 203-603] Inlining function 'hw_input_stencil_op_hcompute_hw_input_stencil_write_bundle_write' into 'down_sample' (down_sample.cpp:303->down_sample.cpp:411).
INFO: [XFORM 203-603] Inlining function 'hcompute_avg_pool_stencil' into 'down_sample' (down_sample.cpp:313->down_sample.cpp:413).
INFO: [XFORM 203-603] Inlining function 'avg_pool_stencil_clkwrk_dsa0_op_hcompute_avg_pool_stencil_write_bundle_write' into 'down_sample' (down_sample.cpp:315->down_sample.cpp:413).
INFO: [XFORM 203-603] Inlining function 'avg_pool_stencil_clkwrk_dsa0_op_hcompute_avg_pool_stencil_1_read_bundle_read' into 'down_sample' (down_sample.cpp:326->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'hw_input_stencil_op_hcompute_avg_pool_stencil_1_read_bundle_read' into 'down_sample' (down_sample.cpp:332->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'hcompute_avg_pool_stencil_1' into 'down_sample' (down_sample.cpp:337->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'avg_pool_stencil_op_hcompute_avg_pool_stencil_1_write_bundle_write' into 'down_sample' (down_sample.cpp:339->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'avg_pool_stencil_op_hcompute_hw_output_stencil_read_bundle_read' into 'down_sample' (down_sample.cpp:350->down_sample.cpp:415).
INFO: [XFORM 203-603] Inlining function 'hcompute_hw_output_stencil' into 'down_sample' (down_sample.cpp:355->down_sample.cpp:415).
INFO: [XFORM 203-603] Inlining function 'HWStream<hw_uint<16> >::write' into 'down_sample' (down_sample.cpp:357->down_sample.cpp:415).
INFO: [XFORM 203-603] Inlining function 'hw_uint<16>::extract<0, 15>' into 'down_sample' (./down_sample_compute.h:8->down_sample.cpp:301->down_sample.cpp:411).
INFO: [XFORM 203-603] Inlining function 'hw_uint<16>::operator int' into 'down_sample' (./down_sample_compute.h:8->down_sample.cpp:301->down_sample.cpp:411).
INFO: [XFORM 203-603] Inlining function 'hw_uint<16>::extract<0, 15>' into 'down_sample' (down_sample.cpp:288->down_sample.cpp:303->down_sample.cpp:411).
INFO: [XFORM 203-603] Inlining function 'hw_input_stencil_op_hcompute_hw_input_stencil_2_write' into 'down_sample' (down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411).
INFO: [XFORM 203-603] Inlining function 'hw_uint<16>::extract<0, 15>' into 'down_sample' (down_sample.cpp:140->down_sample.cpp:315->down_sample.cpp:413).
INFO: [XFORM 203-603] Inlining function 'avg_pool_stencil_clkwrk_dsa0_op_hcompute_avg_pool_stencil_10_write' into 'down_sample' (down_sample.cpp:141->down_sample.cpp:315->down_sample.cpp:413).
INFO: [XFORM 203-603] Inlining function 'avg_pool_stencil_clkwrk_dsa0_op_hcompute_avg_pool_stencil_1_5_select' into 'down_sample' (down_sample.cpp:132->down_sample.cpp:326->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'set_at<0, 16, 16>' into 'down_sample' (down_sample.cpp:133->down_sample.cpp:326->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'hw_input_stencil_op_hcompute_avg_pool_stencil_1_6_select' into 'down_sample' (down_sample.cpp:274->down_sample.cpp:332->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'set_at<0, 64, 16>' into 'down_sample' (down_sample.cpp:275->down_sample.cpp:332->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'hw_input_stencil_op_hcompute_avg_pool_stencil_1_7_select' into 'down_sample' (down_sample.cpp:276->down_sample.cpp:332->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'set_at<16, 64, 16>' into 'down_sample' (down_sample.cpp:277->down_sample.cpp:332->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'hw_input_stencil_op_hcompute_avg_pool_stencil_1_8_select' into 'down_sample' (down_sample.cpp:278->down_sample.cpp:332->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'set_at<32, 64, 16>' into 'down_sample' (down_sample.cpp:279->down_sample.cpp:332->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'hw_input_stencil_op_hcompute_avg_pool_stencil_1_9_select' into 'down_sample' (down_sample.cpp:280->down_sample.cpp:332->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'set_at<48, 64, 16>' into 'down_sample' (down_sample.cpp:281->down_sample.cpp:332->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'hw_uint<16>::extract<0, 15>' into 'down_sample' (./down_sample_compute.h:21->down_sample.cpp:337->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'hw_uint<16>::operator int' into 'down_sample' (./down_sample_compute.h:21->down_sample.cpp:337->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'hw_uint<64>::extract<0, 15>' into 'down_sample' (./down_sample_compute.h:23->down_sample.cpp:337->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'hw_uint<16>::operator int' into 'down_sample' (./down_sample_compute.h:23->down_sample.cpp:337->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'hw_uint<64>::extract<16, 31>' into 'down_sample' (./down_sample_compute.h:24->down_sample.cpp:337->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'hw_uint<16>::operator int' into 'down_sample' (./down_sample_compute.h:24->down_sample.cpp:337->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'hw_uint<64>::extract<32, 47>' into 'down_sample' (./down_sample_compute.h:25->down_sample.cpp:337->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'hw_uint<16>::operator int' into 'down_sample' (./down_sample_compute.h:25->down_sample.cpp:337->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'hw_uint<64>::extract<48, 63>' into 'down_sample' (./down_sample_compute.h:26->down_sample.cpp:337->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'hw_uint<16>::operator int' into 'down_sample' (./down_sample_compute.h:26->down_sample.cpp:337->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'hw_uint<16>::extract<0, 15>' into 'down_sample' (down_sample.cpp:62->down_sample.cpp:339->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'avg_pool_stencil_op_hcompute_avg_pool_stencil_1_4_write' into 'down_sample' (down_sample.cpp:63->down_sample.cpp:339->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'avg_pool_stencil_op_hcompute_hw_output_stencil_1_select' into 'down_sample' (down_sample.cpp:73->down_sample.cpp:350->down_sample.cpp:415).
INFO: [XFORM 203-603] Inlining function 'set_at<0, 16, 16>' into 'down_sample' (down_sample.cpp:74->down_sample.cpp:350->down_sample.cpp:415).
INFO: [XFORM 203-603] Inlining function 'hw_uint<16>::extract<0, 15>' into 'down_sample' (./down_sample_compute.h:37->down_sample.cpp:355->down_sample.cpp:415).
INFO: [XFORM 203-603] Inlining function 'hw_uint<16>::operator int' into 'down_sample' (./down_sample_compute.h:37->down_sample.cpp:355->down_sample.cpp:415).
INFO: [XFORM 203-603] Inlining function 'hw_uint<16>::to_int' into 'down_sample' (../../.././hw_classes.h:221->./down_sample_compute.h:8->down_sample.cpp:301->down_sample.cpp:411).
INFO: [XFORM 203-603] Inlining function 'hw_input_stencil_op_hcompute_hw_input_stencil_2_merged_banks_4_cache::push' into 'down_sample' (down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411).
INFO: [XFORM 203-603] Inlining function 'avg_pool_stencil_clkwrk_dsa0_op_hcompute_avg_pool_stencil_10_to_avg_pool_stencil_clkwrk_dsa0_op_hcompute_avg_pool_stencil_1_5_cache::push' into 'down_sample' (down_sample.cpp:110->down_sample.cpp:141->down_sample.cpp:315->down_sample.cpp:413).
INFO: [XFORM 203-603] Inlining function 'avg_pool_stencil_clkwrk_dsa0_op_hcompute_avg_pool_stencil_10_to_avg_pool_stencil_clkwrk_dsa0_op_hcompute_avg_pool_stencil_1_5_cache::peek' into 'down_sample' (down_sample.cpp:119->down_sample.cpp:132->down_sample.cpp:326->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'hw_input_stencil_op_hcompute_hw_input_stencil_2_merged_banks_4_cache::peek_65' into 'down_sample' (down_sample.cpp:222->down_sample.cpp:274->down_sample.cpp:332->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'hw_input_stencil_op_hcompute_hw_input_stencil_2_merged_banks_4_cache::peek_64' into 'down_sample' (down_sample.cpp:233->down_sample.cpp:276->down_sample.cpp:332->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'hw_input_stencil_op_hcompute_hw_input_stencil_2_merged_banks_4_cache::peek_0' into 'down_sample' (down_sample.cpp:244->down_sample.cpp:278->down_sample.cpp:332->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'hw_input_stencil_op_hcompute_hw_input_stencil_2_merged_banks_4_cache::peek_1' into 'down_sample' (down_sample.cpp:255->down_sample.cpp:280->down_sample.cpp:332->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'hw_uint<16>::to_int' into 'down_sample' (../../.././hw_classes.h:221->./down_sample_compute.h:21->down_sample.cpp:337->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'hw_uint<16>::to_int' into 'down_sample' (../../.././hw_classes.h:221->./down_sample_compute.h:23->down_sample.cpp:337->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'hw_uint<16>::to_int' into 'down_sample' (../../.././hw_classes.h:221->./down_sample_compute.h:24->down_sample.cpp:337->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'hw_uint<16>::to_int' into 'down_sample' (../../.././hw_classes.h:221->./down_sample_compute.h:25->down_sample.cpp:337->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'hw_uint<16>::to_int' into 'down_sample' (../../.././hw_classes.h:221->./down_sample_compute.h:26->down_sample.cpp:337->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'avg_pool_stencil_op_hcompute_avg_pool_stencil_1_4_to_avg_pool_stencil_op_hcompute_hw_output_stencil_1_cache::push' into 'down_sample' (down_sample.cpp:44->down_sample.cpp:63->down_sample.cpp:339->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'avg_pool_stencil_op_hcompute_avg_pool_stencil_1_4_to_avg_pool_stencil_op_hcompute_hw_output_stencil_1_cache::peek' into 'down_sample' (down_sample.cpp:53->down_sample.cpp:73->down_sample.cpp:350->down_sample.cpp:415).
INFO: [XFORM 203-603] Inlining function 'hw_uint<16>::to_int' into 'down_sample' (../../.././hw_classes.h:221->./down_sample_compute.h:37->down_sample.cpp:355->down_sample.cpp:415).
INFO: [XFORM 203-603] Inlining function 'fifo<hw_uint<16>, 62>::back' into 'down_sample' (down_sample.cpp:190->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411).
INFO: [XFORM 203-603] Inlining function 'fifo<hw_uint<16>, 62>::push' into 'down_sample' (down_sample.cpp:194->down_sample.cpp:213->down_sample.cpp:289->down_sample.cpp:303->down_sample.cpp:411).
INFO: [XFORM 203-603] Inlining function 'fifo<hw_uint<16>, 1>::push' into 'down_sample' (down_sample.cpp:97->down_sample.cpp:110->down_sample.cpp:141->down_sample.cpp:315->down_sample.cpp:413).
INFO: [XFORM 203-603] Inlining function 'fifo<hw_uint<16>, 1>::peek' into 'down_sample' (down_sample.cpp:89->down_sample.cpp:119->down_sample.cpp:132->down_sample.cpp:326->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'fifo<hw_uint<16>, 1>::push' into 'down_sample' (down_sample.cpp:31->down_sample.cpp:44->down_sample.cpp:63->down_sample.cpp:339->down_sample.cpp:414).
INFO: [XFORM 203-603] Inlining function 'fifo<hw_uint<16>, 1>::peek' into 'down_sample' (down_sample.cpp:23->down_sample.cpp:53->down_sample.cpp:73->down_sample.cpp:350->down_sample.cpp:415).
Command           transform done; 0.5 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 882.711 ; gain = 459.242 ; free physical = 80974 ; free virtual = 166887
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/a.g.1.bc -o /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ../../.././hw_classes.h:212: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 882.711 ; gain = 459.242 ; free physical = 80969 ; free virtual = 166883
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/a.g.1.bc to /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/a.o.1.bc -o /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (down_sample.cpp:409) in function 'down_sample' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (../../.././hw_classes.h:209) in function 'down_sample' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.2' (../../.././hw_classes.h:209) in function 'down_sample' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.3' (../../.././hw_classes.h:209) in function 'down_sample' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.4' (../../.././hw_classes.h:343) in function 'down_sample' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.5' (../../.././hw_classes.h:343) in function 'down_sample' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.6' (../../.././hw_classes.h:343) in function 'down_sample' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.7' (../../.././hw_classes.h:343) in function 'down_sample' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.8' (../../.././hw_classes.h:343) in function 'down_sample' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.9' (../../.././hw_classes.h:209) in function 'down_sample' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.10' (../../.././hw_classes.h:209) in function 'down_sample' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.11' (../../.././hw_classes.h:209) in function 'down_sample' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.12' (../../.././hw_classes.h:209) in function 'down_sample' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.13' (../../.././hw_classes.h:209) in function 'down_sample' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.14' (../../.././hw_classes.h:209) in function 'down_sample' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.15' (../../.././hw_classes.h:343) in function 'down_sample' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.16' (../../.././hw_classes.h:209) in function 'down_sample' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'avg_pool_stencil.avg_pool_stencil_op_hcompute_avg_pool_stencil_1_4_to_avg_pool_stencil_op_hcompute_hw_output_stencil_1.f.vals.val.V' (down_sample.cpp:371) automatically.
INFO: [XFORM 203-102] Partitioning array 'avg_pool_stencil_clkwrk_dsa0.avg_pool_stencil_clkwrk_dsa0_op_hcompute_avg_pool_stencil_10_to_avg_pool_stencil_clkwrk_dsa0_op_hcompute_avg_pool_stencil_1_5.f.vals.val.V' (down_sample.cpp:374) automatically.
Command           transform done; 0.44 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'down_sample' (down_sample.cpp:365)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 946.711 ; gain = 523.242 ; free physical = 80933 ; free virtual = 166848
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/a.o.2.bc -o /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (down_sample.cpp:408:19) in function 'down_sample'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (down_sample.cpp:407:17) in function 'down_sample'.
INFO: [HLS 200-472] Inferring partial write operation for 'hw_input_stencil.hw_' (../../.././hw_classes.h:190:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 946.711 ; gain = 523.242 ; free physical = 80939 ; free virtual = 166854
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.67 sec.
Command       elaborate done; 19.98 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'down_sample' ...
Execute         ap_set_top_model down_sample 
Execute         get_model_list down_sample -filter all-wo-channel -topdown 
Execute         preproc_iomode -model down_sample 
Execute         get_model_list down_sample -filter all-wo-channel 
INFO-FLOW: Model list for configure: down_sample
INFO-FLOW: Configuring Module : down_sample ...
Execute         set_default_model down_sample 
Execute         apply_spec_resource_limit down_sample 
INFO-FLOW: Model list for preprocess: down_sample
INFO-FLOW: Preprocessing Module: down_sample ...
Execute         set_default_model down_sample 
Execute         cdfg_preprocess -model down_sample 
Execute         rtl_gen_preprocess down_sample 
INFO-FLOW: Model list for synthesis: down_sample
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'down_sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model down_sample 
Execute         schedule -model down_sample 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 23.81 seconds; current allocated memory: 121.687 MB.
Execute         syn_report -verbosereport -o /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.verbose.sched.rpt 
Execute         db_write -o /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.sched.adb -f 
INFO-FLOW: Finish scheduling down_sample.
Execute         set_default_model down_sample 
Execute         bind -model down_sample 
BIND OPTION: model=down_sample
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 122.067 MB.
Execute         syn_report -verbosereport -o /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.verbose.bind.rpt 
Execute         db_write -o /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.bind.adb -f 
INFO-FLOW: Finish binding down_sample.
Execute         get_model_list down_sample -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess down_sample 
INFO-FLOW: Model list for RTL generation: down_sample
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'down_sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model down_sample -vendor xilinx -mg_file /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'down_sample/input_copy_stencil_values_V_val_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'down_sample/hw_output_stencil_values_V_val_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'down_sample' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'down_sample_hw_input_stencil_hw_s' to 'down_sample_hw_inbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'down_sample'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 122.698 MB.
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.rtl_wrap.cfg.tcl 
Execute         gen_rtl down_sample -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/syn/systemc/down_sample -synmodules down_sample 
Execute         gen_rtl down_sample -istop -style xilinx -f -lang vhdl -o /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/syn/vhdl/down_sample 
Execute         gen_rtl down_sample -istop -style xilinx -f -lang vlog -o /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/syn/verilog/down_sample 
Execute         syn_report -csynth -model down_sample -o /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/syn/report/down_sample_csynth.rpt 
Execute         syn_report -rtlxml -model down_sample -o /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/syn/report/down_sample_csynth.xml 
Execute         syn_report -verbosereport -model down_sample -o /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.verbose.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -model down_sample -f -o /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.adb 
Execute         gen_tb_info down_sample -p /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db -o /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample 
Execute         export_constraint_db -f -tool general -o /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.constraint.tcl 
Execute         syn_report -designview -model down_sample -o /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.design.xml 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model down_sample -o /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model down_sample -o /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks down_sample 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain down_sample 
INFO-FLOW: Model list for RTL component generation: down_sample
INFO-FLOW: Handling components in module [down_sample] ... 
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.compgen.tcl 
INFO-FLOW: Found component down_sample_hw_inbkb.
INFO-FLOW: Append model down_sample_hw_inbkb
INFO-FLOW: Append model down_sample
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: down_sample_hw_inbkb down_sample
INFO-FLOW: To file: write model down_sample_hw_inbkb
INFO-FLOW: To file: write model down_sample
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model down_sample -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 285.20 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/global.setting.tcl
Execute         source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/kintex7/kintex7.gen 
Execute           source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute           source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7k160t-fbg484-2 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-2 -data info -quiet 
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'down_sample_hw_inbkb_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xc7k160t-fbg484-2 -data names -quiet 
Execute           ap_part_info -name xc7k160t-fbg484-2 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/global.setting.tcl
Execute         source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/kintex7/kintex7.gen 
Execute           source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute           source /cad/xilinx/vivado/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=down_sample xml_exists=0
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.rtl_wrap.cfg.tcl 
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.rtl_wrap.cfg.tcl 
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.rtl_wrap.cfg.tcl 
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.tbgen.tcl 
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.compgen.tcl 
Execute           ap_part_info -name xc7k160t-fbg484-2 -data names -quiet 
Execute           ap_part_info -name xc7k160t-fbg484-2 -data info -quiet 
Execute           ap_part_info -name xc7k160t-fbg484-2 -data names -quiet 
Execute           ap_part_info -name xc7k160t-fbg484-2 -data info -quiet 
Execute           ap_part_info -name xc7k160t-fbg484-2 -data names -quiet 
Execute           ap_part_info -name xc7k160t-fbg484-2 -data info -quiet 
Execute           ap_part_info -name xc7k160t-fbg484-2 -data names -quiet 
Execute           ap_part_info -name xc7k160t-fbg484-2 -data info -quiet 
Execute           ap_part_info -name xc7k160t-fbg484-2 -data names -quiet 
Execute           ap_part_info -name xc7k160t-fbg484-2 -data info -quiet 
Execute           ap_part_info -name xc7k160t-fbg484-2 -data names -quiet 
Execute           ap_part_info -name xc7k160t-fbg484-2 -data info -quiet 
Execute           ap_part_info -name xc7k160t-fbg484-2 -data names -quiet 
Execute           ap_part_info -name xc7k160t-fbg484-2 -data info -quiet 
Execute           ap_part_info -name xc7k160t-fbg484-2 -data names -quiet 
Execute           ap_part_info -name xc7k160t-fbg484-2 -data info -quiet 
Execute           ap_part_info -name xc7k160t-fbg484-2 -data names -quiet 
Execute           ap_part_info -name xc7k160t-fbg484-2 -data info -quiet 
Command         ap_source done; 0.16 sec.
Execute         ap_part_info -name xc7k160t-fbg484-2 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.compgen.tcl 
Execute         ap_part_info -name xc7k160t-fbg484-2 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-2 -data info -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-2 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-2 -data info -quiet 
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7k160t-fbg484-2 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-2 -data info -quiet 
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.constraint.tcl 
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=2 #gSsdmPorts=6
Execute         source /cad/xilinx/vivado/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.tbgen.tcl 
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.tbgen.tcl 
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.tbgen.tcl 
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.rtl_wrap.cfg.tcl 
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.compgen.dataonly.tcl 
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7k160t-fbg484-2 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-2 -data info -quiet 
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.constraint.tcl 
Execute         sc_get_clocks down_sample 
Execute         ap_part_info -name xc7k160t-fbg484-2 -data names -quiet 
Execute         ap_part_info -name xc7k160t-fbg484-2 -data info -quiet 
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/down_sample.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/dhuff/clockwork/soda_codes/down_sample/our_code/down_sample_proj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 947.371 ; gain = 523.902 ; free physical = 80868 ; free virtual = 166787
INFO: [VHDL 208-304] Generating VHDL RTL for down_sample.
INFO: [VLOG 209-307] Generating Verilog RTL for down_sample.
Command       autosyn done; 2.07 sec.
Command     csynth_design done; 22.07 sec.
Execute     cleanup_all 
