//
// File created by:  xrun
// Do not modify this file
//
-XLMODE
./xcelium.d/run.lnx8664.23.09.d
-RUNMODE
-sv
-DELAY_TRIGGER
-DEFINE
RTL
/data/tsmc/65LP/dig_libs/ARM_FEONLY/TSMCHOME_fe/digital/Front_End/verilog/tpdn65lpnv2od3_140b/tpdn65lpnv2od3.v
../libraries/dummy_pcorner.v
-INCDIR
../sourcecode/rtl/riscv-master/include/
../sourcecode/rtl/riscv-master/include/riscv_defines.sv
../sourcecode/rtl/riscv-master/alu_div.sv
../sourcecode/rtl/riscv-master/alu.sv
../sourcecode/rtl/soc/components/cluster_clock_gating.sv
../sourcecode/rtl/riscv-master/compressed_decoder.sv
../sourcecode/rtl/riscv-master/controller.sv
../sourcecode/rtl/riscv-master/cs_registers.sv
../sourcecode/rtl/riscv-master/debug_unit.sv
../sourcecode/rtl/riscv-master/decoder.sv
../sourcecode/rtl/riscv-master/exc_controller.sv
../sourcecode/rtl/riscv-master/ex_stage.sv
../sourcecode/rtl/riscv-master/hwloop_controller.sv
../sourcecode/rtl/riscv-master/hwloop_regs.sv
../sourcecode/rtl/riscv-master/id_stage.sv
../sourcecode/rtl/riscv-master/if_stage.sv
../sourcecode/rtl/riscv-master/load_store_unit.sv
../sourcecode/rtl/riscv-master/mult.sv
../sourcecode/rtl/riscv-master/prefetch_buffer.sv
../sourcecode/rtl/riscv-master/prefetch_L0_buffer.sv
../sourcecode/rtl/riscv-master/register_file_ff.sv
../sourcecode/rtl/riscv-master/riscv_core.sv
../sourcecode/rtl/riscv-master/include/riscv_tracer_defines.sv
../sourcecode/rtl/riscv-master/riscv_tracer.sv
../sourcecode/rtl/soc/sram_sp_16384x32_m16_be_simple.v
../sourcecode/rtl/soc/sram_sp_16384x32_m32_be_simple.v
../sourcecode/rtl/soc/sram_sp_8192x32_m32_be_simple.v
../sourcecode/rtl/soc/sram_sp_8192x32_m16_be_simple.v
../sourcecode/rtl/soc/sram_sp_8192x32_m8_be_simple.v
../sourcecode/rtl/soc/sram_sp_32768x32_m32_be_simple.v
../sourcecode/rtl/soc/sp_ram_m8_be_simple.sv
../sourcecode/rtl/soc/sp_ram_m16_be_simple.sv
../sourcecode/rtl/soc/sp_ram_m32_be_simple.sv
../sourcecode/rtl/soc/sram_sp_instr_wrap.v
../sourcecode/rtl/soc/sram_sp_data_wrap.v
../sourcecode/rtl/soc/lp_riscv.v
../sourcecode/rtl/soc/ioring.v
../sourcecode/rtl/soc/lp_riscv_top.v
../sourcecode/tb/tb_lp_riscv_mem_pkg.v
../sourcecode/tb/tb_lp_riscv.v
-CDSLIB
./xcelium.d/run.lnx8664.23.09.d/cdsrun.lib
-HDLVAR
./xcelium.d/run.lnx8664.23.09.d/hdlrun.var
-no_analogsolver
-MESSAGES
-UPDATE
-XLLIBSTORE
./xcelium.d/run.lnx8664.23.09.d/xllibs
-ALLOWUNBOUND
