<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_utilization: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2438.535 ; gain = 65.027 ; free physical = 2111 ; free virtual = 4167&#xA;&#xA;&#xA;&#xA;&#xA;Implementation tool: Xilinx Vivado v.2018.2&#xA;Project:             hls8BitFloatMod&#xA;Solution:            Lenet5_50MHz&#xA;Device target:       xc7a100tcsg324-1&#xA;Report date:         Wed Dec 12 12:44:05 EST 2018&#xA;&#xA;&#xA;#=== Post-Implementation Resource usage ===&#xA;SLICE:         1510&#xA;LUT:           4276&#xA;FF:            3223&#xA;DSP:             16&#xA;BRAM:           224&#xA;SRL:              5&#xA;#=== Final timing ===&#xA;CP required:    20.000&#xA;CP achieved post-synthesis:    12.958&#xA;CP achieved post-implementation:    17.048&#xA;Timing met" projectName="hls8BitFloatMod" solutionName="Lenet5_50MHz" date="2018-12-12T12:44:05.655-0500" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hls8BitFloatMod" solutionName="Lenet5_50MHz" date="2018-12-12T12:43:55.107-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inputImg_q0[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inputImg_q0[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xA;Phase 1 Build RT Design | Checksum: 11a1b8120&#xA;&#xA;&#xA;Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1130 ; free virtual = 3175&#xA;Post Restoration Checksum: NetGraph: 5dc82c60 NumContArr: bc5354c0 Constraints: 0 Timing: 0&#xA;&#xA;&#xA;Phase 2 Router Initialization&#xA;&#xA;&#xA;Phase 2.1 Create Timer&#xA;Phase 2.1 Create Timer | Checksum: 11a1b8120&#xA;&#xA;&#xA;Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1131 ; free virtual = 3176&#xA;&#xA;&#xA;Phase 2.2 Fix Topology Constraints&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 11a1b8120&#xA;&#xA;&#xA;Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1116 ; free virtual = 3161&#xA;&#xA;&#xA;Phase 2.3 Pre Route Cleanup&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 11a1b8120&#xA;&#xA;&#xA;Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1116 ; free virtual = 3161&#xA; Number of Nodes with overlaps = 0&#xA;&#xA;&#xA;Phase 2.4 Update Timing&#xA;Phase 2.4 Update Timing | Checksum: 1a9ad9707&#xA;&#xA;&#xA;Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1102 ; free virtual = 3147" projectName="hls8BitFloatMod" solutionName="Lenet5_50MHz" date="2018-12-12T12:43:40.102-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inputImg_q0[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inputImg_q0[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls8BitFloatMod" solutionName="Lenet5_50MHz" date="2018-12-12T12:43:20.107-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inputImg_q0[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inputImg_q0[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls8BitFloatMod" solutionName="Lenet5_50MHz" date="2018-12-12T12:43:20.105-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inputImg_q0[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inputImg_q0[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls8BitFloatMod" solutionName="Lenet5_50MHz" date="2018-12-12T12:43:20.104-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inputImg_q0[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inputImg_q0[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls8BitFloatMod" solutionName="Lenet5_50MHz" date="2018-12-12T12:43:20.102-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inputImg_q0[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inputImg_q0[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls8BitFloatMod" solutionName="Lenet5_50MHz" date="2018-12-12T12:43:20.101-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inputImg_q0[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inputImg_q0[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls8BitFloatMod" solutionName="Lenet5_50MHz" date="2018-12-12T12:43:20.100-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inputImg_q0[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inputImg_q0[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls8BitFloatMod" solutionName="Lenet5_50MHz" date="2018-12-12T12:43:20.098-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_start&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_start&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls8BitFloatMod" solutionName="Lenet5_50MHz" date="2018-12-12T12:43:20.097-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls8BitFloatMod" solutionName="Lenet5_50MHz" date="2018-12-12T12:43:20.095-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="hls8BitFloatMod" solutionName="Lenet5_50MHz" date="2018-12-12T12:43:20.092-0500" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hls8BitFloatMod" solutionName="Lenet5_50MHz" date="2018-12-12T12:42:35.063-0500" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hls8BitFloatMod" solutionName="Lenet5_50MHz" date="2018-12-12T12:41:30.910-0500" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraint will be written out." projectName="hls8BitFloatMod" solutionName="Lenet5_50MHz" date="2018-12-12T12:40:47.411-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[30]) is unused and will be removed from module d_sum." projectName="hls8BitFloatMod" solutionName="Lenet5_50MHz" date="2018-12-12T12:40:01.456-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[31]) is unused and will be removed from module d_sum." projectName="hls8BitFloatMod" solutionName="Lenet5_50MHz" date="2018-12-12T12:40:01.454-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/ce_r_reg) is unused and will be removed from module d_sum." projectName="hls8BitFloatMod" solutionName="Lenet5_50MHz" date="2018-12-12T12:40:01.453-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_235_reg[5]) is unused and will be removed from module d_sum." projectName="hls8BitFloatMod" solutionName="Lenet5_50MHz" date="2018-12-12T12:40:01.452-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[0]) is unused and will be removed from module f_sum." projectName="hls8BitFloatMod" solutionName="Lenet5_50MHz" date="2018-12-12T12:40:01.450-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[1]) is unused and will be removed from module f_sum." projectName="hls8BitFloatMod" solutionName="Lenet5_50MHz" date="2018-12-12T12:40:01.449-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[2]) is unused and will be removed from module f_sum." projectName="hls8BitFloatMod" solutionName="Lenet5_50MHz" date="2018-12-12T12:40:01.448-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[3]) is unused and will be removed from module f_sum." projectName="hls8BitFloatMod" solutionName="Lenet5_50MHz" date="2018-12-12T12:40:01.446-0500" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
