Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Thu Oct 30 21:28:16 2025
| Host              : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file reports/37_13_unop_timing.rpt
| Design            : waiz_benchmark
| Device            : xcvu13p-fhga2104
| Speed File        : -3  PRODUCTION 1.23 03-18-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 594 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 166 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.462    -2193.691                  16057               640038        0.011        0.000                      0               640038        2.225        0.000                       0                392059  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.462    -2193.691                  16057               640038        0.011        0.000                      0               640038        2.225        0.000                       0                392059  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :        16057  Failing Endpoints,  Worst Slack       -0.462ns,  Total Violation    -2193.691ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.462ns  (required time - arrival time)
  Source:                 denselayer2/INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[31].sa/mow/internal_operation/tmp_product[-1111111104]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer2/INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 1.652ns (30.965%)  route 3.683ns (69.035%))
  Logic Levels:           15  (CARRY8=11 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.237ns = ( 8.237 - 5.000 ) 
    Source Clock Delay      (SCD):    3.746ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.790ns (routing 0.727ns, distribution 2.063ns)
  Clock Net Delay (Destination): 2.526ns (routing 0.660ns, distribution 1.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.593     0.593 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.593    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.593 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.928    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.956 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=442963, routed)      2.790     3.746    denselayer2/INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[31].sa/mow/internal_operation/clk
    SLICE_X126Y316       FDRE                                         r  denselayer2/INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[31].sa/mow/internal_operation/tmp_product[-1111111104]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y316       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.069     3.815 r  denselayer2/INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[31].sa/mow/internal_operation/tmp_product[-1111111104]_rep/Q
                         net (fo=142, routed)         1.154     4.969    denselayer2/INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0[16]__1_i_94[0]
    SLICE_X102Y296       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.170     5.139 r  denselayer2/INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg[16]__1_i_118/CO[7]
                         net (fo=1, routed)           0.023     5.162    denselayer2/INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg[16]__1_i_118_n_1436691
    SLICE_X102Y297       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.103     5.265 r  denselayer2/INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg[16]__1_i_115/O[5]
                         net (fo=2, routed)           0.292     5.557    denselayer2_n_1641571
    SLICE_X102Y300       LUT2 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.103     5.660 r  INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0[16]__1_i_52/O
                         net (fo=2, routed)           0.153     5.813    INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0[16]__1_i_52_n_1436691
    SLICE_X102Y300       LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.135     5.948 r  INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0[16]__1_i_60/O
                         net (fo=1, routed)           0.019     5.967    INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0[16]__1_i_60_n_1436691
    SLICE_X102Y300       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.100     6.067 r  INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg[16]__1_i_38/CO[7]
                         net (fo=1, routed)           0.023     6.090    INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg[16]__1_i_38_n_1436691
    SLICE_X102Y301       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.050     6.140 r  INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg[31]_i_18/O[0]
                         net (fo=2, routed)           0.653     6.793    INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg[31]_i_18_n_1436706
    SLICE_X112Y305       LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.064     6.857 r  INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0[15]__1_i_18/O
                         net (fo=2, routed)           0.224     7.081    INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0[15]__1_i_18_n_1436691
    SLICE_X112Y305       LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.135     7.216 r  INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0[15]__1_i_26/O
                         net (fo=1, routed)           0.012     7.228    INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0[15]__1_i_26_n_1436691
    SLICE_X112Y305       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     7.394 r  INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg[15]__1_i_11/CO[7]
                         net (fo=1, routed)           0.023     7.417    INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg[15]__1_i_11_n_1436691
    SLICE_X112Y306       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.103     7.520 r  INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg[31]_i_3/O[5]
                         net (fo=11, routed)          0.409     7.929    INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg[31]_i_3_n_1436701
    SLICE_X116Y306       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.134     8.063 r  INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg[23]__0_i_2/CO[7]
                         net (fo=1, routed)           0.023     8.086    INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg[23]__0_i_2_n_1436691
    SLICE_X116Y307       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.103     8.189 r  INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg[31]_i_2/O[5]
                         net (fo=1, routed)           0.604     8.793    denselayer2/INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg[31]_0[29]
    SLICE_X117Y310       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.133     8.926 r  denselayer2/INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.023     8.949    denselayer2/INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg[31]_i_1_n_1436691
    SLICE_X117Y311       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     8.961 r  denselayer2/INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.023     8.984    denselayer2/INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg[39]_i_1_n_1436691
    SLICE_X117Y312       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.072     9.056 r  denselayer2/INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.025     9.081    denselayer2/INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg[43]_i_1_n_1436703
    SLICE_X117Y312       FDRE                                         r  denselayer2/INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BC10                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.389     5.389 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.389    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.389 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.687    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.711 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=442963, routed)      2.526     8.237    denselayer2/INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/clk
    SLICE_X117Y312       FDRE                                         r  denselayer2/INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg[43]/C
                         clock pessimism              0.395     8.632    
                         clock uncertainty           -0.035     8.596    
    SLICE_X117Y312       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.023     8.619    denselayer2/INPUT_SIZE_rows[55].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg[43]
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                 -0.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 denselayer1/sum_all/col_trees[26].column_tree/genblk2[0].genblk1[1].tree_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer1/sum_all/col_trees[26].column_tree/output_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Net Delay (Source):      1.782ns (routing 0.433ns, distribution 1.349ns)
  Clock Net Delay (Destination): 1.997ns (routing 0.480ns, distribution 1.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.293     0.293 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.293    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.293 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.449    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.466 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=442963, routed)      1.782     2.248    denselayer1/sum_all/col_trees[26].column_tree/clk_IBUF_BUFG
    SLR Crossing[1->3]   
    SLICE_X82Y955        FDRE                                         r  denselayer1/sum_all/col_trees[26].column_tree/genblk2[0].genblk1[1].tree_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y955        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.287 r  denselayer1/sum_all/col_trees[26].column_tree/genblk2[0].genblk1[1].tree_reg[1][8]/Q
                         net (fo=1, routed)           0.067     2.354    denselayer1/sum_all/col_trees[26].column_tree/genblk2[0].genblk1[1].tree_reg[1]_272[8]
    SLICE_X84Y955        FDRE                                         r  denselayer1/sum_all/col_trees[26].column_tree/output_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.479     0.479 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.479    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.479 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.191     0.670    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.689 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=442963, routed)      1.997     2.686    denselayer1/sum_all/col_trees[26].column_tree/clk_IBUF_BUFG
    SLR Crossing[1->3]   
    SLICE_X84Y955        FDRE                                         r  denselayer1/sum_all/col_trees[26].column_tree/output_data_reg[8]/C
                         clock pessimism             -0.389     2.297    
    SLICE_X84Y955        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.343    denselayer1/sum_all/col_trees[26].column_tree/output_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.122         5.000       3.878      BUFGCE_X0Y146  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X72Y591  denselayer2/sum_all/col_trees[13].column_tree/genblk2[2].genblk1[19].tree_reg[19][3]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X72Y591  denselayer2/sum_all/col_trees[13].column_tree/genblk2[2].genblk1[19].tree_reg[19][4]/C



