// Seed: 2529927506
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    output supply1 id_2,
    input supply1 id_3
    , id_15,
    output wand id_4
    , id_16,
    input tri1 id_5,
    output uwire id_6,
    output tri0 id_7,
    input wand id_8,
    input tri id_9,
    output wor id_10,
    input wand id_11,
    input tri0 id_12,
    output tri id_13
);
  wire id_17;
  assign id_13 = id_8;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input tri1 id_2,
    output wire id_3,
    input tri id_4,
    input tri1 id_5,
    input tri id_6
    , id_47,
    input supply1 id_7,
    input tri0 id_8,
    output tri0 id_9,
    output supply1 id_10,
    output tri0 id_11,
    input tri0 id_12,
    input wand id_13,
    input wand id_14,
    input tri0 id_15,
    output wire id_16,
    input supply0 id_17,
    output tri id_18,
    input uwire id_19,
    output uwire id_20,
    output wor id_21,
    output uwire id_22,
    output wor id_23,
    input tri id_24,
    output tri id_25,
    input supply0 id_26,
    input uwire id_27,
    output wand id_28,
    output supply0 id_29,
    output supply0 id_30,
    output supply1 id_31,
    input supply0 id_32,
    output tri0 id_33,
    input tri id_34,
    input supply0 id_35,
    input tri0 id_36,
    output tri1 id_37,
    input wor id_38
    , id_48,
    input wor id_39,
    input uwire id_40,
    output uwire id_41,
    input wire id_42,
    input wand id_43,
    input tri0 id_44,
    input wor id_45
);
  assign id_47 = 1'b0;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_41,
      id_12,
      id_21,
      id_17,
      id_9,
      id_18,
      id_1,
      id_19,
      id_28,
      id_2,
      id_1,
      id_28
  );
  assign modCall_1.type_19 = 0;
endmodule
