Timing Report Max Delay Analysis

SmartTime Version v12.2
Microsemi Corporation - Microsemi Libero Software Release v12.2 (Version 12.700.0.21)
Date: Mon Oct 21 11:18:36 2019


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Operating Conditions: slow_lv_ht
Scenario for Timing Analysis: timing_analysis


-----------------------------------------------------
SUMMARY

Clock Domain:               CCC_0_0/CCC_0_0/pll_inst_0/OUT0
Period (ns):                6.313
Frequency (MHz):            158.403
Required Period (ns):       9.000
Required Frequency (MHz):   111.111
External Setup (ns):        1.403
Max Clock-To-Out (ns):      9.963

Clock Domain:               DDR3_0_0/CCC_0/pll_inst_0/OUT1
Period (ns):                3.227
Frequency (MHz):            309.885
Required Period (ns):       6.000
Required Frequency (MHz):   166.667
External Setup (ns):        N/A
Max Clock-To-Out (ns):      16.567

Clock Domain:               DDR3_0_0/CCC_0/pll_inst_0/OUT2
Period (ns):                1.250
Frequency (MHz):            800.000
Required Period (ns):       1.500
Required Frequency (MHz):   666.667
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q
Period (ns):                10.000
Frequency (MHz):            100.000
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q
Period (ns):                10.000
Frequency (MHz):            100.000
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q
Period (ns):                0.428
Frequency (MHz):            2336.449
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               REF_CLK_0
Period (ns):                2.000
Frequency (MHz):            500.000
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               TCK
Period (ns):                22.384
Frequency (MHz):            44.675
Required Period (ns):       33.330
Required Frequency (MHz):   30.003
External Setup (ns):        7.815
Max Clock-To-Out (ns):      4.461

Clock Domain:               DDR3_0_0/CCC_0/pll_inst_0/OUT0
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       1.500
Required Frequency (MHz):   666.667
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/CCC_0/pll_inst_0/OUT3
Period (ns):                1.250
Frequency (MHz):            800.000
Required Period (ns):       1.500
Required Frequency (MHz):   666.667
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain CCC_0_0/CCC_0_0/pll_inst_0/OUT0

SET Register to Register

Path 1
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.224
  Slack (ns):              2.687
  Arrival (ns):            9.417
  Required (ns):          12.104
  Setup (ns):              0.000
  Minimum Period (ns):     6.313

Path 2
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              6.207
  Slack (ns):              2.704
  Arrival (ns):            9.400
  Required (ns):          12.104
  Setup (ns):              0.000
  Minimum Period (ns):     6.296

Path 3
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              6.190
  Slack (ns):              2.721
  Arrival (ns):            9.383
  Required (ns):          12.104
  Setup (ns):              0.000
  Minimum Period (ns):     6.279

Path 4
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[52]:D
  Delay (ns):              6.183
  Slack (ns):              2.726
  Arrival (ns):            9.376
  Required (ns):          12.102
  Setup (ns):              0.000
  Minimum Period (ns):     6.274

Path 5
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.177
  Slack (ns):              2.734
  Arrival (ns):            9.370
  Required (ns):          12.104
  Setup (ns):              0.000
  Minimum Period (ns):     6.266


Expanded Path 1
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  data required time                                 12.104
  data arrival time                          -        9.417
  slack                                               2.687
  ________________________________________________________
  Data arrival time calculation
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.384          Clock generation
  1.384                        
               +     0.158          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  1.542                        CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.151          cell: ADLIB:ICB_CLKINT
  1.693                        CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.381          net: CCC_0_0/CCC_0_0/clkint_0_NET
  2.074                        CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.147          cell: ADLIB:GB
  2.221                        CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.375          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  2.596                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB1:A (r)
               +     0.052          cell: ADLIB:RGB
  2.648                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB1:Y (f)
               +     0.545          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1
  3.193                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK (r)
               +     0.175          cell: ADLIB:SLE
  3.368                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:Q (r)
               +     0.734          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]
  4.102                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/CFG_9:A (r)
               +     0.066          cell: ADLIB:CFG4_IP_ABCD
  4.168                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/CFG_9:Y (r)
               +     0.020          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/B_net[4]
  4.188                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/INST_MACC_IP:B[4] (r)
               +     2.068          cell: ADLIB:MACC_IP
  6.256                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/INST_MACC_IP:CDOUT[21] (r)
               +     0.005          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_1_0_cas[21]
  6.261                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_1_0/MACC_PHYS_INST/INST_MACC_IP:CDIN[21] (r)
               +     1.485          cell: ADLIB:MACC_IP
  7.746                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_1_0/MACC_PHYS_INST/INST_MACC_IP:P[11] (r)
               +     0.668          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_122[28]
  8.414                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_28:A (r)
               +     0.046          cell: ADLIB:ARI1_CC
  8.460                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_28:P (f)
               +     0.015          net: NET_CC_CONFIG5854
  8.475                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_3:P[1] (f)
               +     0.338          cell: ADLIB:CC_CONFIG
  8.813                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_3:CO (r)
               +     0.000          net: CI_TO_CO5741
  8.813                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_4:CI (r)
               +     0.074          cell: ADLIB:CC_CONFIG
  8.887                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_4:CC[3] (r)
               +     0.000          net: NET_CC_CONFIG5913
  8.887                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_42:CC (r)
               +     0.055          cell: ADLIB:ARI1_CC
  8.942                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_42:S (r)
               +     0.404          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123[42]
  9.346                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_12_0_iv[59]:C (r)
               +     0.048          cell: ADLIB:CFG4
  9.394                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_12_0_iv[59]:Y (r)
               +     0.023          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_12[59]
  9.417                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D (r)
                                    
  9.417                        data arrival time
  ________________________________________________________
  Data required time calculation
  9.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  9.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.254          Clock generation
  10.254                       
               +     0.144          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  10.398                       CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.131          cell: ADLIB:ICB_CLKINT
  10.529                       CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.347          net: CCC_0_0/CCC_0_0/clkint_0_NET
  10.876                       CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.133          cell: ADLIB:GB
  11.009                       CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.338          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  11.347                       CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB0:A (r)
               +     0.047          cell: ADLIB:RGB
  11.394                       CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB0:Y (f)
               +     0.493          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB0_rgb_net_1
  11.887                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:CLK (r)
               +     0.217          
  12.104                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  12.104                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
                                    
  12.104                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: SPISDI
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[0]:D
  Delay (ns):              4.240
  Arrival (ns):            4.240
  Setup (ns):              0.000
  External Setup (ns):     1.403

Path 2
  From: SPISDI
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_datain[0]:D
  Delay (ns):              4.223
  Arrival (ns):            4.223
  Setup (ns):              0.000
  External Setup (ns):     1.383

Path 3
  From: SPISDI
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/data_rx_q1:D
  Delay (ns):              3.634
  Arrival (ns):            3.634
  Setup (ns):              0.000
  External Setup (ns):     0.803

Path 4
  From: RX
  To:   UART_apb_0/UART_apb_0/uUART/make_RX/samples[2]:D
  Delay (ns):              3.552
  Arrival (ns):            3.552
  Setup (ns):              0.000
  External Setup (ns):     0.719


Expanded Path 1
  From: SPISDI
  To: SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[0]:D
  data required time                                    N/C
  data arrival time                          -        4.240
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        SPISDI (f)
               +     0.000          net: SPISDI
  0.000                        SPISDI_ibuf/U_IOPAD:PAD (f)
               +     0.731          cell: ADLIB:IOPAD_IN
  0.731                        SPISDI_ibuf/U_IOPAD:Y (f)
               +     0.000          net: SPISDI_ibuf/YIN
  0.731                        SPISDI_ibuf/U_IOIN:YIN (f)
               +     0.338          cell: ADLIB:IOIN_IB_E
  1.069                        SPISDI_ibuf/U_IOIN:Y (f)
               +     2.608          net: SPISDI_c
  3.677                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_di_mux:B (f)
               +     0.170          cell: ADLIB:CFG3
  3.847                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_di_mux:Y (f)
               +     0.393          net: SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_di_mux_Z
  4.240                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[0]:D (f)
                                    
  4.240                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.254          Clock generation
  N/C                          
               +     0.144          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  N/C                          CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.131          cell: ADLIB:ICB_CLKINT
  N/C                          CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.347          net: CCC_0_0/CCC_0_0/clkint_0_NET
  N/C                          CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.133          cell: ADLIB:GB
  N/C                          CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.318          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB13:A (r)
               +     0.047          cell: ADLIB:RGB
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB13:Y (f)
               +     0.463          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB13_rgb_net_1
  N/C                          SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[0]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[0]:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK
  To:   GPIO_OUT[1]
  Delay (ns):              6.805
  Arrival (ns):            9.963
  Clock to Out (ns):       9.963

Path 2
  From: COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]:CLK
  To:   GPIO_OUT[3]
  Delay (ns):              6.739
  Arrival (ns):            9.897
  Clock to Out (ns):       9.897

Path 3
  From: COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]:CLK
  To:   GPIO_OUT[2]
  Delay (ns):              6.738
  Arrival (ns):            9.896
  Clock to Out (ns):       9.896

Path 4
  From: COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0]:CLK
  To:   GPIO_OUT[0]
  Delay (ns):              6.465
  Arrival (ns):            9.623
  Clock to Out (ns):       9.623

Path 5
  From: SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_direct:CLK
  To:   SPISDO
  Delay (ns):              6.385
  Arrival (ns):            9.531
  Clock to Out (ns):       9.531


Expanded Path 1
  From: COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK
  To: GPIO_OUT[1]
  data required time                                    N/C
  data arrival time                          -        9.963
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.384          Clock generation
  1.384                        
               +     0.158          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  1.542                        CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.151          cell: ADLIB:ICB_CLKINT
  1.693                        CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.381          net: CCC_0_0/CCC_0_0/clkint_0_NET
  2.074                        CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.147          cell: ADLIB:GB
  2.221                        CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.362          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  2.583                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB14:A (r)
               +     0.052          cell: ADLIB:RGB
  2.635                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB14:Y (f)
               +     0.523          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB14_rgb_net_1
  3.158                        COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK (r)
               +     0.166          cell: ADLIB:SLE
  3.324                        COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:Q (f)
               +     3.688          net: GPIO_OUT_c[1]
  7.012                        GPIO_OUT_obuf[1]/U_IOTRI:D (f)
               +     0.918          cell: ADLIB:IOTRI_OB_EB
  7.930                        GPIO_OUT_obuf[1]/U_IOTRI:DOUT (f)
               +     0.000          net: GPIO_OUT_obuf[1]/DOUT
  7.930                        GPIO_OUT_obuf[1]/U_IOPAD:D (f)
               +     2.033          cell: ADLIB:IOPAD_TRI
  9.963                        GPIO_OUT_obuf[1]/U_IOPAD:PAD (f)
               +     0.000          net: GPIO_OUT[1]
  9.963                        GPIO_OUT[1] (f)
                                    
  9.963                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.254          Clock generation
  N/C                          
                                    
  N/C                          GPIO_OUT[1] (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: reset_syn_0/reset_syn_0/dff_1:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/q:ALn
  Delay (ns):              3.724
  Slack (ns):              5.072
  Arrival (ns):            6.858
  Required (ns):          11.930
  Recovery (ns):           0.170
  Minimum Period (ns):     3.928
  Skew (ns):               0.034

Path 2
  From: reset_syn_0/reset_syn_0/dff_1:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:ALn
  Delay (ns):              3.723
  Slack (ns):              5.073
  Arrival (ns):            6.857
  Required (ns):          11.930
  Recovery (ns):           0.170
  Minimum Period (ns):     3.927
  Skew (ns):               0.034

Path 3
  From: reset_syn_0/reset_syn_0/dff_1:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:ALn
  Delay (ns):              3.723
  Slack (ns):              5.073
  Arrival (ns):            6.857
  Required (ns):          11.930
  Recovery (ns):           0.170
  Minimum Period (ns):     3.927
  Skew (ns):               0.034

Path 4
  From: reset_syn_0/reset_syn_0/dff_1:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/q:ALn
  Delay (ns):              3.723
  Slack (ns):              5.073
  Arrival (ns):            6.857
  Required (ns):          11.930
  Recovery (ns):           0.170
  Minimum Period (ns):     3.927
  Skew (ns):               0.034

Path 5
  From: reset_syn_0/reset_syn_0/dff_1:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:ALn
  Delay (ns):              3.723
  Slack (ns):              5.073
  Arrival (ns):            6.857
  Required (ns):          11.930
  Recovery (ns):           0.170
  Minimum Period (ns):     3.927
  Skew (ns):               0.034


Expanded Path 1
  From: reset_syn_0/reset_syn_0/dff_1:CLK
  To: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/q:ALn
  data required time                                 11.930
  data arrival time                          -        6.858
  slack                                               5.072
  ________________________________________________________
  Data arrival time calculation
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.384          Clock generation
  1.384                        
               +     0.158          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  1.542                        CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.151          cell: ADLIB:ICB_CLKINT
  1.693                        CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.381          net: CCC_0_0/CCC_0_0/clkint_0_NET
  2.074                        CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.147          cell: ADLIB:GB
  2.221                        CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.353          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  2.574                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB13:A (r)
               +     0.052          cell: ADLIB:RGB
  2.626                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB13:Y (f)
               +     0.508          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB13_rgb_net_1
  3.134                        reset_syn_0/reset_syn_0/dff_1:CLK (r)
               +     0.175          cell: ADLIB:SLE
  3.309                        reset_syn_0/reset_syn_0/dff_1:Q (r)
               +     1.778          net: reset_syn_0.reset_syn_0.dff_1
  5.087                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/N_505_i:A (r)
               +     0.066          cell: ADLIB:CFG2
  5.153                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/N_505_i:Y (r)
               +     0.780          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/un1_reset_debug_arst
  5.933                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49:B (r)
               +     0.066          cell: ADLIB:CFG2
  5.999                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49:Y (r)
               +     0.859          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/_T_49_arst_i
  6.858                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/q:ALn (r)
                                    
  6.858                        data arrival time
  ________________________________________________________
  Data required time calculation
  9.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  9.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.254          Clock generation
  10.254                       
               +     0.144          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  10.398                       CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.131          cell: ADLIB:ICB_CLKINT
  10.529                       CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.347          net: CCC_0_0/CCC_0_0/clkint_0_NET
  10.876                       CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.133          cell: ADLIB:GB
  11.009                       CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.327          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  11.336                       CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB9:A (r)
               +     0.047          cell: ADLIB:RGB
  11.383                       CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB9:Y (f)
               +     0.505          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB9_rgb_net_1
  11.888                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/q:CLK (r)
               +     0.212          
  12.100                       clock reconvergence pessimism
               -     0.170          Library recovery time: ADLIB:SLE
  11.930                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/q:ALn
                                    
  11.930                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: resetn
  To:   reset_syn_1_inst_0/reset_syn_3_0/dff_0:ALn
  Delay (ns):              6.789
  Arrival (ns):            6.789
  Recovery (ns):           0.170
  External Recovery (ns):   4.087

Path 2
  From: resetn
  To:   reset_syn_1_inst_0/reset_syn_3_0/dff_1:ALn
  Delay (ns):              6.789
  Arrival (ns):            6.789
  Recovery (ns):           0.170
  External Recovery (ns):   4.087


Expanded Path 1
  From: resetn
  To: reset_syn_1_inst_0/reset_syn_3_0/dff_0:ALn
  data required time                                    N/C
  data arrival time                          -        6.789
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        resetn (r)
               +     0.000          net: resetn
  0.000                        resetn_ibuf/U_IOPAD:PAD (r)
               +     0.599          cell: ADLIB:IOPAD_IN
  0.599                        resetn_ibuf/U_IOPAD:Y (r)
               +     0.000          net: resetn_ibuf/YIN
  0.599                        resetn_ibuf/U_IOIN:YIN (r)
               +     0.336          cell: ADLIB:IOIN_IB_E
  0.935                        resetn_ibuf/U_IOIN:Y (r)
               +     4.698          net: resetn_c
  5.633                        reset_syn_1_inst_0/reset_syn_3_0/un1_C:A (r)
               +     0.140          cell: ADLIB:CFG3
  5.773                        reset_syn_1_inst_0/reset_syn_3_0/un1_C:Y (r)
               +     1.016          net: reset_syn_1_inst_0/reset_syn_3_0/un1_INTERNAL_RST_arst_i
  6.789                        reset_syn_1_inst_0/reset_syn_3_0/dff_0:ALn (r)
                                    
  6.789                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.254          Clock generation
  N/C                          
               +     0.144          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  N/C                          CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.131          cell: ADLIB:ICB_CLKINT
  N/C                          CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.347          net: CCC_0_0/CCC_0_0/clkint_0_NET
  N/C                          CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.133          cell: ADLIB:GB
  N/C                          CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.345          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB2:A (r)
               +     0.047          cell: ADLIB:RGB
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB2:Y (f)
               +     0.471          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB2_rgb_net_1
  N/C                          reset_syn_1_inst_0/reset_syn_3_0/dff_0:CLK (r)
               -     0.170          Library recovery time: ADLIB:SLE
  N/C                          reset_syn_1_inst_0/reset_syn_3_0/dff_0:ALn


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET TCK to CCC_0_0/CCC_0_0/pll_inst_0/OUT0

No Path 

END SET TCK to CCC_0_0/CCC_0_0/pll_inst_0/OUT0

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to CCC_0_0/CCC_0_0/pll_inst_0/OUT0

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to CCC_0_0/CCC_0_0/pll_inst_0/OUT0

----------------------------------------------------

Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT1

SET Register to Register

Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r2[21]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_b_size[4]:D
  Delay (ns):              3.185
  Slack (ns):              2.773
  Arrival (ns):            9.640
  Required (ns):          12.413
  Setup (ns):              0.000
  Minimum Period (ns):     3.227

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[1]:EN
  Delay (ns):              2.964
  Slack (ns):              2.790
  Arrival (ns):            9.450
  Required (ns):          12.240
  Setup (ns):              0.121
  Minimum Period (ns):     3.210

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dorw[1]:SLn
  Delay (ns):              3.041
  Slack (ns):              2.792
  Arrival (ns):            9.527
  Required (ns):          12.319
  Setup (ns):              0.044
  Minimum Period (ns):     3.208

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dorw[3]:SLn
  Delay (ns):              3.041
  Slack (ns):              2.792
  Arrival (ns):            9.527
  Required (ns):          12.319
  Setup (ns):              0.044
  Minimum Period (ns):     3.208

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dorw[0]:SLn
  Delay (ns):              3.038
  Slack (ns):              2.795
  Arrival (ns):            9.524
  Required (ns):          12.319
  Setup (ns):              0.044
  Minimum Period (ns):     3.205


Expanded Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r2[21]:CLK
  To: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_b_size[4]:D
  data required time                                 12.413
  data arrival time                          -        9.640
  slack                                               2.773
  ________________________________________________________
  Data arrival time calculation
  0.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     4.395          Clock generation
  4.395                        
               +     0.204          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  4.599                        DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  4.726                        DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.589          net: DDR3_0_0/CCC_0/clkint_4_NET
  5.315                        DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.158          cell: ADLIB:GB
  5.473                        DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.382          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  5.855                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB6:A (r)
               +     0.052          cell: ADLIB:RGB
  5.907                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB6:Y (f)
               +     0.548          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB6_rgb_net_1
  6.455                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r2[21]:CLK (r)
               +     0.179          cell: ADLIB:SLE
  6.634                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r2[21]:Q (r)
               +     0.427          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/MSC_net_413
  7.061                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/un2_w_req_o[21]:A (r)
               +     0.048          cell: ADLIB:CFG3
  7.109                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/un2_w_req_o[21]:Y (r)
               +     0.340          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_net_1902
  7.449                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un2_less_than_16_calc_early_cry_3:A (r)
               +     0.046          cell: ADLIB:ARI1_CC
  7.495                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un2_less_than_16_calc_early_cry_3:P (f)
               +     0.014          net: NET_CC_CONFIG5694
  7.509                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un2_less_than_16_calc_early_cry_0_CC_0:P[7] (f)
               +     0.305          cell: ADLIB:CC_CONFIG
  7.814                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un2_less_than_16_calc_early_cry_0_CC_0:CC[9] (r)
               +     0.000          net: NET_CC_CONFIG5705
  7.814                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un2_less_than_16_calc_early_cry_5:CC (r)
               +     0.055          cell: ADLIB:ARI1_CC
  7.869                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un2_less_than_16_calc_early_cry_5:S (r)
               +     0.325          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_net_616
  8.194                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un2_less_than_16_calc_early_cry_5_RNIFLVC2:B (r)
               +     0.081          cell: ADLIB:ARI1_CC
  8.275                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un2_less_than_16_calc_early_cry_5_RNIFLVC2:P (r)
               +     0.013          net: NET_CC_CONFIG249
  8.288                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un2_less_than_16_calc_early_cry_0_RNI6EAJ1_CC_0:P[8] (r)
               +     0.306          cell: ADLIB:CC_CONFIG
  8.594                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un2_less_than_16_calc_early_cry_0_RNI6EAJ1_CC_0:CC[11] (r)
               +     0.000          net: NET_CC_CONFIG264
  8.594                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un2_less_than_16_calc_early_cry_8_RNIKGFJ3:CC (r)
               +     0.055          cell: ADLIB:ARI1_CC
  8.649                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un2_less_than_16_calc_early_cry_8_RNIKGFJ3:S (r)
               +     0.673          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_net_2082
  9.322                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_b_size_18_iv_0[4]:D (r)
               +     0.145          cell: ADLIB:CFG4
  9.467                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_b_size_18_iv_0[4]:Y (r)
               +     0.076          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_net_1376
  9.543                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_b_size_18_iv[4]:C (r)
               +     0.066          cell: ADLIB:CFG3
  9.609                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_b_size_18_iv[4]:Y (r)
               +     0.031          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_net_635
  9.640                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_b_size[4]:D (r)
                                    
  9.640                        data arrival time
  ________________________________________________________
  Data required time calculation
  6.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  6.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     3.987          Clock generation
  9.987                        
               +     0.186          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  10.173                       DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.110          cell: ADLIB:ICB_CLKINT
  10.283                       DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.537          net: DDR3_0_0/CCC_0/clkint_4_NET
  10.820                       DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.144          cell: ADLIB:GB
  10.964                       DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.343          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  11.307                       DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB6:A (r)
               +     0.047          cell: ADLIB:RGB
  11.354                       DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB6:Y (f)
               +     0.481          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB6_rgb_net_1
  11.835                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_b_size[4]:CLK (r)
               +     0.578          
  12.413                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  12.413                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_b_size[4]:D
                                    
  12.413                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:CLK
  To:   CTRLR_READY
  Delay (ns):             10.133
  Arrival (ns):           16.567
  Clock to Out (ns):      16.567


Expanded Path 1
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:CLK
  To: CTRLR_READY
  data required time                                    N/C
  data arrival time                          -       16.567
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     4.395          Clock generation
  4.395                        
               +     0.204          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  4.599                        DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  4.726                        DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.589          net: DDR3_0_0/CCC_0/clkint_4_NET
  5.315                        DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.158          cell: ADLIB:GB
  5.473                        DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.384          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  5.857                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2:A (r)
               +     0.052          cell: ADLIB:RGB
  5.909                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2:Y (f)
               +     0.525          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2_rgb_net_1
  6.434                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:CLK (r)
               +     0.166          cell: ADLIB:SLE
  6.600                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:Q (f)
               +     7.015          net: CTRLR_READY_c
  13.615                       CTRLR_READY_obuf/U_IOTRI:D (f)
               +     0.918          cell: ADLIB:IOTRI_OB_EB
  14.533                       CTRLR_READY_obuf/U_IOTRI:DOUT (f)
               +     0.000          net: CTRLR_READY_obuf/DOUT
  14.533                       CTRLR_READY_obuf/U_IOPAD:D (f)
               +     2.034          cell: ADLIB:IOPAD_TRI
  16.567                       CTRLR_READY_obuf/U_IOPAD:PAD (f)
               +     0.000          net: CTRLR_READY
  16.567                       CTRLR_READY (f)
                                    
  16.567                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  N/C                          DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     3.987          Clock generation
  N/C                          
                                    
  N/C                          CTRLR_READY (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[1]:ALn
  Delay (ns):              2.477
  Slack (ns):              3.250
  Arrival (ns):            8.941
  Required (ns):          12.191
  Recovery (ns):           0.183
  Minimum Period (ns):     2.750
  Skew (ns):               0.090

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[0]:ALn
  Delay (ns):              2.476
  Slack (ns):              3.251
  Arrival (ns):            8.940
  Required (ns):          12.191
  Recovery (ns):           0.183
  Minimum Period (ns):     2.749
  Skew (ns):               0.090

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[5]:ALn
  Delay (ns):              2.290
  Slack (ns):              3.446
  Arrival (ns):            8.754
  Required (ns):          12.200
  Recovery (ns):           0.183
  Minimum Period (ns):     2.554
  Skew (ns):               0.081

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[117]:ALn
  Delay (ns):              2.288
  Slack (ns):              3.447
  Arrival (ns):            8.752
  Required (ns):          12.199
  Recovery (ns):           0.183
  Minimum Period (ns):     2.553
  Skew (ns):               0.082

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[121]:ALn
  Delay (ns):              2.288
  Slack (ns):              3.447
  Arrival (ns):            8.752
  Required (ns):          12.199
  Recovery (ns):           0.183
  Minimum Period (ns):     2.553
  Skew (ns):               0.082


Expanded Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s1:CLK
  To: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[1]:ALn
  data required time                                 12.191
  data arrival time                          -        8.941
  slack                                               3.250
  ________________________________________________________
  Data arrival time calculation
  0.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     4.395          Clock generation
  4.395                        
               +     0.204          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  4.599                        DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  4.726                        DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.589          net: DDR3_0_0/CCC_0/clkint_4_NET
  5.315                        DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.158          cell: ADLIB:GB
  5.473                        DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.383          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  5.856                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB4:A (r)
               +     0.052          cell: ADLIB:RGB
  5.908                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB4:Y (f)
               +     0.556          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB4_rgb_net_1
  6.464                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s1:CLK (r)
               +     0.175          cell: ADLIB:SLE
  6.639                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s1:Q (r)
               +     2.302          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_net_3
  8.941                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[1]:ALn (r)
                                    
  8.941                        data arrival time
  ________________________________________________________
  Data required time calculation
  6.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  6.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     3.987          Clock generation
  9.987                        
               +     0.186          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  10.173                       DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.110          cell: ADLIB:ICB_CLKINT
  10.283                       DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.537          net: DDR3_0_0/CCC_0/clkint_4_NET
  10.820                       DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.144          cell: ADLIB:GB
  10.964                       DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.346          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  11.310                       DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB0:A (r)
               +     0.047          cell: ADLIB:RGB
  11.357                       DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB0:Y (f)
               +     0.503          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB0_rgb_net_1
  11.860                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[1]:CLK (r)
               +     0.514          
  12.374                       clock reconvergence pessimism
               -     0.183          Library recovery time: ADLIB:SLE
  12.191                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[1]:ALn
                                    
  12.191                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT2 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT2 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT2

Info: The maximum frequency of this clock domain is limited by the period of pin DDR3_0_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:HS_IO_CLK[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q

Info: The maximum frequency of this clock domain is limited by the period of pin DDR3_0_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DELAY_LINE_MOVE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q

Info: The maximum frequency of this clock domain is limited by the period of pin DDR3_0_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DELAY_LINE_MOVE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin DDR3_0_0/CCC_0/pll_inst_0:PHASE_ROTATE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

----------------------------------------------------

Clock Domain REF_CLK_0

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin REF_CLK_0_ibuf/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain TCK

SET Register to Register

Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D
  Delay (ns):             12.908
  Slack (ns):              5.473
  Arrival (ns):           12.908
  Required (ns):          18.381
  Setup (ns):              0.000
  Minimum Period (ns):    22.384

Path 2
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/tdoReg/reg$:CLK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:D
  Delay (ns):              2.649
  Slack (ns):              9.964
  Arrival (ns):            8.531
  Required (ns):          18.495
  Setup (ns):              0.000
  Minimum Period (ns):    13.402

Path 3
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDO
  Delay (ns):              2.594
  Slack (ns):              9.987
  Arrival (ns):            4.461
  Required (ns):          14.448
  Setup (ns):              2.217
  Minimum Period (ns):    13.356

Path 4
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV:CLK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDO
  Delay (ns):              2.567
  Slack (ns):             10.014
  Arrival (ns):            4.434
  Required (ns):          14.448
  Setup (ns):              2.217
  Minimum Period (ns):    13.302

Path 5
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_3/q:D
  Delay (ns):              8.685
  Slack (ns):             11.203
  Arrival (ns):           10.599
  Required (ns):          21.802
  Setup (ns):              0.000
  Minimum Period (ns):    10.924


Expanded Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D
  data required time                                 18.381
  data arrival time                          -       12.908
  slack                                               5.473
  ________________________________________________________
  Data arrival time calculation
  0.000                        TCK
               +     0.000          Clock source
  0.000                        TCK (r)
               +     0.000          net: TCK
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (r)
               +     8.220          cell: ADLIB:UJTAG_SEC
  8.220                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDI (r)
               +     2.200          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI
  10.420                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:A (r)
               +     0.185          cell: ADLIB:CFG1D
  10.605                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:Y (r)
               +     0.539          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_2
  11.144                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:A (r)
               +     0.185          cell: ADLIB:CFG1D
  11.329                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:Y (r)
               +     0.150          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_3
  11.479                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:A (r)
               +     0.185          cell: ADLIB:CFG1D
  11.664                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:Y (r)
               +     0.315          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt
  11.979                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m4:C (r)
               +     0.048          cell: ADLIB:CFG4
  12.027                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m4:Y (r)
               +     0.120          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m4_Z
  12.147                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m6:B (r)
               +     0.129          cell: ADLIB:CFG3
  12.276                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m6:Y (f)
               +     0.565          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero
  12.841                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_2:A (f)
               +     0.047          cell: ADLIB:CFG2
  12.888                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_2:Y (f)
               +     0.020          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_2_Z
  12.908                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D (f)
                                    
  12.908                       data arrival time
  ________________________________________________________
  Data required time calculation
  16.665                       TCK
               +     0.000          Clock source
  16.665                       TCK (f)
               +     0.000          net: TCK
  16.665                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (f)
               +     0.000          cell: ADLIB:UJTAG_SEC
  16.665                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK (f)
               +     0.143          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0
  16.808                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A (f)
               +     0.180          cell: ADLIB:ICB_CLKINT
  16.988                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y (f)
               +     0.415          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET
  17.403                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A (f)
               +     0.130          cell: ADLIB:GB
  17.533                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y (f)
               +     0.340          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y
  17.873                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:A (f)
               +     0.049          cell: ADLIB:RGB
  17.922                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:Y (r)
               +     0.459          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK
  18.381                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:CLK (r)
               +     0.000          
  18.381                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  18.381                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D
                                    
  18.381                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: TDI
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40:D
  Delay (ns):             12.779
  Arrival (ns):           12.779
  Setup (ns):              0.000
  External Setup (ns):     7.815

Path 2
  From: TDI
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_4:D
  Delay (ns):             12.588
  Arrival (ns):           12.588
  Setup (ns):              0.000
  External Setup (ns):     7.581

Path 3
  From: TDI
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN/reg$:D
  Delay (ns):             12.488
  Arrival (ns):           12.488
  Setup (ns):              0.000
  External Setup (ns):     7.481

Path 4
  From: TDI
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_3/q:D
  Delay (ns):             12.251
  Arrival (ns):           12.251
  Setup (ns):              0.000
  External Setup (ns):     7.256

Path 5
  From: TDI
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q:D
  Delay (ns):             12.250
  Arrival (ns):           12.250
  Setup (ns):              0.000
  External Setup (ns):     7.254


Expanded Path 1
  From: TDI
  To: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40:D
  data required time                                    N/C
  data arrival time                          -       12.779
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        TDI (r)
               +     0.000          net: TDI
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TDI (r)
               +     0.000          cell: ADLIB:UJTAG_SEC
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDI (r)
               +     2.200          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI
  2.200                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:A (r)
               +     0.185          cell: ADLIB:CFG1D
  2.385                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:Y (r)
               +     0.539          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_2
  2.924                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:A (r)
               +     0.185          cell: ADLIB:CFG1D
  3.109                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:Y (r)
               +     0.150          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_3
  3.259                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:A (r)
               +     0.185          cell: ADLIB:CFG1D
  3.444                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:Y (r)
               +     0.114          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt
  3.558                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[0].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  3.606                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[0].BUFD_BLK:Y (r)
               +     0.065          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[1]
  3.671                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[1].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  3.719                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[1].BUFD_BLK:Y (r)
               +     0.371          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[2]
  4.090                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[2].BUFD_BLK:A (r)
               +     0.066          cell: ADLIB:CFG1
  4.156                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[2].BUFD_BLK:Y (r)
               +     0.128          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[3]
  4.284                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[3].BUFD_BLK:A (r)
               +     0.066          cell: ADLIB:CFG1
  4.350                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[3].BUFD_BLK:Y (r)
               +     0.120          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[4]
  4.470                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[4].BUFD_BLK:A (r)
               +     0.066          cell: ADLIB:CFG1
  4.536                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[4].BUFD_BLK:Y (r)
               +     0.120          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[5]
  4.656                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[5].BUFD_BLK:A (r)
               +     0.066          cell: ADLIB:CFG1
  4.722                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[5].BUFD_BLK:Y (r)
               +     0.127          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[6]
  4.849                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[6].BUFD_BLK:A (r)
               +     0.066          cell: ADLIB:CFG1
  4.915                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[6].BUFD_BLK:Y (r)
               +     0.117          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[7]
  5.032                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[7].BUFD_BLK:A (r)
               +     0.066          cell: ADLIB:CFG1
  5.098                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[7].BUFD_BLK:Y (r)
               +     0.116          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[8]
  5.214                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[8].BUFD_BLK:A (r)
               +     0.066          cell: ADLIB:CFG1
  5.280                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[8].BUFD_BLK:Y (r)
               +     0.130          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[9]
  5.410                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[9].BUFD_BLK:A (r)
               +     0.066          cell: ADLIB:CFG1
  5.476                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[9].BUFD_BLK:Y (r)
               +     0.115          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[10]
  5.591                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[10].BUFD_BLK:A (r)
               +     0.066          cell: ADLIB:CFG1
  5.657                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[10].BUFD_BLK:Y (r)
               +     0.125          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[11]
  5.782                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[11].BUFD_BLK:A (r)
               +     0.066          cell: ADLIB:CFG1
  5.848                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[11].BUFD_BLK:Y (r)
               +     0.065          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[12]
  5.913                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[12].BUFD_BLK:A (r)
               +     0.066          cell: ADLIB:CFG1
  5.979                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[12].BUFD_BLK:Y (r)
               +     1.077          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[13]
  7.056                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[13].BUFD_BLK:A (r)
               +     0.081          cell: ADLIB:CFG1
  7.137                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[13].BUFD_BLK:Y (r)
               +     0.120          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[14]
  7.257                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[14].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  7.305                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[14].BUFD_BLK:Y (r)
               +     0.109          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[15]
  7.414                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[15].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  7.462                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[15].BUFD_BLK:Y (r)
               +     0.063          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[16]
  7.525                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[16].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  7.573                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[16].BUFD_BLK:Y (r)
               +     0.109          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[17]
  7.682                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[17].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  7.730                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[17].BUFD_BLK:Y (r)
               +     0.064          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[18]
  7.794                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[18].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  7.842                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[18].BUFD_BLK:Y (r)
               +     0.111          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[19]
  7.953                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[19].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  8.001                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[19].BUFD_BLK:Y (r)
               +     0.112          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[20]
  8.113                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[20].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  8.161                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[20].BUFD_BLK:Y (r)
               +     0.110          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[21]
  8.271                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[21].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  8.319                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[21].BUFD_BLK:Y (r)
               +     0.065          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[22]
  8.384                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[22].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  8.432                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[22].BUFD_BLK:Y (r)
               +     0.054          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[23]
  8.486                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[23].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  8.534                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[23].BUFD_BLK:Y (r)
               +     0.626          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[24]
  9.160                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[24].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  9.208                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[24].BUFD_BLK:Y (r)
               +     0.123          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[25]
  9.331                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[25].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  9.379                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[25].BUFD_BLK:Y (r)
               +     0.109          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[26]
  9.488                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[26].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  9.536                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[26].BUFD_BLK:Y (r)
               +     0.120          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[27]
  9.656                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[27].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  9.704                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[27].BUFD_BLK:Y (r)
               +     0.121          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[28]
  9.825                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[28].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  9.873                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[28].BUFD_BLK:Y (r)
               +     0.119          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[29]
  9.992                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[29].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  10.040                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[29].BUFD_BLK:Y (r)
               +     0.054          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[30]
  10.094                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[30].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  10.142                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[30].BUFD_BLK:Y (r)
               +     0.112          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[31]
  10.254                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[31].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  10.302                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[31].BUFD_BLK:Y (r)
               +     0.109          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[32]
  10.411                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[32].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  10.459                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[32].BUFD_BLK:Y (r)
               +     0.066          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[33]
  10.525                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[33].BUFD_BLK:A (r)
               +     0.081          cell: ADLIB:CFG1
  10.606                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[33].BUFD_BLK:Y (r)
               +     2.069          net: COREJTAGDebug_0_0_TGT_TDI_0
  12.675                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40_6_0_0:D (r)
               +     0.081          cell: ADLIB:CFG4
  12.756                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40_6_0_0:Y (r)
               +     0.023          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40_6_0_0_Z
  12.779                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40:D (r)
                                    
  12.779                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          TCK
               +     0.000          Clock source
  N/C                          TCK (r)
               +     0.000          net: TCK
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (r)
               +     0.000          cell: ADLIB:UJTAG_SEC
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK (r)
               +     0.140          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A (r)
               +     0.160          cell: ADLIB:ICB_CLKINT
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y (r)
               +     0.415          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A (r)
               +     0.138          cell: ADLIB:GB
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y (r)
               +     0.331          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:A (r)
               +     0.047          cell: ADLIB:RGB
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:Y (f)
               +     0.498          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:A (r)
               +     0.178          cell: ADLIB:CFG4
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:Y (f)
               +     2.087          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/un1_DUT_TCK
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_GB0:A (f)
               +     0.098          cell: ADLIB:GB
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_GB0:Y (f)
               +     0.340          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_gbs_1
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0:A (f)
               +     0.049          cell: ADLIB:RGB
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0:Y (r)
               +     0.483          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0_rgb_net_1
  N/C                          MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK
  To:   TDO
  Delay (ns):              2.594
  Arrival (ns):            4.461
  Clock to Out (ns):       4.461

Path 2
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV:CLK
  To:   TDO
  Delay (ns):              2.567
  Arrival (ns):            4.434
  Clock to Out (ns):       4.434


Expanded Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK
  To: TDO
  data required time                                    N/C
  data arrival time                          -        4.461
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        TCK
               +     0.000          Clock source
  0.000                        TCK (r)
               +     0.000          net: TCK
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (r)
               +     0.000          cell: ADLIB:UJTAG_SEC
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK (r)
               +     0.154          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0
  0.154                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A (r)
               +     0.185          cell: ADLIB:ICB_CLKINT
  0.339                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y (r)
               +     0.455          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET
  0.794                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A (r)
               +     0.151          cell: ADLIB:GB
  0.945                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y (r)
               +     0.368          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y
  1.313                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:A (r)
               +     0.052          cell: ADLIB:RGB
  1.365                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:Y (f)
               +     0.502          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK
  1.867                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK (r)
               +     0.175          cell: ADLIB:SLE
  2.042                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:Q (r)
               +     0.087          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDOInt[0]
  2.129                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDODriven[0]:B (r)
               +     0.140          cell: ADLIB:CFG2
  2.269                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDODriven[0]:Y (r)
               +     2.192          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDODriven[0]
  4.461                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDO (r)
               +     0.000          cell: ADLIB:UJTAG_SEC
  4.461                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TDO (r)
               +     0.000          net: TDO
  4.461                        TDO (r)
                                    
  4.461                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          TCK
               +     0.000          Clock source
  N/C                          TCK (r)
                                    
  N/C                          TDO (r)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn
  Delay (ns):              6.571
  Slack (ns):             11.640
  Arrival (ns):            6.571
  Required (ns):          18.211
  Recovery (ns):           0.170
  Minimum Period (ns):    10.050
  Skew (ns):              -1.716

Path 2
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tmsenb:ALn
  Delay (ns):              6.571
  Slack (ns):             11.640
  Arrival (ns):            6.571
  Required (ns):          18.211
  Recovery (ns):           0.170
  Minimum Period (ns):    10.050
  Skew (ns):              -1.716

Path 3
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q:ALn
  Delay (ns):             14.935
  Slack (ns):             23.220
  Arrival (ns):           14.935
  Required (ns):          38.155
  Recovery (ns):           0.170
  Minimum Period (ns):    10.110
  Skew (ns):              -4.995

Path 4
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_2/reg_0/q:ALn
  Delay (ns):             14.935
  Slack (ns):             23.220
  Arrival (ns):           14.935
  Required (ns):          38.155
  Recovery (ns):           0.170
  Minimum Period (ns):    10.110
  Skew (ns):              -4.995

Path 5
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q:ALn
  Delay (ns):             14.936
  Slack (ns):             23.220
  Arrival (ns):           14.936
  Required (ns):          38.156
  Recovery (ns):           0.170
  Minimum Period (ns):    10.110
  Skew (ns):              -4.996


Expanded Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn
  data required time                                 18.211
  data arrival time                          -        6.571
  slack                                              11.640
  ________________________________________________________
  Data arrival time calculation
  0.000                        TCK
               +     0.000          Clock source
  0.000                        TCK (r)
               +     0.000          net: TCK
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (r)
               +     3.273          cell: ADLIB:UJTAG_SEC
  3.273                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:URSTB (r)
               +     2.111          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst_URSTB
  5.384                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:A (r)
               +     0.185          cell: ADLIB:CFG1D
  5.569                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:Y (r)
               +     0.154          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst_URSTB_2
  5.723                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:A (r)
               +     0.185          cell: ADLIB:CFG1D
  5.908                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:Y (r)
               +     0.158          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst_URSTB_3
  6.066                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:A (r)
               +     0.185          cell: ADLIB:CFG1D
  6.251                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:Y (r)
               +     0.320          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst
  6.571                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn (r)
                                    
  6.571                        data arrival time
  ________________________________________________________
  Data required time calculation
  16.665                       TCK
               +     0.000          Clock source
  16.665                       TCK (f)
               +     0.000          net: TCK
  16.665                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (f)
               +     0.000          cell: ADLIB:UJTAG_SEC
  16.665                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK (f)
               +     0.143          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0
  16.808                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A (f)
               +     0.180          cell: ADLIB:ICB_CLKINT
  16.988                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y (f)
               +     0.415          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET
  17.403                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A (f)
               +     0.130          cell: ADLIB:GB
  17.533                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y (f)
               +     0.340          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y
  17.873                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:A (f)
               +     0.049          cell: ADLIB:RGB
  17.922                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:Y (r)
               +     0.459          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK
  18.381                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:CLK (r)
               +     0.000          
  18.381                       clock reconvergence pessimism
               -     0.170          Library recovery time: ADLIB:SLE
  18.211                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn
                                    
  18.211                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to TCK

No Path 

END SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to TCK

----------------------------------------------------

Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT0

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT3

Info: The maximum frequency of this clock domain is limited by the period of pin DDR3_0_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/I_IOD_0:RX_DQS_90[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

